{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587143468570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587143468576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 14:11:08 2020 " "Processing started: Fri Apr 17 14:11:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587143468576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143468576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsBasedProcessor -c mipsBasedProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off mipsBasedProcessor -c mipsBasedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143468576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587143469223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587143469223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143476983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143476983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrement.v 1 1 " "Found 1 design units, including 1 entities, in source file pcincrement.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcIncrement " "Found entity 1: pcIncrement" {  } { { "pcIncrement.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/pcIncrement.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143476985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143476985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143476987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143476987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBank " "Found entity 1: registerBank" {  } { { "registerBank.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/registerBank.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143476989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143476989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/dataMemory.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143476991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143476991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143476993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143476993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroverification.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroverification.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroVerification " "Found entity 1: zeroVerification" {  } { { "zeroVerification.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/zeroVerification.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143476995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143476995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender26bits.v 1 1 " "Found 1 design units, including 1 entities, in source file extender26bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender26bits " "Found entity 1: extender26bits" {  } { { "extender26bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender26bits.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file extender16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender16bits " "Found entity 1: extender16bits" {  } { { "extender16bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender16bits.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender11bits.v 1 1 " "Found 1 design units, including 1 entities, in source file extender11bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender11bits " "Found entity 1: extender11bits" {  } { { "extender11bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender11bits.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux3.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux5.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux6.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/controlUnit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iosimu.v 1 1 " "Found 1 design units, including 1 entities, in source file iosimu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ioSimu " "Found entity 1: ioSimu" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsbasedsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file mipsbasedsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mipsBasedSystem " "Found entity 1: mipsBasedSystem" {  } { { "mipsBasedSystem.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143477078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outctrl mipsBasedSystem.v(55) " "Verilog HDL Implicit Net warning at mipsBasedSystem.v(55): created implicit net for \"outctrl\"" {  } { { "mipsBasedSystem.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143477078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inctrl mipsBasedSystem.v(56) " "Verilog HDL Implicit Net warning at mipsBasedSystem.v(56): created implicit net for \"inctrl\"" {  } { { "mipsBasedSystem.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143477078 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(68) " "Verilog HDL Instantiation warning at CPU.v(68): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587143477082 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(74) " "Verilog HDL Instantiation warning at CPU.v(74): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587143477082 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(86) " "Verilog HDL Instantiation warning at CPU.v(86): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1587143477082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mipsBasedSystem " "Elaborating entity \"mipsBasedSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587143477383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "mipsBasedSystem.v" "cpu" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143477406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter CPU:cpu\|programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"CPU:cpu\|programCounter:pc\"" {  } { { "CPU.v" "pc" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143477454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcIncrement CPU:cpu\|pcIncrement:comb_4 " "Elaborating entity \"pcIncrement\" for hierarchy \"CPU:cpu\|pcIncrement:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143477477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory CPU:cpu\|instructionMemory:comb_5 " "Elaborating entity \"instructionMemory\" for hierarchy \"CPU:cpu\|instructionMemory:comb_5\"" {  } { { "CPU.v" "comb_5" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143477507 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset instructionMemory.v(24) " "Verilog HDL Always Construct warning at instructionMemory.v(24): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1587143477639 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477714 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477714 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477714 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477714 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477714 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477714 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477714 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477714 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477714 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477714 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477715 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[19\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477716 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477717 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[18\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477718 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[17\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477719 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477720 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[16\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477721 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477722 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[15\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477723 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477724 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[14\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477725 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[13\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477726 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477727 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[12\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477728 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477729 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[11\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477730 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477731 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[10\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477732 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477733 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[9\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477734 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477735 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[8\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477736 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477737 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[7\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477738 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477739 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[6\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477740 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477741 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[5\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477742 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477743 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[4\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477744 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477745 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[3\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477746 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477747 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[2\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477748 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477749 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[1\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[31\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[31\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[30\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[30\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[29\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[29\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[28\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[28\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[27\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[27\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[26\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[26\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[25\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[25\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[24\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[24\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[23\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[23\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[22\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[22\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[21\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[21\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[20\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[20\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477750 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[19\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[19\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[18\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[18\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[17\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[17\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[16\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[16\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[15\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[15\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[14\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[14\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[13\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[13\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[12\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[12\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[11\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[11\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[10\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[10\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[9\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[9\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[8\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[8\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[7\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[6\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[5\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[4\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477751 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[3\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477752 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[2\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477752 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[1\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477752 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] instructionMemory.v(20) " "Inferred latch for \"memory\[0\]\[0\]\" at instructionMemory.v(20)" {  } { { "instructionMemory.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143477752 "|mipsBasedSystem|CPU:cpu|instructionMemory:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBank CPU:cpu\|registerBank:comb_6 " "Elaborating entity \"registerBank\" for hierarchy \"CPU:cpu\|registerBank:comb_6\"" {  } { { "CPU.v" "comb_6" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143477861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|ALU:alu\"" {  } { { "CPU.v" "alu" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143477953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroVerification CPU:cpu\|zeroVerification:zeroverify " "Elaborating entity \"zeroVerification\" for hierarchy \"CPU:cpu\|zeroVerification:zeroverify\"" {  } { { "CPU.v" "zeroverify" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory CPU:cpu\|dataMemory:datamem " "Elaborating entity \"dataMemory\" for hierarchy \"CPU:cpu\|dataMemory:datamem\"" {  } { { "CPU.v" "datamem" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender11bits CPU:cpu\|extender11bits:exxt11 " "Elaborating entity \"extender11bits\" for hierarchy \"CPU:cpu\|extender11bits:exxt11\"" {  } { { "CPU.v" "exxt11" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478062 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "ext ext extender11bits.v(15) " "Verilog HDL warning at extender11bits.v(15): variable ext in static task or function ext may have unintended latch behavior" {  } { { "extender11bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender11bits.v" 15 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143478088 "|mipsBasedSystem|CPU:cpu|extender11bits:exxt11"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "ext extender11bits.v(15) " "Verilog HDL Function Declaration warning at extender11bits.v(15): function \"ext\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "extender11bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender11bits.v" 15 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1587143478088 "|mipsBasedSystem|CPU:cpu|extender11bits:exxt11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ext 0 extender11bits.v(15) " "Net \"ext\" at extender11bits.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "extender11bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender11bits.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1587143478088 "|mipsBasedSystem|CPU:cpu|extender11bits:exxt11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender16bits CPU:cpu\|extender16bits:exxt16 " "Elaborating entity \"extender16bits\" for hierarchy \"CPU:cpu\|extender16bits:exxt16\"" {  } { { "CPU.v" "exxt16" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478089 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "ext ext extender16bits.v(15) " "Verilog HDL warning at extender16bits.v(15): variable ext in static task or function ext may have unintended latch behavior" {  } { { "extender16bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender16bits.v" 15 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143478118 "|mipsBasedSystem|CPU:cpu|extender16bits:exxt16"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "ext extender16bits.v(15) " "Verilog HDL Function Declaration warning at extender16bits.v(15): function \"ext\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "extender16bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender16bits.v" 15 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1587143478118 "|mipsBasedSystem|CPU:cpu|extender16bits:exxt16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ext 0 extender16bits.v(15) " "Net \"ext\" at extender16bits.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "extender16bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender16bits.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1587143478118 "|mipsBasedSystem|CPU:cpu|extender16bits:exxt16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender26bits CPU:cpu\|extender26bits:exxt26 " "Elaborating entity \"extender26bits\" for hierarchy \"CPU:cpu\|extender26bits:exxt26\"" {  } { { "CPU.v" "exxt26" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478119 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "ext ext extender26bits.v(15) " "Verilog HDL warning at extender26bits.v(15): variable ext in static task or function ext may have unintended latch behavior" {  } { { "extender26bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender26bits.v" 15 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143478145 "|mipsBasedSystem|CPU:cpu|extender26bits:exxt26"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "ext extender26bits.v(15) " "Verilog HDL Function Declaration warning at extender26bits.v(15): function \"ext\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "extender26bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender26bits.v" 15 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1587143478145 "|mipsBasedSystem|CPU:cpu|extender26bits:exxt26"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ext 0 extender26bits.v(15) " "Net \"ext\" at extender26bits.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "extender26bits.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender26bits.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1587143478145 "|mipsBasedSystem|CPU:cpu|extender26bits:exxt26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 CPU:cpu\|mux1:MUX1 " "Elaborating entity \"mux1\" for hierarchy \"CPU:cpu\|mux1:MUX1\"" {  } { { "CPU.v" "MUX1" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 CPU:cpu\|mux2:MUX2 " "Elaborating entity \"mux2\" for hierarchy \"CPU:cpu\|mux2:MUX2\"" {  } { { "CPU.v" "MUX2" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 CPU:cpu\|mux3:MUX3 " "Elaborating entity \"mux3\" for hierarchy \"CPU:cpu\|mux3:MUX3\"" {  } { { "CPU.v" "MUX3" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 CPU:cpu\|mux4:MUX4 " "Elaborating entity \"mux4\" for hierarchy \"CPU:cpu\|mux4:MUX4\"" {  } { { "CPU.v" "MUX4" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 CPU:cpu\|mux5:MUX5 " "Elaborating entity \"mux5\" for hierarchy \"CPU:cpu\|mux5:MUX5\"" {  } { { "CPU.v" "MUX5" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 CPU:cpu\|mux6:MUX6 " "Elaborating entity \"mux6\" for hierarchy \"CPU:cpu\|mux6:MUX6\"" {  } { { "CPU.v" "MUX6" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:ctrlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:ctrlUnit\"" {  } { { "mipsBasedSystem.v" "ctrlUnit" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ioSimu ioSimu:io " "Elaborating entity \"ioSimu\" for hierarchy \"ioSimu:io\"" {  } { { "mipsBasedSystem.v" "io" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143478308 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "forCPU ioSimu.v(23) " "Verilog HDL Always Construct warning at ioSimu.v(23): inferring latch(es) for variable \"forCPU\", which holds its previous value in one or more paths through the always construct" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587143478343 "|mipsBasedSystem|ioSimu:io"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "externalOut ioSimu.v(23) " "Verilog HDL Always Construct warning at ioSimu.v(23): inferring latch(es) for variable \"externalOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[31\] ioSimu.v(23) " "Inferred latch for \"externalOut\[31\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[30\] ioSimu.v(23) " "Inferred latch for \"externalOut\[30\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[29\] ioSimu.v(23) " "Inferred latch for \"externalOut\[29\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[28\] ioSimu.v(23) " "Inferred latch for \"externalOut\[28\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[27\] ioSimu.v(23) " "Inferred latch for \"externalOut\[27\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[26\] ioSimu.v(23) " "Inferred latch for \"externalOut\[26\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[25\] ioSimu.v(23) " "Inferred latch for \"externalOut\[25\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[24\] ioSimu.v(23) " "Inferred latch for \"externalOut\[24\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[23\] ioSimu.v(23) " "Inferred latch for \"externalOut\[23\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[22\] ioSimu.v(23) " "Inferred latch for \"externalOut\[22\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[21\] ioSimu.v(23) " "Inferred latch for \"externalOut\[21\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[20\] ioSimu.v(23) " "Inferred latch for \"externalOut\[20\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[19\] ioSimu.v(23) " "Inferred latch for \"externalOut\[19\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[18\] ioSimu.v(23) " "Inferred latch for \"externalOut\[18\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[17\] ioSimu.v(23) " "Inferred latch for \"externalOut\[17\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[16\] ioSimu.v(23) " "Inferred latch for \"externalOut\[16\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[15\] ioSimu.v(23) " "Inferred latch for \"externalOut\[15\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478344 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[14\] ioSimu.v(23) " "Inferred latch for \"externalOut\[14\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[13\] ioSimu.v(23) " "Inferred latch for \"externalOut\[13\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[12\] ioSimu.v(23) " "Inferred latch for \"externalOut\[12\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[11\] ioSimu.v(23) " "Inferred latch for \"externalOut\[11\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[10\] ioSimu.v(23) " "Inferred latch for \"externalOut\[10\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[9\] ioSimu.v(23) " "Inferred latch for \"externalOut\[9\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[8\] ioSimu.v(23) " "Inferred latch for \"externalOut\[8\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[7\] ioSimu.v(23) " "Inferred latch for \"externalOut\[7\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[6\] ioSimu.v(23) " "Inferred latch for \"externalOut\[6\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[5\] ioSimu.v(23) " "Inferred latch for \"externalOut\[5\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[4\] ioSimu.v(23) " "Inferred latch for \"externalOut\[4\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[3\] ioSimu.v(23) " "Inferred latch for \"externalOut\[3\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[2\] ioSimu.v(23) " "Inferred latch for \"externalOut\[2\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[1\] ioSimu.v(23) " "Inferred latch for \"externalOut\[1\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externalOut\[0\] ioSimu.v(23) " "Inferred latch for \"externalOut\[0\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[31\] ioSimu.v(23) " "Inferred latch for \"forCPU\[31\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[30\] ioSimu.v(23) " "Inferred latch for \"forCPU\[30\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[29\] ioSimu.v(23) " "Inferred latch for \"forCPU\[29\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[28\] ioSimu.v(23) " "Inferred latch for \"forCPU\[28\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478345 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[27\] ioSimu.v(23) " "Inferred latch for \"forCPU\[27\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[26\] ioSimu.v(23) " "Inferred latch for \"forCPU\[26\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[25\] ioSimu.v(23) " "Inferred latch for \"forCPU\[25\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[24\] ioSimu.v(23) " "Inferred latch for \"forCPU\[24\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[23\] ioSimu.v(23) " "Inferred latch for \"forCPU\[23\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[22\] ioSimu.v(23) " "Inferred latch for \"forCPU\[22\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[21\] ioSimu.v(23) " "Inferred latch for \"forCPU\[21\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[20\] ioSimu.v(23) " "Inferred latch for \"forCPU\[20\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[19\] ioSimu.v(23) " "Inferred latch for \"forCPU\[19\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[18\] ioSimu.v(23) " "Inferred latch for \"forCPU\[18\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[17\] ioSimu.v(23) " "Inferred latch for \"forCPU\[17\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[16\] ioSimu.v(23) " "Inferred latch for \"forCPU\[16\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[15\] ioSimu.v(23) " "Inferred latch for \"forCPU\[15\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[14\] ioSimu.v(23) " "Inferred latch for \"forCPU\[14\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[13\] ioSimu.v(23) " "Inferred latch for \"forCPU\[13\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[12\] ioSimu.v(23) " "Inferred latch for \"forCPU\[12\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[11\] ioSimu.v(23) " "Inferred latch for \"forCPU\[11\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[10\] ioSimu.v(23) " "Inferred latch for \"forCPU\[10\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[9\] ioSimu.v(23) " "Inferred latch for \"forCPU\[9\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[8\] ioSimu.v(23) " "Inferred latch for \"forCPU\[8\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[7\] ioSimu.v(23) " "Inferred latch for \"forCPU\[7\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[6\] ioSimu.v(23) " "Inferred latch for \"forCPU\[6\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[5\] ioSimu.v(23) " "Inferred latch for \"forCPU\[5\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[4\] ioSimu.v(23) " "Inferred latch for \"forCPU\[4\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[3\] ioSimu.v(23) " "Inferred latch for \"forCPU\[3\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[2\] ioSimu.v(23) " "Inferred latch for \"forCPU\[2\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[1\] ioSimu.v(23) " "Inferred latch for \"forCPU\[1\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forCPU\[0\] ioSimu.v(23) " "Inferred latch for \"forCPU\[0\]\" at ioSimu.v(23)" {  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143478346 "|mipsBasedSystem|ioSimu:io"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|aluout\[0\] " "Net \"CPU:cpu\|aluout\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "aluout\[0\]" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1587143478448 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1587143478448 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:cpu\|ALU:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:cpu\|ALU:alu\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587143490840 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:cpu\|ALU:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:cpu\|ALU:alu\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587143490840 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:cpu\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:cpu\|ALU:alu\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587143490840 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1587143490840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|ALU:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CPU:cpu\|ALU:alu\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143491081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|ALU:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"CPU:cpu\|ALU:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491081 ""}  } { { "ALU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587143491081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143491208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143491208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143491257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143491257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143491385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143491385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143491539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143491539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143491629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143491629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|ALU:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CPU:cpu\|ALU:alu\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143491712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|ALU:alu\|lpm_divide:Div0 " "Instantiated megafunction \"CPU:cpu\|ALU:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491712 ""}  } { { "ALU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587143491712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143491754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143491754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU:cpu\|ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143491856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU:cpu\|ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587143491857 ""}  } { { "ALU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587143491857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587143491926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143491926 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"CPU:cpu\|ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 34 -1 0 } } { "CPU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 93 0 0 } } { "mipsBasedSystem.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587143492116 "|mipsBasedSystem|CPU:cpu|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"CPU:cpu\|ALU:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v" 34 -1 0 } } { "CPU.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v" 93 0 0 } } { "mipsBasedSystem.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587143492116 "|mipsBasedSystem|CPU:cpu|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1587143492116 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1587143492116 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587143492837 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1587143492868 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1587143492868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[31\] " "Latch ioSimu:io\|externalOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492877 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[30\] " "Latch ioSimu:io\|externalOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492877 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[29\] " "Latch ioSimu:io\|externalOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492877 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[28\] " "Latch ioSimu:io\|externalOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492877 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[27\] " "Latch ioSimu:io\|externalOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[18\] " "Latch ioSimu:io\|externalOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[15\] " "Latch ioSimu:io\|externalOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[14\] " "Latch ioSimu:io\|externalOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[13\] " "Latch ioSimu:io\|externalOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[10\] " "Latch ioSimu:io\|externalOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[9\] " "Latch ioSimu:io\|externalOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[8\] " "Latch ioSimu:io\|externalOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[7\] " "Latch ioSimu:io\|externalOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[6\] " "Latch ioSimu:io\|externalOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[5\] " "Latch ioSimu:io\|externalOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[4\] " "Latch ioSimu:io\|externalOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[3\] " "Latch ioSimu:io\|externalOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[2\] " "Latch ioSimu:io\|externalOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492878 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[1\] " "Latch ioSimu:io\|externalOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492879 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ioSimu:io\|externalOut\[0\] " "Latch ioSimu:io\|externalOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|programCounter:pc\|Addr\[27\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|programCounter:pc\|Addr\[27\]" {  } { { "programCounter.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587143492879 ""}  } { { "ioSimu.v" "" { Text "C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587143492879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587143495910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587143500565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587143500565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5032 " "Implemented 5032 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587143500869 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587143500869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4959 " "Implemented 4959 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587143500869 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1587143500869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587143500869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587143500953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 14:11:40 2020 " "Processing ended: Fri Apr 17 14:11:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587143500953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587143500953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587143500953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587143500953 ""}
