Fitter report for hack_the_hill
Fri Sep 27 22:38:49 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Transmitter Channel
 18. Transmitter PLL
 19. Optimized GXB Elements
 20. I/O Assignment Warnings
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. Fitter HSLP Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+---------------------------------+----------------------------------------------------+
; Fitter Status                   ; Successful - Fri Sep 27 22:38:49 2024              ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                   ; hack_the_hill                                      ;
; Top-level Entity Name           ; hack_the_hill                                      ;
; Family                          ; Arria V GZ                                         ;
; Device                          ; 5AGZME3H2F35C3                                     ;
; Timing Models                   ; Final                                              ;
; Logic utilization (in ALMs)     ; 2,101 / 135,840 ( 2 % )                            ;
; Total registers                 ; 4567                                               ;
; Total pins                      ; 92 / 526 ( 17 % )                                  ;
; Total virtual pins              ; 4                                                  ;
; Total block memory bits         ; 417,792 / 19,599,360 ( 2 % )                       ;
; Total RAM Blocks                ; 26 / 957 ( 3 % )                                   ;
; Total DSP Blocks                ; 0 / 1,044 ( 0 % )                                  ;
; Total HSSI STD RX PCSs          ; 0 / 24 ( 0 % )                                     ;
; Total HSSI 10G RX PCSs          ; 0 / 24 ( 0 % )                                     ;
; Total HSSI GEN3 RX PCSs         ; 0 / 24 ( 0 % )                                     ;
; Total HSSI PMA RX Deserializers ; 0 / 24 ( 0 % )                                     ;
; Total HSSI STD TX PCSs          ; 0 / 24 ( 0 % )                                     ;
; Total HSSI 10G TX PCSs          ; 1 / 24 ( 4 % )                                     ;
; Total HSSI GEN3 TX PCSs         ; 0 / 24 ( 0 % )                                     ;
; Total HSSI PMA TX Serializers   ; 1 / 24 ( 4 % )                                     ;
; Total HSSI PIPE GEN1_2s         ; 0 / 24 ( 0 % )                                     ;
; Total HSSI GEN3s                ; 0 / 24 ( 0 % )                                     ;
; Total PLLs                      ; 2 / 52 ( 4 % )                                     ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                      ;
+---------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                                          ;
+--------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------+
; Option                                                             ; Setting                                                     ; Default Value                         ;
+--------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------+
; Device                                                             ; 5AGZME3H2F35C3                                              ;                                       ;
; Use smart compilation                                              ; On                                                          ; Off                                   ;
; Minimum Core Junction Temperature                                  ; 0                                                           ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                                          ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                                                     ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                                         ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                                                           ; 0.0                                   ;
; Device Migration List                                              ; 5AGZME3H2F35C3,5AGZME5H2F35C3,5AGZME7H2F35C3,5AGZME1H2F35C3 ;                                       ;
; Device I/O Standard                                                ; 2.5 V                                                       ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                                          ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                                          ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                                                ; Auto Fit                              ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                                          ; On                                    ;
; Enable compact report table                                        ; Off                                                         ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                                         ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                                                 ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                                                   ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                                          ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                                          ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                                        ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                                        ; Care                                  ;
; Programmable Power Technology Optimization                         ; Automatic                                                   ; Automatic                             ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles   ; 1.0                                                         ; 1.0                                   ;
; Power Optimization During Fitting                                  ; Normal compilation                                          ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                                         ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                                          ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                                         ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                                         ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                                      ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                                         ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                                               ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                                               ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                                           ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                                         ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                                         ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                                         ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                                        ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                                          ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                                         ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                                         ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                                         ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                                         ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                                         ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                                      ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                                        ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                                        ; Auto                                  ;
; Auto Global Clock                                                  ; On                                                          ; On                                    ;
; Auto Global Register Control Signals                               ; On                                                          ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up                       ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                                        ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                                          ; On                                    ;
; Optimize Design for Metastability                                  ; On                                                          ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                                                 ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                                         ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                                         ; Off                                   ;
; MLAB Implementation In 16-Bit Deep Mode                            ; Off                                                         ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                                          ; On                                    ;
+--------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   1.5%      ;
;     Processor 4            ;   1.4%      ;
;     Processor 5            ;   0.9%      ;
;     Processor 6            ;   0.9%      ;
;     Processor 7            ;   0.8%      ;
;     Processor 8            ;   0.8%      ;
;     Processor 9            ;   0.8%      ;
;     Processor 10           ;   0.8%      ;
;     Processor 11           ;   0.8%      ;
;     Processor 12           ;   0.8%      ;
;     Processor 13           ;   0.8%      ;
;     Processor 14           ;   0.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                            ; Action           ; Operation                                         ; Reason                     ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                     ; Created          ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                     ; Created          ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; egress_refclk_i~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pld10gtxclkout~CLKENA0                                      ; Created          ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; clk_lvds_i~inputCLKENA0                                                                                                                                                                                                                                                                                                                         ; Created          ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; gclk0_148m50_i~inputCLKENA0                                                                                                                                                                                                                                                                                                                     ; Created          ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; memrefclk_i~inputCLKENA0                                                                                                                                                                                                                                                                                                                        ; Created          ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.avmm_readdata[0]                                                                                                                                                      ; Merged           ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                                                    ; AVMMREADDATA     ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add1~1                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~34                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3_RESYN849_BDD850                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3_RESYN851_BDD852                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1_RESYN859_BDD860                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~9                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_RESYN855_BDD856                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_RESYN857_BDD858                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~3                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0_RESYN853_BDD854                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|all_bits_matched~6                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|all_bits_matched~9                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|all_bits_matched~10                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|all_bits_matched~10_RESYN821_BDD822 ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|all_bits_matched~10_RESYN837_BDD838 ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_RESYN817_BDD818                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_RESYN819_BDD820                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|Add5~42                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|Add6~46                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|period_ref_frame~11                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_27m00|LessThan0~0                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_27m00|LessThan0~1                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_27m00|LessThan0~2                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_27m00|LessThan0~3                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_27m00|LessThan0~3_RESYN809_BDD810                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_27m00|LessThan0~4                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_27m00|LessThan0~5                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_27m00|LessThan0~5_RESYN811_BDD812                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count~11                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|Selector3~0                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|Selector3~0_RESYN743_BDD744                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|Selector4~0                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|Selector4~1                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|Selector4~1_RESYN741_BDD742                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|WideOr2~0                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|WideOr4~0                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|always0~3                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|pat_vdat[7]~0                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|Add8~50                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|Add9~42                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|Equal0~0                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|Equal0~0_RESYN823_BDD824                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|Equal1~5                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|Equal2~2                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|hcount_d3~13                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|v_d4_w~0                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|v_d4_w~1                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|v_d4_w~2                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|v_d4_w~2_RESYN745_BDD746                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|v_d4_w~2_RESYN747_BDD748                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|v_reset                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|v_reset_RESYN807_BDD808                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3~10                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|window_w~0                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|window_w~2                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|window_w~2_RESYN825_BDD826                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|window_w~2_RESYN827_BDD828                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~1_OTERM107                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~5                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~5_OTERM105                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~9                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~9_OTERM103                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~13                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~13_OTERM101                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~17                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~17_OTERM99                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~21                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~21_OTERM97                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~25                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~25_OTERM95                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~29                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~29_OTERM93                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~33                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~33_OTERM91                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~37                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~37_OTERM89                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~41                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~41_OTERM87                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~45                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~45_OTERM85                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~49                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~49_OTERM83                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~53                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~53_OTERM81                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~57                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~57_OTERM79                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~61                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~61_OTERM77                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~65                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~65_OTERM75                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~69                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~69_OTERM73                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~73                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~73_OTERM71                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~77                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~77_OTERM69                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~81                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~81_OTERM67                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~85                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~85_OTERM65                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~89                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~89_NEW_REG62_OTERM566                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~89_OTERM63                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~90                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~93                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~93_NEW_REG60_OTERM568                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add0~93_OTERM61                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~1_OTERM413                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~5                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~5_OTERM411                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~9                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~9_OTERM409                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~13                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~13_OTERM407                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~17                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~17_OTERM405                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~21                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~21_OTERM403                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~25                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~25_OTERM401                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~29                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~29_OTERM399                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~33                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~33_OTERM397                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~37                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~37_OTERM395                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~41                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~41_OTERM393                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~45                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~45_OTERM391                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~49                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~49_OTERM389                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~53                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~53_OTERM387                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~57                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~57_OTERM385                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~61                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~61_OTERM383                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~65                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~65_NEW_REG380_OTERM572                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~65_OTERM381                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~66                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~69                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~69_OTERM379                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~73                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~73_OTERM377                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~77                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~77_OTERM375                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~81                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~81_OTERM373                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~85                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~85_OTERM371                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~89                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add1~89_OTERM369                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~1_OTERM355                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~5                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~5_OTERM353                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~9                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~9_OTERM351                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~13                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~13_OTERM349                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~17                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~17_OTERM347                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~21                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~21_OTERM345                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~25                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~25_OTERM343                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~29                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~29_OTERM341                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~33                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~33_OTERM339                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~37                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~37_OTERM337                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~41                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~41_OTERM335                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~45                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~45_OTERM333                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~49                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~49_OTERM331                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~53                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~53_OTERM329                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~57                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~57_OTERM327                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~61                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~61_OTERM325                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~65                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~65_OTERM323                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~69                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~69_OTERM321                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~73                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~73_OTERM319                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~77                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~77_OTERM317                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~81                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~81_OTERM315                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~85                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~85_OTERM313                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~89                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~89_OTERM309                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~89_RTM0311                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~89_RTM0311                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~90                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~93                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~93_OTERM305                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~93_RTM0307                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~93_RTM0307                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~97                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add2~97_OTERM303                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~1_NEW_REG298_RTM0300                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~1_NEW_REG298_RTM0300                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~1_OTERM299                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~1_RTM0301                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~1_RTM0301                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~5                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~5_OTERM295                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~5_RTM0297                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~5_RTM0297                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~9                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~9_OTERM291                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~9_RTM0293                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~9_RTM0293                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~13                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~13_OTERM287                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~13_RTM0289                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~13_RTM0289                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~17                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~17_OTERM283                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~17_RTM0285                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~17_RTM0285                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~21                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~21_OTERM279                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~21_RTM0281                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~21_RTM0281                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~25                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~25_OTERM275                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~25_RTM0277                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~25_RTM0277                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~29                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~29_OTERM271                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~29_RTM0273                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~29_RTM0273                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~33                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~33_OTERM267                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~33_RTM0269                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~33_RTM0269                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~37                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~37_OTERM263                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~37_RTM0265                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~37_RTM0265                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~41                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~41_OTERM259                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~41_RTM0261                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~41_RTM0261                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~45                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~45_OTERM255                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~45_RTM0257                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~45_RTM0257                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~49                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~49_OTERM251                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~49_RTM0253                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~49_RTM0253                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~53                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~53_OTERM247                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~53_RTM0249                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~53_RTM0249                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~57                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~57_OTERM243                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~57_RTM0245                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~57_RTM0245                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~61                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~61_OTERM239                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~61_RTM0241                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~61_RTM0241                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~65                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~65_OTERM235                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~65_RTM0237                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~65_RTM0237                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~69                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~69_OTERM231                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~69_RTM0233                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~69_RTM0233                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~73                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~73_OTERM227                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~73_RTM0229                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~73_RTM0229                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~77                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~77_OTERM223                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~77_RTM0225                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~77_RTM0225                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~81                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~81_OTERM219                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~81_RTM0221                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~81_RTM0221                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~85                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~85_OTERM215                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~85_RTM0217                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~85_RTM0217                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~89                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~89_OTERM211                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~89_RTM0213                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~89_RTM0213                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~90                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~93                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~93_OTERM207                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~93_RTM0209                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~93_RTM0209                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~97                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~97_OTERM203                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~97_RTM0205                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add3~97_RTM0205                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~1_NEW_REG502_RTM0504                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~1_NEW_REG502_RTM0504                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~1_OTERM503                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~1_RTM0505                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~1_RTM0505                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~5                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~5_OTERM499                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~5_RTM0501                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~5_RTM0501                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~9                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~9_OTERM495                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~9_RTM0497                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~9_RTM0497                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~13                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~13_OTERM491                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~13_RTM0493                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~13_RTM0493                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~17                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~17_OTERM487                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~17_RTM0489                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~17_RTM0489                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~21                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~21_OTERM483                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~21_RTM0485                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~21_RTM0485                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~25                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~25_OTERM479                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~25_RTM0481                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~25_RTM0481                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~29                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~29_OTERM475                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~29_RTM0477                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~29_RTM0477                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~33                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~33_OTERM471                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~33_RTM0473                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~33_RTM0473                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~37                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~37_OTERM467                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~37_RTM0469                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~37_RTM0469                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~41                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~41_OTERM463                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~41_RTM0465                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~41_RTM0465                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~45                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~45_OTERM459                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~45_RTM0461                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~45_RTM0461                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~49                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~49_OTERM455                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~49_RTM0457                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~49_RTM0457                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~53                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~53_OTERM451                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~53_RTM0453                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~53_RTM0453                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~57                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~57_OTERM447                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~57_RTM0449                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~57_RTM0449                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~61                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~61_OTERM443                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~61_RTM0445                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~61_RTM0445                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~65                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~65_OTERM439                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~65_RTM0441                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~65_RTM0441                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~69                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~69_OTERM435                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~69_RTM0437                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~69_RTM0437                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~73                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~73_OTERM431                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~73_RTM0433                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~73_RTM0433                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~77                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~77_OTERM427                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~77_RTM0429                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~77_RTM0429                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~81                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~81_OTERM423                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~81_RTM0425                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~81_RTM0425                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~85                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~85_OTERM419                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~85_RTM0421                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~85_RTM0421                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~89                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~89_OTERM415                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~89_RTM0417                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~89_RTM0417                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add4~94                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~1_NEW_REG198_RTM0200                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~1_NEW_REG198_RTM0200                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~1_OTERM199                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~1_RTM0201                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~1_RTM0201                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~5                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~5_OTERM195                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~5_RTM0197                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~5_RTM0197                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~9                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~9_OTERM191                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~9_RTM0193                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~9_RTM0193                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~13                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~13_OTERM187                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~13_RTM0189                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~13_RTM0189                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~17                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~17_OTERM183                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~17_RTM0185                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~17_RTM0185                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~21                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~21_OTERM179                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~21_RTM0181                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~21_RTM0181                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~25                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~25_OTERM175                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~25_RTM0177                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~25_RTM0177                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~29                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~29_OTERM171                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~29_RTM0173                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~29_RTM0173                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~33                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~33_OTERM167                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~33_RTM0169                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~33_RTM0169                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~37                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~37_OTERM163                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~37_RTM0165                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~37_RTM0165                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~41                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~41_OTERM159                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~41_RTM0161                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~41_RTM0161                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~45                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~45_OTERM155                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~45_RTM0157                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~45_RTM0157                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~49                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~49_OTERM151                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~49_RTM0153                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~49_RTM0153                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~53                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~53_OTERM147                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~53_RTM0149                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~53_RTM0149                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~57                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~57_OTERM143                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~57_RTM0145                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~57_RTM0145                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~61                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~61_OTERM139                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~61_RTM0141                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~61_RTM0141                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~65                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~65_OTERM135                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~65_RTM0137                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~65_RTM0137                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~69                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~69_OTERM131                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~69_RTM0133                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~69_RTM0133                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~73                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~73_OTERM127                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~73_RTM0129                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~73_RTM0129                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~77                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~77_OTERM123                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~77_RTM0125                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~77_RTM0125                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~81                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~81_OTERM119                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~81_RTM0121                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~81_RTM0121                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~85                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~85_OTERM115                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~85_RTM0117                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~85_RTM0117                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~89                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~89_OTERM113                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~93                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~93_OTERM109                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~93_RTM0111                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add5~93_RTM0111                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add7~2                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Add8~1                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal4~9                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal4~9_RTM0306                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal4~9_RTM0310                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~0                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~0_RTM0280                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~0_RTM0284                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~0_RTM0288                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~1                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~1_RTM0292                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~1_RTM0296                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~2                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~2_RTM0260                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~2_RTM0264                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~2_RTM0268                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~3                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~3_RTM0272                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~3_RTM0276                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~4                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~4_RTM0244                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~4_RTM0248                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~5                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~5_RTM0252                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~5_RTM0256                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~6                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~6_RTM0232                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~6_RTM0236                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~6_RTM0240                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~7                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~7_RTM0216                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~7_RTM0220                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~9                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~9_RTM0204                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~9_RTM0208                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~9_RTM0212                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~10                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~10_RTM0224                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal5~10_RTM0228                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~0                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~0_RTM0496                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~0_RTM0500                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~1                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~1_RTM0476                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~1_RTM0480                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~1_RTM0484                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~2                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~2_RTM0488                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~2_RTM0492                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~3                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~3_RTM0460                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~3_RTM0464                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~4                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~4_RTM0468                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~4_RTM0472                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~5                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~5_RTM0444                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~5_RTM0448                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~6                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~6_RTM0416                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~6_RTM0420                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~6_RTM0424                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~7                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~7_RTM0428                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~7_RTM0432                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~7_RTM0436                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~9                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~9_RTM0440                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~10                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~10_RTM0452                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal6~10_RTM0456                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~0                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~0_RTM0180                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~0_RTM0184                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~0_RTM0188                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~1                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~1_RTM0192                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~1_RTM0196                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~2                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~2_RTM0160                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~2_RTM0164                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~2_RTM0168                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~3                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~3_RTM0172                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~3_RTM0176                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~4                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~4_RTM0144                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~4_RTM0148                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~5                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~5_RTM0152                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~5_RTM0156                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~6                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~6_RTM0132                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~6_RTM0136                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~6_RTM0140                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~7                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~7_RTM0116                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~7_RTM0120                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~9                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~9_RTM0110                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~10                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~10_RTM0124                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|Equal7~10_RTM0128                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m1                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m1_OTERM49                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m1_OTERM51                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m1_OTERM53                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m1_OTERM55                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m1_OTERM57                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m1_OTERM59                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m2                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m2_OTERM357                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m2_OTERM359                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m2_OTERM361                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m2_OTERM363                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m2_OTERM365                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m2_OTERM367                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m3                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m3_OTERM25                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m3_OTERM27                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m3_OTERM29                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m3_OTERM31                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m3_OTERM33                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_m3_OTERM35                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p1                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p1_OTERM1                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p1_OTERM3                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p1_OTERM5                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p1_OTERM7                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p1_OTERM9                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p1_OTERM11                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p2                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p2_OTERM13                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p2_OTERM15                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p2_OTERM17                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p2_OTERM19                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p2_OTERM21                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p2_OTERM23                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p3                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p3_OTERM37                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p3_OTERM39                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p3_OTERM41                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p3_OTERM43                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p3_OTERM45                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|delay_p3_OTERM47                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|ref_tof_pn                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|ref_tof_pn_OTERM574                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|ref_tof_pn_w                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[0]                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[0]_NEW554_RTM0556                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[0]_OTERM555                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[1]                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[1]_NEW557_RTM0559                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[1]_OTERM558                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[2]                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[2]_NEW560_RTM0562                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[2]_OTERM561                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[0]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[0]_NEW552_RESYN843_BDD844                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[0]_OTERM553                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[1]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[1]_NEW506_RESYN839_BDD840                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[1]_OTERM507                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[2]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[2]_NEW508_RESYN841_BDD842                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[2]_OTERM509                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[3]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[3]_OTERM511                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[4]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[4]_OTERM513                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[5]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[5]_OTERM515                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[6]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[6]_OTERM517                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[7]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[7]_OTERM519                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[8]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[8]_OTERM521                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[9]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[9]_OTERM523                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[10]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[10]_OTERM525                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[11]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[11]_OTERM527                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[12]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[12]_OTERM529                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[13]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[13]_OTERM551                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[13]~6                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[13]~6_RESYN845_BDD846                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[13]~6_RESYN847_BDD848                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[14]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[14]_OTERM531                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[15]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[15]_OTERM533                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[16]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[16]_OTERM535                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[17]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[17]_OTERM537                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[18]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[18]_OTERM539                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[19]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[19]_OTERM541                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[20]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[20]_OTERM543                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[21]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[21]_OTERM549                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[22]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[22]_OTERM547                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[23]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[23]_OTERM545                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_delay[0]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_delay[0]_OTERM564                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_delay[1]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_delay[1]_OTERM570                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;              ;                ;                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[0]                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[0]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[1]                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[1]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[2]                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[2]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[3]                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[3]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[4]                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[4]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[5]                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[5]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[6]                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[6]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[7]                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[7]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[8]                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[8]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[9]                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[9]                                                                                                                                                                            ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[10]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[10]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[11]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[11]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[12]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[12]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[13]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[13]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[14]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[14]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[15]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[15]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[16]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[16]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[17]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[17]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[18]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[18]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[19]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[19]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[20]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[20]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[21]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[21]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[22]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[22]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[23]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[23]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[24]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[24]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[25]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[25]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[26]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[26]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[27]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[27]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[28]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[28]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[29]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[29]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[30]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[30]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[31]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[31]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[32]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[32]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[33]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[33]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[34]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[34]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[35]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[35]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[36]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[36]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[37]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[37]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[38]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[38]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[39]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[39]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[80]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[80]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[81]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[81]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[82]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[82]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_reg[83]                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q            ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|dataout_wire[83]                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[3]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[3]~DUPLICATE                                                                                                                            ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[4]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[4]~DUPLICATE                                                                                                                            ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[23]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[23]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[31]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[31]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[36]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[36]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[38]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[38]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[39]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[39]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[48]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[48]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[53]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[53]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[63]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[63]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[64]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[64]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[70]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[70]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[71]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[71]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[74]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[74]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[79]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[79]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[82]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[82]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[84]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[84]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[93]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[93]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[96]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[96]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[101]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[101]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[106]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[106]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[134]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[134]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[135]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[135]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[141]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[141]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[144]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[144]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[150]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[150]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[154]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[154]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[165]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[165]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[166]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[166]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[167]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[167]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[175]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[175]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[199]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[199]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[206]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[206]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[207]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[207]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[212]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[212]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[213]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[213]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[225]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[225]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[229]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[229]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[230]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[230]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[232]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[232]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[238]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[238]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[240]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[240]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[245]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[245]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[247]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[247]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[248]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[248]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[255]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[255]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[256]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[256]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[271]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[271]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[274]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[274]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[282]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[282]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[284]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[284]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[288]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[288]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[290]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[290]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[295]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[295]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[296]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[296]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[311]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[311]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[312]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[312]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[316]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[316]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[317]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[317]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[321]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[321]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[322]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[322]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[324]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[324]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[325]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[325]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[331]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[331]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[336]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[336]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[356]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[356]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[360]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[360]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[362]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[362]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[363]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[363]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[374]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[374]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[382]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[382]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[390]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[390]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[399]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[399]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[400]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[400]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[408]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[408]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[409]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[409]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[410]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[410]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[411]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[411]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[412]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[412]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[413]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[413]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[416]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[416]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[417]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[417]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[418]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[418]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[420]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[420]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[424]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[424]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[427]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[427]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[430]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[430]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[431]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[431]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[433]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[433]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[434]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[434]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[439]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[439]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[447]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[447]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[461]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[461]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[464]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[464]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[468]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[468]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[485]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[485]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[487]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[487]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[488]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[488]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[492]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[492]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[497]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[497]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[500]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[500]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[501]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[501]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[502]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[502]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[505]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[505]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[510]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[510]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[3]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[3]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[6]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[6]~DUPLICATE                                                                                                                           ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[11]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[11]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[15]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[15]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[16]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[16]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[17]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[17]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[33]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[33]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[36]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[36]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[43]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[43]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[49]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[49]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[80]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[80]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[82]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[82]~DUPLICATE                                                                                                                          ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[102]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[102]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[108]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[108]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[131]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[131]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[136]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[136]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[141]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[141]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[147]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[147]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[148]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[148]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[151]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[151]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[169]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[169]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[171]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[171]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[177]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[177]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[185]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[185]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[190]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[190]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[195]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[195]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[198]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[198]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[199]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[199]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[202]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[202]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[213]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[213]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[217]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[217]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[219]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[219]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[225]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[225]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[229]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[229]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[233]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[233]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[238]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[238]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[251]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[251]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[257]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[257]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[260]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[260]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[270]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[270]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[278]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[278]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[298]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[298]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[306]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[306]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[312]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[312]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[323]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[323]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[344]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[344]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[350]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[350]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[352]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[352]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[378]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[378]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[379]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[379]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[390]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[390]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[392]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[392]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[393]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[393]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[397]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[397]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[401]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[401]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[403]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[403]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[404]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[404]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[413]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[413]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[449]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[449]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[457]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[457]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[461]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[461]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[463]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[463]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[467]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[467]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[474]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[474]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[475]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[475]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[487]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[487]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[495]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[495]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[509]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[509]~DUPLICATE                                                                                                                         ;                  ;                       ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]~DUPLICATE                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE    ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]~DUPLICATE                                               ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]~DUPLICATE                                               ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]~DUPLICATE                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]~DUPLICATE                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]~DUPLICATE                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]~DUPLICATE                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]~DUPLICATE                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]~DUPLICATE                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]~DUPLICATE                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]~DUPLICATE                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]~DUPLICATE                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]~DUPLICATE                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[19]~DUPLICATE                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[77]~DUPLICATE                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[80]~DUPLICATE                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[85]~DUPLICATE                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[94]~DUPLICATE                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[130]~DUPLICATE               ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ai:auto_generated|counter_reg_bit[0]                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ai:auto_generated|counter_reg_bit[0]~DUPLICATE                               ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_d3j:auto_generated|counter_reg_bit[10]                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_d3j:auto_generated|counter_reg_bit[10]~DUPLICATE                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7ai:auto_generated|counter_reg_bit[1]                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7ai:auto_generated|counter_reg_bit[1]~DUPLICATE                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|rlevel[4]                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|rlevel[4]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|wadr[0]                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|wadr[0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|wadr[1]                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|wadr[1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|wadr_next[4]                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|wadr_next[4]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|samp_cnt[2]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|samp_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|shift_reg[48]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|shift_reg[48]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|samp_cnt[4]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|samp_cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|samp_cnt[5]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|samp_cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_reg[14]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_reg[19]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_reg[19]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_reg[45]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_reg[45]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_reg[46]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_reg[46]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_reg[50]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_reg[50]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|buf_wgry[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|buf_wgry[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_div1p001|edge_pn                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_div1p001|edge_pn~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_div1p001|sig_d                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_div1p001|sig_d~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_tof_t|edge_pn                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_tof_t|edge_pn~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_148m35|f_acc_add_m[1]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_148m35|f_acc_add_m[1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[0]                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[1]                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[3]                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[3]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[8]                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[8]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[9]                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[9]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[10]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[10]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[12]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[12]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[13]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[13]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[16]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[16]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[18]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[18]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[22]                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|ref_period_count[22]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|rate_gen:sdi12_tx_rate_gen|f_acc_add_m_sub_n[1]                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|rate_gen:sdi12_tx_rate_gen|f_acc_add_m_sub_n[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|rate_gen:sdi12_tx_rate_gen|f_acc_add_m_sub_n[3]                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|rate_gen:sdi12_tx_rate_gen|f_acc_add_m_sub_n[3]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|rate_gen:sdi12_tx_rate_gen|f_acc_add_m_sub_n[4]                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|rate_gen:sdi12_tx_rate_gen|f_acc_add_m_sub_n[4]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[0].sdi12_crc18_calc|crc_d[0][9]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[0].sdi12_crc18_calc|crc_d[0][9]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[0].sdi12_crc18_calc|crc_d[0][17]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[0].sdi12_crc18_calc|crc_d[0][17]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[0].sdi12_crc18_calc|crc_d[1][6]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[0].sdi12_crc18_calc|crc_d[1][6]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|crc_d[0][4]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|crc_d[0][4]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|crc_d[0][10]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|crc_d[0][10]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|crc_d[0][13]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|crc_d[0][13]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|crc_d[1][2]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|crc_d[1][2]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|crc_d[1][7]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|crc_d[1][7]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[2].sdi12_crc18_calc|crc_d[1][4]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[2].sdi12_crc18_calc|crc_d[1][4]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[2].sdi12_crc18_calc|crc_d[1][6]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[2].sdi12_crc18_calc|crc_d[1][6]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[2].sdi12_crc18_calc|crc_d[1][9]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[2].sdi12_crc18_calc|crc_d[1][9]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|crc_d[0][0]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|crc_d[0][0]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|crc_d[0][17]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|crc_d[0][17]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|crc_d[1][4]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|crc_d[1][4]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|crc_d[1][6]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|crc_d[1][6]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|crc_d[1][11]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|crc_d[1][11]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_trs:sdi12_trs|trs_cnt[1]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_trs:sdi12_trs|trs_cnt[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_trs:sdi12_trs|trs_h                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_trs:sdi12_trs|trs_h~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[19]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[19]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[20]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[20]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[22]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[22]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[24]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[24]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[27]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[27]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[34]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[34]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[37]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[37]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_encode:sdi12_tx_encode|nrzi[19]                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_encode:sdi12_tx_encode|nrzi[19]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_encode:sdi12_tx_encode|scram[15]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_encode:sdi12_tx_encode|scram[15]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_encode:sdi12_tx_encode|scram[19]                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_encode:sdi12_tx_encode|scram[19]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_order:sdi12_tx_order|sdi_dat_o[0][5]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_order:sdi12_tx_order|sdi_dat_o[0][5]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_order:sdi12_tx_order|sdi_dat_o[1][2]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_order:sdi12_tx_order|sdi_dat_o[1][2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_order:sdi12_tx_order|sdi_dat_o[3][3]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_order:sdi12_tx_order|sdi_dat_o[3][3]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|b_state.B_DATA4                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|b_state.B_DATA4~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|state.HD_ADF3                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|state.HD_ADF3~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|state.HD_DATA2                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|state.HD_DATA2~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|state.HD_DCNT                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|state.HD_DCNT~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|state.HD_DID                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|state.HD_DID~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|color_select[4]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|color_select[4]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|cr_ncb                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|cr_ncb~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg|NORMAL.NORMAL.sdi_f.vcnt[5]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg|NORMAL.NORMAL.sdi_f.vcnt[5]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|hcount_d3[0]                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|hcount_d3[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|hcount_d3[4]                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|hcount_d3[4]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|hcount_d3[11]                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|hcount_d3[11]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3[0]                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3[4]                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3[4]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3[5]                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3[5]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3[6]                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3[6]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3[7]                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|vcount_d3[7]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay[4]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay[17]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay[17]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay[18]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay[18]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay[19]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay[19]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[3]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[3]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[12]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[12]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[16]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[16]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[17]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[17]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[21]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_delay_out[21]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[2]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[2]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[3]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[3]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[4]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[4]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[6]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[6]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[7]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[7]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[8]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[8]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[9]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[9]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[10]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[10]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[13]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[13]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[14]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[14]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[15]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[15]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[16]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[16]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[17]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[17]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[18]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[18]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[20]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[20]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[21]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[21]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[23]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_count[23]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_delay[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_delay[1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_timing_fmt[1]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_timing_fmt[1]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_timing_fmt[5]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_timing_fmt[5]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|table_delay[1]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|table_delay[1]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                             ;
+---------------+----------------+--------------+--------------+-----------------+----------------+
; Name          ; Ignored Entity ; Ignored From ; Ignored To   ; Ignored Value   ; Ignored Source ;
+---------------+----------------+--------------+--------------+-----------------+----------------+
; Global Signal ; hack_the_hill  ;              ; *clkdivrx[0] ; PERIPHERY CLOCK ; QSF Assignment ;
+---------------+----------------+--------------+--------------+-----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                                       ;
+--------------------------------------+---------------------+----------------------------+--------------------------+
; Type                                 ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+--------------------------------------+---------------------+----------------------------+--------------------------+
; Placement (by node)                  ;                     ;                            ;                          ;
;     -- Requested                     ; 0.00 % ( 0 / 6514 ) ; 0.00 % ( 0 / 6514 )        ; 0.00 % ( 0 / 6514 )      ;
;     -- Achieved                      ; 0.00 % ( 0 / 6514 ) ; 0.00 % ( 0 / 6514 )        ; 0.00 % ( 0 / 6514 )      ;
;                                      ;                     ;                            ;                          ;
; Routing (by net)                     ;                     ;                            ;                          ;
;     -- Requested                     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved                      ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;                                      ;                     ;                            ;                          ;
; Number of Tiles locked to High-Speed ; 0                   ;                            ;                          ;
+--------------------------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4587 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 231 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1657 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 39 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/HTH/output_files/hack_the_hill.pin.


+--------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                    ;
+------------------------------------------------------------------+-----------------------+-------+
; Resource                                                         ; Usage                 ; %     ;
+------------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)           ; 2,101 / 135,840       ; 2 %   ;
; ALMs needed [=A-B+C]                                             ; 2,101                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]                  ; 2,651 / 135,840       ; 2 %   ;
;         [a] ALMs used for LUT logic and registers                ; 683                   ;       ;
;         [b] ALMs used for LUT logic                              ; 557                   ;       ;
;         [c] ALMs used for registers                              ; 1,381                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs)      ; 30                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing            ; 555 / 135,840         ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]                  ; 5 / 135,840           ; < 1 % ;
;         [a] Due to location constrained logic                    ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                     ; 1                     ;       ;
;         [c] Due to LAB input limits                              ; 2                     ;       ;
;         [d] Due to virtual I/Os                                  ; 2                     ;       ;
;                                                                  ;                       ;       ;
; Difficulty packing design                                        ; Low                   ;       ;
;                                                                  ;                       ;       ;
; Total LABs:  partially or completely used                        ; 415 / 13,584          ; 3 %   ;
;     -- Logic LABs                                                ; 412                   ;       ;
;     -- Memory LABs (up to half of total LABs)                    ; 3                     ;       ;
;                                                                  ;                       ;       ;
; Combinational ALUT usage for logic                               ; 2,213                 ;       ;
;     -- 7 input functions                                         ; 10                    ;       ;
;     -- 6 input functions                                         ; 411                   ;       ;
;     -- 5 input functions                                         ; 441                   ;       ;
;     -- 4 input functions                                         ; 370                   ;       ;
;     -- <=3 input functions                                       ; 981                   ;       ;
; Combinational ALUT usage for route-throughs                      ; 2,139                 ;       ;
; Memory ALUT usage                                                ; 44                    ;       ;
;     -- 64-address deep                                           ; 0                     ;       ;
;     -- 32-address deep                                           ; 44                    ;       ;
;     -- 16-address deep                                           ; 0                     ;       ;
;                                                                  ;                       ;       ;
;                                                                  ;                       ;       ;
; Dedicated logic registers                                        ; 4,567                 ;       ;
;     -- By type:                                                  ;                       ;       ;
;         -- Primary logic registers                               ; 4,127 / 271,680       ; 2 %   ;
;         -- Secondary logic registers                             ; 440 / 271,680         ; < 1 % ;
;     -- By function:                                              ;                       ;       ;
;         -- Design implementation registers                       ; 4,254                 ;       ;
;         -- Routing optimization registers                        ; 313                   ;       ;
;                                                                  ;                       ;       ;
; Virtual pins                                                     ; 4                     ;       ;
; I/O pins                                                         ; 92 / 526              ; 17 %  ;
;     -- Clock pins                                                ; 6 / 32                ; 19 %  ;
;     -- Dedicated input pins                                      ; 4 / 61                ; 7 %   ;
;                                                                  ;                       ;       ;
; M20K blocks                                                      ; 26 / 957              ; 3 %   ;
; Total MLAB memory bits                                           ; 1,408                 ;       ;
; Total block memory bits                                          ; 417,792 / 19,599,360  ; 2 %   ;
; Total block memory implementation bits                           ; 532,480 / 19,599,360  ; 3 %   ;
;                                                                  ;                       ;       ;
; Total DSP Blocks                                                 ; 0 / 1,044             ; 0 %   ;
;                                                                  ;                       ;       ;
; Fractional PLLs                                                  ; 1 / 20                ; 5 %   ;
; Global signals                                                   ; 6                     ;       ;
;     -- Global clocks                                             ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                           ; 0 / 92                ; 0 %   ;
;     -- Horizontal periphery clocks and Vertical periphery clocks ; 1 / 210               ; < 1 % ;
; SERDES transmitters                                              ; 0 / 162               ; 0 %   ;
; SERDES receivers                                                 ; 0 / 162               ; 0 %   ;
; JTAGs                                                            ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                      ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                       ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                             ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                                ; 0 / 1                 ; 0 %   ;
; Standard RX PCSs                                                 ; 0 / 24                ; 0 %   ;
; 10G RX PCSs                                                      ; 0 / 24                ; 0 %   ;
; HSSI PMA RX Deserializers                                        ; 0 / 24                ; 0 %   ;
; Standard TX PCSs                                                 ; 0 / 24                ; 0 %   ;
; 10G TX PCSs                                                      ; 1 / 24                ; 4 %   ;
; HSSI PMA TX Serializers                                          ; 1 / 24                ; 4 %   ;
; CHANNEL PLLs                                                     ; 0 / 24                ; 0 %   ;
; HSSI ATX PLL                                                     ; 1 / 8                 ; 13 %  ;
; Impedance control blocks                                         ; 0 / 4                 ; 0 %   ;
; Average interconnect usage (total/H/V)                           ; 0.7% / 0.8% / 0.6%    ;       ;
; Peak interconnect usage (total/H/V)                              ; 19.9% / 18.0% / 23.6% ;       ;
;                                                                  ;                       ;       ;
; Programmable power technology high-speed tiles                   ; 103 / 8,797           ; 1 %   ;
; Programmable power technology low-power tiles                    ; 8,694 / 8,797         ; 99 %  ;
;     -- low-power tiles that are used by the design               ; 581 / 8,694           ; 7 %   ;
;     -- unused tiles (low-power)                                  ; 8,113 / 8,694         ; 93 %  ;
;                                                                  ;                       ;       ;
; Programmable power technology high-speed LAB tiles               ; 77 / 6,792            ; 1 %   ;
; Programmable power technology low-power LAB tiles                ; 6,715 / 6,792         ; 99 %  ;
;     -- low-power LAB tiles that are used by the design           ; 581 / 6,715           ; 9 %   ;
;     -- unused LAB tiles (low-power)                              ; 6,134 / 6,715         ; 91 %  ;
;                                                                  ;                       ;       ;
; Maximum fan-out                                                  ; 1987                  ;       ;
; Highest non-global fan-out                                       ; 1940                  ;       ;
; Total fan-out                                                    ; 29824                 ;       ;
; Average fan-out                                                  ; 3.24                  ;       ;
+------------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                     ;
+-------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub       ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1640 / 135840 ( 1 % )  ; 83 / 135840 ( < 1 % )  ; 379 / 135840 ( < 1 % )         ; 0 / 135840 ( 0 % )             ;
; ALMs needed [=A-B+C]                                        ; 1640                   ; 83                     ; 379                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1896 / 135840 ( 1 % )  ; 89 / 135840 ( < 1 % )  ; 666 / 135840 ( < 1 % )         ; 0 / 135840 ( 0 % )             ;
;         [a] ALMs used for LUT logic and registers           ; 547                    ; 31                     ; 105                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 425                    ; 34                     ; 98                             ; 0                              ;
;         [c] ALMs used for registers                         ; 894                    ; 24                     ; 463                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 30                     ; 0                      ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 261 / 135840 ( < 1 % ) ; 6 / 135840 ( < 1 % )   ; 287 / 135840 ( < 1 % )         ; 0 / 135840 ( 0 % )             ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 5 / 135840 ( < 1 % )   ; 0 / 135840 ( 0 % )     ; 0 / 135840 ( 0 % )             ; 0 / 135840 ( 0 % )             ;
;         [a] Due to location constrained logic               ; 0                      ; 0                      ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                      ; 0                      ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 2                      ; 0                      ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 2                      ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                    ; Low                            ; Low                            ;
;                                                             ;                        ;                        ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 295 / 13584 ( 2 % )    ; 12 / 13584 ( < 1 % )   ; 121 / 13584 ( < 1 % )          ; 0 / 13584 ( 0 % )              ;
;     -- Logic LABs                                           ; 292                    ; 12                     ; 121                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 3                      ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 1768                   ; 121                    ; 368                            ; 0                              ;
;     -- 7 input functions                                    ; 9                      ; 1                      ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 301                    ; 29                     ; 81                             ; 0                              ;
;     -- 5 input functions                                    ; 281                    ; 27                     ; 133                            ; 0                              ;
;     -- 4 input functions                                    ; 328                    ; 15                     ; 27                             ; 0                              ;
;     -- <=3 input functions                                  ; 805                    ; 49                     ; 127                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1448                   ; 26                     ; 665                            ; 0                              ;
; Memory ALUT usage                                           ; 44                     ; 0                      ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 44                     ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- By type:                                             ;                        ;                        ;                                ;                                ;
;         -- Primary logic registers                          ; 2881 / 271680 ( 1 % )  ; 110 / 271680 ( < 1 % ) ; 1136 / 271680 ( < 1 % )        ; 0 / 271680 ( 0 % )             ;
;         -- Secondary logic registers                        ; 302 / 271680 ( < 1 % ) ; 3 / 271680 ( < 1 % )   ; 135 / 271680 ( < 1 % )         ; 0 / 271680 ( 0 % )             ;
;     -- By function:                                         ;                        ;                        ;                                ;                                ;
;         -- Design implementation registers                  ; 2899                   ; 110                    ; 1245                           ; 0                              ;
;         -- Routing optimization registers                   ; 284                    ; 3                      ; 26                             ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
;                                                             ;                        ;                        ;                                ;                                ;
; Virtual pins                                                ; 4                      ; 0                      ; 0                              ; 0                              ;
; I/O pins                                                    ; 86                     ; 0                      ; 0                              ; 6                              ;
; I/O registers                                               ; 0                      ; 0                      ; 0                              ; 0                              ;
; Total block memory bits                                     ; 0                      ; 0                      ; 417792                         ; 0                              ;
; Total block memory implementation bits                      ; 0                      ; 0                      ; 532480                         ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M20K block                                                  ; 0 / 957 ( 0 % )        ; 0 / 957 ( 0 % )        ; 26 / 957 ( 2 % )               ; 0 / 957 ( 0 % )                ;
; Clock enable block                                          ; 2 / 318 ( < 1 % )      ; 0 / 318 ( 0 % )        ; 0 / 318 ( 0 % )                ; 4 / 318 ( 1 % )                ;
; ATX PLL                                                     ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )                  ; 1 / 8 ( 12 % )                 ;
; 10G TX PCS                                                  ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ; 1 / 24 ( 4 % )                 ;
; HSSI AVMM INTERFACE3                                        ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )                  ; 1 / 8 ( 12 % )                 ;
; Fractional PLL                                              ; 0 / 20 ( 0 % )         ; 0 / 20 ( 0 % )         ; 0 / 20 ( 0 % )                 ; 1 / 20 ( 5 % )                 ;
; HSSI PMA Aux. block                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; HSSI PMA TX Buffer                                          ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ; 1 / 24 ( 4 % )                 ;
; Clock Divider                                               ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ; 1 / 24 ( 4 % )                 ;
; HSSI PMA TX Serializer                                      ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ; 1 / 24 ( 4 % )                 ;
; HSSI refclk divider                                         ; 0 / 32 ( 0 % )         ; 0 / 32 ( 0 % )         ; 0 / 32 ( 0 % )                 ; 1 / 32 ( 3 % )                 ;
; HSSI TX PCS PMA Interface                                   ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ; 1 / 24 ( 4 % )                 ;
; HSSI TX PLD PCS Interface                                   ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ; 1 / 24 ( 4 % )                 ;
; PLL Output Counter                                          ; 0 / 180 ( 0 % )        ; 0 / 180 ( 0 % )        ; 0 / 180 ( 0 % )                ; 2 / 180 ( 1 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 20 ( 0 % )         ; 0 / 20 ( 0 % )         ; 0 / 20 ( 0 % )                 ; 1 / 20 ( 5 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 20 ( 0 % )         ; 0 / 20 ( 0 % )         ; 0 / 20 ( 0 % )                 ; 1 / 20 ( 5 % )                 ;
;                                                             ;                        ;                        ;                                ;                                ;
; Connections                                                 ;                        ;                        ;                                ;                                ;
;     -- Input Connections                                    ; 4294                   ; 168                    ; 1817                           ; 95                             ;
;     -- Registered Input Connections                         ; 4164                   ; 122                    ; 1400                           ; 0                              ;
;     -- Output Connections                                   ; 300                    ; 1502                   ; 34                             ; 4538                           ;
;     -- Registered Output Connections                        ; 242                    ; 306                    ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Internal Connections                                        ;                        ;                        ;                                ;                                ;
;     -- Total Connections                                    ; 21966                  ; 2431                   ; 7525                           ; 5324                           ;
;     -- Registered Connections                               ; 14100                  ; 961                    ; 4980                           ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; External Connections                                        ;                        ;                        ;                                ;                                ;
;     -- Top                                                  ; 0                      ; 1241                   ; 200                            ; 3153                           ;
;     -- sld_hub:auto_hub                                     ; 1241                   ; 20                     ; 258                            ; 151                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 200                    ; 258                    ; 64                             ; 1329                           ;
;     -- hard_block:auto_generated_inst                       ; 3153                   ; 151                    ; 1329                           ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Partition Interface                                         ;                        ;                        ;                                ;                                ;
;     -- Input Ports                                          ; 29                     ; 78                     ; 219                            ; 144                            ;
;     -- Output Ports                                         ; 138                    ; 95                     ; 115                            ; 16                             ;
;     -- Bidir Ports                                          ; 0                      ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Registered Ports                                            ;                        ;                        ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                      ; 103                            ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 51                     ; 101                            ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Port Connectivity                                           ;                        ;                        ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 5                      ; 22                             ; 90                             ;
;     -- Output Ports driven by GND                           ; 0                      ; 34                     ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                      ; 13                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                      ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 52                     ; 4                              ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 57                     ; 18                             ; 92                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 49                     ; 103                            ; 0                              ;
+-------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination             ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; clk_lvds_i         ; B2    ; 7A       ; 185          ; 85           ; 47           ; 206                   ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS         ; Differential            ; --                        ; User                 ; no        ;
; clk_lvds_i(n)      ; A2    ; 7A       ; 185          ; 85           ; 131          ; 0                     ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS         ; Differential            ; --                        ; User                 ; no        ;
; clkmux_in_i        ; L25   ; 8C       ; 53           ; 88           ; 28           ; 11                    ; 0                  ; no     ; no             ; no       ; On           ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; egress_refclk_i    ; W6    ; B0R      ; 185          ; 20           ; 55           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS         ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; egress_refclk_i(n) ; W5    ; B0R      ; 185          ; 20           ; 53           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS         ; AC Coupling 100 Ohm OCT ; --                        ; Fitter               ; no        ;
; gblrst_n_i         ; D1    ; 7A       ; 185          ; 86           ; 93           ; 1                     ; 0                  ; no     ; no             ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; gclk0_148m50_i     ; B4    ; 7A       ; 179          ; 88           ; 44           ; 3                     ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS         ; Differential            ; --                        ; User                 ; no        ;
; gclk0_148m50_i(n)  ; A4    ; 7A       ; 179          ; 88           ; 128          ; 0                     ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS         ; Differential            ; --                        ; User                 ; no        ;
; gclk1_148m50_i     ; B29   ; 8A       ; 10           ; 88           ; 44           ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS         ; Differential            ; --                        ; User                 ; no        ;
; gclk1_148m50_i(n)  ; A29   ; 8A       ; 10           ; 88           ; 128          ; 0                     ; 0                  ; no     ; no             ; no       ; Off          ; LVDS         ; Differential            ; --                        ; User                 ; no        ;
; memrefclk_i        ; AK25  ; 3B       ; 14           ; 0            ; 0            ; 16                    ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS         ; Differential            ; --                        ; User                 ; no        ;
; memrefclk_i(n)     ; AK24  ; 3B       ; 14           ; 0            ; 84           ; 0                     ; 0                  ; yes    ; no             ; no       ; Off          ; LVDS         ; Differential            ; --                        ; User                 ; no        ;
; triga_i[0]         ; D27   ; 8C       ; 57           ; 88           ; 128          ; 2                     ; 0                  ; no     ; no             ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; triga_i[1]         ; C27   ; 8C       ; 60           ; 88           ; 84           ; 2                     ; 0                  ; no     ; no             ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; cd_cs_n_o[0]      ; F27   ; 8C       ; 32           ; 88           ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_cs_n_o[1]      ; F24   ; 8C       ; 36           ; 88           ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_cs_n_o[2]      ; E25   ; 8C       ; 34           ; 88           ; 0            ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_cs_n_o[3]      ; C34   ; 8A       ; 8            ; 88           ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_cs_n_o[4]      ; C32   ; 8A       ; 8            ; 88           ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_cs_n_o[5]      ; H28   ; 8C       ; 34           ; 88           ; 28           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_din_o          ; G26   ; 8C       ; 42           ; 88           ; 0            ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_mute_sclk_o[0] ; G28   ; 8C       ; 34           ; 88           ; 56           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_mute_sclk_o[1] ; G25   ; 8C       ; 45           ; 88           ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_mute_sclk_o[2] ; E23   ; 8D       ; 76           ; 88           ; 56           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_mute_sclk_o[3] ; E27   ; 8C       ; 57           ; 88           ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_mute_sclk_o[4] ; B34   ; 8A       ; 8            ; 88           ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_mute_sclk_o[5] ; F31   ; 8A       ; 3            ; 88           ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_slew_o[0]      ; G27   ; 8C       ; 42           ; 88           ; 84           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_slew_o[1]      ; F26   ; 8C       ; 36           ; 88           ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_slew_o[2]      ; E24   ; 8D       ; 76           ; 88           ; 28           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_slew_o[3]      ; E28   ; 8C       ; 32           ; 88           ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_slew_o[4]      ; C33   ; 8A       ; 8            ; 88           ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cd_slew_o[5]      ; F32   ; 8A       ; 3            ; 88           ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dpaclk_sel_o      ; J26   ; 8C       ; 53           ; 88           ; 84           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eq_cs_n_o[0]      ; AF26  ; 3B       ; 22           ; 0            ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eq_cs_n_o[1]      ; AM30  ; 3A       ; 0            ; 1            ; 131          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eq_cs_n_o[2]      ; AM28  ; 3A       ; 0            ; 3            ; 47           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eq_cs_n_o[3]      ; AN28  ; 3A       ; 0            ; 2            ; 9            ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eq_cs_n_o[4]      ; AL26  ; 3A       ; 10           ; 0            ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eq_cs_n_o[5]      ; AP24  ; 3B       ; 12           ; 0            ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eq_din_o          ; AG30  ; 3A       ; 4            ; 0            ; 28           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eq_sclk_o         ; AM23  ; 3B       ; 14           ; 0            ; 56           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; rx_lock_o[0]      ; AK27  ; 3A       ; 9            ; 0            ; 0            ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; rx_lock_o[1]      ; AK26  ; 3A       ; 9            ; 0            ; 84           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; rx_lock_o[2]      ; AJ27  ; 3A       ; 9            ; 0            ; 28           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; rx_lock_o[3]      ; AJ26  ; 3A       ; 8            ; 0            ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; rx_lock_o[4]      ; AH27  ; 3A       ; 8            ; 0            ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; rx_lock_o[5]      ; AH26  ; 3A       ; 8            ; 0            ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdi_o             ; AK4   ; B0R      ; 185          ; 12           ; 39           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdi_o(n)          ; AK3   ; B0R      ; 185          ; 12           ; 37           ; no              ; no                     ; no        ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sig_pres_o[0]     ; AJ23  ; 3B       ; 15           ; 0            ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sig_pres_o[1]     ; AK28  ; 3A       ; 9            ; 0            ; 56           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sig_pres_o[2]     ; AL25  ; 3A       ; 10           ; 0            ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sig_pres_o[3]     ; AK23  ; 3B       ; 15           ; 0            ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sig_pres_o[4]     ; AM26  ; 3A       ; 10           ; 0            ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sig_pres_o[5]     ; AM25  ; 3A       ; 10           ; 0            ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[0]      ; P11   ; 7C       ; 134          ; 88           ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[10]     ; N12   ; 7C       ; 132          ; 88           ; 0            ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[11]     ; M27   ; 8C       ; 42           ; 88           ; 56           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[1]      ; AC30  ; 3A       ; 3            ; 0            ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[2]      ; J14   ; 7C       ; 125          ; 88           ; 0            ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[3]      ; M12   ; 7C       ; 134          ; 88           ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[4]      ; K15   ; 7C       ; 122          ; 88           ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[5]      ; L28   ; 8C       ; 39           ; 88           ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[6]      ; Y26   ; 3B       ; 20           ; 0            ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[7]      ; H16   ; 7C       ; 125          ; 88           ; 28           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[8]      ; U26   ; 3B       ; 17           ; 0            ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_dn_o[9]      ; R26   ; 3B       ; 27           ; 0            ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[0]      ; G16   ; 7C       ; 125          ; 88           ; 56           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[10]     ; L13   ; 7C       ; 130          ; 88           ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[11]     ; N26   ; 8C       ; 50           ; 88           ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[1]      ; AD29  ; 3A       ; 3            ; 0            ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[2]      ; L12   ; 7C       ; 130          ; 88           ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[3]      ; H11   ; 7C       ; 132          ; 88           ; 28           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[4]      ; K14   ; 7C       ; 122          ; 88           ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[5]      ; L27   ; 8C       ; 42           ; 88           ; 28           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[6]      ; W25   ; 3B       ; 17           ; 0            ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[7]      ; K12   ; 7C       ; 130          ; 88           ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[8]      ; T25   ; 3B       ; 27           ; 0            ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_fs_o[9]      ; P25   ; 8C       ; 50           ; 88           ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[0]      ; N11   ; 7C       ; 134          ; 88           ; 72           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[10]     ; N13   ; 7C       ; 132          ; 88           ; 84           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[11]     ; M26   ; 8C       ; 50           ; 88           ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[1]      ; AC29  ; 3A       ; 3            ; 0            ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[2]      ; G14   ; 7C       ; 126          ; 88           ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[3]      ; L11   ; 7C       ; 134          ; 88           ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[4]      ; J15   ; 7C       ; 122          ; 88           ; 44           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[5]      ; L29   ; 8C       ; 39           ; 88           ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[6]      ; W26   ; 3B       ; 19           ; 0            ; 56           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[7]      ; J13   ; 7C       ; 125          ; 88           ; 84           ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[8]      ; U25   ; 3B       ; 17           ; 0            ; 100          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vcxo_up_o[9]      ; P26   ; 8C       ; 50           ; 88           ; 128          ; no              ; no                     ; 1         ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 18 / 36 ( 50 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 14 / 48 ( 29 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3D       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4D       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4B       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; B0R      ; 4 / 28 ( 14 % )  ; --            ; --           ; --            ;
; B1R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; 7A       ; 5 / 16 ( 31 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 18 / 48 ( 38 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 36 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8D       ; 2 / 24 ( 8 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8C       ; 23 / 48 ( 48 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 8 / 14 ( 57 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                      ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------+--------------+-----------------+----------+--------------+
; A2       ; 468        ; 7A             ; clk_lvds_i(n)                   ; input  ; LVDS         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A3       ;            ; 7A             ; VCCIO7A                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; A4       ; 480        ; 7A             ; gclk0_148m50_i(n)               ; input  ; LVDS         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A5       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; A6       ;            ; 7B             ; VCCIO7B                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; A7       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; A8       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; A9       ;            ; 7B             ; VCCIO7B                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; A10      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; A11      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; A12      ;            ; 7C             ; VCCIO7C                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; A13      ; 533        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 534        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ; 7C             ; VCCIO7C                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; A16      ; 579        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 580        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A18      ;            ; 7D             ; VCCIO7D                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; A19      ; 586        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 590        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 627        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 628        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 632        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A24      ;            ; 8D             ; VCCIO8D                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; A25      ; 652        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 651        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A27      ;            ; 8C             ; VCCIO8C                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; A28      ; 658        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A29      ; 748        ; 8A             ; gclk1_148m50_i(n)               ; input  ; LVDS         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A30      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; A31      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; A32      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; A33      ; 752        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA1      ; 425        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA2      ; 424        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA5      ; 398        ; 4A             ; ^MSEL1                          ; input  ;              ;         ; --           ;                 ; --       ; --           ;
; AA6      ; 397        ; 4A             ; ^MSEL0                          ; input  ;              ;         ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA8      ; 348        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 345        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA10     ;            ; --             ; VCCPT                           ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA15     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA16     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA17     ;            ; --             ; VCCPT                           ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; AA18     ; 214        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA23     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA24     ; 150        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA25     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA27     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA28     ; 91         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA29     ; 65         ; 3A             ; ^AS_DATA1                       ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AA30     ; 87         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA31     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA32     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA33     ; 33         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA34     ; 32         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB3      ; 423        ; B0R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB4      ; 422        ; B0R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB6      ; 375        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 374        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 371        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB9      ; 344        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB10     ; 322        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 323        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB15     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB16     ;            ; 4D             ; VREFB4DN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AB17     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB18     ; 219        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB19     ; 218        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB23     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB24     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB25     ;            ; --             ; VCCPT                           ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; AB26     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB27     ; 90         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB28     ; 67         ; 3A             ; ^DCLK                           ; bidir  ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AB29     ; 86         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB30     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB31     ; 35         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB32     ; 34         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AB33     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB34     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC1      ; 421        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AC2      ; 420        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC5      ; 392        ; 4A             ; ^GND                            ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AC6      ; 379        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AC7      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC8      ; 370        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 347        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC11     ; 320        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AC12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AC13     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AC15     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC17     ; 249        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AC18     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AC19     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AC21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AC22     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC23     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AC24     ; 139        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AC25     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC26     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AC27     ; 62         ; 3A             ; ^nCSO                           ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AC28     ; 64         ; 3A             ; ^AS_DATA2                       ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AC29     ; 82         ; 3A             ; vcxo_up_o[1]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AC30     ; 83         ; 3A             ; vcxo_dn_o[1]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AC31     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC32     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC33     ; 37         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AC34     ; 36         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD3      ; 419        ; B0R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD4      ; 418        ; B0R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD6      ; 378        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD7      ; 369        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD8      ; 368        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD9      ; 346        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD10     ;            ; 4B             ; VREFB4BN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD11     ; 321        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD15     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD16     ; 258        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD17     ; 248        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; AD19     ;            ; 3D             ; VREFB3DN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD24     ; 138        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD25     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD26     ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD27     ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD28     ; 89         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD29     ; 81         ; 3A             ; vcxo_fs_o[1]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AD30     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD31     ; 39         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD32     ; 38         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD33     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD34     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE1      ; 417        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AE2      ; 416        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE5      ; 395        ; 4A             ; ^CONF_DONE                      ; bidir  ;              ;         ; --           ;                 ; --       ; --           ;
; AE6      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE7      ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AE8      ; 339        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE9      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE10     ; 324        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 325        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE12     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AE15     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE16     ; 259        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE17     ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE19     ; 221        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AE21     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AE23     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AE24     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE25     ; 133        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE27     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE28     ; 88         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE29     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE30     ; 56         ; 3A             ; ^nCONFIG                        ; input  ;              ;         ; --           ;                 ; --       ; --           ;
; AE31     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE32     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE33     ; 41         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AE34     ; 40         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AF3      ; 415        ; B0R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF4      ; 414        ; B0R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF5      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AF6      ; 377        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 373        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 338        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 337        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 336        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF11     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF15     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF16     ; 255        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 254        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 223        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 220        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF23     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF24     ; 137        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 132        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 128        ; 3B             ; eq_cs_n_o[0]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ; 63         ; 3A             ; ^AS_DATA3                       ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AF28     ; 66         ; 3A             ; ^AS_DATA0, ASDO                 ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AF29     ; 84         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF30     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AF31     ; 43         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF32     ; 42         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AF33     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AF34     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG1      ; 413        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AG2      ; 412        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG4      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG5      ; 401        ; 4A             ; ^MSEL4                          ; input  ;              ;         ; --           ;                 ; --       ; --           ;
; AG6      ; 376        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 372        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG8      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG9      ; 343        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 335        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG11     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AG13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG15     ; 256        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 257        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG18     ; 222        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 209        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG20     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AG22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AG23     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG24     ; 136        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 135        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG26     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG27     ; 93         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG28     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AG29     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG30     ; 85         ; 3A             ; eq_din_o                        ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AG31     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG32     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG33     ; 45         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AG34     ; 44         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AH2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AH3      ; 411        ; B0R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH4      ; 410        ; B0R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH5      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AH6      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AH7      ;            ; --             ; VCCBAT                          ; power  ;              ; 3.0V    ; --           ;                 ; --       ; --           ;
; AH8      ; 341        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 342        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 334        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH11     ; 333        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH15     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH16     ; 261        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 260        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 208        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH19     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AH20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH23     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH24     ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 134        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH26     ; 95         ; 3A             ; rx_lock_o[5]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 92         ; 3A             ; rx_lock_o[4]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V    ; --           ;                 ; --       ; --           ;
; AH29     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AH30     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AH31     ; 47         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH32     ; 46         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AH33     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AH34     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ1      ; 409        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AJ2      ; 408        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ4      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ5      ; 400        ; 4A             ; ^MSEL3                          ; input  ;              ;         ; --           ;                 ; --       ; --           ;
; AJ6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AJ7      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ8      ; 340        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AJ9      ; 359        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ11     ; 332        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AJ13     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AJ15     ; 263        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AJ16     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ17     ; 265        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ; 211        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AJ19     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AJ21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AJ22     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ23     ; 113        ; 3B             ; sig_pres_o[0]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AJ24     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ26     ; 94         ; 3A             ; rx_lock_o[3]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 97         ; 3A             ; rx_lock_o[2]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ29     ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; AJ30     ; 58         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;         ; --           ; N               ; no       ; Off          ;
; AJ31     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ32     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AJ33     ; 49         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AJ34     ; 48         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AK1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AK2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AK3      ; 407        ; B0R            ; sdi_o(n)                        ; output ; 1.5-V PCML   ;         ; --           ; N               ; no       ; Off          ;
; AK4      ; 406        ; B0R            ; sdi_o                           ; output ; 1.5-V PCML   ;         ; --           ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AK6      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; AK7      ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V    ; --           ;                 ; --       ; --           ;
; AK8      ; 381        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 358        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AK10     ; 357        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AK11     ; 356        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AK12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AK13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AK14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AK15     ; 262        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AK16     ; 264        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AK17     ; 207        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AK18     ; 206        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 210        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AK21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AK22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AK23     ; 112        ; 3B             ; sig_pres_o[3]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 110        ; 3B             ; memrefclk_i(n)                  ; input  ; LVDS         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ; 111        ; 3B             ; memrefclk_i                     ; input  ; LVDS         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AK26     ; 98         ; 3A             ; rx_lock_o[1]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 99         ; 3A             ; rx_lock_o[0]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 96         ; 3A             ; sig_pres_o[1]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 61         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;         ; --           ; N               ; no       ; Off          ;
; AK30     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AK31     ; 51         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AK32     ; 50         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AK33     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AK34     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL1      ; 405        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AL2      ; 404        ; B0R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AL3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL4      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL5      ; 399        ; 4A             ; ^MSEL2                          ; input  ;              ;         ; --           ;                 ; --       ; --           ;
; AL6      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL7      ; 383        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AL8      ; 380        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AL9      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL10     ; 363        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AL11     ; 361        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AL12     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AL14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AL15     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL16     ; 266        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AL17     ; 205        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AL18     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL19     ; 203        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AL20     ;            ; 3C, 3D         ; VCCPD3CD                        ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AL21     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AL23     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AL24     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL25     ; 103        ; 3A             ; sig_pres_o[2]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AL26     ; 101        ; 3A             ; eq_cs_n_o[4]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AL27     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL28     ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AL29     ; 60         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;         ; --           ; N               ; no       ; Off          ;
; AL30     ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AL31     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL32     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AL33     ; 53         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AL34     ; 52         ; B0L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AM1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AM2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AM3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AM4      ; 394        ; 4A             ; ^nSTATUS                        ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AM5      ; 390        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AM6      ; 391        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AM7      ; 382        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AM8      ;            ; 4A, 4B, 4C, 4D ; VCCPD4                          ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AM9      ;            ; 4B             ; VCCIO4B                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AM10     ; 362        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AM11     ; 360        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AM12     ;            ; 4A, 4B, 4C, 4D ; VCCPD4                          ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AM13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AM14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AM15     ;            ; 4D             ; VCCIO4D                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AM16     ; 267        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AM17     ; 204        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AM18     ; 202        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AM19     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AM20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AM21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AM22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AM23     ; 108        ; 3B             ; eq_sclk_o                       ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AM24     ;            ; 3A, 3B         ; VCCPD3AB                        ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AM25     ; 102        ; 3A             ; sig_pres_o[5]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AM26     ; 100        ; 3A             ; sig_pres_o[4]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AM27     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AM28     ; 79         ; 3A             ; eq_cs_n_o[2]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AM29     ;            ; 3A, 3B         ; VCCPD3AB                        ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AM30     ; 70         ; 3A             ; eq_cs_n_o[1]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AM31     ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AM32     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AM33     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AM34     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN1      ;            ;                ; RREF                            ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AN2      ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AN3      ; 393        ; 4A             ; ^nCE                            ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AN4      ; 387        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN5      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN6      ; 389        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN7      ; 385        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN8      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN9      ; 365        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN10     ; 367        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN11     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AN13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AN14     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN15     ; 271        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN16     ; 269        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN17     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN18     ; 201        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN19     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AN20     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AN22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AN23     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN24     ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN25     ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN26     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN27     ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN28     ; 75         ; 3A             ; eq_cs_n_o[3]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AN29     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN30     ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AN31     ; 59         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;         ; --           ; N               ; no       ; Off          ;
; AN32     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AN33     ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AN34     ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AP2      ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AP3      ; 396        ; 4A             ; ^nIO_PULLUP                     ; input  ;              ;         ; --           ;                 ; --       ; --           ;
; AP4      ; 386        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP5      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AP6      ; 388        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP7      ; 384        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP8      ;            ; 4B             ; VCCIO4B                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AP9      ; 364        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP10     ; 366        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP11     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AP12     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AP13     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AP14     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AP15     ; 270        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP16     ; 268        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP17     ;            ; 3D             ; VCCIO3D                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AP18     ; 200        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP19     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AP20     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AP21     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AP22     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AP23     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AP24     ; 106        ; 3B             ; eq_cs_n_o[5]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; AP25     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP26     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AP27     ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP28     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP29     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; AP30     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP31     ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP32     ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AP33     ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B1       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B2       ; 467        ; 7A             ; clk_lvds_i                      ; input  ; LVDS         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B4       ; 479        ; 7A             ; gclk0_148m50_i                  ; input  ; LVDS         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; B5       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B6       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B7       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B8       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B10      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B11      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B12      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B13      ; 538        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B14      ; 532        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B16      ; 536        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 582        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B19      ; 585        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 589        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B21      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B22      ; 630        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 631        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B25      ; 654        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 655        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B28      ; 657        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B29      ; 747        ; 8A             ; gclk1_148m50_i                  ; input  ; LVDS         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; B30      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B31      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B32      ; 751        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B34      ; 756        ; 8A             ; cd_mute_sclk_o[4]               ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; C4       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; C5       ;            ; 7A             ; VREFB7AN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; C6       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; C7       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; C8       ;            ; 7A, 7B, 7C, 7D ; VCCPD7                          ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; C9       ; 512        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; C11      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; C12      ; 546        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 537        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A, 7B, 7C, 7D ; VCCPD7                          ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; C15      ; 531        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 535        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 581        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C18      ;            ; 7A, 7B, 7C, 7D ; VCCPD7                          ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; C19      ; 588        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7D             ; VCCIO7D                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; C21      ; 629        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 636        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 637        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; C25      ; 653        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ; 8C             ; VCCIO8C                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; C27      ; 656        ; 8C             ; triga_i[1]                      ; input  ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; C28      ; 661        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C29      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; C30      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; C31      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; C32      ; 757        ; 8A             ; cd_cs_n_o[4]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; C33      ; 758        ; 8A             ; cd_slew_o[4]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; C34      ; 755        ; 8A             ; cd_cs_n_o[3]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; D1       ; 464        ; 7A             ; gblrst_n_i                      ; input  ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; D4       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; D5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D6       ; 475        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 476        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D9       ; 511        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 517        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D11      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D12      ; 545        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 549        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D15      ; 542        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 540        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D17      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D18      ; 583        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D19      ; 587        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D21      ; 612        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 635        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D24      ; 638        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 692        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D26      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D27      ; 660        ; 8C             ; triga_i[0]                      ; input  ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; D28      ; 662        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D29      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D30      ; 760        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D31      ; 764        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D32      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D33      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; D34      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; E1       ; 463        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 461        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 462        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 471        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 472        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 474        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 507        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 508        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 516        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 515        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 518        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 543        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 550        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 554        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 541        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 539        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 599        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 602        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 584        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 614        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 611        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 648        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E23      ; 634        ; 8D             ; cd_mute_sclk_o[2]               ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 633        ; 8D             ; cd_slew_o[2]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ; 691        ; 8C             ; cd_cs_n_o[2]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; E26      ; 690        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E27      ; 659        ; 8C             ; cd_mute_sclk_o[3]               ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; E28      ; 696        ; 8C             ; cd_slew_o[3]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; E29      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; E30      ; 759        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E31      ; 763        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E32      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; E33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; E34      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F3       ; 459        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F4       ; 460        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 473        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F6       ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F8       ; 513        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 514        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F10      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F11      ; 548        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F12      ; 544        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F14      ; 553        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 552        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F17      ; 600        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F18      ; 601        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F20      ; 613        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 608        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F23      ; 647        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F24      ; 688        ; 8C             ; cd_cs_n_o[1]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; F25      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F26      ; 689        ; 8C             ; cd_slew_o[1]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; F27      ; 695        ; 8C             ; cd_cs_n_o[0]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; F28      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F29      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; F30      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; F31      ; 768        ; 8A             ; cd_mute_sclk_o[5]               ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; F32      ; 767        ; 8A             ; cd_slew_o[5]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; F33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F34      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G1       ;            ;                ; RREF                            ;        ;              ;         ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G5       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; G6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; G7       ; 509        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 510        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G9       ; 530        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G10      ; 529        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 547        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 562        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 568        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G14      ; 570        ; 7C             ; vcxo_up_o[2]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; G15      ; 551        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 574        ; 7C             ; vcxo_fs_o[0]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 598        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; G19      ; 596        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G20      ; 610        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 607        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 646        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 650        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G24      ; 687        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G25      ; 678        ; 8C             ; cd_mute_sclk_o[1]               ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; G26      ; 679        ; 8C             ; cd_din_o                        ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; G27      ; 680        ; 8C             ; cd_slew_o[0]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; G28      ; 694        ; 8C             ; cd_mute_sclk_o[0]               ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; G29      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; G30      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G31      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G32      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G34      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H3       ; 455        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H4       ; 454        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H7       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; H8       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H9       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H10      ; 528        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 561        ; 7C             ; vcxo_fs_o[3]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; H12      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H13      ; 567        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 569        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H16      ; 573        ; 7C             ; vcxo_dn_o[7]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; H17      ; 597        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H19      ; 595        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 609        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H22      ; 645        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H23      ; 649        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H25      ; 677        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H26      ;            ; 8C             ; VREFB8CN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H28      ; 693        ; 8C             ; cd_cs_n_o[5]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; H29      ; 698        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H30      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H31      ; 3          ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H32      ; 2          ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H34      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; J1       ; 453        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; J2       ; 452        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; J5       ; 458        ; 7A             ; ^GND                            ;        ;              ;         ; --           ;                 ; --       ; --           ;
; J6       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; J7       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; J8       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; J9       ; 526        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 527        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; 7C             ; VREFB7CN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; J12      ; 564        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 572        ; 7C             ; vcxo_up_o[7]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 571        ; 7C             ; vcxo_dn_o[2]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 575        ; 7C             ; vcxo_up_o[4]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 593        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; 7D             ; VREFB7DN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; J18      ; 592        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 591        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J20      ; 606        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J21      ; 603        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 604        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J23      ;            ; 8D             ; VREFB8DN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; J24      ; 666        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J25      ; 667        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J26      ; 668        ; 8C             ; dpaclk_sel_o                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; J27      ; 676        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J28      ; 684        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J29      ; 697        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J30      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; J31      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; J32      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; J33      ; 5          ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; J34      ; 4          ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K3       ; 451        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K4       ; 450        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K6       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K7       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K9       ; 525        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ; 7B             ; VREFB7BN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K12      ; 563        ; 7C             ; vcxo_fs_o[7]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ; 578        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K14      ; 577        ; 7C             ; vcxo_fs_o[4]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ; 576        ; 7C             ; vcxo_dn_o[4]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; K16      ; 594        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K17      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; K18      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; K19      ;            ; --             ; VCCPT                           ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K21      ; 605        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K22      ; 644        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K23      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K24      ; 664        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K25      ; 665        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K26      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K27      ; 675        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K28      ; 683        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K29      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K30      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K31      ; 7          ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K32      ; 6          ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K34      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L1       ; 449        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; L2       ; 448        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; TEMPDIODEp                      ;        ;              ;         ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; L7       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; L9       ; 524        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 523        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; L11      ; 556        ; 7C             ; vcxo_up_o[3]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; L12      ; 565        ; 7C             ; vcxo_fs_o[2]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; L13      ; 566        ; 7C             ; vcxo_fs_o[10]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; L14      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L15      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; L16      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L17      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; L18      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L19      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; L20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; L22      ; 642        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; L23      ; 643        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; L24      ; 663        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; L25      ; 669        ; 8C             ; clkmux_in_i                     ; input  ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; On           ;
; L26      ; 670        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; L27      ; 681        ; 8C             ; vcxo_fs_o[5]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; L28      ; 685        ; 8C             ; vcxo_dn_o[5]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; L29      ; 686        ; 8C             ; vcxo_up_o[5]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; L30      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L31      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L32      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L33      ; 9          ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; L34      ; 8          ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M3       ; 447        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M4       ; 446        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M6       ;            ;                ; TEMPDIODEn                      ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M9       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCCPT                           ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; M12      ; 555        ; 7C             ; vcxo_dn_o[3]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; M13      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M14      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; M16      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; M17      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; M20      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; M21      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M22      ; 641        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; M23      ; 640        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; M24      ; 639        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; M25      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M26      ; 674        ; 8C             ; vcxo_up_o[11]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; M27      ; 682        ; 8C             ; vcxo_dn_o[11]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; M28      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M30      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M31      ; 11         ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M32      ; 10         ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M34      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N1       ; 445        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; N2       ; 444        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCA_GXBR1                      ; power  ;              ; 3.0V    ; --           ;                 ; --       ; --           ;
; N6       ; 456        ; B1R            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; N7       ; 457        ; B1R            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; N10      ; 521        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; N11      ; 557        ; 7C             ; vcxo_up_o[0]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; N12      ; 559        ; 7C             ; vcxo_dn_o[10]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; N13      ; 560        ; 7C             ; vcxo_up_o[10]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; N17      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; N19      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; N20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N21      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; N22      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N23      ; 141        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; N24      ; 140        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; N25      ;            ; --             ; VCCPT                           ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; N26      ; 673        ; 8C             ; vcxo_fs_o[11]                   ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; N27      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N28      ; 0          ; B1L            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; N29      ; 1          ; B1L            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; N30      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; N31      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N32      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N33      ; 13         ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; N34      ; 12         ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P3       ; 443        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; P4       ; 442        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; P5       ;            ; --             ; VCCH_GXBR1                      ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; P6       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P7       ;            ; --             ; VCCT_GXBR1                      ; power  ;              ; 1.0V    ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P10      ; 522        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; P11      ; 558        ; 7C             ; vcxo_dn_o[0]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; P12      ;            ; --             ; VCCHSSI_R                       ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; P13      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; P16      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; P20      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; P21      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; P22      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; P23      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P24      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; P25      ; 671        ; 8C             ; vcxo_fs_o[9]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; P26      ; 672        ; 8C             ; vcxo_up_o[9]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; P27      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P28      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; P29      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P30      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; P31      ; 15         ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; P32      ; 14         ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; P33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P34      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R1       ; 441        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; R2       ; 440        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R5       ; 430        ; B1R            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; R6       ; 431        ; B1R            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCT_GXBR1                      ; power  ;              ; 1.0V    ; --           ;                 ; --       ; --           ;
; R8       ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; R9       ; 520        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 351        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; R11      ;            ; --             ; VCCHSSI_R                       ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; R12      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; R15      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R18      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; R19      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; R20      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; R21      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R22      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; R23      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; R24      ; 145        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; R25      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R26      ; 142        ; 3B             ; vcxo_dn_o[9]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; R27      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; R28      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; R29      ; 26         ; B1L            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; R30      ; 27         ; B1L            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; R31      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R32      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R33      ; 17         ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; R34      ; 16         ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T3       ; 439        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T4       ; 438        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCR_GXBR1                      ; power  ;              ; 1.0V    ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; T9       ; 519        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 350        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T12      ;            ; --             ; VCCHSSI_R                       ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; T13      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T14      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T16      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; T17      ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T18      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; T20      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; T21      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; T22      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T23      ; 144        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; T24      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T25      ; 143        ; 3B             ; vcxo_fs_o[8]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; T26      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T27      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; T28      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T29      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T30      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T31      ; 19         ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T32      ; 18         ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T34      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U1       ; 437        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; U2       ; 436        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCA_GXBR0                      ; power  ;              ; 3.0V    ; --           ;                 ; --       ; --           ;
; U6       ; 428        ; B0R            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; U7       ; 429        ; B0R            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; U8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U9       ; 355        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 329        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 328        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; U15      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; U19      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; U20      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; U23      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U24      ; 147        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; U25      ; 116        ; 3B             ; vcxo_up_o[8]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; U26      ; 117        ; 3B             ; vcxo_dn_o[8]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U28      ; 28         ; B0L            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; U29      ; 29         ; B0L            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; U30      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; U31      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U32      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U33      ; 21         ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; U34      ; 20         ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V3       ; 435        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; V4       ; 434        ; B1R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; V5       ;            ; --             ; VCCH_GXBR0                      ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; V6       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V7       ;            ; --             ; VCCT_GXBR0                      ; power  ;              ; 1.0V    ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V10      ; 354        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 327        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V13      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; V16      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V17      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; V18      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V19      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; V20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V21      ;            ; --             ; VCC                             ; power  ;              ; 0.85V   ; --           ;                 ; --       ; --           ;
; V22      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; V23      ; 146        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; V24      ; 149        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; V25      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V27      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V    ; --           ;                 ; --       ; --           ;
; V28      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; V29      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V30      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; V31      ; 23         ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; V32      ; 22         ; B1L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; V33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V34      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W1       ; 433        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W2       ; 432        ; B1R            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W5       ; 402        ; B0R            ; egress_refclk_i(n)              ; input  ; LVDS         ;         ; Row I/O      ; N               ; no       ; Off          ;
; W6       ; 403        ; B0R            ; egress_refclk_i                 ; input  ; LVDS         ;         ; Row I/O      ; Y               ; no       ; Off          ;
; W7       ;            ; --             ; VCCT_GXBR0                      ; power  ;              ; 1.0V    ; --           ;                 ; --       ; --           ;
; W8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; W9       ; 353        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W10      ; 352        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 326        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W12      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W14      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W15      ; 253        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 252        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 250        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W18      ; 217        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W19      ; 213        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W22      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W23      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W24      ; 148        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W25      ; 119        ; 3B             ; vcxo_fs_o[6]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; W26      ; 120        ; 3B             ; vcxo_up_o[6]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; W27      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V    ; --           ;                 ; --       ; --           ;
; W28      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W29      ; 54         ; B0L            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; W30      ; 55         ; B0L            ; GXB_GND*                        ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; W31      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W32      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W33      ; 25         ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W34      ; 24         ; B1L            ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y3       ; 427        ; B0R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y4       ; 426        ; B0R            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCR_GXBR0                      ; power  ;              ; 1.0V    ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y9       ; 349        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 331        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 330        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y13      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y16      ; 251        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 215        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 216        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 212        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y21      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y22      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y23      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y24      ; 151        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y25      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y26      ; 125        ; 3B             ; vcxo_dn_o[6]                    ; output ; 2.5 V        ;         ; Column I/O   ; Y               ; no       ; Off          ;
; Y27      ; 57         ; 3A             ; altera_reserved_ntrst           ; input  ; 2.5 V        ;         ; --           ; N               ; no       ; Off          ;
; Y28      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y29      ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y31      ; 31         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y32      ; 30         ; B0L            ; GXB_NC                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y33      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y34      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdi_o~output                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                  ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                          ; IOOBUF_X185_Y12_N40                                                                                                                                                                                                                                                                              ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                                                                                                                                                                                                              ; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                   ; HSSIPMATXSER_X185_Y12_N35                                                                                                                                                                                                                                                                        ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                               ; Off                                                                                                                                                                                                                                                                                              ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                    ; On                                                                                                                                                                                                                                                                                               ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                 ; On                                                                                                                                                                                                                                                                                               ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                 ; On                                                                                                                                                                                                                                                                                               ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                  ; Off                                                                                                                                                                                                                                                                                              ;
;         -- Mode                                                                                                                                                                                                                                                                              ; 40                                                                                                                                                                                                                                                                                               ;
;     -- Clock Divider                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                  ;
;         -- s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                  ;
;             -- Location                                                                                                                                                                                                                                                                      ; HSSIPMATXCGB_X185_Y12_N34                                                                                                                                                                                                                                                                        ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                            ; Local                                                                                                                                                                                                                                                                                            ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                              ; Off                                                                                                                                                                                                                                                                                              ;
;             -- Mode                                                                                                                                                                                                                                                                          ; 40                                                                                                                                                                                                                                                                                               ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                               ; lcpll_bottom                                                                                                                                                                                                                                                                                     ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                            ; 1                                                                                                                                                                                                                                                                                                ;
;             -- xN Clock Source                                                                                                                                                                                                                                                               ; cgb_x1_m_div                                                                                                                                                                                                                                                                                     ;
;             -- Data Rate                                                                                                                                                                                                                                                                     ; 11880.0 Mbps                                                                                                                                                                                                                                                                                     ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                                                                                                                                                                                                              ; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                       ; HSSIPMATXBUF_X185_Y12_N36                                                                                                                                                                                                                                                                        ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                            ; 0                                                                                                                                                                                                                                                                                                ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                    ; 40                                                                                                                                                                                                                                                                                               ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                      ; 9                                                                                                                                                                                                                                                                                                ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                     ; 2                                                                                                                                                                                                                                                                                                ;
;         -- Termination                                                                                                                                                                                                                                                                       ; 100 Ohms                                                                                                                                                                                                                                                                                         ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                 ; 5                                                                                                                                                                                                                                                                                                ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                   ; Off                                                                                                                                                                                                                                                                                              ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                ; On                                                                                                                                                                                                                                                                                               ;
;         -- RX Det                                                                                                                                                                                                                                                                            ; 0                                                                                                                                                                                                                                                                                                ;
;         -- RX Det Output                                                                                                                                                                                                                                                                     ; rx_det_pcie_out                                                                                                                                                                                                                                                                                  ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                  ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                           ; PCS                                                                                                                                                                                                                                                                                              ;
;     -- Transmitter 10G PCS                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                                                                                                                                                                                                              ; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|wys                              ;
;         -- Transmitter 10G PCS Location                                                                                                                                                                                                                                                      ; HSSI10GTXPCS_X185_Y12_N76                                                                                                                                                                                                                                                                        ;
;         -- Protocol                                                                                                                                                                                                                                                                          ; basic_mode                                                                                                                                                                                                                                                                                       ;
;         -- Control Plane Bonding                                                                                                                                                                                                                                                             ; individual                                                                                                                                                                                                                                                                                       ;
;         -- Write Clock                                                                                                                                                                                                                                                                       ; wr_tx_pld_clk                                                                                                                                                                                                                                                                                    ;
;         -- Gearbox Input Data Width                                                                                                                                                                                                                                                          ; width_40                                                                                                                                                                                                                                                                                         ;
;         -- Gearbox Output Data Width                                                                                                                                                                                                                                                         ; width_40                                                                                                                                                                                                                                                                                         ;
;         -- Transmitter FIFO Mode                                                                                                                                                                                                                                                             ; phase_comp                                                                                                                                                                                                                                                                                       ;
;         -- Frmgen Bypass Mode                                                                                                                                                                                                                                                                ; frmgen_bypass_en                                                                                                                                                                                                                                                                                 ;
;         -- Frmgen Mfrm Length                                                                                                                                                                                                                                                                ; mfrm_user_length                                                                                                                                                                                                                                                                                 ;
;         -- CRCGEN Bypass Mode                                                                                                                                                                                                                                                                ; crcgen_bypass_en                                                                                                                                                                                                                                                                                 ;
;         -- Enc 64b66b Txsm Bypass Mode                                                                                                                                                                                                                                                       ; enc_64b66b_txsm_bypass_en                                                                                                                                                                                                                                                                        ;
;         -- Scrm Bbypass Mode                                                                                                                                                                                                                                                                 ; scrm_bypass_en                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                  ;
;         -- Name                                                                                                                                                                                                                                                                              ; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll                                                                                                          ;
;         -- PLL Location                                                                                                                                                                                                                                                                      ; LCPLL_X185_Y12_N57                                                                                                                                                                                                                                                                               ;
;         -- PLL Type                                                                                                                                                                                                                                                                          ; LC PLL                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                ; Medium                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                               ; 2 to 4 MHz                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter PLL                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                         ;                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll                                                                                                      ;                           ;
;     -- PLL Type                                                                                                                                                                                                                                                                              ; ATX PLL                   ;
;     -- PLL Location                                                                                                                                                                                                                                                                          ; LCPLL_X185_Y12_N57        ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                                                         ; Medium                    ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                                             ; 148.5 MHz                 ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                                            ; Dedicated Pin             ;
;     -- Output Clock Frequency                                                                                                                                                                                                                                                                ; 5940.0 MHz                ;
;     -- L Counter                                                                                                                                                                                                                                                                             ; 2                         ;
;     -- Voltage Controlled Oscillator (VCO) Select ion                                                                                                                                                                                                                                        ; high_freq_14g             ;
;     -- M Counter                                                                                                                                                                                                                                                                             ; 40                        ;
;     -- Reference Clock Divider                                                                                                                                                                                                                                                               ; 1                         ;
;     -- Reference Clock Selection                                                                                                                                                                                                                                                             ; refclk                    ;
;     -- Clock Divider                                                                                                                                                                                                                                                                         ;                           ;
;         -- s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                           ;
;             -- Location                                                                                                                                                                                                                                                                      ; HSSIPMATXCGB_X185_Y12_N34 ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                            ; Local                     ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                              ; Off                       ;
;             -- Mode                                                                                                                                                                                                                                                                          ; 40                        ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                               ; lcpll_bottom              ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                            ; 1                         ;
;             -- xN Clock Source                                                                                                                                                                                                                                                               ; cgb_x1_m_div              ;
;             -- Data Rate                                                                                                                                                                                                                                                                     ; 11880.0 Mbps              ;
;                                                                                                                                                                                                                                                                                              ;                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                      ; Removed Component                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSSI AVMM INTERFACE3s                                                                                                                                                                                                                                    ;                                                                                                                                                                                                             ;
;  s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst ;                                                                                                                                                                                                             ;
;   --                                                                                                                                                                                                                                                     ; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.stratixv_hssi_avmm_interface_inst ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; dpaclk_sel_o      ; Missing drive strength and slew rate ;
; vcxo_up_o[0]      ; Missing drive strength and slew rate ;
; vcxo_up_o[1]      ; Missing drive strength and slew rate ;
; vcxo_up_o[2]      ; Missing drive strength and slew rate ;
; vcxo_up_o[3]      ; Missing drive strength and slew rate ;
; vcxo_up_o[4]      ; Missing drive strength and slew rate ;
; vcxo_up_o[5]      ; Missing drive strength and slew rate ;
; vcxo_up_o[6]      ; Missing drive strength and slew rate ;
; vcxo_up_o[7]      ; Missing drive strength and slew rate ;
; vcxo_up_o[8]      ; Missing drive strength and slew rate ;
; vcxo_up_o[9]      ; Missing drive strength and slew rate ;
; vcxo_up_o[10]     ; Missing drive strength and slew rate ;
; vcxo_up_o[11]     ; Missing drive strength and slew rate ;
; vcxo_dn_o[0]      ; Missing drive strength and slew rate ;
; vcxo_dn_o[1]      ; Missing drive strength and slew rate ;
; vcxo_dn_o[2]      ; Missing drive strength and slew rate ;
; vcxo_dn_o[3]      ; Missing drive strength and slew rate ;
; vcxo_dn_o[4]      ; Missing drive strength and slew rate ;
; vcxo_dn_o[5]      ; Missing drive strength and slew rate ;
; vcxo_dn_o[6]      ; Missing drive strength and slew rate ;
; vcxo_dn_o[7]      ; Missing drive strength and slew rate ;
; vcxo_dn_o[8]      ; Missing drive strength and slew rate ;
; vcxo_dn_o[9]      ; Missing drive strength and slew rate ;
; vcxo_dn_o[10]     ; Missing drive strength and slew rate ;
; vcxo_dn_o[11]     ; Missing drive strength and slew rate ;
; vcxo_fs_o[0]      ; Missing drive strength and slew rate ;
; vcxo_fs_o[1]      ; Missing drive strength and slew rate ;
; vcxo_fs_o[2]      ; Missing drive strength and slew rate ;
; vcxo_fs_o[3]      ; Missing drive strength and slew rate ;
; vcxo_fs_o[4]      ; Missing drive strength and slew rate ;
; vcxo_fs_o[5]      ; Missing drive strength and slew rate ;
; vcxo_fs_o[6]      ; Missing drive strength and slew rate ;
; vcxo_fs_o[7]      ; Missing drive strength and slew rate ;
; vcxo_fs_o[8]      ; Missing drive strength and slew rate ;
; vcxo_fs_o[9]      ; Missing drive strength and slew rate ;
; vcxo_fs_o[10]     ; Missing drive strength and slew rate ;
; vcxo_fs_o[11]     ; Missing drive strength and slew rate ;
; eq_cs_n_o[0]      ; Missing drive strength and slew rate ;
; eq_cs_n_o[1]      ; Missing drive strength and slew rate ;
; eq_cs_n_o[2]      ; Missing drive strength and slew rate ;
; eq_cs_n_o[3]      ; Missing drive strength and slew rate ;
; eq_cs_n_o[4]      ; Missing drive strength and slew rate ;
; eq_cs_n_o[5]      ; Missing drive strength and slew rate ;
; eq_sclk_o         ; Missing drive strength and slew rate ;
; eq_din_o          ; Missing drive strength and slew rate ;
; cd_slew_o[0]      ; Missing drive strength and slew rate ;
; cd_slew_o[1]      ; Missing drive strength and slew rate ;
; cd_slew_o[2]      ; Missing drive strength and slew rate ;
; cd_slew_o[3]      ; Missing drive strength and slew rate ;
; cd_slew_o[4]      ; Missing drive strength and slew rate ;
; cd_slew_o[5]      ; Missing drive strength and slew rate ;
; cd_mute_sclk_o[0] ; Missing drive strength and slew rate ;
; cd_mute_sclk_o[1] ; Missing drive strength and slew rate ;
; cd_mute_sclk_o[2] ; Missing drive strength and slew rate ;
; cd_mute_sclk_o[3] ; Missing drive strength and slew rate ;
; cd_mute_sclk_o[4] ; Missing drive strength and slew rate ;
; cd_mute_sclk_o[5] ; Missing drive strength and slew rate ;
; cd_cs_n_o[0]      ; Missing drive strength and slew rate ;
; cd_cs_n_o[1]      ; Missing drive strength and slew rate ;
; cd_cs_n_o[2]      ; Missing drive strength and slew rate ;
; cd_cs_n_o[3]      ; Missing drive strength and slew rate ;
; cd_cs_n_o[4]      ; Missing drive strength and slew rate ;
; cd_cs_n_o[5]      ; Missing drive strength and slew rate ;
; cd_din_o          ; Missing drive strength and slew rate ;
; sig_pres_o[0]     ; Missing drive strength and slew rate ;
; sig_pres_o[1]     ; Missing drive strength and slew rate ;
; sig_pres_o[2]     ; Missing drive strength and slew rate ;
; sig_pres_o[3]     ; Missing drive strength and slew rate ;
; sig_pres_o[4]     ; Missing drive strength and slew rate ;
; sig_pres_o[5]     ; Missing drive strength and slew rate ;
; rx_lock_o[0]      ; Missing drive strength and slew rate ;
; rx_lock_o[1]      ; Missing drive strength and slew rate ;
; rx_lock_o[2]      ; Missing drive strength and slew rate ;
; rx_lock_o[3]      ; Missing drive strength and slew rate ;
; rx_lock_o[4]      ; Missing drive strength and slew rate ;
; rx_lock_o[5]      ; Missing drive strength and slew rate ;
+-------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                    ;                            ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+
; clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                                ; FRACTIONALPLL_X0_Y24_N0    ;
;     -- PLL Feedback clock type                                                                                     ; none                       ;
;     -- PLL Bandwidth                                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                     ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                   ; 125.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                           ; 1500.0 MHz                 ;
;     -- PLL Operation Mode                                                                                          ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                           ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                           ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                                     ; N/A                        ;
;     -- M Counter                                                                                                   ; 24                         ;
;     -- N Counter                                                                                                   ; 2                          ;
;     -- IOPLL Self RST                                                                                              ; Off                        ;
;     -- PLL Refclk Select                                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                                          ; PLLREFCLKSELECT_X0_Y30_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                  ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                                     ; memrefclk_i~input          ;
;             -- CLKIN(1) source                                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                                     ; N/A                        ;
;             -- CLKIN(3) source                                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                                          ;                            ;
;         -- clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                              ; 300.0 MHz                  ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X0_Y34_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; On                         ;
;             -- Duty Cycle                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                           ; 5                          ;
;             -- C Counter PH Mux PRST                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                      ; 1                          ;
;         -- clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                              ; 125.0 MHz                  ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X0_Y35_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; Off                        ;
;             -- Duty Cycle                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                           ; 12                         ;
;             -- C Counter PH Mux PRST                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                      ; 1                          ;
;                                                                                                                    ;                            ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; |hack_the_hill                                                                                                                          ; 2101.0 (6.5)         ; 2650.0 (6.2)                     ; 553.0 (1.7)                                       ; 4.0 (2.0)                        ; 30.0 (0.0)           ; 2213 (7)            ; 4567 (5)                  ; 0 (0)         ; 417792            ; 26    ; 0          ; 92   ; 4            ; |hack_the_hill                                                                                                                                                                                                                                                                                                                                                                    ; hack_the_hill                     ; work          ;
;    |clk125_pll:clk125_pll|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|clk125_pll:clk125_pll                                                                                                                                                                                                                                                                                                                                              ; clk125_pll                        ; clk125_pll    ;
;       |clk125_pll_pll_0:pll_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0                                                                                                                                                                                                                                                                                                                       ; clk125_pll_pll_0                  ; clk125_pll    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                               ; altera_pll                        ; work          ;
;    |global_reset_gen:global_reset_gen|                                                                                                  ; 6.0 (6.0)            ; 8.5 (8.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|global_reset_gen:global_reset_gen                                                                                                                                                                                                                                                                                                                                  ; global_reset_gen                  ; work          ;
;    |probes:u0|                                                                                                                          ; 520.5 (0.0)          ; 520.0 (0.0)                      ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 1204 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|probes:u0                                                                                                                                                                                                                                                                                                                                                          ; probes                            ; probes        ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 520.5 (0.0)          ; 520.0 (0.0)                      ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 1204 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|probes:u0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                                                           ; altsource_probe_top               ; probes        ;
;          |altsource_probe:issp_impl|                                                                                                    ; 520.5 (0.0)          ; 520.0 (0.0)                      ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 1204 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                 ; altsource_probe                   ; work          ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 520.5 (1.0)          ; 520.0 (1.0)                      ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 14 (2)              ; 1204 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                  ; altsource_probe_body              ; work          ;
;                |altsource_probe_impl:\equal_width_gen:equal_width_inst|                                                                 ; 519.5 (514.0)        ; 519.0 (513.5)                    ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 12 (3)              ; 1204 (1196)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst                                                                                                                                                                           ; altsource_probe_impl              ; work          ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                        ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                                              ; sld_rom_sr                        ; work          ;
;    |reset_syncer:reset_syncer_300m|                                                                                                     ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|reset_syncer:reset_syncer_300m                                                                                                                                                                                                                                                                                                                                     ; reset_syncer                      ; work          ;
;    |reset_syncer:reset_syncer_lvds_clk|                                                                                                 ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|reset_syncer:reset_syncer_lvds_clk                                                                                                                                                                                                                                                                                                                                 ; reset_syncer                      ; work          ;
;    |s5_iob_sdi_tx:sdi_tx_phy|                                                                                                           ; 3.5 (0.0)            ; 6.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy                                                                                                                                                                                                                                                                                                                                           ; s5_iob_sdi_tx                     ; s5_iob_sdi_tx ;
;       |altera_xcvr_native_sv:xcvr_native_avgz_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0                                                                                                                                                                                                                                                                                                  ; altera_xcvr_native_sv             ; s5_iob_sdi_tx ;
;          |sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst                                                                                                                                                                                                     ; sv_xcvr_native                    ; s5_iob_sdi_tx ;
;             |sv_pcs:inst_sv_pcs|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs                                                                                                                                                                                  ; sv_pcs                            ; s5_iob_sdi_tx ;
;                |sv_pcs_ch:ch[0].inst_sv_pcs_ch|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch                                                                                                                                                   ; sv_pcs_ch                         ; s5_iob_sdi_tx ;
;                   |sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs                                                                                                    ; sv_hssi_10g_tx_pcs_rbc            ; s5_iob_sdi_tx ;
;                   |sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface                                                                                ; sv_hssi_tx_pcs_pma_interface_rbc  ; s5_iob_sdi_tx ;
;                   |sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface                                                                                ; sv_hssi_tx_pld_pcs_interface_rbc  ; s5_iob_sdi_tx ;
;             |sv_pma:inst_sv_pma|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma                                                                                                                                                                                  ; sv_pma                            ; s5_iob_sdi_tx ;
;                |sv_tx_pma:tx_pma.sv_tx_pma_inst|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst                                                                                                                                                  ; sv_tx_pma                         ; s5_iob_sdi_tx ;
;                   |sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst                                                                                                   ; sv_tx_pma_ch                      ; s5_iob_sdi_tx ;
;             |sv_xcvr_avmm:inst_sv_xcvr_avmm|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_xcvr_avmm:inst_sv_xcvr_avmm                                                                                                                                                                      ; sv_xcvr_avmm                      ; s5_iob_sdi_tx ;
;          |sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls                                                                                                                                                                                                      ; sv_xcvr_plls                      ; s5_iob_sdi_tx ;
;       |altera_xcvr_reset_control:xcvr_reset_control_tx|                                                                                 ; 3.5 (0.5)            ; 6.0 (0.5)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (1)               ; 12 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_reset_control:xcvr_reset_control_tx                                                                                                                                                                                                                                                                                           ; altera_xcvr_reset_control         ; s5_iob_sdi_tx ;
;          |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|                                                             ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_reset_control:xcvr_reset_control_tx|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset                                                                                                                                                                                                                          ; alt_xcvr_reset_counter            ; s5_iob_sdi_tx ;
;          |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|                                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_reset_control:xcvr_reset_control_tx|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready                                                                                                                                                                                                                                 ; alt_xcvr_reset_counter            ; s5_iob_sdi_tx ;
;          |alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|                                                                           ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_reset_control:xcvr_reset_control_tx|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset                                                                                                                                                                                                                                        ; alt_xcvr_resync                   ; s5_iob_sdi_tx ;
;          |alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|                                                                         ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_reset_control:xcvr_reset_control_tx|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy                                                                                                                                                                                                                                      ; alt_xcvr_resync                   ; s5_iob_sdi_tx ;
;    |sld_hub:auto_hub|                                                                                                                   ; 82.5 (0.5)           ; 89.0 (0.5)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (1)             ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                           ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 82.0 (0.0)           ; 88.5 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input       ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 82.0 (0.0)           ; 88.5 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                ; alt_sld_fab                       ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 82.0 (2.5)           ; 88.5 (2.5)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (1)             ; 113 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                            ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 79.5 (0.0)           ; 86.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 79.5 (57.7)          ; 86.0 (60.5)                      ; 6.5 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (81)            ; 107 (79)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                   ; sld_jtag_hub                      ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.5 (11.5)          ; 12.7 (12.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                           ; sld_rom_sr                        ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.3 (10.3)          ; 12.8 (12.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                         ; sld_shadow_jsm                    ; altera_sld    ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 378.5 (2.9)          ; 665.5 (43.2)                     ; 287.0 (40.2)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 368 (2)             ; 1271 (100)                ; 0 (0)         ; 417792            ; 26    ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                     ; work          ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 375.6 (0.0)          ; 622.3 (0.0)                      ; 246.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 366 (0)             ; 1171 (0)                  ; 0 (0)         ; 417792            ; 26    ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                ; work          ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 375.6 (86.5)         ; 622.3 (162.7)                    ; 246.8 (76.3)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 366 (67)            ; 1171 (289)                ; 0 (0)         ; 417792            ; 26    ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                        ; sld_signaltap_implb               ; work          ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 19.7 (19.0)          ; 36.8 (36.2)                      ; 17.2 (17.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                         ; altdpram                          ; work          ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                     ; lpm_decode                        ; work          ;
;                   |decode_2pf:auto_generated|                                                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_2pf:auto_generated                                                                                                                                           ; decode_2pf                        ; work          ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 417792            ; 26    ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                        ; altsyncram                        ; work          ;
;                |altsyncram_nvc4:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 417792            ; 26    ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvc4:auto_generated                                                                                                                                                                         ; altsyncram_nvc4                   ; work          ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 2.3 (2.3)            ; 5.5 (5.5)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                         ; lpm_shiftreg                      ; work          ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.3 (9.3)            ; 9.5 (9.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                           ; lpm_shiftreg                      ; work          ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 3.2 (3.2)            ; 7.8 (7.8)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                ; serial_crc_16                     ; work          ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 48.7 (48.7)          ; 58.2 (58.2)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (87)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                             ; sld_buffer_manager                ; work          ;
;             |sld_ela_control:ela_control|                                                                                               ; 110.6 (1.7)          ; 240.9 (1.7)                      ; 130.3 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (2)             ; 539 (4)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                            ; sld_ela_control                   ; work          ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                          ; lpm_shiftreg                      ; work          ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                    ; lpm_shiftreg                      ; work          ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 43.4 (0.0)           ; 116.6 (0.0)                      ; 73.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 262 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                     ; sld_ela_basic_multi_level_trigger ; work          ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 11.2 (11.2)          ; 65.4 (65.4)                      ; 54.3 (54.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 162 (162)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                          ; lpm_shiftreg                      ; work          ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 32.3 (0.0)           ; 51.2 (0.0)                       ; 18.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                      ; sld_mbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                               ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                ; sld_sbpmg                         ; work          ;
;                |sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|   ; 56.0 (0.0)           ; 109.2 (0.0)                      ; 53.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 256 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic                                                                                                       ; sld_ela_basic_multi_level_trigger ; work          ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 24.2 (24.2)          ; 52.7 (52.7)                      ; 28.5 (28.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                            ; lpm_shiftreg                      ; work          ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 31.8 (5.8)           ; 56.5 (5.8)                       ; 24.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (11)             ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; sld_mbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; sld_sbpmg                         ; work          ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7.9 (6.7)            ; 11.4 (6.7)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                              ; sld_ela_trigger_flow_mgr          ; work          ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0.4 (0.4)            ; 4.7 (4.7)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                      ; lpm_shiftreg                      ; work          ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                      ; sld_gap_detector                  ; work          ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 80.5 (5.5)           ; 84.0 (5.8)                       ; 3.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (11)             ; 133 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                       ; sld_offload_buffer_mgr            ; work          ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                             ; lpm_counter                       ; work          ;
;                   |cntr_5ai:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ai:auto_generated                                                                                     ; cntr_5ai                          ; work          ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6.5 (0.0)            ; 10.0 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                      ; lpm_counter                       ; work          ;
;                   |cntr_d3j:auto_generated|                                                                                             ; 6.5 (6.5)            ; 10.0 (10.0)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_d3j:auto_generated                                                                                                              ; cntr_d3j                          ; work          ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                            ; lpm_counter                       ; work          ;
;                   |cntr_7ai:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7ai:auto_generated                                                                                                    ; cntr_7ai                          ; work          ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                               ; lpm_counter                       ; work          ;
;                   |cntr_nsi:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_nsi:auto_generated                                                                                                       ; cntr_nsi                          ; work          ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                      ; lpm_shiftreg                      ; work          ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 25.7 (25.7)          ; 25.7 (25.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                       ; lpm_shiftreg                      ; work          ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                    ; lpm_shiftreg                      ; work          ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 14.0 (14.0)          ; 16.0 (16.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                  ; sld_rom_sr                        ; work          ;
;    |ultrix_iob:ultrix_iob|                                                                                                              ; 1092.4 (0.0)         ; 1341.2 (0.0)                     ; 250.3 (0.0)                                       ; 1.5 (0.0)                        ; 30.0 (0.0)           ; 1680 (0)            ; 1919 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob                                                                                                                                                                                                                                                                                                                                              ; ultrix_iob                        ; work          ;
;       |cdc_proc2sdi:cdc_proc2sdi0|                                                                                                      ; 53.3 (7.2)           ; 79.6 (24.3)                      ; 26.3 (17.2)                                       ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 33 (4)              ; 99 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0                                                                                                                                                                                                                                                                                                                   ; cdc_proc2sdi                      ; work          ;
;          |cdc_sync:cdc_sync_rd_1o2|                                                                                                     ; -0.5 (-0.5)          ; 1.0 (1.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|cdc_sync:cdc_sync_rd_1o2                                                                                                                                                                                                                                                                                          ; cdc_sync                          ; work          ;
;          |cdc_sync:cdc_sync_rd_7o8|                                                                                                     ; -0.5 (-0.5)          ; 0.8 (0.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|cdc_sync:cdc_sync_rd_7o8                                                                                                                                                                                                                                                                                          ; cdc_sync                          ; work          ;
;          |cdc_sync:cdc_sync_rd_pll|                                                                                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|cdc_sync:cdc_sync_rd_pll                                                                                                                                                                                                                                                                                          ; cdc_sync                          ; work          ;
;          |cdc_sync:cdc_sync_wr_rst|                                                                                                     ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|cdc_sync:cdc_sync_wr_rst                                                                                                                                                                                                                                                                                          ; cdc_sync                          ; work          ;
;          |fifo_cdc_align:fifo_cdc_align|                                                                                                ; 46.2 (16.2)          ; 51.6 (21.6)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 27 (27)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align                                                                                                                                                                                                                                                                                     ; fifo_cdc_align                    ; work          ;
;             |inf_dpram:fifo_ram|                                                                                                        ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram                                                                                                                                                                                                                                                                  ; inf_dpram                         ; work          ;
;                |altdpram:ram_rtl_0|                                                                                                     ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0                                                                                                                                                                                                                                               ; altdpram                          ; work          ;
;                   |dpram_tc22:auto_generated|                                                                                           ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated                                                                                                                                                                                                                     ; dpram_tc22                        ; work          ;
;       |ref_link_rx:ref_link_rx1|                                                                                                        ; 60.1 (58.5)          ; 67.6 (64.9)                      ; 7.5 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (105)           ; 97 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1                                                                                                                                                                                                                                                                                                                     ; ref_link_rx                       ; work          ;
;          |edge_detect:edge_detect_tof|                                                                                                  ; 1.2 (0.8)            ; 1.7 (1.0)                        ; 0.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|edge_detect:edge_detect_tof                                                                                                                                                                                                                                                                                         ; edge_detect                       ; work          ;
;             |cdc_sync:cdc_sync|                                                                                                         ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|edge_detect:edge_detect_tof|cdc_sync:cdc_sync                                                                                                                                                                                                                                                                       ; cdc_sync                          ; work          ;
;          |reset_syncer:reset_syncer_rst_i|                                                                                              ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|reset_syncer:reset_syncer_rst_i                                                                                                                                                                                                                                                                                     ; reset_syncer                      ; work          ;
;       |ref_link_rx:ref_link_rx2|                                                                                                        ; 62.9 (61.3)          ; 67.4 (64.7)                      ; 4.5 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (105)           ; 102 (96)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2                                                                                                                                                                                                                                                                                                                     ; ref_link_rx                       ; work          ;
;          |edge_detect:edge_detect_tof|                                                                                                  ; 1.4 (0.8)            ; 1.7 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|edge_detect:edge_detect_tof                                                                                                                                                                                                                                                                                         ; edge_detect                       ; work          ;
;             |cdc_sync:cdc_sync|                                                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|edge_detect:edge_detect_tof|cdc_sync:cdc_sync                                                                                                                                                                                                                                                                       ; cdc_sync                          ; work          ;
;          |reset_syncer:reset_syncer_rst_i|                                                                                              ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|reset_syncer:reset_syncer_rst_i                                                                                                                                                                                                                                                                                     ; reset_syncer                      ; work          ;
;       |ref_link_to_ref:ref_link_to_ref1|                                                                                                ; 103.0 (67.2)         ; 108.6 (68.8)                     ; 5.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 193 (128)           ; 144 (83)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1                                                                                                                                                                                                                                                                                                             ; ref_link_to_ref                   ; work          ;
;          |edge_detect:edge_detect_ref_div1p001|                                                                                         ; 1.2 (0.8)            ; 2.8 (1.2)                        ; 1.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_div1p001                                                                                                                                                                                                                                                                        ; edge_detect                       ; work          ;
;             |cdc_sync:cdc_sync|                                                                                                         ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_div1p001|cdc_sync:cdc_sync                                                                                                                                                                                                                                                      ; cdc_sync                          ; work          ;
;          |edge_detect:edge_detect_ref_tof_t|                                                                                            ; 1.3 (0.5)            ; 2.0 (1.0)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_tof_t                                                                                                                                                                                                                                                                           ; edge_detect                       ; work          ;
;             |cdc_sync:cdc_sync|                                                                                                         ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_tof_t|cdc_sync:cdc_sync                                                                                                                                                                                                                                                         ; cdc_sync                          ; work          ;
;          |rate_gen:rate_gen_148m35|                                                                                                     ; 16.0 (16.0)          ; 16.5 (16.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_148m35                                                                                                                                                                                                                                                                                    ; rate_gen                          ; work          ;
;          |rate_gen:rate_gen_27m00|                                                                                                      ; 17.2 (17.2)          ; 18.5 (18.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|rate_gen:rate_gen_27m00                                                                                                                                                                                                                                                                                     ; rate_gen                          ; work          ;
;       |ref_select:ref_select_tx|                                                                                                        ; 6.2 (6.2)            ; 7.8 (7.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx                                                                                                                                                                                                                                                                                                                     ; ref_select                        ; work          ;
;       |sdi12_tx_hac:sdi12_tx0|                                                                                                          ; 380.1 (1.0)          ; 514.2 (20.3)                     ; 134.1 (19.3)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 518 (2)             ; 815 (41)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0                                                                                                                                                                                                                                                                                                                       ; sdi12_tx_hac                      ; work          ;
;          |rate_gen:sdi12_tx_rate_gen|                                                                                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|rate_gen:sdi12_tx_rate_gen                                                                                                                                                                                                                                                                                            ; rate_gen                          ; work          ;
;          |reset_syncer:sdi_tx_reset_syncer|                                                                                             ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|reset_syncer:sdi_tx_reset_syncer                                                                                                                                                                                                                                                                                      ; reset_syncer                      ; work          ;
;          |sdi12_pfd:sdi12_pfd|                                                                                                          ; 13.2 (13.2)          ; 19.5 (19.5)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd                                                                                                                                                                                                                                                                                                   ; sdi12_pfd                         ; work          ;
;          |sdi12_slotify:DWMISMATCH.sdi12_slotify|                                                                                       ; 6.1 (6.1)            ; 19.3 (19.3)                      ; 13.2 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_slotify:DWMISMATCH.sdi12_slotify                                                                                                                                                                                                                                                                                ; sdi12_slotify                     ; work          ;
;          |sdi12_tx:sdi12_tx|                                                                                                            ; 279.8 (0.6)          ; 350.6 (1.0)                      ; 70.8 (0.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 334 (0)             ; 570 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx                                                                                                                                                                                                                                                                                                     ; sdi12_tx                          ; work          ;
;             |sdi12_crc:sdi12_crc|                                                                                                       ; 89.0 (29.4)          ; 112.7 (41.9)                     ; 23.7 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (40)            ; 244 (84)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc                                                                                                                                                                                                                                                                                 ; sdi12_crc                         ; work          ;
;                |sdi12_crc18_calc:FOR_DL[0].sdi12_crc18_calc|                                                                            ; 12.5 (12.5)          ; 17.9 (17.9)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[0].sdi12_crc18_calc                                                                                                                                                                                                                                     ; sdi12_crc18_calc                  ; work          ;
;                |sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc|                                                                            ; 12.2 (12.2)          ; 16.8 (16.8)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[1].sdi12_crc18_calc                                                                                                                                                                                                                                     ; sdi12_crc18_calc                  ; work          ;
;                |sdi12_crc18_calc:FOR_DL[2].sdi12_crc18_calc|                                                                            ; 17.8 (17.8)          ; 17.8 (17.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[2].sdi12_crc18_calc                                                                                                                                                                                                                                     ; sdi12_crc18_calc                  ; work          ;
;                |sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc|                                                                            ; 15.5 (15.5)          ; 18.2 (18.2)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_crc:sdi12_crc|sdi12_crc18_calc:FOR_DL[3].sdi12_crc18_calc                                                                                                                                                                                                                                     ; sdi12_crc18_calc                  ; work          ;
;             |sdi12_trs:sdi12_trs|                                                                                                       ; 41.9 (41.9)          ; 53.9 (53.9)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_trs:sdi12_trs                                                                                                                                                                                                                                                                                 ; sdi12_trs                         ; work          ;
;             |sdi12_tx_bitrep:sdi12_tx_bitrep|                                                                                           ; 56.5 (56.5)          ; 63.5 (63.5)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 86 (86)             ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep                                                                                                                                                                                                                                                                     ; sdi12_tx_bitrep                   ; work          ;
;             |sdi12_tx_encode:sdi12_tx_encode|                                                                                           ; 67.7 (67.7)          ; 79.2 (79.2)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (124)           ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_encode:sdi12_tx_encode                                                                                                                                                                                                                                                                     ; sdi12_tx_encode                   ; work          ;
;             |sdi12_tx_order:sdi12_tx_order|                                                                                             ; 24.2 (24.2)          ; 40.3 (40.3)                      ; 16.2 (16.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_order:sdi12_tx_order                                                                                                                                                                                                                                                                       ; sdi12_tx_order                    ; work          ;
;          |sdi_insert_smpte352:sdi_insert_smpte352|                                                                                      ; 69.4 (69.4)          ; 93.3 (93.3)                      ; 23.8 (23.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (133)           ; 118 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352                                                                                                                                                                                                                                                                               ; sdi_insert_smpte352               ; work          ;
;       |tpg_bars:tpg_bars|                                                                                                               ; 33.2 (33.2)          ; 50.3 (50.3)                      ; 17.0 (17.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars                                                                                                                                                                                                                                                                                                                            ; tpg_bars                          ; work          ;
;       |tpg_top:tpg_top|                                                                                                                 ; 393.6 (0.7)          ; 445.8 (0.7)                      ; 53.7 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 668 (1)             ; 565 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|tpg_top:tpg_top                                                                                                                                                                                                                                                                                                                              ; tpg_top                           ; work          ;
;          |cdc_sync:cdc_sync_tpg_div1p001|                                                                                               ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|tpg_top:tpg_top|cdc_sync:cdc_sync_tpg_div1p001                                                                                                                                                                                                                                                                                               ; cdc_sync                          ; work          ;
;          |cdc_sync:cdc_sync_tpg_free|                                                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|tpg_top:tpg_top|cdc_sync:cdc_sync_tpg_free                                                                                                                                                                                                                                                                                                   ; cdc_sync                          ; work          ;
;          |ifs_sdi_flop:ifs_sdi_flop_tpg|                                                                                                ; 7.9 (7.9)            ; 21.2 (21.2)                      ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg                                                                                                                                                                                                                                                                                                ; ifs_sdi_flop                      ; work          ;
;          |sdi12_tpg:sdi12_tpg|                                                                                                          ; 383.8 (5.2)          ; 422.7 (7.5)                      ; 40.3 (2.3)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 663 (15)            ; 517 (9)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg                                                                                                                                                                                                                                                                                                          ; sdi12_tpg                         ; work          ;
;             |sdi12_spg:spg|                                                                                                             ; 107.4 (107.4)        ; 117.8 (117.8)                    ; 10.5 (10.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 172 (172)           ; 139 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg                                                                                                                                                                                                                                                                                            ; sdi12_spg                         ; work          ;
;             |sdi_fs_spg_control:sdi_fs_spg_control|                                                                                     ; 271.2 (271.2)        ; 297.3 (297.3)                    ; 27.5 (27.5)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 476 (476)           ; 369 (369)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control                                                                                                                                                                                                                                                                    ; sdi_fs_spg_control                ; work          ;
;    |video_uut:video_uut|                                                                                                                ; 10.9 (10.9)          ; 11.8 (11.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |hack_the_hill|video_uut:video_uut                                                                                                                                                                                                                                                                                                                                                ; video_uut                         ; work          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                               ;
+--------------------+----------+----+------+------+------+---------------+----+------------+-------------+------+------+-------+--------+--------+-----------------+
; Name               ; Pin Type ; D1 ; D2   ; D3_0 ; D3_1 ; T4 (DDIO_MUX) ; D4 ; T8_0 (DQS) ; T8_1 (NDQS) ; D5   ; D6   ; D6 OE ; D5 OCT ; D6 OCT ; T11 (Postamble) ;
+--------------------+----------+----+------+------+------+---------------+----+------------+-------------+------+------+-------+--------+--------+-----------------+
; gclk1_148m50_i     ; Input    ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; dpaclk_sel_o       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; sdi_o              ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[0]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[1]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[2]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[3]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[4]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[5]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[6]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[7]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[8]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[9]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[10]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_up_o[11]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[0]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[1]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[2]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[3]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[4]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[5]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[6]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[7]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[8]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[9]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[10]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_dn_o[11]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[0]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[1]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[2]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[3]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[4]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[5]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[6]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[7]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[8]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[9]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[10]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; vcxo_fs_o[11]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; eq_cs_n_o[0]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; eq_cs_n_o[1]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; eq_cs_n_o[2]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; eq_cs_n_o[3]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; eq_cs_n_o[4]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; eq_cs_n_o[5]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; eq_sclk_o          ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; eq_din_o           ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_slew_o[0]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_slew_o[1]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_slew_o[2]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_slew_o[3]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_slew_o[4]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_slew_o[5]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_mute_sclk_o[0]  ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_mute_sclk_o[1]  ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_mute_sclk_o[2]  ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_mute_sclk_o[3]  ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_mute_sclk_o[4]  ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_mute_sclk_o[5]  ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_cs_n_o[0]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_cs_n_o[1]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_cs_n_o[2]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_cs_n_o[3]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_cs_n_o[4]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_cs_n_o[5]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; cd_din_o           ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; sig_pres_o[0]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; sig_pres_o[1]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; sig_pres_o[2]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; sig_pres_o[3]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; sig_pres_o[4]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; sig_pres_o[5]      ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; rx_lock_o[0]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; rx_lock_o[1]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; rx_lock_o[2]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; rx_lock_o[3]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; rx_lock_o[4]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; rx_lock_o[5]       ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (31)  ; --     ; --     ; --              ;
; clkmux_in_i        ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; memrefclk_i        ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; egress_refclk_i    ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; gblrst_n_i         ; Input    ; -- ; (0)  ; --   ; (0)  ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; clk_lvds_i         ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; gclk0_148m50_i     ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; triga_i[1]         ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; triga_i[0]         ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; gclk1_148m50_i(n)  ; Input    ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; sdi_o(n)           ; Output   ; -- ; --   ; --   ; --   ; --            ; -- ; --         ; --          ; (0)  ; (0)  ; (0)   ; --     ; --     ; --              ;
; memrefclk_i(n)     ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; egress_refclk_i(n) ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; clk_lvds_i(n)      ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
; gclk0_148m50_i(n)  ; Input    ; -- ; (0)  ; (0)  ; --   ; --            ; -- ; --         ; --          ; --   ; --   ; --    ; --     ; --     ; --              ;
+--------------------+----------+----+------+------+------+---------------+----+------------+-------------+------+------+-------+--------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                          ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; gclk1_148m50_i                                                                                                               ;                   ;         ;
; clkmux_in_i                                                                                                                  ;                   ;         ;
;      - ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.fmt[3]                                       ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.fmt[4]                                       ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.fmt[5]                                       ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.fmt_div1p001                                 ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.spg_lock_mode                                ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|edge_detect:edge_detect_ref_tof_t|cdc_sync:cdc_sync|sig_d1_mtb ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.valid                                        ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.fmt[0]                                       ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.fmt[1]                                       ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.fmt[2]                                       ; 0                 ; 0       ;
;      - dpaclk_sel_o~output                                                                                                   ; 0                 ; 0       ;
; memrefclk_i                                                                                                                  ;                   ;         ;
; egress_refclk_i                                                                                                              ;                   ;         ;
; gblrst_n_i                                                                                                                   ;                   ;         ;
;      - global_reset_gen:global_reset_gen|sr[0]~feeder                                                                        ; 1                 ; 0       ;
; clk_lvds_i                                                                                                                   ;                   ;         ;
; gclk0_148m50_i                                                                                                               ;                   ;         ;
; triga_i[1]                                                                                                                   ;                   ;         ;
;      - ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|edge_detect:edge_detect_tof|cdc_sync:cdc_sync|sig_d1_mtb               ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|sync_rx[0]                                                             ; 0                 ; 0       ;
; triga_i[0]                                                                                                                   ;                   ;         ;
;      - ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|edge_detect:edge_detect_tof|cdc_sync:cdc_sync|sig_d1_mtb               ; 0                 ; 0       ;
;      - ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|sync_rx[0]                                                             ; 0                 ; 0       ;
; gclk1_148m50_i(n)                                                                                                            ;                   ;         ;
; memrefclk_i(n)                                                                                                               ;                   ;         ;
; egress_refclk_i(n)                                                                                                           ;                   ;         ;
; clk_lvds_i(n)                                                                                                                ;                   ;         ;
; gclk0_148m50_i(n)                                                                                                            ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                          ; Location                           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                  ; JTAG_X0_Y10_N3                     ; 1940    ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                  ; JTAG_X0_Y10_N3                     ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                                                                           ; FRACTIONALPLL_X0_Y24_N0            ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y34_N1         ; 1642    ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y35_N1         ; 12      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; clk_lvds_i                                                                                                                                                                                                                                                                                                                                                    ; PIN_B2                             ; 206     ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; clkmux_in_i                                                                                                                                                                                                                                                                                                                                                   ; PIN_L25                            ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X109_Y30_N6               ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; gclk0_148m50_i                                                                                                                                                                                                                                                                                                                                                ; PIN_B4                             ; 3       ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; global_reset_gen:global_reset_gen|reset                                                                                                                                                                                                                                                                                                                       ; FF_X110_Y40_N2                     ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; global_reset_gen:global_reset_gen|reset_o~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X109_Y40_N54              ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; memrefclk_i                                                                                                                                                                                                                                                                                                                                                   ; PIN_AK25                           ; 15      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]                                                                                                                                                          ; FF_X9_Y8_N17                       ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg~0                                                                                                                                                           ; LABCELL_X9_Y8_N24                  ; 616     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[260]~0                                                                                                                                                     ; LABCELL_X9_Y10_N54                 ; 579     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[3]~1                                                                                                            ; LABCELL_X9_Y10_N3                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]~1                                                                                                       ; LABCELL_X9_Y10_N27                 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0                                                                                                                                                                                                               ; LABCELL_X9_Y9_N27                  ; 583     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; reset_syncer:reset_syncer_lvds_clk|rst_mh[1]                                                                                                                                                                                                                                                                                                                  ; FF_X109_Y30_N8                     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface|pmatxclkout                                                               ; HSSITXPCSPMAINTERFACE_X185_Y12_N77 ; 881     ; Clock                      ; yes    ; Periphery Clock      ; PCLK109          ; --                        ;
; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_reset_control:xcvr_reset_control_tx|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|r_reset                                                                                                                                                                                                                    ; FF_X184_Y23_N44                    ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_reset_control:xcvr_reset_control_tx|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|resync_chains[0].sync_r[1]                                                                                                                                                                                                        ; FF_X184_Y23_N38                    ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                      ; FF_X12_Y10_N2                      ; 47      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                         ; MLABCELL_X11_Y11_N15               ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                           ; LABCELL_X12_Y11_N57                ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                              ; FF_X12_Y11_N56                     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0              ; LABCELL_X12_Y11_N36                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                              ; LABCELL_X12_Y10_N12                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7                              ; LABCELL_X12_Y10_N3                 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                                ; FF_X12_Y12_N5                      ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                                ; FF_X12_Y12_N35                     ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                ; MLABCELL_X13_Y12_N12               ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                 ; LABCELL_X12_Y11_N6                 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                   ; LABCELL_X12_Y10_N48                ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                       ; LABCELL_X12_Y10_N45                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                       ; LABCELL_X12_Y10_N42                ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2         ; LABCELL_X12_Y11_N30                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1    ; LABCELL_X12_Y11_N9                 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]           ; FF_X11_Y8_N53                      ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell ; MLABCELL_X11_Y8_N24                ; 1196    ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]          ; FF_X12_Y8_N38                      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]           ; FF_X12_Y10_N56                     ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                    ; LABCELL_X12_Y8_N9                  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                          ; FF_X12_Y8_N14                      ; 71      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                        ; LABCELL_X12_Y11_N18                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_2pf:auto_generated|eq_node[0]~1                                                                                                                         ; MLABCELL_X22_Y10_N21               ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_2pf:auto_generated|eq_node[1]~0                                                                                                                         ; MLABCELL_X22_Y10_N36               ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                          ; FF_X21_Y9_N38                      ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                       ; FF_X23_Y10_N26                     ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                                                             ; FF_X23_Y10_N25                     ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                             ; MLABCELL_X16_Y10_N45               ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                      ; LABCELL_X21_Y11_N51                ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                       ; LABCELL_X17_Y9_N48                 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                       ; LABCELL_X17_Y9_N33                 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                         ; FF_X14_Y13_N41                     ; 520     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                               ; MLABCELL_X16_Y11_N57               ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]~1                                                                                                                                                                                                 ; MLABCELL_X16_Y10_N24               ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                                           ; LABCELL_X23_Y10_N0                 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                     ; LABCELL_X21_Y11_N15                ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]~0                                                                                                                                                                              ; LABCELL_X21_Y11_N36                ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~0                                                                                                                                                                                            ; LABCELL_X21_Y11_N18                ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                    ; LABCELL_X23_Y11_N45                ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                         ; MLABCELL_X16_Y9_N39                ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                               ; MLABCELL_X16_Y9_N48                ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ai:auto_generated|cout_actual                                                                    ; MLABCELL_X13_Y9_N42                ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7ai:auto_generated|cout_actual                                                                                   ; MLABCELL_X16_Y9_N18                ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_nsi:auto_generated|cout_actual                                                                                      ; LABCELL_X21_Y9_N57                 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                ; LABCELL_X17_Y9_N18                 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                   ; LABCELL_X14_Y9_N39                 ; 50      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                     ; LABCELL_X14_Y9_N18                 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                            ; MLABCELL_X16_Y9_N51                ; 1       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                         ; MLABCELL_X16_Y9_N33                ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                            ; MLABCELL_X16_Y10_N42               ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~5                                                                                                                                                                                                                ; MLABCELL_X16_Y10_N3                ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1                                                                                                                                                                                                           ; MLABCELL_X16_Y10_N30               ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                             ; MLABCELL_X16_Y10_N12               ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]~0                                                                                                                                                                                                                             ; MLABCELL_X16_Y10_N6                ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                            ; LABCELL_X14_Y10_N45                ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                        ; MLABCELL_X16_Y10_N39               ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                 ; MLABCELL_X16_Y11_N24               ; 347     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|rd_cen_d                                                                                                                                                                                                                                                                                                     ; FF_X118_Y14_N47                    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|wr_req                                                                                                                                                                                                                                                                                                       ; FF_X96_Y13_N14                     ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|ref_link.ref_fmt[3]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X107_Y26_N3               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|reset_syncer:reset_syncer_rst_i|rst_mh[1]                                                                                                                                                                                                                                                                      ; FF_X107_Y26_N11                    ; 88      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx1|shift_cnt[2]~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X107_Y26_N54              ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|ref_link.ref_fmt[0]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X115_Y22_N45               ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|reset_syncer:reset_syncer_rst_i|rst_mh[1]                                                                                                                                                                                                                                                                      ; FF_X115_Y22_N17                    ; 92      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|ref_link_rx:ref_link_rx2|shift_cnt[4]~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X115_Y22_N36               ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|always3~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X107_Y24_N42              ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|buf_rinc                                                                                                                                                                                                                                                                                               ; MLABCELL_X116_Y18_N57              ; 53      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|ref_link_to_ref:ref_link_to_ref1|period_ref_frame[15]~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X107_Y24_N0               ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.rst                                                                                                                                                                                                                                                                                  ; FF_X122_Y17_N25                    ; 328     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|reset_syncer:sdi_tx_reset_syncer|rst_mh[1]                                                                                                                                                                                                                                                                       ; FF_X124_Y15_N5                     ; 285     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|Equal1~2                                                                                                                                                                                                                                                                                     ; LABCELL_X135_Y18_N3                ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|clear                                                                                                                                                                                                                                                                                        ; MLABCELL_X134_Y18_N51              ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div                                                                                                                                                                                                                                                                                   ; FF_X121_Y17_N23                    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div                                                                                                                                                                                                                                                                                   ; FF_X134_Y18_N59                    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_slotify:DWMISMATCH.sdi12_slotify|sdi_ena                                                                                                                                                                                                                                                                   ; FF_X128_Y15_N2                     ; 248     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_trs:sdi12_trs|crc_clr                                                                                                                                                                                                                                                                    ; FF_X132_Y13_N41                    ; 79      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_trs:sdi12_trs|crc_ena                                                                                                                                                                                                                                                                    ; FF_X132_Y13_N59                    ; 80      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_trs:sdi12_trs|state[0]                                                                                                                                                                                                                                                                   ; FF_X128_Y13_N26                    ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_trs:sdi12_trs|state[1]~0                                                                                                                                                                                                                                                                 ; LABCELL_X130_Y15_N51               ; 178     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[28]~3                                                                                                                                                                                                                                          ; LABCELL_X158_Y18_N18               ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[31]~4                                                                                                                                                                                                                                          ; MLABCELL_X160_Y18_N57              ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.dat_h[7]~2                                                                                                                                                                                                                                           ; LABCELL_X158_Y18_N36               ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|TWO_STAGE.sdi_ena_d1                                                                                                                                                                                                                                           ; FF_X156_Y18_N41                    ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_bitrep:sdi12_tx_bitrep|mode[0]                                                                                                                                                                                                                                                        ; FF_X156_Y18_N32                    ; 53      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_encode:sdi12_tx_encode|nrzi[18]~0                                                                                                                                                                                                                                                     ; LABCELL_X146_Y15_N54               ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_tx:sdi12_tx|sdi12_tx_order:sdi12_tx_order|ts[1]                                                                                                                                                                                                                                                            ; FF_X132_Y13_N44                    ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|build_p                                                                                                                                                                                                                                                                  ; FF_X118_Y13_N53                    ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|checksum[0]~0                                                                                                                                                                                                                                                            ; LABCELL_X121_Y14_N6                ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|cs_data[7]~0                                                                                                                                                                                                                                                             ; LABCELL_X121_Y14_N9                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|cs_en~0                                                                                                                                                                                                                                                                  ; MLABCELL_X120_Y13_N27              ; 60      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|data2[1]~0                                                                                                                                                                                                                                                               ; MLABCELL_X118_Y13_N12              ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|state~40                                                                                                                                                                                                                                                                 ; MLABCELL_X120_Y14_N33              ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|switch_line_p3~0                                                                                                                                                                                                                                                         ; MLABCELL_X118_Y13_N45              ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi_insert_smpte352:sdi_insert_smpte352|udw2[1]~0                                                                                                                                                                                                                                                                ; LABCELL_X121_Y14_N18               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|col_count[7]~0                                                                                                                                                                                                                                                                                                        ; MLABCELL_X75_Y13_N30               ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|color_select[1]~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X75_Y13_N54               ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|hvanc                                                                                                                                                                                                                                                                                                                 ; LABCELL_X63_Y13_N15                ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg|NORMAL.NORMAL.sdi_f.cen                                                                                                                                                                                                                                                                   ; FF_X85_Y13_N38                     ; 100     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg|always0~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X95_Y13_N42               ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|always1~0                                                                                                                                                                                                                                                                                           ; LABCELL_X119_Y17_N12               ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|always1~0                                                                                                                                                                                                                                                                             ; MLABCELL_X109_Y17_N9               ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|cen_d1                                                                                                                                                                                                                                                                                ; FF_X122_Y17_N2                     ; 121     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|delay_count_d1[23]~0                                                                                                                                                                                                                                                                  ; MLABCELL_X122_Y17_N6               ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|delay_count_load                                                                                                                                                                                                                                                                      ; FF_X122_Y17_N41                    ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|hcount_d3[2]~0                                                                                                                                                                                                                                                                        ; LABCELL_X115_Y17_N12               ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi12_spg:spg|tpg_c[0]~0                                                                                                                                                                                                                                                                            ; MLABCELL_X122_Y17_N21              ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|frm_cnt[2]~1                                                                                                                                                                                                                                                  ; LABCELL_X123_Y17_N45               ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|spg_frame_delay[4]~0                                                                                                                                                                                                                                          ; LABCELL_X128_Y17_N42               ; 168     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|sdi_fs_spg_control:sdi_fs_spg_control|video_offset[7]~0                                                                                                                                                                                                                                             ; MLABCELL_X122_Y17_N9               ; 139     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|vcxo_ref                                                                                                                                                                                                                                                                                            ; LABCELL_X121_Y17_N51               ; 7       ; Clock                      ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                            ; Location                           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+----------------------+------------------+---------------------------+
; clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y34_N1         ; 1642    ; Global Clock         ; GCLK1            ; --                        ;
; clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y35_N1         ; 12      ; Global Clock         ; GCLK0            ; --                        ;
; clk_lvds_i                                                                                                                                                                                                                                                                                      ; PIN_B2                             ; 206     ; Global Clock         ; GCLK10           ; --                        ;
; gclk0_148m50_i                                                                                                                                                                                                                                                                                  ; PIN_B4                             ; 3       ; Global Clock         ; GCLK8            ; --                        ;
; memrefclk_i                                                                                                                                                                                                                                                                                     ; PIN_AK25                           ; 15      ; Global Clock         ; GCLK2            ; --                        ;
; s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface|pmatxclkout ; HSSITXPCSPMAINTERFACE_X185_Y12_N77 ; 881     ; Periphery Clock      ; PCLK109          ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                          ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                  ; 1940    ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell ; 1196    ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg~0                                                                                                                                                           ; 616     ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0                                                                                                                                                                                                               ; 583     ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[260]~0                                                                                                                                                     ; 579     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                         ; 520     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF                                              ; Location                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvc4:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 8192         ; 51           ; 8192         ; 51           ; yes                    ; no                      ; yes                    ; no                      ; 417792 ; 8192                        ; 51                          ; 8192                        ; 51                          ; 417792              ; 26          ; 0     ; None                                             ; M20K_X31_Y11_N0, M20K_X5_Y7_N0, M20K_X15_Y13_N0, M20K_X15_Y7_N0, M20K_X5_Y8_N0, M20K_X15_Y11_N0, M20K_X15_Y14_N0, M20K_X15_Y8_N0, M20K_X5_Y11_N0, M20K_X15_Y15_N0, M20K_X15_Y12_N0, M20K_X5_Y6_N0, M20K_X15_Y10_N0, M20K_X5_Y14_N0, M20K_X5_Y12_N0, M20K_X31_Y12_N0, M20K_X31_Y14_N0, M20K_X31_Y13_N0, M20K_X15_Y6_N0, M20K_X5_Y13_N0, M20K_X15_Y9_N0, M20K_X5_Y9_N0, M20K_X31_Y8_N0, M20K_X31_Y9_N0, M20K_X31_Y10_N0, M20K_X5_Y10_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; ultrix_iob:ultrix_iob|cdc_proc2sdi:cdc_proc2sdi0|fifo_cdc_align:fifo_cdc_align|inf_dpram:fifo_ram|altdpram:ram_rtl_0|dpram_tc22:auto_generated|ALTDPRAM_INSTANCE                                      ; MLAB ; Simple Dual Port ; Dual Clocks ; 32           ; 84           ; 32           ; 84           ; yes                    ; no                      ; no                     ; yes                     ; 2688   ; 32                          ; 44                          ; 32                          ; 44                          ; 1408                ; 0           ; 3     ; db/hack_the_hill.ram0_inf_dpram_1f394a32.hdl.mif ; LAB_X114_Y13_N0, LAB_X112_Y13_N0, LAB_X116_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                     ;                      ;                 ;                 ;          ;                        ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 8,685 / 968,624 ( < 1 % ) ;
; C14 interconnects            ; 61 / 36,714 ( < 1 % )     ;
; C4 interconnects             ; 4,067 / 594,252 ( < 1 % ) ;
; DQS bus muxes                ; 0 / 108 ( 0 % )           ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )            ;
; DQS-36 I/O buses             ; 0 / 4 ( 0 % )             ;
; DQS-4 I/O buses              ; 0 / 108 ( 0 % )           ;
; DQS-9 I/O buses              ; 0 / 36 ( 0 % )            ;
; Direct links                 ; 1,442 / 968,624 ( < 1 % ) ;
; Global clocks                ; 5 / 16 ( 31 % )           ;
; Horizontal periphery clocks  ; 4 / 240 ( 2 % )           ;
; Local interconnects          ; 1,388 / 271,840 ( < 1 % ) ;
; NDQS bus muxes               ; 0 / 108 ( 0 % )           ;
; NDQS-18 I/O buses            ; 0 / 17 ( 0 % )            ;
; NDQS-36 I/O buses            ; 0 / 4 ( 0 % )             ;
; NDQS-4 I/O buses             ; 0 / 108 ( 0 % )           ;
; NDQS-9 I/O buses             ; 0 / 36 ( 0 % )            ;
; Quadrant clocks              ; 0 / 92 ( 0 % )            ;
; R24 interconnects            ; 288 / 36,366 ( < 1 % )    ;
; R24/C14 interconnect drivers ; 194 / 63,224 ( < 1 % )    ;
; R3 interconnects             ; 4,062 / 581,436 ( < 1 % ) ;
; R6 interconnects             ; 4,454 / 632,844 ( < 1 % ) ;
; Spine clocks                 ; 11 / 528 ( 2 % )          ;
; Vertical periphery clocks    ; 0 / 588 ( 0 % )           ;
; Wire stub REs                ; 0 / 420 ( 0 % )           ;
+------------------------------+---------------------------+


+-------------------------------------------------------------------------------+
; Fitter HSLP Summary                                                           ;
+--------------------------------------------------------+---------------+------+
; Resource                                               ; Usage         ; %    ;
+--------------------------------------------------------+---------------+------+
;                                                        ;               ;      ;
; Programmable power technology high-speed tiles         ; 103 / 8,797   ; 1 %  ;
; Programmable power technology low-power tiles          ; 8,694 / 8,797 ; 99 % ;
;     -- low-power tiles that are used by the design     ; 581 / 8,694   ; 7 %  ;
;     -- unused tiles (low-power)                        ; 8,113 / 8,694 ; 93 % ;
;                                                        ;               ;      ;
; Programmable power technology high-speed LAB tiles     ; 77 / 6,792    ; 1 %  ;
; Programmable power technology low-power LAB tiles      ; 6,715 / 6,792 ; 99 % ;
;     -- low-power LAB tiles that are used by the design ; 581 / 6,715   ; 9 %  ;
;     -- unused LAB tiles (low-power)                    ; 6,134 / 6,715 ; 91 % ;
;                                                        ;               ;      ;
+--------------------------------------------------------+---------------+------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+--------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Device ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+--------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.             ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.          ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No PCI I/O assignments found.                   ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.          ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No PCI I/O assignments found.                   ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.          ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; ALL    ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; ALL    ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                          ; ALL    ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                            ; ALL    ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                            ; ALL    ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+--------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules             ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass            ; 90           ; 0            ; 90           ; 0            ; 0            ; 97        ; 90           ; 0            ; 97        ; 97        ; 0            ; 86           ; 0            ; 1            ; 0            ; 0            ; 86           ; 0            ; 1            ; 0            ; 0            ; 86           ; 0            ; 0            ; 0            ; 0            ; 0            ; 89           ;
; Total Unchecked       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable    ; 7            ; 97           ; 7            ; 97           ; 97           ; 0         ; 7            ; 97           ; 0         ; 0         ; 97           ; 11           ; 97           ; 96           ; 97           ; 97           ; 11           ; 97           ; 96           ; 97           ; 97           ; 11           ; 97           ; 97           ; 97           ; 97           ; 97           ; 8            ;
; Total Fail            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; gclk1_148m50_i        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dpaclk_sel_o          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdi_o                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_up_o[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_dn_o[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vcxo_fs_o[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; eq_cs_n_o[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; eq_cs_n_o[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; eq_cs_n_o[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; eq_cs_n_o[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; eq_cs_n_o[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; eq_cs_n_o[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; eq_sclk_o             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; eq_din_o              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_slew_o[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_slew_o[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_slew_o[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_slew_o[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_slew_o[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_slew_o[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_mute_sclk_o[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_mute_sclk_o[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_mute_sclk_o[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_mute_sclk_o[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_mute_sclk_o[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_mute_sclk_o[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_cs_n_o[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_cs_n_o[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_cs_n_o[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_cs_n_o[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_cs_n_o[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_cs_n_o[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; cd_din_o              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sig_pres_o[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sig_pres_o[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sig_pres_o[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sig_pres_o[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sig_pres_o[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sig_pres_o[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_lock_o[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_lock_o[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_lock_o[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_lock_o[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_lock_o[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rx_lock_o[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clkmux_in_i           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memrefclk_i           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; egress_refclk_i       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gblrst_n_i            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_lvds_i            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gclk0_148m50_i        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; triga_i[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; triga_i[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_ntrst ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gclk1_148m50_i(n)     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdi_o(n)              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memrefclk_i(n)        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; egress_refclk_i(n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk_lvds_i(n)         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; gclk0_148m50_i(n)     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+-----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Active Serial x1            ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[7..1]                                                       ; Unreserved                  ;
; Data[0]                                                          ; Unreserved                  ;
; Data[31..16]                                                     ; Unreserved                  ;
; Data[15..8]                                                      ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.85 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                          ; Destination Clock(s)                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                                                                                                                      ; altera_reserved_tck                                                                                                                                                                                      ; 1680.9            ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 159.0             ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 151.5             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                    ; 1.472             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                    ; 1.470             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; 1.244             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                    ; 1.174             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; 1.084             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; 1.075             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]         ; 1.032             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                    ; 0.937             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                    ; 0.937             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                    ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; 0.936             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 0.844             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]               ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 0.835             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 0.831             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; 0.831             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] ; 0.829             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 0.829             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_nsi:auto_generated|counter_reg_bit[0]                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                ; 0.822             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]               ; 0.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][9]               ; 0.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][8]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]               ; 0.818             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                               ; 0.816             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                  ; 0.815             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]               ; 0.814             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]               ; 0.814             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]               ; 0.813             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][9]               ; 0.813             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                   ; 0.812             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                        ; 0.812             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                  ; 0.808             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                  ; 0.808             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[97]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[96]                                                                                                                                              ; 0.807             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                    ; 0.807             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; 0.805             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                 ; 0.805             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                 ; 0.805             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; 0.805             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; 0.804             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]               ; 0.804             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; 0.804             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; 0.804             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]               ; 0.803             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 0.802             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]               ; 0.802             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[155]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[155]                                                                                                                                              ; 0.802             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; 0.801             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; 0.801             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; 0.801             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[454]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[453]                                                                                                                                             ; 0.801             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]               ; 0.801             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[483]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[483]                                                                                                                                              ; 0.801             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[478]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[478]                                                                                                                                              ; 0.801             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                 ; 0.801             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[477]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[477]                                                                                                                                              ; 0.800             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[482]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[482]                                                                                                                                              ; 0.800             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[174]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[174]                                                                                                                                              ; 0.800             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; 0.800             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[480]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[480]                                                                                                                                              ; 0.799             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[175]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[175]                                                                                                                                              ; 0.799             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                  ; 0.798             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[89]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[89]                                                                                                                                               ; 0.798             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[54]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[54]                                                                                                                                               ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                   ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                                                                 ; 0.797             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[85]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[85]                                                                                                                                               ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                    ; 0.797             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[81]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[81]                                                                                                                                               ; 0.796             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                   ; 0.796             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                                 ; 0.795             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                  ; 0.794             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[80]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[80]                                                                                                                                               ; 0.792             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[53]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[53]                                                                                                                                               ; 0.792             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[55]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[55]                                                                                                                                               ; 0.791             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[86]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[86]                                                                                                                                               ; 0.790             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]               ; 0.787             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; 0.785             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[479]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[478]                                                                                                                                             ; 0.785             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[312]                                                                                                                                                  ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[312]                                                                                                                                              ; 0.785             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; 0.784             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; 0.784             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; 0.784             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; 0.784             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; 0.783             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[26]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[26]                                                                                                                                               ; 0.782             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                   ; 0.782             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                                 ; 0.782             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                                                                 ; 0.781             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; 0.780             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[94]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[94]                                                                                                                                               ; 0.780             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                   ; 0.780             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                ; 0.779             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                ; 0.779             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                ; 0.779             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                               ; 0.779             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                ; 0.779             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                ; 0.779             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                ; 0.779             ;
; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[98]                                                                                                                                                   ; probes:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[98]                                                                                                                                               ; 0.779             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                               ; 0.779             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (119006): Selected device 5AGZME3H2F35C3 for design "hack_the_hill"
Info (119018): Selected Migration Device List
    Info (119019): Selected 5AGZME1H2F35C3 for migration
    Info (119019): Selected 5AGZME5H2F35C3 for migration
    Info (119019): Selected 5AGZME7H2F35C3 for migration
Info (119021): Selected migration device list is legal with 430 total of migratable pins
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (169141): DATA[0] dual-purpose pin not reserved
Critical Warning (11114): Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (184043): Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following 2 transceiver PHY IP component blocks
    Info (184044): Avalon Memory Map block s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst
    Info (184044): Avalon Memory Map block s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.stratixv_hssi_avmm_interface_inst
Info (184025): 6 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "gclk1_148m50_i" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "gclk1_148m50_i(n)". File: C:/HTH/rtl/hack_the_hill.sv Line: 19
    Info (184026): differential I/O pin "sdi_o" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sdi_o(n)". File: C:/HTH/rtl/hack_the_hill.sv Line: 29
    Info (184026): differential I/O pin "memrefclk_i" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "memrefclk_i(n)". File: C:/HTH/rtl/hack_the_hill.sv Line: 23
    Info (184026): differential I/O pin "egress_refclk_i" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "egress_refclk_i(n)". File: C:/HTH/rtl/hack_the_hill.sv Line: 28
    Info (184026): differential I/O pin "clk_lvds_i" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "clk_lvds_i(n)". File: C:/HTH/rtl/hack_the_hill.sv Line: 17
    Info (184026): differential I/O pin "gclk0_148m50_i" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "gclk0_148m50_i(n)". File: C:/HTH/rtl/hack_the_hill.sv Line: 18
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (2 global, 1 periphery)
    Info (11162): s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pld10gtxclkout~CLKENA0 with 841 fanout uses periphery clock CLKCTRL_X185_Y22_N3
        Info (11177): Node drives Periphery Clock Region 4 from (95, 0) to (185, 22)
    Info (11162): clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1430 fanout uses global clock CLKCTRL_G1
    Info (11162): clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 12 fanout uses global clock CLKCTRL_G0
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): clk_lvds_i~inputCLKENA0 with 197 fanout uses global clock CLKCTRL_G10
    Info (11162): memrefclk_i~inputCLKENA0 with 15 fanout uses global clock CLKCTRL_G2
    Info (11162): gclk0_148m50_i~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G8
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity fifo_cdc_align
        Info (332166): set_net_delay -from [get_registers *w*_x* ] -to [get_registers *w*_cdc*] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_top.sdc'
Info (332104): Reading SDC File: 'fpga_bot.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|refclklc} -multiply_by 40 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -divide_by 5 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -divide_by 5 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -divide_by 10 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -divide_by 20 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -divide_by 40 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk} -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}
    Info (332110): create_generated_clock -source {clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 12 -duty_cycle 50.00 -name {clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 12 -duty_cycle 50.00 -name {clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): set_max_delay -to [get_ports { s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_false_path -from [get_pins { sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface|pld10gtxclkout~CLKENA0|inclk}]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at fpga_bot.sdc(80): clk125_pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: C:/HTH/fpga_bot.sdc Line: 80
Warning (332174): Ignored filter at fpga_bot.sdc(80): clk125_pll|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: C:/HTH/fpga_bot.sdc Line: 80
Warning (332174): Ignored filter at fpga_bot.sdc(80): sdi_rx_phy|*|clkout could not be matched with a clock File: C:/HTH/fpga_bot.sdc Line: 80
Warning (332174): Ignored filter at fpga_bot.sdc(80): sdi_tx_phy|*|pmatestbussel could not be matched with a clock File: C:/HTH/fpga_bot.sdc Line: 80
Warning (332054): Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk   could not match any element of the following types: ( clk ) File: C:/HTH/fpga_bot.sdc Line: 80
    Info (332050): set_clock_groups -asynchronous \
  -group {altera_reserved_tck \
         } \
  -group {clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] \
         } \
  -group {clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk \
         } \
  -group {clk125_pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk \
         } \
  -group {clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk \
         } \
  -group {clk125_pll|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk \
         } \
  -group {egress_refclk_0 \
          sdi_tx_phy|*|txclkout \
          sdi_tx_phy|*|clk010g \
          sdi_tx_phy|*|cpulse \
          sdi_tx_phy|*|hfclkp \
          sdi_tx_phy|*|lfclkp \
          sdi_tx_phy|*|pclk[0] \
          sdi_tx_phy|*|pclk[1] \
          sdi_tx_phy|*|pclk[2] \
          sdi_rx_phy|*|clkout \
         } \
  -group {clk_lvds_i \
         } \
  -group {gclk0_148m50_i \
          gclk1_148m50_i \
         } \
  -group {sdi_tx_phy|*|pmatestbussel } \
 File: C:/HTH/fpga_bot.sdc Line: 80
Warning (332054): Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk   could not match any element of the following types: ( clk ) File: C:/HTH/fpga_bot.sdc Line: 80
Warning (332054): Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value sdi_tx_phy|*|pmatestbussel  could not match any element of the following types: ( clk ) File: C:/HTH/fpga_bot.sdc Line: 80
Warning (332174): Ignored filter at fpga_bot.sdc(116): global_reset_gen:global_reset_gen|reset_n_o could not be matched with a register File: C:/HTH/fpga_bot.sdc Line: 116
Warning (332049): Ignored set_false_path at fpga_bot.sdc(116): Argument <from> is an empty collection File: C:/HTH/fpga_bot.sdc Line: 116
    Info (332050): set_false_path -from [get_registers {global_reset_gen:global_reset_gen|reset_n_o}] File: C:/HTH/fpga_bot.sdc Line: 116
Warning (332174): Ignored filter at fpga_bot.sdc(127): tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg|NORMAL.NORMAL.sdi_f.fmt[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/HTH/fpga_bot.sdc Line: 127
Warning (332049): Ignored set_multicycle_path at fpga_bot.sdc(127): Argument <from> is not an object ID File: C:/HTH/fpga_bot.sdc Line: 127
    Info (332050): set_multicycle_path -from {tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg|NORMAL.NORMAL.sdi_f.fmt[*]} -setup 3   File: C:/HTH/fpga_bot.sdc Line: 127
Warning (332049): Ignored set_multicycle_path at fpga_bot.sdc(128): Argument <from> is not an object ID File: C:/HTH/fpga_bot.sdc Line: 128
    Info (332050): set_multicycle_path -from {tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg|NORMAL.NORMAL.sdi_f.fmt[*]} -hold 2   File: C:/HTH/fpga_bot.sdc Line: 128
Warning (332060): Node: ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|up_it is being clocked by ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div
Warning (332060): Node: ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|dn_it is being clocked by ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div
Warning (332060): Node: ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div is being clocked by ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|syncdatain
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[1]  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):    0.666 clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    3.333 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    8.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.734   clk_lvds_i
    Info (332111):    6.734 egress_refclk_0
    Info (332111):    6.734 gclk0_148m50_i
    Info (332111):    6.734 gclk1_148m50_i
    Info (332111):    8.000  memrefclk_i
    Info (332111):    3.367 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout
    Info (332111):    0.841 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.168 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    0.841 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    1.683 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    3.367 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):    6.734 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    0.168 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 44 registers into blocks of type MLAB cell
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 144 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:25
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:12
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:16
Info (11888): Total time spent on timing analysis during the Fitter is 12.71 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/HTH/output_files/hack_the_hill.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 9176 megabytes
    Info: Processing ended: Fri Sep 27 22:38:51 2024
    Info: Elapsed time: 00:04:10
    Info: Total CPU time (on all processors): 00:02:51


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/HTH/output_files/hack_the_hill.fit.smsg.


