#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Oct 01 17:29:16 2018
# Process ID: 16344
# Current directory: C:/Users/klosey/lab_3B/lab_3B.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/klosey/lab_3B/lab_3B.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/klosey/lab_3B/lab_3B.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0_1/design_1_axi_tft_0_0.dcp' for cell 'design_1_i/axi_tft_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_myip1_0_0/design_1_myip1_0_0.dcp' for cell 'design_1_i/myip1_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0_1/design_1_axi_tft_0_0.xdc] for cell 'design_1_i/axi_tft_0/U0'
Finished Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0_1/design_1_axi_tft_0_0.xdc] for cell 'design_1_i/axi_tft_0/U0'
Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0_1/design_1_axi_tft_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0_1/design_1_axi_tft_0_0_clocks.xdc] for cell 'design_1_i/axi_tft_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0_1/design_1_axi_tft_0_0_clocks.xdc:48]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1037.746 ; gain = 512.445
Finished Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0_1/design_1_axi_tft_0_0_clocks.xdc] for cell 'design_1_i/axi_tft_0/U0'
Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/klosey/lab_3B/lab_3B.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1037.746 ; gain = 828.051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1037.746 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: e739dbe6

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 23 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d6940e74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.900 . Memory (MB): peak = 1037.746 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 199 cells.
Phase 2 Constant propagation | Checksum: 14c85844c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1037.746 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 733 unconnected nets.
INFO: [Opt 31-11] Eliminated 383 unconnected cells.
Phase 3 Sweep | Checksum: 12143a7b9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1037.746 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 203310f6c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.746 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1037.746 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 203310f6c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.746 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 20d4d0fbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1206.473 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20d4d0fbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.473 ; gain = 168.727
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1206.473 ; gain = 168.727
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1206.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/klosey/lab_3B/lab_3B.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/klosey/lab_3B/lab_3B.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1206.473 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 09adcc30

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 16f4f773e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 16f4f773e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1206.473 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16f4f773e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12f1dcb44

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12f1dcb44

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22d1c13b0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 263043c20

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23140ad30

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2480cac13

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12d617687

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17448472b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17448472b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1206.473 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17448472b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.555. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c651feeb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1206.473 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c651feeb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c651feeb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c651feeb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1206.473 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18104c670

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1206.473 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18104c670

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1206.473 ; gain = 0.000
Ending Placer Task | Checksum: 129a78bfe

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1206.473 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 1206.473 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1206.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/klosey/lab_3B/lab_3B.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1206.473 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1206.473 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1206.473 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fc732d96 ConstDB: 0 ShapeSum: 2d345e68 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10f43c1b0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1208.418 ; gain = 1.945

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10f43c1b0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1208.418 ; gain = 1.945

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10f43c1b0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1208.418 ; gain = 1.945

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10f43c1b0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1208.418 ; gain = 1.945
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1acdc4374

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 1213.316 ; gain = 6.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.704  | TNS=0.000  | WHS=-0.307 | THS=-126.623|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a2e97a31

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1213.316 ; gain = 6.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.704  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 15b39f289

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 1214.676 ; gain = 8.203
Phase 2 Router Initialization | Checksum: 219d5a135

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 1214.676 ; gain = 8.203

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b9b7bc74

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1214.676 ; gain = 8.203

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 527
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2ac58ec7b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 1214.676 ; gain = 8.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.987  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15b40737d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 1214.676 ; gain = 8.203

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 150a76d52

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1214.676 ; gain = 8.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cd7347b6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1214.676 ; gain = 8.203
Phase 4 Rip-up And Reroute | Checksum: 1cd7347b6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1214.676 ; gain = 8.203

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cd7347b6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1214.676 ; gain = 8.203

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cd7347b6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1214.676 ; gain = 8.203
Phase 5 Delay and Skew Optimization | Checksum: 1cd7347b6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 1214.676 ; gain = 8.203

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10c267576

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1214.676 ; gain = 8.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.155  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1522a22d9

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1214.676 ; gain = 8.203
Phase 6 Post Hold Fix | Checksum: 1522a22d9

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1214.676 ; gain = 8.203

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.00937 %
  Global Horizontal Routing Utilization  = 1.27721 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1807668a8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1214.676 ; gain = 8.203

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1807668a8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1214.676 ; gain = 8.203

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 147c18c02

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 1214.676 ; gain = 8.203

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.155  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 147c18c02

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 1214.676 ; gain = 8.203
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 1214.676 ; gain = 8.203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1214.676 ; gain = 8.203
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1214.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/klosey/lab_3B/lab_3B.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/klosey/lab_3B/lab_3B.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/klosey/lab_3B/lab_3B.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
88 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Mon Oct 01 17:32:18 2018...
