{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710283112154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710283112154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:38:32 2024 " "Processing started: Tue Mar 12 17:38:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710283112154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710283112154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlPrincipal -c ControlPrincipal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlPrincipal -c ControlPrincipal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710283112154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710283112338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlprincipal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlprincipal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlPrincipal-arch_ControlPrincipal " "Found design unit 1: ControlPrincipal-arch_ControlPrincipal" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710283112554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlPrincipal " "Found entity 1: ControlPrincipal" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710283112554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710283112554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlPrincipal " "Elaborating entity \"ControlPrincipal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710283112585 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "barrier_closed ControlPrincipal.vhd(10) " "VHDL Signal Declaration warning at ControlPrincipal.vhd(10): used implicit default value for signal \"barrier_closed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710283112585 "|ControlPrincipal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "semaforo_entrada ControlPrincipal.vhd(11) " "VHDL Signal Declaration warning at ControlPrincipal.vhd(11): used implicit default value for signal \"semaforo_entrada\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710283112585 "|ControlPrincipal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "semaforo_salida ControlPrincipal.vhd(12) " "VHDL Signal Declaration warning at ControlPrincipal.vhd(12): used implicit default value for signal \"semaforo_salida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710283112585 "|ControlPrincipal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "talanquera_inicial ControlPrincipal.vhd(13) " "VHDL Signal Declaration warning at ControlPrincipal.vhd(13): used implicit default value for signal \"talanquera_inicial\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710283112585 "|ControlPrincipal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "talanquera_final ControlPrincipal.vhd(14) " "VHDL Signal Declaration warning at ControlPrincipal.vhd(14): used implicit default value for signal \"talanquera_final\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710283112585 "|ControlPrincipal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display_data ControlPrincipal.vhd(15) " "VHDL Signal Declaration warning at ControlPrincipal.vhd(15): used implicit default value for signal \"display_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710283112585 "|ControlPrincipal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "green_led ControlPrincipal.vhd(16) " "VHDL Signal Declaration warning at ControlPrincipal.vhd(16): used implicit default value for signal \"green_led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710283112585 "|ControlPrincipal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "red_led ControlPrincipal.vhd(17) " "VHDL Signal Declaration warning at ControlPrincipal.vhd(17): used implicit default value for signal \"red_led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710283112585 "|ControlPrincipal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alarm ControlPrincipal.vhd(18) " "VHDL Signal Declaration warning at ControlPrincipal.vhd(18): used implicit default value for signal \"alarm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710283112585 "|ControlPrincipal"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "barrier_closed GND " "Pin \"barrier_closed\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|barrier_closed"} { "Warning" "WMLS_MLS_STUCK_PIN" "semaforo_entrada\[0\] GND " "Pin \"semaforo_entrada\[0\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|semaforo_entrada[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "semaforo_entrada\[1\] GND " "Pin \"semaforo_entrada\[1\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|semaforo_entrada[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "semaforo_salida\[0\] GND " "Pin \"semaforo_salida\[0\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|semaforo_salida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "semaforo_salida\[1\] GND " "Pin \"semaforo_salida\[1\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|semaforo_salida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "talanquera_inicial GND " "Pin \"talanquera_inicial\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|talanquera_inicial"} { "Warning" "WMLS_MLS_STUCK_PIN" "talanquera_final GND " "Pin \"talanquera_final\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|talanquera_final"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_data\[0\] GND " "Pin \"display_data\[0\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|display_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_data\[1\] GND " "Pin \"display_data\[1\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|display_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_data\[2\] GND " "Pin \"display_data\[2\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|display_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_data\[3\] GND " "Pin \"display_data\[3\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|display_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_data\[4\] GND " "Pin \"display_data\[4\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|display_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_data\[5\] GND " "Pin \"display_data\[5\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|display_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_data\[6\] GND " "Pin \"display_data\[6\]\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|display_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_led GND " "Pin \"green_led\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|green_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_led GND " "Pin \"red_led\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|red_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "alarm GND " "Pin \"alarm\" is stuck at GND" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710283112901 "|ControlPrincipal|alarm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710283112901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710283113027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710283113027 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710283113061 "|ControlPrincipal|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710283113061 "|ControlPrincipal|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vehicle_detected_front " "No output dependent on input pin \"vehicle_detected_front\"" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710283113061 "|ControlPrincipal|vehicle_detected_front"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vehicle_detected_back " "No output dependent on input pin \"vehicle_detected_back\"" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710283113061 "|ControlPrincipal|vehicle_detected_back"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "identification_valid " "No output dependent on input pin \"identification_valid\"" {  } { { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710283113061 "|ControlPrincipal|identification_valid"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710283113061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710283113062 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710283113062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710283113062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710283113087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:38:33 2024 " "Processing ended: Tue Mar 12 17:38:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710283113087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710283113087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710283113087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710283113087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710283114143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710283114143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:38:33 2024 " "Processing started: Tue Mar 12 17:38:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710283114143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710283114143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ControlPrincipal -c ControlPrincipal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ControlPrincipal -c ControlPrincipal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710283114143 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710283114190 ""}
{ "Info" "0" "" "Project  = ControlPrincipal" {  } {  } 0 0 "Project  = ControlPrincipal" 0 0 "Fitter" 0 0 1710283114190 ""}
{ "Info" "0" "" "Revision = ControlPrincipal" {  } {  } 0 0 "Revision = ControlPrincipal" 0 0 "Fitter" 0 0 1710283114190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1710283114244 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ControlPrincipal EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ControlPrincipal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710283114244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710283114273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710283114273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710283114273 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710283114318 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710283114318 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710283114462 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710283114462 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710283114462 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710283114462 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710283114462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710283114462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710283114462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710283114462 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710283114462 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710283114462 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710283114462 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { clk } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 5 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { reset } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 6 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vehicle_detected_front " "Pin vehicle_detected_front not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { vehicle_detected_front } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 7 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vehicle_detected_front } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vehicle_detected_back " "Pin vehicle_detected_back not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { vehicle_detected_back } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 8 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vehicle_detected_back } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "identification_valid " "Pin identification_valid not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { identification_valid } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 9 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { identification_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "barrier_closed " "Pin barrier_closed not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { barrier_closed } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 10 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { barrier_closed } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "semaforo_entrada\[0\] " "Pin semaforo_entrada\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { semaforo_entrada[0] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 11 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { semaforo_entrada[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "semaforo_entrada\[1\] " "Pin semaforo_entrada\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { semaforo_entrada[1] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 11 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { semaforo_entrada[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "semaforo_salida\[0\] " "Pin semaforo_salida\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { semaforo_salida[0] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 12 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { semaforo_salida[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "semaforo_salida\[1\] " "Pin semaforo_salida\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { semaforo_salida[1] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 12 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { semaforo_salida[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "talanquera_inicial " "Pin talanquera_inicial not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { talanquera_inicial } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 13 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { talanquera_inicial } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "talanquera_final " "Pin talanquera_final not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { talanquera_final } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 14 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { talanquera_final } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display_data\[0\] " "Pin display_data\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { display_data[0] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display_data\[1\] " "Pin display_data\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { display_data[1] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display_data\[2\] " "Pin display_data\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { display_data[2] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display_data\[3\] " "Pin display_data\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { display_data[3] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display_data\[4\] " "Pin display_data\[4\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { display_data[4] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display_data\[5\] " "Pin display_data\[5\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { display_data[5] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display_data\[6\] " "Pin display_data\[6\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { display_data[6] } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 15 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "green_led " "Pin green_led not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { green_led } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 16 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { green_led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "red_led " "Pin red_led not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { red_led } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 17 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { red_led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alarm " "Pin alarm not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { alarm } } } { "ControlPrincipal.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/ControlPrincipal.vhd" 18 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710283114900 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1710283114900 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControlPrincipal.sdc " "Synopsys Design Constraints File file not found: 'ControlPrincipal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710283114996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710283114996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710283114996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710283114996 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710283114996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710283114996 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710283114996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710283114996 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710283114996 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 2.5V 5 17 0 " "Number of I/O pins in group: 22 (unused VREF, 2.5V VCCIO, 5 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1710283114996 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1710283114996 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710283114996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710283114996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710283114996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710283114996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710283114996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710283114996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710283114996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710283114996 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1710283114996 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1710283114996 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710283115015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710283115391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710283115416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710283115432 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710283115558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710283115558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710283115780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710283116002 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710283116002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710283116065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710283116065 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1710283116065 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710283116065 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710283116065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710283116103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710283116303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710283116334 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710283116538 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710283116759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/output_files/ControlPrincipal.fit.smsg " "Generated suppressed messages file C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/output_files/ControlPrincipal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710283117184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5304 " "Peak virtual memory: 5304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710283117361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:38:37 2024 " "Processing ended: Tue Mar 12 17:38:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710283117361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710283117361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710283117361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710283117361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710283118358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710283118358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:38:38 2024 " "Processing started: Tue Mar 12 17:38:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710283118358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710283118358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ControlPrincipal -c ControlPrincipal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ControlPrincipal -c ControlPrincipal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710283118358 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710283118877 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710283118904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710283119105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:38:39 2024 " "Processing ended: Tue Mar 12 17:38:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710283119105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710283119105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710283119105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710283119105 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710283119759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710283120290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710283120290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:38:40 2024 " "Processing started: Tue Mar 12 17:38:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710283120290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710283120290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ControlPrincipal -c ControlPrincipal " "Command: quartus_sta ControlPrincipal -c ControlPrincipal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710283120290 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1710283120327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710283120408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710283120408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710283120456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710283120456 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControlPrincipal.sdc " "Synopsys Design Constraints File file not found: 'ControlPrincipal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1710283120599 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710283120599 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1710283120599 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1710283120599 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1710283120599 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1710283120599 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1710283120599 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1710283120608 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1710283120608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283120608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283120608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283120623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283120625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283120629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283120631 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1710283120642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1710283120655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1710283120960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710283120994 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1710283120994 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1710283120994 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1710283120994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283120994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283121008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283121013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283121014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283121016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283121016 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1710283121032 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710283121098 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1710283121098 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1710283121098 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1710283121098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283121101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283121101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283121108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283121109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710283121109 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710283121217 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710283121217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710283121281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:38:41 2024 " "Processing ended: Tue Mar 12 17:38:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710283121281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710283121281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710283121281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710283121281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710283122323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710283122326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:38:42 2024 " "Processing started: Tue Mar 12 17:38:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710283122326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710283122326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ControlPrincipal -c ControlPrincipal " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ControlPrincipal -c ControlPrincipal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710283122326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPrincipal_6_1200mv_85c_slow.vho C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/ simulation " "Generated file ControlPrincipal_6_1200mv_85c_slow.vho in folder \"C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710283122545 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPrincipal_6_1200mv_0c_slow.vho C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/ simulation " "Generated file ControlPrincipal_6_1200mv_0c_slow.vho in folder \"C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710283122577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPrincipal_min_1200mv_0c_fast.vho C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/ simulation " "Generated file ControlPrincipal_min_1200mv_0c_fast.vho in folder \"C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710283122577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPrincipal.vho C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/ simulation " "Generated file ControlPrincipal.vho in folder \"C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710283122594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPrincipal_6_1200mv_85c_vhd_slow.sdo C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/ simulation " "Generated file ControlPrincipal_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710283122610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPrincipal_6_1200mv_0c_vhd_slow.sdo C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/ simulation " "Generated file ControlPrincipal_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710283122624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPrincipal_min_1200mv_0c_vhd_fast.sdo C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/ simulation " "Generated file ControlPrincipal_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710283122639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ControlPrincipal_vhd.sdo C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/ simulation " "Generated file ControlPrincipal_vhd.sdo in folder \"C:/Users/DELL/Documents/VHDL/1erParcial-GRUPAL/testPeaje(Control-Principal)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710283122639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710283122689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:38:42 2024 " "Processing ended: Tue Mar 12 17:38:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710283122689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710283122689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710283122689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710283122689 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710283123337 ""}
