{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621070367478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621070367481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 21:19:27 2021 " "Processing started: Sat May 15 21:19:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621070367481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621070367481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off averagingasp -c averagingasp " "Command: quartus_map --read_settings_files=on --write_settings_files=off averagingasp -c averagingasp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621070367481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621070368209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621070368209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asp_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file asp_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asp_types " "Found design unit 1: asp_types" {  } { { "asp_types.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/asp_types.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621070376203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621070376203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "averaging_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file averaging_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 averaging_filter-behaviour " "Found design unit 1: averaging_filter-behaviour" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621070376221 ""} { "Info" "ISGN_ENTITY_NAME" "1 averaging_filter " "Found entity 1: averaging_filter" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621070376221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621070376221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "averaging_filter " "Elaborating entity \"averaging_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621070376297 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "backlog averaging_filter.vhd(52) " "VHDL Process Statement warning at averaging_filter.vhd(52): signal \"backlog\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621070376302 "|averaging_filter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "point averaging_filter.vhd(52) " "VHDL Process Statement warning at averaging_filter.vhd(52): signal \"point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621070376303 "|averaging_filter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_sum averaging_filter.vhd(70) " "VHDL Process Statement warning at averaging_filter.vhd(70): signal \"data_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621070376305 "|averaging_filter"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "backlog_rtl_0 " "Inferred RAM node \"backlog_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1621070377225 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "backlog_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"backlog_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1621070377279 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1621070377279 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621070377279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:backlog_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:backlog_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621070377575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:backlog_rtl_0 " "Instantiated megafunction \"altsyncram:backlog_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621070377578 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621070377578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2k1 " "Found entity 1: altsyncram_t2k1" {  } { { "db/altsyncram_t2k1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/db/altsyncram_t2k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621070377668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621070377668 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a10 " "Synthesized away node \"altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t2k1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/db/altsyncram_t2k1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070377824 "|averaging_filter|altsyncram:backlog_rtl_0|altsyncram_t2k1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a11 " "Synthesized away node \"altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t2k1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/db/altsyncram_t2k1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070377824 "|averaging_filter|altsyncram:backlog_rtl_0|altsyncram_t2k1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a12 " "Synthesized away node \"altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t2k1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/db/altsyncram_t2k1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070377824 "|averaging_filter|altsyncram:backlog_rtl_0|altsyncram_t2k1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a13 " "Synthesized away node \"altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t2k1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/db/altsyncram_t2k1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070377824 "|averaging_filter|altsyncram:backlog_rtl_0|altsyncram_t2k1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a14 " "Synthesized away node \"altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t2k1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/db/altsyncram_t2k1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070377824 "|averaging_filter|altsyncram:backlog_rtl_0|altsyncram_t2k1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a15 " "Synthesized away node \"altsyncram:backlog_rtl_0\|altsyncram_t2k1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t2k1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/db/altsyncram_t2k1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070377824 "|averaging_filter|altsyncram:backlog_rtl_0|altsyncram_t2k1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1621070377824 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1621070377824 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621070378033 "|averaging_filter|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621070378033 "|averaging_filter|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621070378033 "|averaging_filter|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621070378033 "|averaging_filter|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621070378033 "|averaging_filter|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621070378033 "|averaging_filter|data_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621070378033 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621070378115 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621070378531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621070379029 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621070379029 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "No output dependent on input pin \"data_in\[10\]\"" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070379517 "|averaging_filter|data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "No output dependent on input pin \"data_in\[11\]\"" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070379517 "|averaging_filter|data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[12\] " "No output dependent on input pin \"data_in\[12\]\"" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070379517 "|averaging_filter|data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "No output dependent on input pin \"data_in\[13\]\"" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070379517 "|averaging_filter|data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[14\] " "No output dependent on input pin \"data_in\[14\]\"" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070379517 "|averaging_filter|data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[15\] " "No output dependent on input pin \"data_in\[15\]\"" {  } { { "averaging_filter.vhd" "" { Text "//files.auckland.ac.nz/myhome/Desktop/hsin849/averaging/averaging_filter.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621070379517 "|averaging_filter|data_in[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621070379517 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621070379518 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621070379518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621070379518 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1621070379518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621070379518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621070379691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 15 21:19:39 2021 " "Processing ended: Sat May 15 21:19:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621070379691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621070379691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621070379691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621070379691 ""}
