INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bowen/Desktop/project_2/project_2.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bowen/Desktop/project_2/project_2.srcs/sim_1/new/test_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_half_adder
