{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 20:40:34 2025 " "Info: Processing started: Wed Apr 09 20:40:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } } { "c:/users/computer/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/computer/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_counter:counter_inst\|q\[0\] d_flipflop:pause_ff\|q 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter:counter_inst\|q\[0\]\" and destination register \"d_flipflop:pause_ff\|q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.041 ns + Longest register register " "Info: + Longest register to register delay is 1.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:counter_inst\|q\[0\] 1 REG LCFF_X14_Y26_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y26_N1; Fanout = 5; REG Node = 'lpm_counter:counter_inst\|q\[0\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:counter_inst|q[0] } "NODE_NAME" } } { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.346 ns) 0.612 ns next_in_pause~0 2 COMB LCCOMB_X14_Y26_N10 1 " "Info: 2: + IC(0.266 ns) + CELL(0.346 ns) = 0.612 ns; Loc. = LCCOMB_X14_Y26_N10; Fanout = 1; COMB Node = 'next_in_pause~0'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { lpm_counter:counter_inst|q[0] next_in_pause~0 } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 0.886 ns next_in_pause~1 3 COMB LCCOMB_X14_Y26_N4 1 " "Info: 3: + IC(0.221 ns) + CELL(0.053 ns) = 0.886 ns; Loc. = LCCOMB_X14_Y26_N4; Fanout = 1; COMB Node = 'next_in_pause~1'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { next_in_pause~0 next_in_pause~1 } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.041 ns d_flipflop:pause_ff\|q 4 REG LCFF_X14_Y26_N5 10 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.041 ns; Loc. = LCFF_X14_Y26_N5; Fanout = 10; REG Node = 'd_flipflop:pause_ff\|q'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { next_in_pause~1 d_flipflop:pause_ff|q } "NODE_NAME" } } { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.554 ns ( 53.22 % ) " "Info: Total cell delay = 0.554 ns ( 53.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.487 ns ( 46.78 % ) " "Info: Total interconnect delay = 0.487 ns ( 46.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { lpm_counter:counter_inst|q[0] next_in_pause~0 next_in_pause~1 d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "1.041 ns" { lpm_counter:counter_inst|q[0] {} next_in_pause~0 {} next_in_pause~1 {} d_flipflop:pause_ff|q {} } { 0.000ns 0.266ns 0.221ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.618 ns) 3.111 ns d_flipflop:pause_ff\|q 2 REG LCFF_X14_Y26_N5 10 " "Info: 2: + IC(1.626 ns) + CELL(0.618 ns) = 3.111 ns; Loc. = LCFF_X14_Y26_N5; Fanout = 10; REG Node = 'd_flipflop:pause_ff\|q'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.485 ns ( 47.73 % ) " "Info: Total cell delay = 1.485 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 52.27 % ) " "Info: Total interconnect delay = 1.626 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} d_flipflop:pause_ff|q {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.618 ns) 3.111 ns lpm_counter:counter_inst\|q\[0\] 2 REG LCFF_X14_Y26_N1 5 " "Info: 2: + IC(1.626 ns) + CELL(0.618 ns) = 3.111 ns; Loc. = LCFF_X14_Y26_N1; Fanout = 5; REG Node = 'lpm_counter:counter_inst\|q\[0\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk lpm_counter:counter_inst|q[0] } "NODE_NAME" } } { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.485 ns ( 47.73 % ) " "Info: Total cell delay = 1.485 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 52.27 % ) " "Info: Total interconnect delay = 1.626 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk lpm_counter:counter_inst|q[0] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} lpm_counter:counter_inst|q[0] {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} d_flipflop:pause_ff|q {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk lpm_counter:counter_inst|q[0] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} lpm_counter:counter_inst|q[0] {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { lpm_counter:counter_inst|q[0] next_in_pause~0 next_in_pause~1 d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "1.041 ns" { lpm_counter:counter_inst|q[0] {} next_in_pause~0 {} next_in_pause~1 {} d_flipflop:pause_ff|q {} } { 0.000ns 0.266ns 0.221ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} d_flipflop:pause_ff|q {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk lpm_counter:counter_inst|q[0] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} lpm_counter:counter_inst|q[0] {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { d_flipflop:pause_ff|q {} } {  } {  } "" } } { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result\[4\] d_flipflop:pause_ff\|q 6.927 ns register " "Info: tco from clock \"clk\" to destination pin \"result\[4\]\" through register \"d_flipflop:pause_ff\|q\" is 6.927 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.111 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.618 ns) 3.111 ns d_flipflop:pause_ff\|q 2 REG LCFF_X14_Y26_N5 10 " "Info: 2: + IC(1.626 ns) + CELL(0.618 ns) = 3.111 ns; Loc. = LCFF_X14_Y26_N5; Fanout = 10; REG Node = 'd_flipflop:pause_ff\|q'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.485 ns ( 47.73 % ) " "Info: Total cell delay = 1.485 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 52.27 % ) " "Info: Total interconnect delay = 1.626 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} d_flipflop:pause_ff|q {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.722 ns + Longest register pin " "Info: + Longest register to pin delay is 3.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d_flipflop:pause_ff\|q 1 REG LCFF_X14_Y26_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y26_N5; Fanout = 10; REG Node = 'd_flipflop:pause_ff\|q'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_flipflop:pause_ff|q } "NODE_NAME" } } { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.346 ns) 0.650 ns lpm_mux:result_mux\|result\[4\]~4 2 COMB LCCOMB_X14_Y26_N14 1 " "Info: 2: + IC(0.304 ns) + CELL(0.346 ns) = 0.650 ns; Loc. = LCCOMB_X14_Y26_N14; Fanout = 1; COMB Node = 'lpm_mux:result_mux\|result\[4\]~4'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { d_flipflop:pause_ff|q lpm_mux:result_mux|result[4]~4 } "NODE_NAME" } } { "lpm_mux.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_mux.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(1.992 ns) 3.722 ns result\[4\] 3 PIN PIN_A19 0 " "Info: 3: + IC(1.080 ns) + CELL(1.992 ns) = 3.722 ns; Loc. = PIN_A19; Fanout = 0; PIN Node = 'result\[4\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { lpm_mux:result_mux|result[4]~4 result[4] } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 62.82 % ) " "Info: Total cell delay = 2.338 ns ( 62.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.384 ns ( 37.18 % ) " "Info: Total interconnect delay = 1.384 ns ( 37.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.722 ns" { d_flipflop:pause_ff|q lpm_mux:result_mux|result[4]~4 result[4] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.722 ns" { d_flipflop:pause_ff|q {} lpm_mux:result_mux|result[4]~4 {} result[4] {} } { 0.000ns 0.304ns 1.080ns } { 0.000ns 0.346ns 1.992ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} d_flipflop:pause_ff|q {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.722 ns" { d_flipflop:pause_ff|q lpm_mux:result_mux|result[4]~4 result[4] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.722 ns" { d_flipflop:pause_ff|q {} lpm_mux:result_mux|result[4]~4 {} result[4] {} } { 0.000ns 0.304ns 1.080ns } { 0.000ns 0.346ns 1.992ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 20:40:34 2025 " "Info: Processing ended: Wed Apr 09 20:40:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
