// Seed: 2470993836
`define pp_7 0
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6
);
  assign id_5[1] = id_6[1'b0];
endmodule
