// Seed: 3158958428
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    output wor id_4,
    input tri0 id_5,
    input wor id_6,
    output tri id_7,
    input tri1 id_8,
    output uwire id_9,
    input wor id_10,
    input supply1 id_11,
    output tri1 id_12
);
  wire id_14;
  wire id_15;
  generate
    if (1) begin
      wire id_16;
    end else begin : id_17
      assign id_4 = 1;
      id_18(
          .id_0(id_0), .id_1(id_0), .id_2(1'b0)
      );
    end
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    output wand id_2,
    input wire id_3,
    output supply0 id_4,
    input wand id_5
    , id_20,
    output tri0 id_6,
    output uwire id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input supply0 id_11,
    input tri0 id_12,
    input tri id_13,
    input wand id_14,
    input wire id_15,
    input uwire id_16,
    output supply1 id_17,
    input supply0 id_18
);
  wor id_21 = 1'b0;
  module_0(
      id_18, id_15, id_14, id_8, id_2, id_3, id_14, id_0, id_14, id_4, id_12, id_12, id_4
  );
endmodule
