Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar 12 21:07:18 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_synth_timing.rpt
| Design       : SecondSharedMemory
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 expand3rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ena2_reg[0][0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.588ns (20.137%)  route 2.332ns (79.863%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1669, unset)         0.508     0.508    clk
                         FDRE                                         r  expand3rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  expand3rst_reg/Q
                         net (fo=1, unplaced)         0.331     1.093    expand3rst
                         LUT4 (Prop_lut4_I0_O)        0.119     1.212 r  flagread1_shifted_i_8/O
                         net (fo=1, unplaced)         0.244     1.456    flagread1_shifted_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     1.499 f  flagread1_shifted_i_4/O
                         net (fo=17, unplaced)        0.433     1.932    flagread1_shifted_i_4_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     1.975 f  ena2[3][14]_i_2/O
                         net (fo=80, unplaced)        0.316     2.291    ena2[3][14]_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.334 r  ena2[6][15]_i_6/O
                         net (fo=30, unplaced)        0.314     2.648    ena2[6][15]_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.691 r  ena2[0][15]_i_2/O
                         net (fo=17, unplaced)        0.300     2.991    ena2[0][15]_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.034 r  ena2[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.428    ena2[0][15]_i_1_n_0
                         FDSE                                         r  ena2_reg[0][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1669, unset)         0.483     3.683    clk
                         FDSE                                         r  ena2_reg[0][0]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
                         FDSE (Setup_fdse_C_S)       -0.271     3.376    ena2_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                 -0.052    




