TODO list
=========

#. document dark_circuit and add link to it in README as an example
#. css to have fixed/limited width of html body, ``--html-width Nel/px``.
#. Extract port doc comment.
#. Extract parameter doc comment.
#. expand $VAR, $(VAR), ${VAR} in file list
#. Add option ``--toc``, show list of modules, sort by "path".

DONE list
=========

#. Add option ``--filelist`` as in Verilog; process file list.
#. Remove common prefix from module.path for all modules with  os.path.commonprefix.
#. Show file location, add module attr "path".
#. Add option ``--toc-sidebar``.
#. Create GitHub Pages Veridoc web site https://curoles.github.io/veridoc/.
#. Try comment with https://wavedrom.com/.
#. Create some structured .v files in examples, generate example.html.
#. Add option ``--inline`` to embed source file code.
