{"vcs1":{"timestamp_begin":1731829566.256753752, "rt":2.02, "ut":0.67, "st":0.23}}
{"vcselab":{"timestamp_begin":1731829568.347352570, "rt":1.01, "ut":0.25, "st":0.15}}
{"link":{"timestamp_begin":1731829569.422973699, "rt":0.34, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731829565.738685407}
{"VCS_COMP_START_TIME": 1731829565.738685407}
{"VCS_COMP_END_TIME": 1731829571.839872323}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331600}}
{"stitch_vcselab": {"peak_mem": 231540}}
