

<!DOCTYPE html>
<html lang="zh-CN" data-default-color-scheme=auto>



<head>
  <meta charset="UTF-8">
  <link rel="apple-touch-icon" sizes="76x76" href="/img/fluid.png">
  <link rel="icon" href="/img/fluid.png">
  <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=5.0, shrink-to-fit=no">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  
  <meta name="theme-color" content="#2f4154">
  <meta name="author" content="xini">
  <meta name="keywords" content="">
  
    <meta name="description" content="EDA代码题1.用verilog HDL语言编写下图电路的实现程序 123456789module one(D, S, Y);input wire [3:0] D;input wire [1:0] S;output Y;assign Y&#x3D; D0 &amp; (~S1) &amp; (~S0) |    	  D1 &amp; (S1) &amp; S0 |    	  D2 &amp; S1 &amp;a">
<meta property="og:type" content="article">
<meta property="og:title" content="EDA">
<meta property="og:url" content="http://example.com/uncategorized/EDA/index.html">
<meta property="og:site_name" content="xini-blog">
<meta property="og:description" content="EDA代码题1.用verilog HDL语言编写下图电路的实现程序 123456789module one(D, S, Y);input wire [3:0] D;input wire [1:0] S;output Y;assign Y&#x3D; D0 &amp; (~S1) &amp; (~S0) |    	  D1 &amp; (S1) &amp; S0 |    	  D2 &amp; S1 &amp;a">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/typora-user-images/image-20230203195639691.png">
<meta property="og:image" content="http://example.com/img/typora-user-images/image-20230203201755683.png">
<meta property="og:image" content="http://example.com/img/typora-user-images/image-20230203201813755.png">
<meta property="og:image" content="http://example.com/img/typora-user-images/image-20230203201939929.png">
<meta property="og:image" content="http://example.com/img/typora-user-images/image-20230203202207966.png">
<meta property="og:image" content="http://example.com/img/typora-user-images/image-20230203202238229.png">
<meta property="og:image" content="file:///C:/Users/xini/AppData/Local/Temp/msohtmlclip1/01/clip_image002.gif">
<meta property="og:image" content="http://example.com/img/typora-user-images/image-20230203170458981.png">
<meta property="og:image" content="http://example.com/img/typora-user-images/image-20230203171329081.png">
<meta property="og:image" content="http://example.com/img/typora-user-images/image-20230203175139583.png">
<meta property="og:image" content="http://example.com/img/typora-user-images/image-20230203193741051.png">
<meta property="article:published_time" content="2023-02-03T09:26:16.000Z">
<meta property="article:modified_time" content="2023-02-04T14:06:02.253Z">
<meta property="article:author" content="xini">
<meta name="twitter:card" content="summary_large_image">
<meta name="twitter:image" content="http://example.com/img/typora-user-images/image-20230203195639691.png">
  
  
  
  <title>EDA - xini-blog</title>

  <link  rel="stylesheet" href="https://lib.baomitu.com/twitter-bootstrap/4.6.1/css/bootstrap.min.css" />



  <link  rel="stylesheet" href="https://lib.baomitu.com/github-markdown-css/4.0.0/github-markdown.min.css" />

  <link  rel="stylesheet" href="https://lib.baomitu.com/hint.css/2.7.0/hint.min.css" />

  <link  rel="stylesheet" href="https://lib.baomitu.com/fancybox/3.5.7/jquery.fancybox.min.css" />



<!-- 主题依赖的图标库，不要自行修改 -->
<!-- Do not modify the link that theme dependent icons -->

<link rel="stylesheet" href="//at.alicdn.com/t/font_1749284_hj8rtnfg7um.css">



<link rel="stylesheet" href="//at.alicdn.com/t/font_1736178_lbnruvf0jn.css">


<link  rel="stylesheet" href="/css/main.css" />


  <link id="highlight-css" rel="stylesheet" href="/css/highlight.css" />
  
    <link id="highlight-css-dark" rel="stylesheet" href="/css/highlight-dark.css" />
  




  <script id="fluid-configs">
    var Fluid = window.Fluid || {};
    Fluid.ctx = Object.assign({}, Fluid.ctx)
    var CONFIG = {"hostname":"example.com","root":"/","version":"1.9.4","typing":{"enable":true,"typeSpeed":70,"cursorChar":"_","loop":false,"scope":[]},"anchorjs":{"enable":true,"element":"h1,h2,h3,h4,h5,h6","placement":"left","visible":"hover","icon":""},"progressbar":{"enable":true,"height_px":3,"color":"#29d","options":{"showSpinner":false,"trickleSpeed":100}},"code_language":{"enable":true,"default":"TEXT"},"copy_btn":true,"image_caption":{"enable":true},"image_zoom":{"enable":true,"img_url_replace":["",""]},"toc":{"enable":true,"placement":"right","headingSelector":"h1,h2,h3,h4,h5,h6","collapseDepth":0},"lazyload":{"enable":true,"loading_img":"/img/loading.gif","onlypost":false,"offset_factor":2},"web_analytics":{"enable":false,"follow_dnt":true,"baidu":null,"google":null,"gtag":null,"tencent":{"sid":null,"cid":null},"woyaola":null,"cnzz":null,"leancloud":{"app_id":null,"app_key":null,"server_url":null,"path":"window.location.pathname","ignore_local":false}},"search_path":"/local-search.xml"};

    if (CONFIG.web_analytics.follow_dnt) {
      var dntVal = navigator.doNotTrack || window.doNotTrack || navigator.msDoNotTrack;
      Fluid.ctx.dnt = dntVal && (dntVal.startsWith('1') || dntVal.startsWith('yes') || dntVal.startsWith('on'));
    }
  </script>
  <script  src="/js/utils.js" ></script>
  <script  src="/js/color-schema.js" ></script>
  


  
<meta name="generator" content="Hexo 6.3.0"></head>


<body>
  

  <header>
    

<div class="header-inner" style="height: 70vh;">
  <nav id="navbar" class="navbar fixed-top  navbar-expand-lg navbar-dark scrolling-navbar">
  <div class="container">
    <a class="navbar-brand" href="/">
      <strong>xini&#39;s Blog</strong>
    </a>

    <button id="navbar-toggler-btn" class="navbar-toggler" type="button" data-toggle="collapse"
            data-target="#navbarSupportedContent"
            aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
      <div class="animated-icon"><span></span><span></span><span></span></div>
    </button>

    <!-- Collapsible content -->
    <div class="collapse navbar-collapse" id="navbarSupportedContent">
      <ul class="navbar-nav ml-auto text-center">
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/">
                <i class="iconfont icon-home-fill"></i>
                <span>首页</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/archives/">
                <i class="iconfont icon-archive-fill"></i>
                <span>归档</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/categories/">
                <i class="iconfont icon-category-fill"></i>
                <span>分类</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/tags/">
                <i class="iconfont icon-tags-fill"></i>
                <span>标签</span>
              </a>
            </li>
          
        
          
          
          
          
            <li class="nav-item">
              <a class="nav-link" href="/about/">
                <i class="iconfont icon-user-fill"></i>
                <span>关于</span>
              </a>
            </li>
          
        
        
          <li class="nav-item" id="search-btn">
            <a class="nav-link" target="_self" href="javascript:;" data-toggle="modal" data-target="#modalSearch" aria-label="Search">
              <i class="iconfont icon-search"></i>
            </a>
          </li>
          
        
        
          <li class="nav-item" id="color-toggle-btn">
            <a class="nav-link" target="_self" href="javascript:;" aria-label="Color Toggle">
              <i class="iconfont icon-dark" id="color-toggle-icon"></i>
            </a>
          </li>
        
      </ul>
    </div>
  </div>
</nav>

  

<div id="banner" class="banner" parallax=true
     style="background: url('/img/default.png') no-repeat center center; background-size: cover;">
  <div class="full-bg-img">
    <div class="mask flex-center" style="background-color: rgba(0, 0, 0, 0.3)">
      <div class="banner-text text-center fade-in-up">
        <div class="h2">
          
            <span id="subtitle" data-typed-text="EDA"></span>
          
        </div>

        
          
  <div class="mt-3">
    
    
      <span class="post-meta">
        <i class="iconfont icon-date-fill" aria-hidden="true"></i>
        <time datetime="2023-02-03 17:26" pubdate>
          2023年2月3日 下午
        </time>
      </span>
    
  </div>

  <div class="mt-1">
    
      <span class="post-meta mr-2">
        <i class="iconfont icon-chart"></i>
        
          4.2k 字
        
      </span>
    

    
      <span class="post-meta mr-2">
        <i class="iconfont icon-clock-fill"></i>
        
        
        
          36 分钟
        
      </span>
    

    
    
  </div>


        
      </div>

      
    </div>
  </div>
</div>

</div>

  </header>

  <main>
    
      

<div class="container-fluid nopadding-x">
  <div class="row nomargin-x">
    <div class="side-col d-none d-lg-block col-lg-2">
      

    </div>

    <div class="col-lg-8 nopadding-x-md">
      <div class="container nopadding-x-md" id="board-ctn">
        <div id="board">
          <article class="post-content mx-auto">
            <!-- SEO header -->
            <h1 style="display: none">EDA</h1>
            
            
              <div class="markdown-body">
                
                <h1 id="EDA代码题"><a href="#EDA代码题" class="headerlink" title="EDA代码题"></a>EDA代码题</h1><h3 id="1-用verilog-HDL语言编写下图电路的实现程序"><a href="#1-用verilog-HDL语言编写下图电路的实现程序" class="headerlink" title="1.用verilog HDL语言编写下图电路的实现程序"></a>1.用verilog HDL语言编写下图电路的实现程序</h3><p><img src="/img/typora-user-images/image-20230203195639691.png" srcset="/img/loading.gif" lazyload></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module one(D, S, Y);<br>input wire [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] D;<br>input wire [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] S;<br>output Y;<br>assign Y= D0 &amp; (~S1) &amp; (~S0) |<br>    	  D1 &amp; (S1) &amp; S0 |<br>    	  D2 &amp; S1 &amp; (~S0) |<br>    	  D3 &amp; S1 &amp; S0;<br>endmodule;<br></code></pre></td></tr></table></figure>



<h3 id="2-用verilog-HDL语言编写下图电路的实现程序"><a href="#2-用verilog-HDL语言编写下图电路的实现程序" class="headerlink" title="2. 用verilog HDL语言编写下图电路的实现程序"></a>2. 用verilog HDL语言编写下图电路的实现程序</h3><p><img src="/img/typora-user-images/image-20230203201755683.png" srcset="/img/loading.gif" lazyload></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module two (A, B, G, S, E);<br>input A, B;<br>output G, S, E;<br>assign G = A &amp; (~B);<br>assign E = ~ (A ^ B);<br>assign E = ~ (A &amp; (~B) | (~ (A^B)) );<br>endmodule;<br></code></pre></td></tr></table></figure>



<h3 id="3-用verilog-HDL语言编写下图电路的实现程序"><a href="#3-用verilog-HDL语言编写下图电路的实现程序" class="headerlink" title="3. 用verilog HDL语言编写下图电路的实现程序"></a>3. 用verilog HDL语言编写下图电路的实现程序</h3><p><img src="/img/typora-user-images/image-20230203201813755.png" srcset="/img/loading.gif" lazyload></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module three (A, B, C, Y);<br>input A, B, C;<br>output Y;<br>assign Y = ~( ~(A&amp; (~(A&amp;B))) &amp; ~(B&amp;(~(A&amp;B))))|<br>    	   ~((~(A&amp;(~(A&amp;C)))) &amp; (~(C&amp;~(A&amp;C))));<br>endmodule;<br></code></pre></td></tr></table></figure>



<h3 id="4-用verilog-HDL语言编写下表电路的实现程序"><a href="#4-用verilog-HDL语言编写下表电路的实现程序" class="headerlink" title="4. 用verilog HDL语言编写下表电路的实现程序"></a>4. 用verilog HDL语言编写下表电路的实现程序</h3><p><img src="/img/typora-user-images/image-20230203201939929.png" srcset="/img/loading.gif" lazyload></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module four(A, B, C, Y);<br>input A , B, C;<br>output Y;<br>assign Y = (~A)&amp;(~B)&amp;(~C) | A&amp;B&amp;C;<br>endmodule;<br></code></pre></td></tr></table></figure>



<h3 id="5-用verilog-HDL语言编写下表电路的实现程序"><a href="#5-用verilog-HDL语言编写下表电路的实现程序" class="headerlink" title="5. 用verilog HDL语言编写下表电路的实现程序"></a>5. 用verilog HDL语言编写下表电路的实现程序</h3><p><img src="/img/typora-user-images/image-20230203202207966.png" srcset="/img/loading.gif" lazyload></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module five(I, Y);<br>input wire[<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] I;<br>output wire[<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] Y;<br>assign Y[<span class="hljs-number">0</span>]=I[<span class="hljs-number">1</span>] | I[<span class="hljs-number">3</span>] | I[<span class="hljs-number">5</span>] | I[<span class="hljs-number">7</span>];<br>assign Y[<span class="hljs-number">1</span>]=I[<span class="hljs-number">2</span>] | I[<span class="hljs-number">3</span>] | I[<span class="hljs-number">6</span>] | I[<span class="hljs-number">7</span>];<br>assign Y[<span class="hljs-number">2</span>]=I[<span class="hljs-number">4</span>] | I[<span class="hljs-number">5</span>] | I[<span class="hljs-number">6</span>] | I[<span class="hljs-number">7</span>];<br>endmodule;<br></code></pre></td></tr></table></figure>



<h3 id="6-用verilog-HDL语言编写下表电路的实现程序"><a href="#6-用verilog-HDL语言编写下表电路的实现程序" class="headerlink" title="6. 用verilog HDL语言编写下表电路的实现程序"></a>6. 用verilog HDL语言编写下表电路的实现程序</h3><p><img src="/img/typora-user-images/image-20230203202238229.png" srcset="/img/loading.gif" lazyload></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module six(A, B, Y);<br>input wire A, B;<br>output wire Y;<br>assgin Y = A&amp;(~B) | (~A)&amp;B ; <br>endmodule;<br></code></pre></td></tr></table></figure>

<h3 id="7-X是3位，Y是4位，用verilog-HDL语言编写Z-x3D-X-Y表达式的实现程序"><a href="#7-X是3位，Y是4位，用verilog-HDL语言编写Z-x3D-X-Y表达式的实现程序" class="headerlink" title="7. X是3位，Y是4位，用verilog HDL语言编写Z&#x3D;X+Y表达式的实现程序"></a>7. X是3位，Y是4位，用verilog HDL语言编写Z&#x3D;X+Y表达式的实现程序</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module seven(X, Y, Z);<br>input wire[<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] X;<br>input wire[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] Y;<br>output wire [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] Z;<br>assign Z = X + Y;<br>endmodule;<br></code></pre></td></tr></table></figure>

<h3 id="8-用verilog-HDL语言编写表达式的实现程序"><a href="#8-用verilog-HDL语言编写表达式的实现程序" class="headerlink" title="8. 用verilog HDL语言编写表达式的实现程序"></a>8. 用verilog HDL语言编写表达式<img src="file:///C:/Users/xini/AppData/Local/Temp/msohtmlclip1/01/clip_image002.gif" srcset="/img/loading.gif" lazyload alt="img">的实现程序</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module eight(D, S, Y);<br>input wire[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] D;<br>input wire[<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] S;<br>output wire Y;<br>assign Y = D0&amp;(~S1)&amp;(~S0) | D1&amp;(~S1)&amp;S0 | D2&amp;S1&amp;(~S0) | D3&amp;S1&amp;S0;<br>endmodule;<br></code></pre></td></tr></table></figure>

<h3 id="9-用verilog-HDL语言编写4位比较器表达式的实现程序"><a href="#9-用verilog-HDL语言编写4位比较器表达式的实现程序" class="headerlink" title="9.用verilog HDL语言编写4位比较器表达式的实现程序"></a>9.用verilog HDL语言编写4位比较器表达式的实现程序</h3><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module nine(D, S, Y);<br>input wire[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] D, S;<br>output wire[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] Y;<br>assign Y = (D&gt;S) ? D : S;<br>endmodule;<br></code></pre></td></tr></table></figure>

<h3 id="10-用verilog-HDL语言编写BCD编码器表达式的实现程序"><a href="#10-用verilog-HDL语言编写BCD编码器表达式的实现程序" class="headerlink" title="10.用verilog HDL语言编写BCD编码器表达式的实现程序"></a>10.用verilog HDL语言编写BCD编码器表达式的实现程序</h3><p><img src="/img/typora-user-images/image-20230203170458981.png" srcset="/img/loading.gif" lazyload alt="image-20230203170458981"></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module BCD_code(I,Y);<br>input wire[<span class="hljs-number">9</span>:<span class="hljs-number">0</span>] I;<br>output reg[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] Y;<br>always@ (I) <span class="hljs-keyword">begin</span><br><span class="hljs-keyword">case</span>(I)<br>  <span class="hljs-number">10</span><span class="hljs-symbol">&#x27;b0000000001</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0000</span>;<br>  <span class="hljs-number">10</span><span class="hljs-symbol">&#x27;b0000000010</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0001</span>;<br>  <span class="hljs-number">10</span><span class="hljs-symbol">&#x27;b0000000100</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0010</span>;<br>  <span class="hljs-number">10</span><span class="hljs-symbol">&#x27;b0000001000</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0011</span>;<br>  <span class="hljs-number">10</span><span class="hljs-symbol">&#x27;b0000010000</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0100</span>;<br>  <span class="hljs-number">10</span><span class="hljs-symbol">&#x27;b0000100000</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0101</span>;<br>  <span class="hljs-number">10</span><span class="hljs-symbol">&#x27;b0001000000</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0110</span>;<br>  <span class="hljs-number">10</span><span class="hljs-symbol">&#x27;b0010000000</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0111</span>;<br>  <span class="hljs-number">10</span><span class="hljs-symbol">&#x27;b0100000000</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b1000</span>;<br>  <span class="hljs-number">10</span><span class="hljs-symbol">&#x27;b1000000000</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b1001</span>;<br>  <span class="hljs-keyword">default</span> Y=Y;<br>endcase<br><span class="hljs-keyword">end</span><br>endmodule<br></code></pre></td></tr></table></figure>

<h3 id="11-用verilog-HDL语言编写2线-4线译码器的实现程序"><a href="#11-用verilog-HDL语言编写2线-4线译码器的实现程序" class="headerlink" title="11.用verilog HDL语言编写2线-4线译码器的实现程序"></a>11.用verilog HDL语言编写2线-4线译码器的实现程序</h3><p><img src="/img/typora-user-images/image-20230203171329081.png" srcset="/img/loading.gif" lazyload alt="image-20230203171329081"></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module decoder(I,Y);<br>input wire[<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] I;<br>output reg [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] Y;<br>always@(I) <span class="hljs-keyword">begin</span><br><span class="hljs-keyword">case</span>(I)<br>    <span class="hljs-number">2</span><span class="hljs-symbol">&#x27;b00</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b1110</span>;<br>    <span class="hljs-number">2</span><span class="hljs-symbol">&#x27;b01</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b1101</span>;<br>    <span class="hljs-number">2</span><span class="hljs-symbol">&#x27;b10</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b1011</span>;<br>    <span class="hljs-number">2</span><span class="hljs-symbol">&#x27;b11</span>:Y=<span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0111</span>;<br>	<span class="hljs-keyword">default</span>: Y=Y;<br>endcase<br><span class="hljs-keyword">end</span><br>endmodule<br></code></pre></td></tr></table></figure>



<h3 id="12-设计连续码流输入中检测“10010”的序列检测器。输入数字码流用xin表示，假定每个时钟周期会有输入连续加入，序列检测器连续检测输入码流，如果检测到输入码流中包含指定的“10010”，输出zout置位，否则zout保持低电平。"><a href="#12-设计连续码流输入中检测“10010”的序列检测器。输入数字码流用xin表示，假定每个时钟周期会有输入连续加入，序列检测器连续检测输入码流，如果检测到输入码流中包含指定的“10010”，输出zout置位，否则zout保持低电平。" class="headerlink" title="12.设计连续码流输入中检测“10010”的序列检测器。输入数字码流用xin表示，假定每个时钟周期会有输入连续加入，序列检测器连续检测输入码流，如果检测到输入码流中包含指定的“10010”，输出zout置位，否则zout保持低电平。"></a>12.设计连续码流输入中检测“10010”的序列检测器。输入数字码流用xin表示，假定每个时钟周期会有输入连续加入，序列检测器连续检测输入码流，如果检测到输入码流中包含指定的“10010”，输出zout置位，否则zout保持低电平。</h3><h4 id="（1）该序列检测器的状态转换图"><a href="#（1）该序列检测器的状态转换图" class="headerlink" title="（1）该序列检测器的状态转换图"></a>（1）该序列检测器的状态转换图</h4><p><img src="/img/typora-user-images/image-20230203175139583.png" srcset="/img/loading.gif" lazyload></p>
<h4 id="（2）两段式编程"><a href="#（2）两段式编程" class="headerlink" title="（2）两段式编程"></a>（2）两段式编程</h4><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module ZHANG(<br>    input wire clk, reset, <br>    input wire xin,<br>  	output wire zout);<br>  	reg [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] state_reg, state_next;<br><br>  	localparam	IDLE = <span class="hljs-number">3</span><span class="hljs-symbol">&#x27;d0</span>,   	S0   = <span class="hljs-number">3</span><span class="hljs-symbol">&#x27;d1</span>,  <br>                S1   = <span class="hljs-number">3</span><span class="hljs-symbol">&#x27;d2</span>,    S2   = <span class="hljs-number">3</span><span class="hljs-symbol">&#x27;d3</span>,  <br>                S3   = <span class="hljs-number">3</span><span class="hljs-symbol">&#x27;d4</span>,    S4   = <span class="hljs-number">3</span><span class="hljs-symbol">&#x27;d5</span>,  <br>                S5   = <span class="hljs-number">3</span><span class="hljs-symbol">&#x27;d6</span>,    S6   = <span class="hljs-number">3</span><span class="hljs-symbol">&#x27;d7</span>; <br>assign  zout =(state_reg==S3 &amp;&amp; xin==<span class="hljs-number">1</span><span class="hljs-symbol">&#x27;b0</span>) ? <span class="hljs-number">1</span><span class="hljs-symbol">&#x27;b1</span> :<span class="hljs-number">1</span><span class="hljs-symbol">&#x27;b0</span>;<br> <br>always@(posedge clk, posedge reset)<br>		<span class="hljs-keyword">if</span>(reset)<br>            state_reg &lt;= IDLE;<br>		<span class="hljs-keyword">else</span><br>            state_reg &lt;= state_next;<br>always@(state_reg,xin) <span class="hljs-keyword">begin</span><br>   <span class="hljs-keyword">case</span>(state_reg)<br>        IDLE: <span class="hljs-keyword">if</span>(xin)	 state_next = S0;     <br>              <span class="hljs-keyword">else</span>    state_next = IDLE; <br>        S0:   <span class="hljs-keyword">if</span>(~xin)	state_next = S1;     <br>              <span class="hljs-keyword">else</span>    state_next = S0; <br>        S1:   <span class="hljs-keyword">if</span>(~xin)	state_next = S2;     <br>              <span class="hljs-keyword">else</span>    state_next = S5;<br>        S2:   <span class="hljs-keyword">if</span>(xin)	state_next = S3;   <br>              <span class="hljs-keyword">else</span> state_next = S6; <br>        S3:	  <span class="hljs-keyword">if</span>(~xin)	state_next = S4;  <br>              <span class="hljs-keyword">else</span>  state_next = S0; <br>        S4:   <span class="hljs-keyword">if</span>(~xin)	state_next = S2;   <br>              <span class="hljs-keyword">else</span>	state_next = S0;  <br>        S5:	  <span class="hljs-keyword">if</span>(xin)	state_next = S0;  <br>              <span class="hljs-keyword">else</span>	state_next = S1;  <br>        S6:   <span class="hljs-keyword">if</span>(xin)	state_next = S5;  <br>              <span class="hljs-keyword">else</span> state_next = S6; <br>        <span class="hljs-keyword">default</span>: state_next = IDLE;<br>   endcase<br><span class="hljs-keyword">end</span><br>endmodule <br></code></pre></td></tr></table></figure>

<h3 id="13-储存器访问控制电路设计：存储器控制电路用于处理器和存储器芯片之间，接收处理器命令并产生相应控制信号。处理器命令包括mem、rw和burst构成输入信号。当处理器请求访问存储器时，mem置1，rw表示存储器访问类型，1表示读操作，0表示写操作。burst表示一种特殊的读操作。burst信号置1，连续执行四个读操作。-有限状态机有两个输出信号：oe（读使能）和we（写使能），连接到存储器芯片输入端。"><a href="#13-储存器访问控制电路设计：存储器控制电路用于处理器和存储器芯片之间，接收处理器命令并产生相应控制信号。处理器命令包括mem、rw和burst构成输入信号。当处理器请求访问存储器时，mem置1，rw表示存储器访问类型，1表示读操作，0表示写操作。burst表示一种特殊的读操作。burst信号置1，连续执行四个读操作。-有限状态机有两个输出信号：oe（读使能）和we（写使能），连接到存储器芯片输入端。" class="headerlink" title="13.储存器访问控制电路设计：存储器控制电路用于处理器和存储器芯片之间，接收处理器命令并产生相应控制信号。处理器命令包括mem、rw和burst构成输入信号。当处理器请求访问存储器时，mem置1，rw表示存储器访问类型，1表示读操作，0表示写操作。burst表示一种特殊的读操作。burst信号置1，连续执行四个读操作。 有限状态机有两个输出信号：oe（读使能）和we（写使能），连接到存储器芯片输入端。"></a>13.储存器访问控制电路设计：存储器控制电路用于处理器和存储器芯片之间，接收处理器命令并产生相应控制信号。处理器命令包括mem、rw和burst构成输入信号。当处理器请求访问存储器时，mem置1，rw表示存储器访问类型，1表示读操作，0表示写操作。burst表示一种特殊的读操作。burst信号置1，连续执行四个读操作。 有限状态机有两个输出信号：oe（读使能）和we（写使能），连接到存储器芯片输入端。</h3><h4 id="（1）状态转换图"><a href="#（1）状态转换图" class="headerlink" title="（1）状态转换图"></a>（1）状态转换图</h4><p><img src="/img/typora-user-images/image-20230203193741051.png" srcset="/img/loading.gif" lazyload></p>
<h4 id="（2）两段式编程-1"><a href="#（2）两段式编程-1" class="headerlink" title="（2）两段式编程"></a>（2）两段式编程</h4><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><code class="hljs vhdl">module mem_ctrl( <br>    input wire clk, reset,<br>    input wire mem, rw, bureset,<br>    output wire oe, we ); <br>localparam [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]IDLE = <span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0000</span>,        WRITE = <span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b0100</span>,<br>           		READ1 = <span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b1000</span>,       READ2 = <span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b1001</span>,<br>                READ3 = <span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b1010</span>,       READ4 = <span class="hljs-number">4</span><span class="hljs-symbol">&#x27;b1011</span>; <br>reg [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]state_reg, state_next;<br>// State registers <br>always@(posedge clk， posedge reset) <br>    <span class="hljs-keyword">if</span>(reset)  	state_reg &lt;= IDLE; <br>       <span class="hljs-keyword">else</span>     state_reg &lt;= state_next;<br>// <span class="hljs-keyword">Next</span>-state logic <br>always@(state_reg, mem, rw, bureset) <span class="hljs-keyword">begin</span> <br>   <span class="hljs-keyword">case</span>(state_reg)  	 <br>    IDLE: <span class="hljs-keyword">begin</span> <br>      <span class="hljs-keyword">if</span>(mem) <span class="hljs-keyword">begin</span> <br>    	<span class="hljs-keyword">if</span>(rw)  state_next = READ1;  <br>			<span class="hljs-keyword">else</span> state_next = WRITE; <br>                <span class="hljs-keyword">end</span><br>     <span class="hljs-keyword">else</span>   state_next = IDLE; <br>     <span class="hljs-keyword">end</span> <br>   WRITE:   state_next = IDLE;	<br>   READ1:   <span class="hljs-keyword">if</span>(bureset==<span class="hljs-number">1</span>’b1)  <br>               	  state_next = READ2;<br>            <span class="hljs-keyword">else</span>  state_next = IDLE;<br>   READ2:   state_next = READ3;<br>   READ3:   state_next = READ4;<br>   READ4:   state_next = IDLE;<br>   <span class="hljs-keyword">Default</span>:    state_next = IDLE;<br>  endcase <br><span class="hljs-keyword">end</span><br>assign oe = state_reg[<span class="hljs-number">3</span>]; assign we = state_reg[<span class="hljs-number">2</span>];<br>endmodule<br><br></code></pre></td></tr></table></figure>


                
              </div>
            
            <hr/>
            <div>
              <div class="post-metas my-3">
  
  
</div>


              
  

  <div class="license-box my-3">
    <div class="license-title">
      <div>EDA</div>
      <div>http://example.com/uncategorized/EDA/</div>
    </div>
    <div class="license-meta">
      
        <div class="license-meta-item">
          <div>作者</div>
          <div>xini</div>
        </div>
      
      
        <div class="license-meta-item license-meta-date">
          <div>发布于</div>
          <div>2023年2月3日</div>
        </div>
      
      
      
        <div class="license-meta-item">
          <div>许可协议</div>
          <div>
            
              
              
                <a target="_blank" href="https://creativecommons.org/licenses/by/4.0/">
                  <span class="hint--top hint--rounded" aria-label="BY - 署名">
                    <i class="iconfont icon-by"></i>
                  </span>
                </a>
              
            
          </div>
        </div>
      
    </div>
    <div class="license-icon iconfont"></div>
  </div>



              
                <div class="post-prevnext my-3">
                  <article class="post-prev col-6">
                    
                    
                  </article>
                  <article class="post-next col-6">
                    
                    
                      <a href="/uncategorized/hello-world/" title="Hello World">
                        <span class="hidden-mobile">Hello World</span>
                        <span class="visible-mobile">下一篇</span>
                        <i class="iconfont icon-arrowright"></i>
                      </a>
                    
                  </article>
                </div>
              
            </div>

            
          </article>
        </div>
      </div>
    </div>

    <div class="side-col d-none d-lg-block col-lg-2">
      
  <aside class="sidebar" style="margin-left: -1rem">
    <div id="toc">
  <p class="toc-header">
    <i class="iconfont icon-list"></i>
    <span>目录</span>
  </p>
  <div class="toc-body" id="toc-body"></div>
</div>



  </aside>


    </div>
  </div>
</div>





  



  



  



  



  







    

    
      <a id="scroll-top-button" aria-label="TOP" href="#" role="button">
        <i class="iconfont icon-arrowup" aria-hidden="true"></i>
      </a>
    

    
      <div class="modal fade" id="modalSearch" tabindex="-1" role="dialog" aria-labelledby="ModalLabel"
     aria-hidden="true">
  <div class="modal-dialog modal-dialog-scrollable modal-lg" role="document">
    <div class="modal-content">
      <div class="modal-header text-center">
        <h4 class="modal-title w-100 font-weight-bold">搜索</h4>
        <button type="button" id="local-search-close" class="close" data-dismiss="modal" aria-label="Close">
          <span aria-hidden="true">&times;</span>
        </button>
      </div>
      <div class="modal-body mx-3">
        <div class="md-form mb-5">
          <input type="text" id="local-search-input" class="form-control validate">
          <label data-error="x" data-success="v" for="local-search-input">关键词</label>
        </div>
        <div class="list-group" id="local-search-result"></div>
      </div>
    </div>
  </div>
</div>

    

    
  </main>

  <footer>
    <div class="footer-inner">
  
    <div class="footer-content">
       <a href="https://hexo.io" target="_blank" rel="nofollow noopener"><span>Hexo</span></a> <i class="iconfont icon-love"></i> <a href="https://github.com/fluid-dev/hexo-theme-fluid" target="_blank" rel="nofollow noopener"><span>Fluid</span></a> 
    </div>
  
  
  
  
</div>

  </footer>

  <!-- Scripts -->
  
  <script  src="https://lib.baomitu.com/nprogress/0.2.0/nprogress.min.js" ></script>
  <link  rel="stylesheet" href="https://lib.baomitu.com/nprogress/0.2.0/nprogress.min.css" />

  <script>
    NProgress.configure({"showSpinner":false,"trickleSpeed":100})
    NProgress.start()
    window.addEventListener('load', function() {
      NProgress.done();
    })
  </script>


<script  src="https://lib.baomitu.com/jquery/3.6.0/jquery.min.js" ></script>
<script  src="https://lib.baomitu.com/twitter-bootstrap/4.6.1/js/bootstrap.min.js" ></script>
<script  src="/js/events.js" ></script>
<script  src="/js/plugins.js" ></script>


  <script  src="https://lib.baomitu.com/typed.js/2.0.12/typed.min.js" ></script>
  <script>
    (function (window, document) {
      var typing = Fluid.plugins.typing;
      var subtitle = document.getElementById('subtitle');
      if (!subtitle || !typing) {
        return;
      }
      var text = subtitle.getAttribute('data-typed-text');
      
        typing(text);
      
    })(window, document);
  </script>




  
    <script  src="/js/img-lazyload.js" ></script>
  




  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/tocbot/4.18.2/tocbot.min.js', function() {
    var toc = jQuery('#toc');
    if (toc.length === 0 || !window.tocbot) { return; }
    var boardCtn = jQuery('#board-ctn');
    var boardTop = boardCtn.offset().top;

    window.tocbot.init(Object.assign({
      tocSelector     : '#toc-body',
      contentSelector : '.markdown-body',
      linkClass       : 'tocbot-link',
      activeLinkClass : 'tocbot-active-link',
      listClass       : 'tocbot-list',
      isCollapsedClass: 'tocbot-is-collapsed',
      collapsibleClass: 'tocbot-is-collapsible',
      scrollSmooth    : true,
      includeTitleTags: true,
      headingsOffset  : -boardTop,
    }, CONFIG.toc));
    if (toc.find('.toc-list-item').length > 0) {
      toc.css('visibility', 'visible');
    }

    Fluid.events.registerRefreshCallback(function() {
      if ('tocbot' in window) {
        tocbot.refresh();
        var toc = jQuery('#toc');
        if (toc.length === 0 || !tocbot) {
          return;
        }
        if (toc.find('.toc-list-item').length > 0) {
          toc.css('visibility', 'visible');
        }
      }
    });
  });
</script>


  <script src=https://lib.baomitu.com/clipboard.js/2.0.11/clipboard.min.js></script>

  <script>Fluid.plugins.codeWidget();</script>


  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/anchor-js/4.3.1/anchor.min.js', function() {
    window.anchors.options = {
      placement: CONFIG.anchorjs.placement,
      visible  : CONFIG.anchorjs.visible
    };
    if (CONFIG.anchorjs.icon) {
      window.anchors.options.icon = CONFIG.anchorjs.icon;
    }
    var el = (CONFIG.anchorjs.element || 'h1,h2,h3,h4,h5,h6').split(',');
    var res = [];
    for (var item of el) {
      res.push('.markdown-body > ' + item.trim());
    }
    if (CONFIG.anchorjs.placement === 'left') {
      window.anchors.options.class = 'anchorjs-link-left';
    }
    window.anchors.add(res.join(', '));

    Fluid.events.registerRefreshCallback(function() {
      if ('anchors' in window) {
        anchors.removeAll();
        var el = (CONFIG.anchorjs.element || 'h1,h2,h3,h4,h5,h6').split(',');
        var res = [];
        for (var item of el) {
          res.push('.markdown-body > ' + item.trim());
        }
        if (CONFIG.anchorjs.placement === 'left') {
          anchors.options.class = 'anchorjs-link-left';
        }
        anchors.add(res.join(', '));
      }
    });
  });
</script>


  
<script>
  Fluid.utils.createScript('https://lib.baomitu.com/fancybox/3.5.7/jquery.fancybox.min.js', function() {
    Fluid.plugins.fancyBox();
  });
</script>


  <script>Fluid.plugins.imageCaption();</script>

  <script  src="/js/local-search.js" ></script>





<!-- 主题的启动项，将它保持在最底部 -->
<!-- the boot of the theme, keep it at the bottom -->
<script  src="/js/boot.js" ></script>


  

  <noscript>
    <div class="noscript-warning">博客在允许 JavaScript 运行的环境下浏览效果更佳</div>
  </noscript>
</body>
</html>
