Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,116
design__inferred_latch__count,0
design__instance__count,3302
design__instance__area,26240.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002386492909863591
power__switching__total,0.0024141452740877867
power__leakage__total,2.873396987013166e-08
power__total,0.004800667054951191
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.525606
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.525606
timing__hold__ws__corner:nom_tt_025C_1v80,0.323021
timing__setup__ws__corner:nom_tt_025C_1v80,7.409102
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.323021
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.864541
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,81
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.964985
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.964985
timing__hold__ws__corner:nom_ss_100C_1v60,0.459037
timing__setup__ws__corner:nom_ss_100C_1v60,2.454689
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.884154
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,2.454689
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.352166
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.352166
timing__hold__ws__corner:nom_ff_n40C_1v95,0.116907
timing__setup__ws__corner:nom_ff_n40C_1v95,7.671449
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116907
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9.108296
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,108
design__max_fanout_violation__count,7
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.344088
clock__skew__worst_setup,-0.989089
timing__hold__ws,0.114272
timing__setup__ws,2.155087
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114272
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.155087
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3302
design__instance__area__stdcell,26240.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.766017
design__instance__utilization__stdcell,0.766017
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,71789.4
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,55
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,2865
route__net__special,2
route__drc_errors__iter:1,3589
route__wirelength__iter:1,86879
route__drc_errors__iter:2,1415
route__wirelength__iter:2,85488
route__drc_errors__iter:3,1405
route__wirelength__iter:3,85039
route__drc_errors__iter:4,408
route__wirelength__iter:4,84884
route__drc_errors__iter:5,52
route__wirelength__iter:5,84875
route__drc_errors__iter:6,44
route__wirelength__iter:6,84876
route__drc_errors__iter:7,12
route__wirelength__iter:7,84884
route__drc_errors__iter:8,0
route__wirelength__iter:8,84879
route__drc_errors,0
route__wirelength,84879
route__vias,23499
route__vias__singlecut,23499
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,371.8
timing__unannotated_net__count__corner:nom_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.514269
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.514269
timing__hold__ws__corner:min_tt_025C_1v80,0.321707
timing__setup__ws__corner:min_tt_025C_1v80,7.442571
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.321707
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.875351
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,36
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.94598
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.94598
timing__hold__ws__corner:min_ss_100C_1v60,0.485275
timing__setup__ws__corner:min_ss_100C_1v60,2.723951
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.867832
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,2.723951
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.344088
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.344088
timing__hold__ws__corner:min_ff_n40C_1v95,0.114272
timing__setup__ws__corner:min_ff_n40C_1v95,7.692185
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114272
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.1172
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5405
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.5405
timing__hold__ws__corner:max_tt_025C_1v80,0.320247
timing__setup__ws__corner:max_tt_025C_1v80,7.377702
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.320247
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.85012
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,108
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.989089
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.989089
timing__hold__ws__corner:max_ss_100C_1v60,0.438521
timing__setup__ws__corner:max_ss_100C_1v60,2.155087
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.902293
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,2.155087
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.362684
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.362684
timing__hold__ws__corner:max_ff_n40C_1v95,0.11451
timing__setup__ws__corner:max_ff_n40C_1v95,7.653076
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.11451
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,9.095859
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,27
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79978
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000219371
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000244301
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000396906
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000244301
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00003889999999999999686327301073873741188435815274715423583984375
ir__drop__worst,0.0002190000000000000106303854607858738745562732219696044921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
