<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: %3 Pages: 1 -->
<svg width="297pt" height="342pt"
 viewBox="0.00 0.00 297.40 342.40" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(7.2 335.2)">
<title>%3</title>
<polygon fill="white" stroke="none" points="-7.2,7.2 -7.2,-335.2 290.2,-335.2 290.2,7.2 -7.2,7.2"/>
<!-- Verilog source code -->
<g id="node1" class="node"><title>Verilog source code</title>
<polygon fill="none" stroke="black" points="126,-328 0,-328 0,-292 126,-292 126,-328"/>
<text text-anchor="middle" x="63" y="-306.3" font-family="Times,serif" font-size="14.00">Verilog source code</text>
</g>
<!-- Digital logic blocks -->
<g id="node2" class="node"><title>Digital logic blocks</title>
<polygon fill="none" stroke="black" points="125,-241 1,-241 1,-205 125,-205 125,-241"/>
<text text-anchor="middle" x="63" y="-219.3" font-family="Times,serif" font-size="14.00">Digital logic blocks</text>
</g>
<!-- Verilog source code&#45;&gt;Digital logic blocks -->
<g id="edge1" class="edge"><title>Verilog source code&#45;&gt;Digital logic blocks</title>
<path fill="none" stroke="black" d="M63,-291.799C63,-280.163 63,-264.548 63,-251.237"/>
<polygon fill="black" stroke="black" points="66.5001,-251.175 63,-241.175 59.5001,-251.175 66.5001,-251.175"/>
<text text-anchor="middle" x="105.5" y="-262.8" font-family="Times,serif" font-size="14.00"> HDL compiler</text>
</g>
<!-- Logic primitives -->
<g id="node3" class="node"><title>Logic primitives</title>
<polygon fill="none" stroke="black" points="116.5,-109 9.5,-109 9.5,-73 116.5,-73 116.5,-109"/>
<text text-anchor="middle" x="63" y="-87.3" font-family="Times,serif" font-size="14.00">Logic primitives</text>
</g>
<!-- Digital logic blocks&#45;&gt;Logic primitives -->
<g id="edge2" class="edge"><title>Digital logic blocks&#45;&gt;Logic primitives</title>
<path fill="none" stroke="black" d="M63,-204.737C63,-182.981 63,-145.322 63,-119.564"/>
<polygon fill="black" stroke="black" points="66.5001,-119.334 63,-109.334 59.5001,-119.334 66.5001,-119.334"/>
<text text-anchor="start" x="63" y="-175.8" font-family="Times,serif" font-size="14.00"> Mapping:</text>
<text text-anchor="start" x="63" y="-160.8" font-family="Times,serif" font-size="14.00"> Inferrence of device&#45;specific primitives</text>
<text text-anchor="start" x="63" y="-145.8" font-family="Times,serif" font-size="14.00"> by mapping logical blocks</text>
<text text-anchor="start" x="63" y="-130.8" font-family="Times,serif" font-size="14.00"> to the FPGA&#39;s technology library</text>
</g>
<!-- Netlist -->
<g id="node4" class="node"><title>Netlist</title>
<polygon fill="none" stroke="black" points="90,-36 36,-36 36,-0 90,-0 90,-36"/>
<text text-anchor="middle" x="63" y="-14.3" font-family="Times,serif" font-size="14.00">Netlist</text>
</g>
<!-- Logic primitives&#45;&gt;Netlist -->
<g id="edge3" class="edge"><title>Logic primitives&#45;&gt;Netlist</title>
<path fill="none" stroke="black" d="M63,-72.8129C63,-64.7895 63,-55.0475 63,-46.0691"/>
<polygon fill="black" stroke="black" points="66.5001,-46.0288 63,-36.0288 59.5001,-46.0289 66.5001,-46.0288"/>
</g>
</g>
</svg>
