Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  2 16:20:38 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_methodology -file RST_methodology_drc_routed.rpt -pb RST_methodology_drc_routed.pb -rpx RST_methodology_drc_routed.rpx
| Design       : RST
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_RST
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 86
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 32         |
| TIMING-17 | Warning  | Non-clocked sequential cell  | 35         |
| TIMING-20 | Warning  | Non-clocked latch            | 19         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell s0_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s0_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell s0_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s0_reg[0]_C/CLR, s0_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell s0_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s0_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell s0_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s0_reg[1]_C/CLR, s0_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell s0_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s0_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell s0_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s0_reg[2]_C/CLR, s0_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell s0_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s0_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell s0_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s0_reg[3]_C/CLR, s0_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell s1_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s1_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell s1_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s1_reg[0]_C/CLR, s1_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell s1_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s1_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell s1_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s1_reg[1]_C/CLR, s1_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell s1_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s1_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell s1_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s1_reg[2]_C/CLR, s1_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell s1_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s1_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell s1_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s1_reg[3]_C/CLR, s1_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell s2_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s2_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell s2_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s2_reg[0]_C/CLR, s2_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell s2_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s2_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell s2_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s2_reg[1]_C/CLR, s2_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell s2_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s2_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell s2_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s2_reg[2]_C/CLR, s2_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell s2_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s2_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell s2_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s2_reg[3]_C/CLR, s2_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell s3_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s3_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell s3_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s3_reg[0]_C/CLR, s3_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell s3_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s3_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell s3_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s3_reg[1]_C/CLR, s3_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell s3_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s3_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell s3_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s3_reg[2]_C/CLR, s3_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell s3_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s3_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell s3_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) s3_reg[3]_C/CLR, s3_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin FSM_sequential_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin FSM_sequential_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin FSM_sequential_current_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin s0_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin s0_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin s0_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin s0_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin s0_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin s0_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin s0_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin s0_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin s1_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin s1_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin s1_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin s1_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin s1_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin s1_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin s1_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin s1_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin s2_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin s2_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin s2_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin s2_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin s2_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin s2_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin s2_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin s2_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin s3_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin s3_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin s3_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin s3_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin s3_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin s3_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin s3_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin s3_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FSM_sequential_next_state_reg[0] cannot be properly analyzed as its control pin FSM_sequential_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FSM_sequential_next_state_reg[1] cannot be properly analyzed as its control pin FSM_sequential_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch FSM_sequential_next_state_reg[2] cannot be properly analyzed as its control pin FSM_sequential_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch s0_reg[0]_LDC cannot be properly analyzed as its control pin s0_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch s0_reg[1]_LDC cannot be properly analyzed as its control pin s0_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch s0_reg[2]_LDC cannot be properly analyzed as its control pin s0_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch s0_reg[3]_LDC cannot be properly analyzed as its control pin s0_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch s1_reg[0]_LDC cannot be properly analyzed as its control pin s1_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch s1_reg[1]_LDC cannot be properly analyzed as its control pin s1_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch s1_reg[2]_LDC cannot be properly analyzed as its control pin s1_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch s1_reg[3]_LDC cannot be properly analyzed as its control pin s1_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch s2_reg[0]_LDC cannot be properly analyzed as its control pin s2_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch s2_reg[1]_LDC cannot be properly analyzed as its control pin s2_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch s2_reg[2]_LDC cannot be properly analyzed as its control pin s2_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch s2_reg[3]_LDC cannot be properly analyzed as its control pin s2_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch s3_reg[0]_LDC cannot be properly analyzed as its control pin s3_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch s3_reg[1]_LDC cannot be properly analyzed as its control pin s3_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch s3_reg[2]_LDC cannot be properly analyzed as its control pin s3_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch s3_reg[3]_LDC cannot be properly analyzed as its control pin s3_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>


