{
    "instructions": [

        {
            "instruction"       :   "SET_B2B_CNTR_10G",
            "ready bound"       :   1
        },

        {
            "instruction"       :   "READ_BYTE_CNT_10G",
            "ready bound"       :   6
        },

        {
            "instruction"       :   "WR_PKT_PAYLOAD_10G",
            "ready bound"       :   2
        },

        {
            "instruction"       :   "WR_PKT_LASTONE_10G",
            "ready bound"       :   2
        }

    ],

    "global invariants" : [
	    "(m1.core.tx_10G_wrap.tx_encap.state <= 8'h10)",
	    "~(m1.core.tx_10G_wrap.tx_encap.state == 1) || ((m1.core.tx_10G_wrap.tx_xgmii.state == 1) || (m1.core.tx_10G_wrap.tx_xgmii.state == 8) || (m1.core.tx_10G_wrap.tx_xgmii.state == 16))",
	    "~(m1.core.tx_10G_wrap.tx_encap.state == 8'h02) || (m1.core.tx_10G_wrap.tx_xgmii.state == 1)",
	    "~(m1.core.tx_10G_wrap.tx_encap.state == 8'h04) || (m1.core.tx_10G_wrap.tx_xgmii.state == 1)",
	    "~(m1.core.tx_10G_wrap.tx_encap.state == 8'h08) || (m1.core.tx_10G_wrap.tx_xgmii.state == 2)",
	    "~(m1.core.tx_10G_wrap.tx_encap.state == 8'h10) || ((m1.core.tx_10G_wrap.tx_xgmii.state == 5'h04) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h08))",
	    "~(m1.core.tx_10G_wrap.tx_encap.state > 1) || (m1.core.txfifo.tx_f.rdusedw > 0)",
	    "~(m1.core.tx_10G_wrap.tx_encap.state > 1) || (m1.core.txfifo.tx_f.wren == 0)",
	    "(m1.core.tx_10G_wrap.tx_xgmii.wcnt < 100)",
	    "~(m1.core.tx_10G_wrap.tx_xgmii.state == 5'h10) || (m1.core.tx_10G_wrap.tx_xgmii.rbytes == m1.core.tx_10G_wrap.tx_xgmii.rbytes_reg)",
	    "(m1.core.tx_10G_wrap.tx_encap.b2b_counter < 6)"

    ]
}
