
slorp_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004088  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08104328  08104328  00014328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  081043ac  081043ac  000143ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  081043b0  081043b0  000143b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  10000000  081043b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000049bc  10000014  081043c8  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  100049d0  081043c8  000249d0  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   00020fe7  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000364a  00000000  00000000  0004102b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001428  00000000  00000000  00044678  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000012e0  00000000  00000000  00045aa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000395aa  00000000  00000000  00046d80  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000116d6  00000000  00000000  0008032a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    001824e6  00000000  00000000  00091a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007b  00000000  00000000  00213ee6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005444  00000000  00000000  00213f64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000014 	.word	0x10000014
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08104310 	.word	0x08104310

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000018 	.word	0x10000018
 81002dc:	08104310 	.word	0x08104310

081002e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002e0:	b480      	push	{r7}
 81002e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002e4:	4b0b      	ldr	r3, [pc, #44]	; (8100314 <SystemInit+0x34>)
 81002e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81002ea:	4a0a      	ldr	r2, [pc, #40]	; (8100314 <SystemInit+0x34>)
 81002ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81002f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002f4:	4b07      	ldr	r3, [pc, #28]	; (8100314 <SystemInit+0x34>)
 81002f6:	691b      	ldr	r3, [r3, #16]
 81002f8:	4a06      	ldr	r2, [pc, #24]	; (8100314 <SystemInit+0x34>)
 81002fa:	f043 0310 	orr.w	r3, r3, #16
 81002fe:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8100300:	4b04      	ldr	r3, [pc, #16]	; (8100314 <SystemInit+0x34>)
 8100302:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 8100306:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8100308:	bf00      	nop
 810030a:	46bd      	mov	sp, r7
 810030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100310:	4770      	bx	lr
 8100312:	bf00      	nop
 8100314:	e000ed00 	.word	0xe000ed00

08100318 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100318:	b580      	push	{r7, lr}
 810031a:	b082      	sub	sp, #8
 810031c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810031e:	4b26      	ldr	r3, [pc, #152]	; (81003b8 <main+0xa0>)
 8100320:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100324:	4a24      	ldr	r2, [pc, #144]	; (81003b8 <main+0xa0>)
 8100326:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810032a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810032e:	4b22      	ldr	r3, [pc, #136]	; (81003b8 <main+0xa0>)
 8100330:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8100338:	607b      	str	r3, [r7, #4]
 810033a:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810033c:	2001      	movs	r0, #1
 810033e:	f000 fd41 	bl	8100dc4 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100342:	f000 fdc7 	bl	8100ed4 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100346:	2201      	movs	r2, #1
 8100348:	2102      	movs	r1, #2
 810034a:	2000      	movs	r0, #0
 810034c:	f000 fd4c 	bl	8100de8 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100350:	4b1a      	ldr	r3, [pc, #104]	; (81003bc <main+0xa4>)
 8100352:	681b      	ldr	r3, [r3, #0]
 8100354:	091b      	lsrs	r3, r3, #4
 8100356:	f003 030f 	and.w	r3, r3, #15
 810035a:	2b07      	cmp	r3, #7
 810035c:	d108      	bne.n	8100370 <main+0x58>
 810035e:	4b18      	ldr	r3, [pc, #96]	; (81003c0 <main+0xa8>)
 8100360:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100364:	4a16      	ldr	r2, [pc, #88]	; (81003c0 <main+0xa8>)
 8100366:	f043 0301 	orr.w	r3, r3, #1
 810036a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810036e:	e007      	b.n	8100380 <main+0x68>
 8100370:	4b13      	ldr	r3, [pc, #76]	; (81003c0 <main+0xa8>)
 8100372:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8100376:	4a12      	ldr	r2, [pc, #72]	; (81003c0 <main+0xa8>)
 8100378:	f043 0301 	orr.w	r3, r3, #1
 810037c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100380:	f000 f9d6 	bl	8100730 <HAL_Init>

  /* USER CODE END Init */

  /* USER CODE BEGIN SysInit */

  init_shared_memory();
 8100384:	f000 f884 	bl	8100490 <init_shared_memory>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8100388:	f000 f828 	bl	81003dc <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 810038c:	f001 fa4c 	bl	8101828 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8100390:	4a0c      	ldr	r2, [pc, #48]	; (81003c4 <main+0xac>)
 8100392:	2100      	movs	r1, #0
 8100394:	480c      	ldr	r0, [pc, #48]	; (81003c8 <main+0xb0>)
 8100396:	f001 fab1 	bl	81018fc <osThreadNew>
 810039a:	4602      	mov	r2, r0
 810039c:	4b0b      	ldr	r3, [pc, #44]	; (81003cc <main+0xb4>)
 810039e:	601a      	str	r2, [r3, #0]

  /* creation of blink */
  blinkHandle = osThreadNew(doBlink, NULL, &blink_attributes);
 81003a0:	4a0b      	ldr	r2, [pc, #44]	; (81003d0 <main+0xb8>)
 81003a2:	2100      	movs	r1, #0
 81003a4:	480b      	ldr	r0, [pc, #44]	; (81003d4 <main+0xbc>)
 81003a6:	f001 faa9 	bl	81018fc <osThreadNew>
 81003aa:	4602      	mov	r2, r0
 81003ac:	4b0a      	ldr	r3, [pc, #40]	; (81003d8 <main+0xc0>)
 81003ae:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 81003b0:	f001 fa6e 	bl	8101890 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81003b4:	e7fe      	b.n	81003b4 <main+0x9c>
 81003b6:	bf00      	nop
 81003b8:	58024400 	.word	0x58024400
 81003bc:	e000ed00 	.word	0xe000ed00
 81003c0:	58026400 	.word	0x58026400
 81003c4:	08104364 	.word	0x08104364
 81003c8:	0810050d 	.word	0x0810050d
 81003cc:	10004938 	.word	0x10004938
 81003d0:	08104388 	.word	0x08104388
 81003d4:	0810051d 	.word	0x0810051d
 81003d8:	1000493c 	.word	0x1000493c

081003dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81003dc:	b580      	push	{r7, lr}
 81003de:	b088      	sub	sp, #32
 81003e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81003e2:	f107 030c 	add.w	r3, r7, #12
 81003e6:	2200      	movs	r2, #0
 81003e8:	601a      	str	r2, [r3, #0]
 81003ea:	605a      	str	r2, [r3, #4]
 81003ec:	609a      	str	r2, [r3, #8]
 81003ee:	60da      	str	r2, [r3, #12]
 81003f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 81003f2:	4b24      	ldr	r3, [pc, #144]	; (8100484 <MX_GPIO_Init+0xa8>)
 81003f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81003f8:	4a22      	ldr	r2, [pc, #136]	; (8100484 <MX_GPIO_Init+0xa8>)
 81003fa:	f043 0302 	orr.w	r3, r3, #2
 81003fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100402:	4b20      	ldr	r3, [pc, #128]	; (8100484 <MX_GPIO_Init+0xa8>)
 8100404:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100408:	f003 0302 	and.w	r3, r3, #2
 810040c:	60bb      	str	r3, [r7, #8]
 810040e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100410:	4b1c      	ldr	r3, [pc, #112]	; (8100484 <MX_GPIO_Init+0xa8>)
 8100412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100416:	4a1b      	ldr	r2, [pc, #108]	; (8100484 <MX_GPIO_Init+0xa8>)
 8100418:	f043 0310 	orr.w	r3, r3, #16
 810041c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100420:	4b18      	ldr	r3, [pc, #96]	; (8100484 <MX_GPIO_Init+0xa8>)
 8100422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100426:	f003 0310 	and.w	r3, r3, #16
 810042a:	607b      	str	r3, [r7, #4]
 810042c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 810042e:	2200      	movs	r2, #0
 8100430:	2101      	movs	r1, #1
 8100432:	4815      	ldr	r0, [pc, #84]	; (8100488 <MX_GPIO_Init+0xac>)
 8100434:	f000 fc92 	bl	8100d5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8100438:	2200      	movs	r2, #0
 810043a:	2102      	movs	r1, #2
 810043c:	4813      	ldr	r0, [pc, #76]	; (810048c <MX_GPIO_Init+0xb0>)
 810043e:	f000 fc8d 	bl	8100d5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD1_Pin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8100442:	2301      	movs	r3, #1
 8100444:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100446:	2301      	movs	r3, #1
 8100448:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 810044a:	2302      	movs	r3, #2
 810044c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810044e:	2300      	movs	r3, #0
 8100450:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8100452:	f107 030c 	add.w	r3, r7, #12
 8100456:	4619      	mov	r1, r3
 8100458:	480b      	ldr	r0, [pc, #44]	; (8100488 <MX_GPIO_Init+0xac>)
 810045a:	f000 facf 	bl	81009fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 810045e:	2302      	movs	r3, #2
 8100460:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100462:	2301      	movs	r3, #1
 8100464:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8100466:	2302      	movs	r3, #2
 8100468:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810046a:	2300      	movs	r3, #0
 810046c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 810046e:	f107 030c 	add.w	r3, r7, #12
 8100472:	4619      	mov	r1, r3
 8100474:	4805      	ldr	r0, [pc, #20]	; (810048c <MX_GPIO_Init+0xb0>)
 8100476:	f000 fac1 	bl	81009fc <HAL_GPIO_Init>

}
 810047a:	bf00      	nop
 810047c:	3720      	adds	r7, #32
 810047e:	46bd      	mov	sp, r7
 8100480:	bd80      	pop	{r7, pc}
 8100482:	bf00      	nop
 8100484:	58024400 	.word	0x58024400
 8100488:	58020400 	.word	0x58020400
 810048c:	58021000 	.word	0x58021000

08100490 <init_shared_memory>:

/* USER CODE BEGIN 4 */

void init_shared_memory(void) {
 8100490:	b480      	push	{r7}
 8100492:	af00      	add	r7, sp, #0
    xfr_ptr->status_M4toM7 = SM_CLEAN;
 8100494:	4b03      	ldr	r3, [pc, #12]	; (81004a4 <init_shared_memory+0x14>)
 8100496:	2200      	movs	r2, #0
 8100498:	701a      	strb	r2, [r3, #0]
}
 810049a:	bf00      	nop
 810049c:	46bd      	mov	sp, r7
 810049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81004a2:	4770      	bx	lr
 81004a4:	38001000 	.word	0x38001000

081004a8 <get_M7>:

int get_M7(uint8_t buffer[], uint32_t buff_size) {
 81004a8:	b480      	push	{r7}
 81004aa:	b085      	sub	sp, #20
 81004ac:	af00      	add	r7, sp, #0
 81004ae:	6078      	str	r0, [r7, #4]
 81004b0:	6039      	str	r1, [r7, #0]
    // you can only read dirty data
	if (xfr_ptr->status_M7toM4 == SM_DIRTY) {
 81004b2:	4b15      	ldr	r3, [pc, #84]	; (8100508 <get_M7+0x60>)
 81004b4:	785b      	ldrb	r3, [r3, #1]
 81004b6:	b2db      	uxtb	r3, r3
 81004b8:	2b01      	cmp	r3, #1
 81004ba:	d11e      	bne.n	81004fa <get_M7+0x52>
		xfr_ptr->status_M7toM4 = SM_LOCKED;
 81004bc:	4b12      	ldr	r3, [pc, #72]	; (8100508 <get_M7+0x60>)
 81004be:	2202      	movs	r2, #2
 81004c0:	705a      	strb	r2, [r3, #1]

        // start transfer
        int i = 0;
 81004c2:	2300      	movs	r3, #0
 81004c4:	60fb      	str	r3, [r7, #12]
		for (i = 0; i < buff_size; i++) {
 81004c6:	2300      	movs	r3, #0
 81004c8:	60fb      	str	r3, [r7, #12]
 81004ca:	e00d      	b.n	81004e8 <get_M7+0x40>
			buffer[i] = xfr_ptr->M7toM4[i];
 81004cc:	490e      	ldr	r1, [pc, #56]	; (8100508 <get_M7+0x60>)
 81004ce:	68fb      	ldr	r3, [r7, #12]
 81004d0:	687a      	ldr	r2, [r7, #4]
 81004d2:	4413      	add	r3, r2
 81004d4:	68fa      	ldr	r2, [r7, #12]
 81004d6:	440a      	add	r2, r1
 81004d8:	f502 7281 	add.w	r2, r2, #258	; 0x102
 81004dc:	7812      	ldrb	r2, [r2, #0]
 81004de:	b2d2      	uxtb	r2, r2
 81004e0:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < buff_size; i++) {
 81004e2:	68fb      	ldr	r3, [r7, #12]
 81004e4:	3301      	adds	r3, #1
 81004e6:	60fb      	str	r3, [r7, #12]
 81004e8:	68fb      	ldr	r3, [r7, #12]
 81004ea:	683a      	ldr	r2, [r7, #0]
 81004ec:	429a      	cmp	r2, r3
 81004ee:	d8ed      	bhi.n	81004cc <get_M7+0x24>
		}

        // mark data as clean
		xfr_ptr->status_M7toM4 = SM_CLEAN;
 81004f0:	4b05      	ldr	r3, [pc, #20]	; (8100508 <get_M7+0x60>)
 81004f2:	2200      	movs	r2, #0
 81004f4:	705a      	strb	r2, [r3, #1]
        return i;
 81004f6:	68fb      	ldr	r3, [r7, #12]
 81004f8:	e000      	b.n	81004fc <get_M7+0x54>
	} else {
        return 0;
 81004fa:	2300      	movs	r3, #0
    }
}
 81004fc:	4618      	mov	r0, r3
 81004fe:	3714      	adds	r7, #20
 8100500:	46bd      	mov	sp, r7
 8100502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100506:	4770      	bx	lr
 8100508:	38001000 	.word	0x38001000

0810050c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 810050c:	b580      	push	{r7, lr}
 810050e:	b082      	sub	sp, #8
 8100510:	af00      	add	r7, sp, #0
 8100512:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8100514:	2001      	movs	r0, #1
 8100516:	f001 fa97 	bl	8101a48 <osDelay>
 810051a:	e7fb      	b.n	8100514 <StartDefaultTask+0x8>

0810051c <doBlink>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_doBlink */
void doBlink(void *argument)
{
 810051c:	b580      	push	{r7, lr}
 810051e:	b084      	sub	sp, #16
 8100520:	af00      	add	r7, sp, #0
 8100522:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN doBlink */

  uint8_t buff = 0;
 8100524:	2300      	movs	r3, #0
 8100526:	73fb      	strb	r3, [r7, #15]

  while (get_M7(&buff, 1) != 1) {
 8100528:	bf00      	nop
 810052a:	f107 030f 	add.w	r3, r7, #15
 810052e:	2101      	movs	r1, #1
 8100530:	4618      	mov	r0, r3
 8100532:	f7ff ffb9 	bl	81004a8 <get_M7>
 8100536:	4603      	mov	r3, r0
 8100538:	2b01      	cmp	r3, #1
 810053a:	d1f6      	bne.n	810052a <doBlink+0xe>
      // read the byte when it's available
  }
  /* Infinite loop */
  for(;;)
  {
	  if (buff != 0) {
 810053c:	7bfb      	ldrb	r3, [r7, #15]
 810053e:	2b00      	cmp	r3, #0
 8100540:	d008      	beq.n	8100554 <doBlink+0x38>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8100542:	2101      	movs	r1, #1
 8100544:	4807      	ldr	r0, [pc, #28]	; (8100564 <doBlink+0x48>)
 8100546:	f000 fc22 	bl	8100d8e <HAL_GPIO_TogglePin>
		  osDelay(buff);
 810054a:	7bfb      	ldrb	r3, [r7, #15]
 810054c:	4618      	mov	r0, r3
 810054e:	f001 fa7b 	bl	8101a48 <osDelay>
 8100552:	e7f3      	b.n	810053c <doBlink+0x20>
	  } else {
          HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 8100554:	2102      	movs	r1, #2
 8100556:	4804      	ldr	r0, [pc, #16]	; (8100568 <doBlink+0x4c>)
 8100558:	f000 fc19 	bl	8100d8e <HAL_GPIO_TogglePin>
		  osDelay(100);
 810055c:	2064      	movs	r0, #100	; 0x64
 810055e:	f001 fa73 	bl	8101a48 <osDelay>
	  if (buff != 0) {
 8100562:	e7eb      	b.n	810053c <doBlink+0x20>
 8100564:	58020400 	.word	0x58020400
 8100568:	58021000 	.word	0x58021000

0810056c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 810056c:	b580      	push	{r7, lr}
 810056e:	b082      	sub	sp, #8
 8100570:	af00      	add	r7, sp, #0
 8100572:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8100574:	687b      	ldr	r3, [r7, #4]
 8100576:	681b      	ldr	r3, [r3, #0]
 8100578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810057c:	d101      	bne.n	8100582 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 810057e:	f000 f935 	bl	81007ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8100582:	bf00      	nop
 8100584:	3708      	adds	r7, #8
 8100586:	46bd      	mov	sp, r7
 8100588:	bd80      	pop	{r7, pc}
	...

0810058c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 810058c:	b580      	push	{r7, lr}
 810058e:	b082      	sub	sp, #8
 8100590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100592:	4b0c      	ldr	r3, [pc, #48]	; (81005c4 <HAL_MspInit+0x38>)
 8100594:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100598:	4a0a      	ldr	r2, [pc, #40]	; (81005c4 <HAL_MspInit+0x38>)
 810059a:	f043 0302 	orr.w	r3, r3, #2
 810059e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81005a2:	4b08      	ldr	r3, [pc, #32]	; (81005c4 <HAL_MspInit+0x38>)
 81005a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81005a8:	f003 0302 	and.w	r3, r3, #2
 81005ac:	607b      	str	r3, [r7, #4]
 81005ae:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 81005b0:	2200      	movs	r2, #0
 81005b2:	210f      	movs	r1, #15
 81005b4:	f06f 0001 	mvn.w	r0, #1
 81005b8:	f000 f9e4 	bl	8100984 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81005bc:	bf00      	nop
 81005be:	3708      	adds	r7, #8
 81005c0:	46bd      	mov	sp, r7
 81005c2:	bd80      	pop	{r7, pc}
 81005c4:	58024400 	.word	0x58024400

081005c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81005c8:	b580      	push	{r7, lr}
 81005ca:	b090      	sub	sp, #64	; 0x40
 81005cc:	af00      	add	r7, sp, #0
 81005ce:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM2 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81005d0:	687b      	ldr	r3, [r7, #4]
 81005d2:	2b0f      	cmp	r3, #15
 81005d4:	d827      	bhi.n	8100626 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0U);
 81005d6:	2200      	movs	r2, #0
 81005d8:	6879      	ldr	r1, [r7, #4]
 81005da:	201c      	movs	r0, #28
 81005dc:	f000 f9d2 	bl	8100984 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 81005e0:	201c      	movs	r0, #28
 81005e2:	f000 f9e9 	bl	81009b8 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 81005e6:	4a29      	ldr	r2, [pc, #164]	; (810068c <HAL_InitTick+0xc4>)
 81005e8:	687b      	ldr	r3, [r7, #4]
 81005ea:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 81005ec:	4b28      	ldr	r3, [pc, #160]	; (8100690 <HAL_InitTick+0xc8>)
 81005ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81005f2:	4a27      	ldr	r2, [pc, #156]	; (8100690 <HAL_InitTick+0xc8>)
 81005f4:	f043 0301 	orr.w	r3, r3, #1
 81005f8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81005fc:	4b24      	ldr	r3, [pc, #144]	; (8100690 <HAL_InitTick+0xc8>)
 81005fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100602:	f003 0301 	and.w	r3, r3, #1
 8100606:	60fb      	str	r3, [r7, #12]
 8100608:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 810060a:	f107 0210 	add.w	r2, r7, #16
 810060e:	f107 0314 	add.w	r3, r7, #20
 8100612:	4611      	mov	r1, r2
 8100614:	4618      	mov	r0, r3
 8100616:	f000 fe25 	bl	8101264 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 810061a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810061c:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 810061e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8100620:	2b00      	cmp	r3, #0
 8100622:	d106      	bne.n	8100632 <HAL_InitTick+0x6a>
 8100624:	e001      	b.n	810062a <HAL_InitTick+0x62>
    return HAL_ERROR;
 8100626:	2301      	movs	r3, #1
 8100628:	e02c      	b.n	8100684 <HAL_InitTick+0xbc>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 810062a:	f000 fe05 	bl	8101238 <HAL_RCC_GetPCLK1Freq>
 810062e:	63f8      	str	r0, [r7, #60]	; 0x3c
 8100630:	e004      	b.n	810063c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8100632:	f000 fe01 	bl	8101238 <HAL_RCC_GetPCLK1Freq>
 8100636:	4603      	mov	r3, r0
 8100638:	005b      	lsls	r3, r3, #1
 810063a:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 810063c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810063e:	4a15      	ldr	r2, [pc, #84]	; (8100694 <HAL_InitTick+0xcc>)
 8100640:	fba2 2303 	umull	r2, r3, r2, r3
 8100644:	0c9b      	lsrs	r3, r3, #18
 8100646:	3b01      	subs	r3, #1
 8100648:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 810064a:	4b13      	ldr	r3, [pc, #76]	; (8100698 <HAL_InitTick+0xd0>)
 810064c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8100650:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8100652:	4b11      	ldr	r3, [pc, #68]	; (8100698 <HAL_InitTick+0xd0>)
 8100654:	f240 32e7 	movw	r2, #999	; 0x3e7
 8100658:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 810065a:	4a0f      	ldr	r2, [pc, #60]	; (8100698 <HAL_InitTick+0xd0>)
 810065c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810065e:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8100660:	4b0d      	ldr	r3, [pc, #52]	; (8100698 <HAL_InitTick+0xd0>)
 8100662:	2200      	movs	r2, #0
 8100664:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8100666:	4b0c      	ldr	r3, [pc, #48]	; (8100698 <HAL_InitTick+0xd0>)
 8100668:	2200      	movs	r2, #0
 810066a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 810066c:	480a      	ldr	r0, [pc, #40]	; (8100698 <HAL_InitTick+0xd0>)
 810066e:	f000 fe3b 	bl	81012e8 <HAL_TIM_Base_Init>
 8100672:	4603      	mov	r3, r0
 8100674:	2b00      	cmp	r3, #0
 8100676:	d104      	bne.n	8100682 <HAL_InitTick+0xba>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8100678:	4807      	ldr	r0, [pc, #28]	; (8100698 <HAL_InitTick+0xd0>)
 810067a:	f000 fe97 	bl	81013ac <HAL_TIM_Base_Start_IT>
 810067e:	4603      	mov	r3, r0
 8100680:	e000      	b.n	8100684 <HAL_InitTick+0xbc>
  }

  /* Return function status */
  return HAL_ERROR;
 8100682:	2301      	movs	r3, #1
}
 8100684:	4618      	mov	r0, r3
 8100686:	3740      	adds	r7, #64	; 0x40
 8100688:	46bd      	mov	sp, r7
 810068a:	bd80      	pop	{r7, pc}
 810068c:	10000008 	.word	0x10000008
 8100690:	58024400 	.word	0x58024400
 8100694:	431bde83 	.word	0x431bde83
 8100698:	10004940 	.word	0x10004940

0810069c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 810069c:	b480      	push	{r7}
 810069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 81006a0:	e7fe      	b.n	81006a0 <NMI_Handler+0x4>

081006a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 81006a2:	b480      	push	{r7}
 81006a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81006a6:	e7fe      	b.n	81006a6 <HardFault_Handler+0x4>

081006a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81006a8:	b480      	push	{r7}
 81006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81006ac:	e7fe      	b.n	81006ac <MemManage_Handler+0x4>

081006ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81006ae:	b480      	push	{r7}
 81006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81006b2:	e7fe      	b.n	81006b2 <BusFault_Handler+0x4>

081006b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81006b4:	b480      	push	{r7}
 81006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81006b8:	e7fe      	b.n	81006b8 <UsageFault_Handler+0x4>

081006ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81006ba:	b480      	push	{r7}
 81006bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81006be:	bf00      	nop
 81006c0:	46bd      	mov	sp, r7
 81006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006c6:	4770      	bx	lr

081006c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 81006c8:	b580      	push	{r7, lr}
 81006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 81006cc:	4802      	ldr	r0, [pc, #8]	; (81006d8 <TIM2_IRQHandler+0x10>)
 81006ce:	f000 fea3 	bl	8101418 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 81006d2:	bf00      	nop
 81006d4:	bd80      	pop	{r7, pc}
 81006d6:	bf00      	nop
 81006d8:	10004940 	.word	0x10004940

081006dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 81006dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8100714 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 81006e0:	f7ff fdfe 	bl	81002e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 81006e4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 81006e6:	e003      	b.n	81006f0 <LoopCopyDataInit>

081006e8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 81006e8:	4b0b      	ldr	r3, [pc, #44]	; (8100718 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 81006ea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 81006ec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 81006ee:	3104      	adds	r1, #4

081006f0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 81006f0:	480a      	ldr	r0, [pc, #40]	; (810071c <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 81006f2:	4b0b      	ldr	r3, [pc, #44]	; (8100720 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 81006f4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 81006f6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 81006f8:	d3f6      	bcc.n	81006e8 <CopyDataInit>
  ldr  r2, =_sbss
 81006fa:	4a0a      	ldr	r2, [pc, #40]	; (8100724 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 81006fc:	e002      	b.n	8100704 <LoopFillZerobss>

081006fe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 81006fe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8100700:	f842 3b04 	str.w	r3, [r2], #4

08100704 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8100704:	4b08      	ldr	r3, [pc, #32]	; (8100728 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8100706:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8100708:	d3f9      	bcc.n	81006fe <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 810070a:	f003 fdc9 	bl	81042a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810070e:	f7ff fe03 	bl	8100318 <main>
  bx  lr    
 8100712:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100714:	10048000 	.word	0x10048000
  ldr  r3, =_sidata
 8100718:	081043b4 	.word	0x081043b4
  ldr  r0, =_sdata
 810071c:	10000000 	.word	0x10000000
  ldr  r3, =_edata
 8100720:	10000014 	.word	0x10000014
  ldr  r2, =_sbss
 8100724:	10000014 	.word	0x10000014
  ldr  r3, = _ebss
 8100728:	100049d0 	.word	0x100049d0

0810072c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 810072c:	e7fe      	b.n	810072c <ADC3_IRQHandler>
	...

08100730 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100730:	b580      	push	{r7, lr}
 8100732:	b082      	sub	sp, #8
 8100734:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100736:	4b28      	ldr	r3, [pc, #160]	; (81007d8 <HAL_Init+0xa8>)
 8100738:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810073c:	4a26      	ldr	r2, [pc, #152]	; (81007d8 <HAL_Init+0xa8>)
 810073e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8100742:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100746:	4b24      	ldr	r3, [pc, #144]	; (81007d8 <HAL_Init+0xa8>)
 8100748:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810074c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8100750:	603b      	str	r3, [r7, #0]
 8100752:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100754:	4b21      	ldr	r3, [pc, #132]	; (81007dc <HAL_Init+0xac>)
 8100756:	681b      	ldr	r3, [r3, #0]
 8100758:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 810075c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8100760:	4a1e      	ldr	r2, [pc, #120]	; (81007dc <HAL_Init+0xac>)
 8100762:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8100766:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100768:	4b1c      	ldr	r3, [pc, #112]	; (81007dc <HAL_Init+0xac>)
 810076a:	681b      	ldr	r3, [r3, #0]
 810076c:	4a1b      	ldr	r2, [pc, #108]	; (81007dc <HAL_Init+0xac>)
 810076e:	f043 0301 	orr.w	r3, r3, #1
 8100772:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100774:	2003      	movs	r0, #3
 8100776:	f000 f8fa 	bl	810096e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810077a:	f000 fbb9 	bl	8100ef0 <HAL_RCC_GetSysClockFreq>
 810077e:	4601      	mov	r1, r0
 8100780:	4b15      	ldr	r3, [pc, #84]	; (81007d8 <HAL_Init+0xa8>)
 8100782:	699b      	ldr	r3, [r3, #24]
 8100784:	0a1b      	lsrs	r3, r3, #8
 8100786:	f003 030f 	and.w	r3, r3, #15
 810078a:	4a15      	ldr	r2, [pc, #84]	; (81007e0 <HAL_Init+0xb0>)
 810078c:	5cd3      	ldrb	r3, [r2, r3]
 810078e:	f003 031f 	and.w	r3, r3, #31
 8100792:	fa21 f303 	lsr.w	r3, r1, r3
 8100796:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100798:	4b0f      	ldr	r3, [pc, #60]	; (81007d8 <HAL_Init+0xa8>)
 810079a:	699b      	ldr	r3, [r3, #24]
 810079c:	f003 030f 	and.w	r3, r3, #15
 81007a0:	4a0f      	ldr	r2, [pc, #60]	; (81007e0 <HAL_Init+0xb0>)
 81007a2:	5cd3      	ldrb	r3, [r2, r3]
 81007a4:	f003 031f 	and.w	r3, r3, #31
 81007a8:	687a      	ldr	r2, [r7, #4]
 81007aa:	fa22 f303 	lsr.w	r3, r2, r3
 81007ae:	4a0d      	ldr	r2, [pc, #52]	; (81007e4 <HAL_Init+0xb4>)
 81007b0:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81007b2:	4b0c      	ldr	r3, [pc, #48]	; (81007e4 <HAL_Init+0xb4>)
 81007b4:	681b      	ldr	r3, [r3, #0]
 81007b6:	4a0c      	ldr	r2, [pc, #48]	; (81007e8 <HAL_Init+0xb8>)
 81007b8:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81007ba:	2000      	movs	r0, #0
 81007bc:	f7ff ff04 	bl	81005c8 <HAL_InitTick>
 81007c0:	4603      	mov	r3, r0
 81007c2:	2b00      	cmp	r3, #0
 81007c4:	d001      	beq.n	81007ca <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 81007c6:	2301      	movs	r3, #1
 81007c8:	e002      	b.n	81007d0 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81007ca:	f7ff fedf 	bl	810058c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81007ce:	2300      	movs	r3, #0
}
 81007d0:	4618      	mov	r0, r3
 81007d2:	3708      	adds	r7, #8
 81007d4:	46bd      	mov	sp, r7
 81007d6:	bd80      	pop	{r7, pc}
 81007d8:	58024400 	.word	0x58024400
 81007dc:	40024400 	.word	0x40024400
 81007e0:	08104354 	.word	0x08104354
 81007e4:	10000004 	.word	0x10000004
 81007e8:	10000000 	.word	0x10000000

081007ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81007ec:	b480      	push	{r7}
 81007ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81007f0:	4b06      	ldr	r3, [pc, #24]	; (810080c <HAL_IncTick+0x20>)
 81007f2:	781b      	ldrb	r3, [r3, #0]
 81007f4:	461a      	mov	r2, r3
 81007f6:	4b06      	ldr	r3, [pc, #24]	; (8100810 <HAL_IncTick+0x24>)
 81007f8:	681b      	ldr	r3, [r3, #0]
 81007fa:	4413      	add	r3, r2
 81007fc:	4a04      	ldr	r2, [pc, #16]	; (8100810 <HAL_IncTick+0x24>)
 81007fe:	6013      	str	r3, [r2, #0]
}
 8100800:	bf00      	nop
 8100802:	46bd      	mov	sp, r7
 8100804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100808:	4770      	bx	lr
 810080a:	bf00      	nop
 810080c:	1000000c 	.word	0x1000000c
 8100810:	1000498c 	.word	0x1000498c

08100814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100814:	b480      	push	{r7}
 8100816:	b085      	sub	sp, #20
 8100818:	af00      	add	r7, sp, #0
 810081a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 810081c:	687b      	ldr	r3, [r7, #4]
 810081e:	f003 0307 	and.w	r3, r3, #7
 8100822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100824:	4b0c      	ldr	r3, [pc, #48]	; (8100858 <__NVIC_SetPriorityGrouping+0x44>)
 8100826:	68db      	ldr	r3, [r3, #12]
 8100828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810082a:	68ba      	ldr	r2, [r7, #8]
 810082c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8100830:	4013      	ands	r3, r2
 8100832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8100834:	68fb      	ldr	r3, [r7, #12]
 8100836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100838:	68bb      	ldr	r3, [r7, #8]
 810083a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 810083c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8100840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8100844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8100846:	4a04      	ldr	r2, [pc, #16]	; (8100858 <__NVIC_SetPriorityGrouping+0x44>)
 8100848:	68bb      	ldr	r3, [r7, #8]
 810084a:	60d3      	str	r3, [r2, #12]
}
 810084c:	bf00      	nop
 810084e:	3714      	adds	r7, #20
 8100850:	46bd      	mov	sp, r7
 8100852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100856:	4770      	bx	lr
 8100858:	e000ed00 	.word	0xe000ed00

0810085c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 810085c:	b480      	push	{r7}
 810085e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8100860:	4b04      	ldr	r3, [pc, #16]	; (8100874 <__NVIC_GetPriorityGrouping+0x18>)
 8100862:	68db      	ldr	r3, [r3, #12]
 8100864:	0a1b      	lsrs	r3, r3, #8
 8100866:	f003 0307 	and.w	r3, r3, #7
}
 810086a:	4618      	mov	r0, r3
 810086c:	46bd      	mov	sp, r7
 810086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100872:	4770      	bx	lr
 8100874:	e000ed00 	.word	0xe000ed00

08100878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8100878:	b480      	push	{r7}
 810087a:	b083      	sub	sp, #12
 810087c:	af00      	add	r7, sp, #0
 810087e:	4603      	mov	r3, r0
 8100880:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8100882:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100886:	2b00      	cmp	r3, #0
 8100888:	db0b      	blt.n	81008a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 810088a:	88fb      	ldrh	r3, [r7, #6]
 810088c:	f003 021f 	and.w	r2, r3, #31
 8100890:	4907      	ldr	r1, [pc, #28]	; (81008b0 <__NVIC_EnableIRQ+0x38>)
 8100892:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100896:	095b      	lsrs	r3, r3, #5
 8100898:	2001      	movs	r0, #1
 810089a:	fa00 f202 	lsl.w	r2, r0, r2
 810089e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 81008a2:	bf00      	nop
 81008a4:	370c      	adds	r7, #12
 81008a6:	46bd      	mov	sp, r7
 81008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008ac:	4770      	bx	lr
 81008ae:	bf00      	nop
 81008b0:	e000e100 	.word	0xe000e100

081008b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81008b4:	b480      	push	{r7}
 81008b6:	b083      	sub	sp, #12
 81008b8:	af00      	add	r7, sp, #0
 81008ba:	4603      	mov	r3, r0
 81008bc:	6039      	str	r1, [r7, #0]
 81008be:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81008c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81008c4:	2b00      	cmp	r3, #0
 81008c6:	db0a      	blt.n	81008de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81008c8:	683b      	ldr	r3, [r7, #0]
 81008ca:	b2da      	uxtb	r2, r3
 81008cc:	490c      	ldr	r1, [pc, #48]	; (8100900 <__NVIC_SetPriority+0x4c>)
 81008ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81008d2:	0112      	lsls	r2, r2, #4
 81008d4:	b2d2      	uxtb	r2, r2
 81008d6:	440b      	add	r3, r1
 81008d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 81008dc:	e00a      	b.n	81008f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81008de:	683b      	ldr	r3, [r7, #0]
 81008e0:	b2da      	uxtb	r2, r3
 81008e2:	4908      	ldr	r1, [pc, #32]	; (8100904 <__NVIC_SetPriority+0x50>)
 81008e4:	88fb      	ldrh	r3, [r7, #6]
 81008e6:	f003 030f 	and.w	r3, r3, #15
 81008ea:	3b04      	subs	r3, #4
 81008ec:	0112      	lsls	r2, r2, #4
 81008ee:	b2d2      	uxtb	r2, r2
 81008f0:	440b      	add	r3, r1
 81008f2:	761a      	strb	r2, [r3, #24]
}
 81008f4:	bf00      	nop
 81008f6:	370c      	adds	r7, #12
 81008f8:	46bd      	mov	sp, r7
 81008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008fe:	4770      	bx	lr
 8100900:	e000e100 	.word	0xe000e100
 8100904:	e000ed00 	.word	0xe000ed00

08100908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100908:	b480      	push	{r7}
 810090a:	b089      	sub	sp, #36	; 0x24
 810090c:	af00      	add	r7, sp, #0
 810090e:	60f8      	str	r0, [r7, #12]
 8100910:	60b9      	str	r1, [r7, #8]
 8100912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8100914:	68fb      	ldr	r3, [r7, #12]
 8100916:	f003 0307 	and.w	r3, r3, #7
 810091a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 810091c:	69fb      	ldr	r3, [r7, #28]
 810091e:	f1c3 0307 	rsb	r3, r3, #7
 8100922:	2b04      	cmp	r3, #4
 8100924:	bf28      	it	cs
 8100926:	2304      	movcs	r3, #4
 8100928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810092a:	69fb      	ldr	r3, [r7, #28]
 810092c:	3304      	adds	r3, #4
 810092e:	2b06      	cmp	r3, #6
 8100930:	d902      	bls.n	8100938 <NVIC_EncodePriority+0x30>
 8100932:	69fb      	ldr	r3, [r7, #28]
 8100934:	3b03      	subs	r3, #3
 8100936:	e000      	b.n	810093a <NVIC_EncodePriority+0x32>
 8100938:	2300      	movs	r3, #0
 810093a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810093c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8100940:	69bb      	ldr	r3, [r7, #24]
 8100942:	fa02 f303 	lsl.w	r3, r2, r3
 8100946:	43da      	mvns	r2, r3
 8100948:	68bb      	ldr	r3, [r7, #8]
 810094a:	401a      	ands	r2, r3
 810094c:	697b      	ldr	r3, [r7, #20]
 810094e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8100950:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8100954:	697b      	ldr	r3, [r7, #20]
 8100956:	fa01 f303 	lsl.w	r3, r1, r3
 810095a:	43d9      	mvns	r1, r3
 810095c:	687b      	ldr	r3, [r7, #4]
 810095e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8100960:	4313      	orrs	r3, r2
         );
}
 8100962:	4618      	mov	r0, r3
 8100964:	3724      	adds	r7, #36	; 0x24
 8100966:	46bd      	mov	sp, r7
 8100968:	f85d 7b04 	ldr.w	r7, [sp], #4
 810096c:	4770      	bx	lr

0810096e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 810096e:	b580      	push	{r7, lr}
 8100970:	b082      	sub	sp, #8
 8100972:	af00      	add	r7, sp, #0
 8100974:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8100976:	6878      	ldr	r0, [r7, #4]
 8100978:	f7ff ff4c 	bl	8100814 <__NVIC_SetPriorityGrouping>
}
 810097c:	bf00      	nop
 810097e:	3708      	adds	r7, #8
 8100980:	46bd      	mov	sp, r7
 8100982:	bd80      	pop	{r7, pc}

08100984 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100984:	b580      	push	{r7, lr}
 8100986:	b086      	sub	sp, #24
 8100988:	af00      	add	r7, sp, #0
 810098a:	4603      	mov	r3, r0
 810098c:	60b9      	str	r1, [r7, #8]
 810098e:	607a      	str	r2, [r7, #4]
 8100990:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8100992:	f7ff ff63 	bl	810085c <__NVIC_GetPriorityGrouping>
 8100996:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8100998:	687a      	ldr	r2, [r7, #4]
 810099a:	68b9      	ldr	r1, [r7, #8]
 810099c:	6978      	ldr	r0, [r7, #20]
 810099e:	f7ff ffb3 	bl	8100908 <NVIC_EncodePriority>
 81009a2:	4602      	mov	r2, r0
 81009a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81009a8:	4611      	mov	r1, r2
 81009aa:	4618      	mov	r0, r3
 81009ac:	f7ff ff82 	bl	81008b4 <__NVIC_SetPriority>
}
 81009b0:	bf00      	nop
 81009b2:	3718      	adds	r7, #24
 81009b4:	46bd      	mov	sp, r7
 81009b6:	bd80      	pop	{r7, pc}

081009b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81009b8:	b580      	push	{r7, lr}
 81009ba:	b082      	sub	sp, #8
 81009bc:	af00      	add	r7, sp, #0
 81009be:	4603      	mov	r3, r0
 81009c0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 81009c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81009c6:	4618      	mov	r0, r3
 81009c8:	f7ff ff56 	bl	8100878 <__NVIC_EnableIRQ>
}
 81009cc:	bf00      	nop
 81009ce:	3708      	adds	r7, #8
 81009d0:	46bd      	mov	sp, r7
 81009d2:	bd80      	pop	{r7, pc}

081009d4 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81009d4:	b480      	push	{r7}
 81009d6:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81009d8:	4b07      	ldr	r3, [pc, #28]	; (81009f8 <HAL_GetCurrentCPUID+0x24>)
 81009da:	681b      	ldr	r3, [r3, #0]
 81009dc:	091b      	lsrs	r3, r3, #4
 81009de:	f003 030f 	and.w	r3, r3, #15
 81009e2:	2b07      	cmp	r3, #7
 81009e4:	d101      	bne.n	81009ea <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81009e6:	2303      	movs	r3, #3
 81009e8:	e000      	b.n	81009ec <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81009ea:	2301      	movs	r3, #1
  }
}
 81009ec:	4618      	mov	r0, r3
 81009ee:	46bd      	mov	sp, r7
 81009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81009f4:	4770      	bx	lr
 81009f6:	bf00      	nop
 81009f8:	e000ed00 	.word	0xe000ed00

081009fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81009fc:	b480      	push	{r7}
 81009fe:	b089      	sub	sp, #36	; 0x24
 8100a00:	af00      	add	r7, sp, #0
 8100a02:	6078      	str	r0, [r7, #4]
 8100a04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8100a06:	2300      	movs	r3, #0
 8100a08:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8100a0a:	4b89      	ldr	r3, [pc, #548]	; (8100c30 <HAL_GPIO_Init+0x234>)
 8100a0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100a0e:	e194      	b.n	8100d3a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8100a10:	683b      	ldr	r3, [r7, #0]
 8100a12:	681a      	ldr	r2, [r3, #0]
 8100a14:	2101      	movs	r1, #1
 8100a16:	69fb      	ldr	r3, [r7, #28]
 8100a18:	fa01 f303 	lsl.w	r3, r1, r3
 8100a1c:	4013      	ands	r3, r2
 8100a1e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8100a20:	693b      	ldr	r3, [r7, #16]
 8100a22:	2b00      	cmp	r3, #0
 8100a24:	f000 8186 	beq.w	8100d34 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8100a28:	683b      	ldr	r3, [r7, #0]
 8100a2a:	685b      	ldr	r3, [r3, #4]
 8100a2c:	2b01      	cmp	r3, #1
 8100a2e:	d00b      	beq.n	8100a48 <HAL_GPIO_Init+0x4c>
 8100a30:	683b      	ldr	r3, [r7, #0]
 8100a32:	685b      	ldr	r3, [r3, #4]
 8100a34:	2b02      	cmp	r3, #2
 8100a36:	d007      	beq.n	8100a48 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8100a38:	683b      	ldr	r3, [r7, #0]
 8100a3a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8100a3c:	2b11      	cmp	r3, #17
 8100a3e:	d003      	beq.n	8100a48 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8100a40:	683b      	ldr	r3, [r7, #0]
 8100a42:	685b      	ldr	r3, [r3, #4]
 8100a44:	2b12      	cmp	r3, #18
 8100a46:	d130      	bne.n	8100aaa <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8100a48:	687b      	ldr	r3, [r7, #4]
 8100a4a:	689b      	ldr	r3, [r3, #8]
 8100a4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8100a4e:	69fb      	ldr	r3, [r7, #28]
 8100a50:	005b      	lsls	r3, r3, #1
 8100a52:	2203      	movs	r2, #3
 8100a54:	fa02 f303 	lsl.w	r3, r2, r3
 8100a58:	43db      	mvns	r3, r3
 8100a5a:	69ba      	ldr	r2, [r7, #24]
 8100a5c:	4013      	ands	r3, r2
 8100a5e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8100a60:	683b      	ldr	r3, [r7, #0]
 8100a62:	68da      	ldr	r2, [r3, #12]
 8100a64:	69fb      	ldr	r3, [r7, #28]
 8100a66:	005b      	lsls	r3, r3, #1
 8100a68:	fa02 f303 	lsl.w	r3, r2, r3
 8100a6c:	69ba      	ldr	r2, [r7, #24]
 8100a6e:	4313      	orrs	r3, r2
 8100a70:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8100a72:	687b      	ldr	r3, [r7, #4]
 8100a74:	69ba      	ldr	r2, [r7, #24]
 8100a76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8100a78:	687b      	ldr	r3, [r7, #4]
 8100a7a:	685b      	ldr	r3, [r3, #4]
 8100a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8100a7e:	2201      	movs	r2, #1
 8100a80:	69fb      	ldr	r3, [r7, #28]
 8100a82:	fa02 f303 	lsl.w	r3, r2, r3
 8100a86:	43db      	mvns	r3, r3
 8100a88:	69ba      	ldr	r2, [r7, #24]
 8100a8a:	4013      	ands	r3, r2
 8100a8c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8100a8e:	683b      	ldr	r3, [r7, #0]
 8100a90:	685b      	ldr	r3, [r3, #4]
 8100a92:	091b      	lsrs	r3, r3, #4
 8100a94:	f003 0201 	and.w	r2, r3, #1
 8100a98:	69fb      	ldr	r3, [r7, #28]
 8100a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8100a9e:	69ba      	ldr	r2, [r7, #24]
 8100aa0:	4313      	orrs	r3, r2
 8100aa2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8100aa4:	687b      	ldr	r3, [r7, #4]
 8100aa6:	69ba      	ldr	r2, [r7, #24]
 8100aa8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8100aaa:	687b      	ldr	r3, [r7, #4]
 8100aac:	68db      	ldr	r3, [r3, #12]
 8100aae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8100ab0:	69fb      	ldr	r3, [r7, #28]
 8100ab2:	005b      	lsls	r3, r3, #1
 8100ab4:	2203      	movs	r2, #3
 8100ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8100aba:	43db      	mvns	r3, r3
 8100abc:	69ba      	ldr	r2, [r7, #24]
 8100abe:	4013      	ands	r3, r2
 8100ac0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8100ac2:	683b      	ldr	r3, [r7, #0]
 8100ac4:	689a      	ldr	r2, [r3, #8]
 8100ac6:	69fb      	ldr	r3, [r7, #28]
 8100ac8:	005b      	lsls	r3, r3, #1
 8100aca:	fa02 f303 	lsl.w	r3, r2, r3
 8100ace:	69ba      	ldr	r2, [r7, #24]
 8100ad0:	4313      	orrs	r3, r2
 8100ad2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8100ad4:	687b      	ldr	r3, [r7, #4]
 8100ad6:	69ba      	ldr	r2, [r7, #24]
 8100ad8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8100ada:	683b      	ldr	r3, [r7, #0]
 8100adc:	685b      	ldr	r3, [r3, #4]
 8100ade:	2b02      	cmp	r3, #2
 8100ae0:	d003      	beq.n	8100aea <HAL_GPIO_Init+0xee>
 8100ae2:	683b      	ldr	r3, [r7, #0]
 8100ae4:	685b      	ldr	r3, [r3, #4]
 8100ae6:	2b12      	cmp	r3, #18
 8100ae8:	d123      	bne.n	8100b32 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8100aea:	69fb      	ldr	r3, [r7, #28]
 8100aec:	08da      	lsrs	r2, r3, #3
 8100aee:	687b      	ldr	r3, [r7, #4]
 8100af0:	3208      	adds	r2, #8
 8100af2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8100af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8100af8:	69fb      	ldr	r3, [r7, #28]
 8100afa:	f003 0307 	and.w	r3, r3, #7
 8100afe:	009b      	lsls	r3, r3, #2
 8100b00:	220f      	movs	r2, #15
 8100b02:	fa02 f303 	lsl.w	r3, r2, r3
 8100b06:	43db      	mvns	r3, r3
 8100b08:	69ba      	ldr	r2, [r7, #24]
 8100b0a:	4013      	ands	r3, r2
 8100b0c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8100b0e:	683b      	ldr	r3, [r7, #0]
 8100b10:	691a      	ldr	r2, [r3, #16]
 8100b12:	69fb      	ldr	r3, [r7, #28]
 8100b14:	f003 0307 	and.w	r3, r3, #7
 8100b18:	009b      	lsls	r3, r3, #2
 8100b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8100b1e:	69ba      	ldr	r2, [r7, #24]
 8100b20:	4313      	orrs	r3, r2
 8100b22:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8100b24:	69fb      	ldr	r3, [r7, #28]
 8100b26:	08da      	lsrs	r2, r3, #3
 8100b28:	687b      	ldr	r3, [r7, #4]
 8100b2a:	3208      	adds	r2, #8
 8100b2c:	69b9      	ldr	r1, [r7, #24]
 8100b2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8100b32:	687b      	ldr	r3, [r7, #4]
 8100b34:	681b      	ldr	r3, [r3, #0]
 8100b36:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8100b38:	69fb      	ldr	r3, [r7, #28]
 8100b3a:	005b      	lsls	r3, r3, #1
 8100b3c:	2203      	movs	r2, #3
 8100b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8100b42:	43db      	mvns	r3, r3
 8100b44:	69ba      	ldr	r2, [r7, #24]
 8100b46:	4013      	ands	r3, r2
 8100b48:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8100b4a:	683b      	ldr	r3, [r7, #0]
 8100b4c:	685b      	ldr	r3, [r3, #4]
 8100b4e:	f003 0203 	and.w	r2, r3, #3
 8100b52:	69fb      	ldr	r3, [r7, #28]
 8100b54:	005b      	lsls	r3, r3, #1
 8100b56:	fa02 f303 	lsl.w	r3, r2, r3
 8100b5a:	69ba      	ldr	r2, [r7, #24]
 8100b5c:	4313      	orrs	r3, r2
 8100b5e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8100b60:	687b      	ldr	r3, [r7, #4]
 8100b62:	69ba      	ldr	r2, [r7, #24]
 8100b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8100b66:	683b      	ldr	r3, [r7, #0]
 8100b68:	685b      	ldr	r3, [r3, #4]
 8100b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8100b6e:	2b00      	cmp	r3, #0
 8100b70:	f000 80e0 	beq.w	8100d34 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100b74:	4b2f      	ldr	r3, [pc, #188]	; (8100c34 <HAL_GPIO_Init+0x238>)
 8100b76:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100b7a:	4a2e      	ldr	r2, [pc, #184]	; (8100c34 <HAL_GPIO_Init+0x238>)
 8100b7c:	f043 0302 	orr.w	r3, r3, #2
 8100b80:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100b84:	4b2b      	ldr	r3, [pc, #172]	; (8100c34 <HAL_GPIO_Init+0x238>)
 8100b86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100b8a:	f003 0302 	and.w	r3, r3, #2
 8100b8e:	60fb      	str	r3, [r7, #12]
 8100b90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8100b92:	4a29      	ldr	r2, [pc, #164]	; (8100c38 <HAL_GPIO_Init+0x23c>)
 8100b94:	69fb      	ldr	r3, [r7, #28]
 8100b96:	089b      	lsrs	r3, r3, #2
 8100b98:	3302      	adds	r3, #2
 8100b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8100b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8100ba0:	69fb      	ldr	r3, [r7, #28]
 8100ba2:	f003 0303 	and.w	r3, r3, #3
 8100ba6:	009b      	lsls	r3, r3, #2
 8100ba8:	220f      	movs	r2, #15
 8100baa:	fa02 f303 	lsl.w	r3, r2, r3
 8100bae:	43db      	mvns	r3, r3
 8100bb0:	69ba      	ldr	r2, [r7, #24]
 8100bb2:	4013      	ands	r3, r2
 8100bb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8100bb6:	687b      	ldr	r3, [r7, #4]
 8100bb8:	4a20      	ldr	r2, [pc, #128]	; (8100c3c <HAL_GPIO_Init+0x240>)
 8100bba:	4293      	cmp	r3, r2
 8100bbc:	d052      	beq.n	8100c64 <HAL_GPIO_Init+0x268>
 8100bbe:	687b      	ldr	r3, [r7, #4]
 8100bc0:	4a1f      	ldr	r2, [pc, #124]	; (8100c40 <HAL_GPIO_Init+0x244>)
 8100bc2:	4293      	cmp	r3, r2
 8100bc4:	d031      	beq.n	8100c2a <HAL_GPIO_Init+0x22e>
 8100bc6:	687b      	ldr	r3, [r7, #4]
 8100bc8:	4a1e      	ldr	r2, [pc, #120]	; (8100c44 <HAL_GPIO_Init+0x248>)
 8100bca:	4293      	cmp	r3, r2
 8100bcc:	d02b      	beq.n	8100c26 <HAL_GPIO_Init+0x22a>
 8100bce:	687b      	ldr	r3, [r7, #4]
 8100bd0:	4a1d      	ldr	r2, [pc, #116]	; (8100c48 <HAL_GPIO_Init+0x24c>)
 8100bd2:	4293      	cmp	r3, r2
 8100bd4:	d025      	beq.n	8100c22 <HAL_GPIO_Init+0x226>
 8100bd6:	687b      	ldr	r3, [r7, #4]
 8100bd8:	4a1c      	ldr	r2, [pc, #112]	; (8100c4c <HAL_GPIO_Init+0x250>)
 8100bda:	4293      	cmp	r3, r2
 8100bdc:	d01f      	beq.n	8100c1e <HAL_GPIO_Init+0x222>
 8100bde:	687b      	ldr	r3, [r7, #4]
 8100be0:	4a1b      	ldr	r2, [pc, #108]	; (8100c50 <HAL_GPIO_Init+0x254>)
 8100be2:	4293      	cmp	r3, r2
 8100be4:	d019      	beq.n	8100c1a <HAL_GPIO_Init+0x21e>
 8100be6:	687b      	ldr	r3, [r7, #4]
 8100be8:	4a1a      	ldr	r2, [pc, #104]	; (8100c54 <HAL_GPIO_Init+0x258>)
 8100bea:	4293      	cmp	r3, r2
 8100bec:	d013      	beq.n	8100c16 <HAL_GPIO_Init+0x21a>
 8100bee:	687b      	ldr	r3, [r7, #4]
 8100bf0:	4a19      	ldr	r2, [pc, #100]	; (8100c58 <HAL_GPIO_Init+0x25c>)
 8100bf2:	4293      	cmp	r3, r2
 8100bf4:	d00d      	beq.n	8100c12 <HAL_GPIO_Init+0x216>
 8100bf6:	687b      	ldr	r3, [r7, #4]
 8100bf8:	4a18      	ldr	r2, [pc, #96]	; (8100c5c <HAL_GPIO_Init+0x260>)
 8100bfa:	4293      	cmp	r3, r2
 8100bfc:	d007      	beq.n	8100c0e <HAL_GPIO_Init+0x212>
 8100bfe:	687b      	ldr	r3, [r7, #4]
 8100c00:	4a17      	ldr	r2, [pc, #92]	; (8100c60 <HAL_GPIO_Init+0x264>)
 8100c02:	4293      	cmp	r3, r2
 8100c04:	d101      	bne.n	8100c0a <HAL_GPIO_Init+0x20e>
 8100c06:	2309      	movs	r3, #9
 8100c08:	e02d      	b.n	8100c66 <HAL_GPIO_Init+0x26a>
 8100c0a:	230a      	movs	r3, #10
 8100c0c:	e02b      	b.n	8100c66 <HAL_GPIO_Init+0x26a>
 8100c0e:	2308      	movs	r3, #8
 8100c10:	e029      	b.n	8100c66 <HAL_GPIO_Init+0x26a>
 8100c12:	2307      	movs	r3, #7
 8100c14:	e027      	b.n	8100c66 <HAL_GPIO_Init+0x26a>
 8100c16:	2306      	movs	r3, #6
 8100c18:	e025      	b.n	8100c66 <HAL_GPIO_Init+0x26a>
 8100c1a:	2305      	movs	r3, #5
 8100c1c:	e023      	b.n	8100c66 <HAL_GPIO_Init+0x26a>
 8100c1e:	2304      	movs	r3, #4
 8100c20:	e021      	b.n	8100c66 <HAL_GPIO_Init+0x26a>
 8100c22:	2303      	movs	r3, #3
 8100c24:	e01f      	b.n	8100c66 <HAL_GPIO_Init+0x26a>
 8100c26:	2302      	movs	r3, #2
 8100c28:	e01d      	b.n	8100c66 <HAL_GPIO_Init+0x26a>
 8100c2a:	2301      	movs	r3, #1
 8100c2c:	e01b      	b.n	8100c66 <HAL_GPIO_Init+0x26a>
 8100c2e:	bf00      	nop
 8100c30:	580000c0 	.word	0x580000c0
 8100c34:	58024400 	.word	0x58024400
 8100c38:	58000400 	.word	0x58000400
 8100c3c:	58020000 	.word	0x58020000
 8100c40:	58020400 	.word	0x58020400
 8100c44:	58020800 	.word	0x58020800
 8100c48:	58020c00 	.word	0x58020c00
 8100c4c:	58021000 	.word	0x58021000
 8100c50:	58021400 	.word	0x58021400
 8100c54:	58021800 	.word	0x58021800
 8100c58:	58021c00 	.word	0x58021c00
 8100c5c:	58022000 	.word	0x58022000
 8100c60:	58022400 	.word	0x58022400
 8100c64:	2300      	movs	r3, #0
 8100c66:	69fa      	ldr	r2, [r7, #28]
 8100c68:	f002 0203 	and.w	r2, r2, #3
 8100c6c:	0092      	lsls	r2, r2, #2
 8100c6e:	4093      	lsls	r3, r2
 8100c70:	69ba      	ldr	r2, [r7, #24]
 8100c72:	4313      	orrs	r3, r2
 8100c74:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8100c76:	4938      	ldr	r1, [pc, #224]	; (8100d58 <HAL_GPIO_Init+0x35c>)
 8100c78:	69fb      	ldr	r3, [r7, #28]
 8100c7a:	089b      	lsrs	r3, r3, #2
 8100c7c:	3302      	adds	r3, #2
 8100c7e:	69ba      	ldr	r2, [r7, #24]
 8100c80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8100c84:	697b      	ldr	r3, [r7, #20]
 8100c86:	681b      	ldr	r3, [r3, #0]
 8100c88:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100c8a:	693b      	ldr	r3, [r7, #16]
 8100c8c:	43db      	mvns	r3, r3
 8100c8e:	69ba      	ldr	r2, [r7, #24]
 8100c90:	4013      	ands	r3, r2
 8100c92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8100c94:	683b      	ldr	r3, [r7, #0]
 8100c96:	685b      	ldr	r3, [r3, #4]
 8100c98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8100c9c:	2b00      	cmp	r3, #0
 8100c9e:	d003      	beq.n	8100ca8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8100ca0:	69ba      	ldr	r2, [r7, #24]
 8100ca2:	693b      	ldr	r3, [r7, #16]
 8100ca4:	4313      	orrs	r3, r2
 8100ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8100ca8:	697b      	ldr	r3, [r7, #20]
 8100caa:	69ba      	ldr	r2, [r7, #24]
 8100cac:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8100cae:	697b      	ldr	r3, [r7, #20]
 8100cb0:	685b      	ldr	r3, [r3, #4]
 8100cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100cb4:	693b      	ldr	r3, [r7, #16]
 8100cb6:	43db      	mvns	r3, r3
 8100cb8:	69ba      	ldr	r2, [r7, #24]
 8100cba:	4013      	ands	r3, r2
 8100cbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8100cbe:	683b      	ldr	r3, [r7, #0]
 8100cc0:	685b      	ldr	r3, [r3, #4]
 8100cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100cc6:	2b00      	cmp	r3, #0
 8100cc8:	d003      	beq.n	8100cd2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8100cca:	69ba      	ldr	r2, [r7, #24]
 8100ccc:	693b      	ldr	r3, [r7, #16]
 8100cce:	4313      	orrs	r3, r2
 8100cd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8100cd2:	697b      	ldr	r3, [r7, #20]
 8100cd4:	69ba      	ldr	r2, [r7, #24]
 8100cd6:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8100cd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100cdc:	681b      	ldr	r3, [r3, #0]
 8100cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100ce0:	693b      	ldr	r3, [r7, #16]
 8100ce2:	43db      	mvns	r3, r3
 8100ce4:	69ba      	ldr	r2, [r7, #24]
 8100ce6:	4013      	ands	r3, r2
 8100ce8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8100cea:	683b      	ldr	r3, [r7, #0]
 8100cec:	685b      	ldr	r3, [r3, #4]
 8100cee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8100cf2:	2b00      	cmp	r3, #0
 8100cf4:	d003      	beq.n	8100cfe <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8100cf6:	69ba      	ldr	r2, [r7, #24]
 8100cf8:	693b      	ldr	r3, [r7, #16]
 8100cfa:	4313      	orrs	r3, r2
 8100cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8100cfe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8100d02:	69bb      	ldr	r3, [r7, #24]
 8100d04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8100d06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100d0a:	685b      	ldr	r3, [r3, #4]
 8100d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100d0e:	693b      	ldr	r3, [r7, #16]
 8100d10:	43db      	mvns	r3, r3
 8100d12:	69ba      	ldr	r2, [r7, #24]
 8100d14:	4013      	ands	r3, r2
 8100d16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8100d18:	683b      	ldr	r3, [r7, #0]
 8100d1a:	685b      	ldr	r3, [r3, #4]
 8100d1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8100d20:	2b00      	cmp	r3, #0
 8100d22:	d003      	beq.n	8100d2c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8100d24:	69ba      	ldr	r2, [r7, #24]
 8100d26:	693b      	ldr	r3, [r7, #16]
 8100d28:	4313      	orrs	r3, r2
 8100d2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8100d2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8100d30:	69bb      	ldr	r3, [r7, #24]
 8100d32:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8100d34:	69fb      	ldr	r3, [r7, #28]
 8100d36:	3301      	adds	r3, #1
 8100d38:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100d3a:	683b      	ldr	r3, [r7, #0]
 8100d3c:	681a      	ldr	r2, [r3, #0]
 8100d3e:	69fb      	ldr	r3, [r7, #28]
 8100d40:	fa22 f303 	lsr.w	r3, r2, r3
 8100d44:	2b00      	cmp	r3, #0
 8100d46:	f47f ae63 	bne.w	8100a10 <HAL_GPIO_Init+0x14>
  }
}
 8100d4a:	bf00      	nop
 8100d4c:	3724      	adds	r7, #36	; 0x24
 8100d4e:	46bd      	mov	sp, r7
 8100d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d54:	4770      	bx	lr
 8100d56:	bf00      	nop
 8100d58:	58000400 	.word	0x58000400

08100d5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8100d5c:	b480      	push	{r7}
 8100d5e:	b083      	sub	sp, #12
 8100d60:	af00      	add	r7, sp, #0
 8100d62:	6078      	str	r0, [r7, #4]
 8100d64:	460b      	mov	r3, r1
 8100d66:	807b      	strh	r3, [r7, #2]
 8100d68:	4613      	mov	r3, r2
 8100d6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8100d6c:	787b      	ldrb	r3, [r7, #1]
 8100d6e:	2b00      	cmp	r3, #0
 8100d70:	d003      	beq.n	8100d7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8100d72:	887a      	ldrh	r2, [r7, #2]
 8100d74:	687b      	ldr	r3, [r7, #4]
 8100d76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8100d78:	e003      	b.n	8100d82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8100d7a:	887b      	ldrh	r3, [r7, #2]
 8100d7c:	041a      	lsls	r2, r3, #16
 8100d7e:	687b      	ldr	r3, [r7, #4]
 8100d80:	619a      	str	r2, [r3, #24]
}
 8100d82:	bf00      	nop
 8100d84:	370c      	adds	r7, #12
 8100d86:	46bd      	mov	sp, r7
 8100d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d8c:	4770      	bx	lr

08100d8e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8100d8e:	b480      	push	{r7}
 8100d90:	b083      	sub	sp, #12
 8100d92:	af00      	add	r7, sp, #0
 8100d94:	6078      	str	r0, [r7, #4]
 8100d96:	460b      	mov	r3, r1
 8100d98:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8100d9a:	687b      	ldr	r3, [r7, #4]
 8100d9c:	695a      	ldr	r2, [r3, #20]
 8100d9e:	887b      	ldrh	r3, [r7, #2]
 8100da0:	401a      	ands	r2, r3
 8100da2:	887b      	ldrh	r3, [r7, #2]
 8100da4:	429a      	cmp	r2, r3
 8100da6:	d104      	bne.n	8100db2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8100da8:	887b      	ldrh	r3, [r7, #2]
 8100daa:	041a      	lsls	r2, r3, #16
 8100dac:	687b      	ldr	r3, [r7, #4]
 8100dae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8100db0:	e002      	b.n	8100db8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8100db2:	887a      	ldrh	r2, [r7, #2]
 8100db4:	687b      	ldr	r3, [r7, #4]
 8100db6:	619a      	str	r2, [r3, #24]
}
 8100db8:	bf00      	nop
 8100dba:	370c      	adds	r7, #12
 8100dbc:	46bd      	mov	sp, r7
 8100dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100dc2:	4770      	bx	lr

08100dc4 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8100dc4:	b480      	push	{r7}
 8100dc6:	b083      	sub	sp, #12
 8100dc8:	af00      	add	r7, sp, #0
 8100dca:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8100dcc:	4b05      	ldr	r3, [pc, #20]	; (8100de4 <HAL_HSEM_ActivateNotification+0x20>)
 8100dce:	681a      	ldr	r2, [r3, #0]
 8100dd0:	4904      	ldr	r1, [pc, #16]	; (8100de4 <HAL_HSEM_ActivateNotification+0x20>)
 8100dd2:	687b      	ldr	r3, [r7, #4]
 8100dd4:	4313      	orrs	r3, r2
 8100dd6:	600b      	str	r3, [r1, #0]
#endif
}
 8100dd8:	bf00      	nop
 8100dda:	370c      	adds	r7, #12
 8100ddc:	46bd      	mov	sp, r7
 8100dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100de2:	4770      	bx	lr
 8100de4:	58026510 	.word	0x58026510

08100de8 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8100de8:	b580      	push	{r7, lr}
 8100dea:	b084      	sub	sp, #16
 8100dec:	af00      	add	r7, sp, #0
 8100dee:	60f8      	str	r0, [r7, #12]
 8100df0:	460b      	mov	r3, r1
 8100df2:	607a      	str	r2, [r7, #4]
 8100df4:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8100df6:	4b35      	ldr	r3, [pc, #212]	; (8100ecc <HAL_PWREx_EnterSTOPMode+0xe4>)
 8100df8:	681b      	ldr	r3, [r3, #0]
 8100dfa:	f023 0201 	bic.w	r2, r3, #1
 8100dfe:	4933      	ldr	r1, [pc, #204]	; (8100ecc <HAL_PWREx_EnterSTOPMode+0xe4>)
 8100e00:	68fb      	ldr	r3, [r7, #12]
 8100e02:	4313      	orrs	r3, r2
 8100e04:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8100e06:	687b      	ldr	r3, [r7, #4]
 8100e08:	2b00      	cmp	r3, #0
 8100e0a:	d121      	bne.n	8100e50 <HAL_PWREx_EnterSTOPMode+0x68>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8100e0c:	f7ff fde2 	bl	81009d4 <HAL_GetCurrentCPUID>
 8100e10:	4603      	mov	r3, r0
 8100e12:	2b03      	cmp	r3, #3
 8100e14:	d154      	bne.n	8100ec0 <HAL_PWREx_EnterSTOPMode+0xd8>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8100e16:	4b2d      	ldr	r3, [pc, #180]	; (8100ecc <HAL_PWREx_EnterSTOPMode+0xe4>)
 8100e18:	691b      	ldr	r3, [r3, #16]
 8100e1a:	4a2c      	ldr	r2, [pc, #176]	; (8100ecc <HAL_PWREx_EnterSTOPMode+0xe4>)
 8100e1c:	f023 0301 	bic.w	r3, r3, #1
 8100e20:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100e22:	4b2b      	ldr	r3, [pc, #172]	; (8100ed0 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8100e24:	691b      	ldr	r3, [r3, #16]
 8100e26:	4a2a      	ldr	r2, [pc, #168]	; (8100ed0 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8100e28:	f043 0304 	orr.w	r3, r3, #4
 8100e2c:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8100e2e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8100e32:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8100e36:	7afb      	ldrb	r3, [r7, #11]
 8100e38:	2b01      	cmp	r3, #1
 8100e3a:	d101      	bne.n	8100e40 <HAL_PWREx_EnterSTOPMode+0x58>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8100e3c:	bf30      	wfi
 8100e3e:	e000      	b.n	8100e42 <HAL_PWREx_EnterSTOPMode+0x5a>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8100e40:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100e42:	4b23      	ldr	r3, [pc, #140]	; (8100ed0 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8100e44:	691b      	ldr	r3, [r3, #16]
 8100e46:	4a22      	ldr	r2, [pc, #136]	; (8100ed0 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8100e48:	f023 0304 	bic.w	r3, r3, #4
 8100e4c:	6113      	str	r3, [r2, #16]
 8100e4e:	e03a      	b.n	8100ec6 <HAL_PWREx_EnterSTOPMode+0xde>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8100e50:	687b      	ldr	r3, [r7, #4]
 8100e52:	2b01      	cmp	r3, #1
 8100e54:	d121      	bne.n	8100e9a <HAL_PWREx_EnterSTOPMode+0xb2>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8100e56:	f7ff fdbd 	bl	81009d4 <HAL_GetCurrentCPUID>
 8100e5a:	4603      	mov	r3, r0
 8100e5c:	2b01      	cmp	r3, #1
 8100e5e:	d131      	bne.n	8100ec4 <HAL_PWREx_EnterSTOPMode+0xdc>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8100e60:	4b1a      	ldr	r3, [pc, #104]	; (8100ecc <HAL_PWREx_EnterSTOPMode+0xe4>)
 8100e62:	695b      	ldr	r3, [r3, #20]
 8100e64:	4a19      	ldr	r2, [pc, #100]	; (8100ecc <HAL_PWREx_EnterSTOPMode+0xe4>)
 8100e66:	f023 0302 	bic.w	r3, r3, #2
 8100e6a:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100e6c:	4b18      	ldr	r3, [pc, #96]	; (8100ed0 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8100e6e:	691b      	ldr	r3, [r3, #16]
 8100e70:	4a17      	ldr	r2, [pc, #92]	; (8100ed0 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8100e72:	f043 0304 	orr.w	r3, r3, #4
 8100e76:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8100e78:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8100e7c:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8100e80:	7afb      	ldrb	r3, [r7, #11]
 8100e82:	2b01      	cmp	r3, #1
 8100e84:	d101      	bne.n	8100e8a <HAL_PWREx_EnterSTOPMode+0xa2>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8100e86:	bf30      	wfi
 8100e88:	e000      	b.n	8100e8c <HAL_PWREx_EnterSTOPMode+0xa4>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8100e8a:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100e8c:	4b10      	ldr	r3, [pc, #64]	; (8100ed0 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8100e8e:	691b      	ldr	r3, [r3, #16]
 8100e90:	4a0f      	ldr	r2, [pc, #60]	; (8100ed0 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8100e92:	f023 0304 	bic.w	r3, r3, #4
 8100e96:	6113      	str	r3, [r2, #16]
 8100e98:	e015      	b.n	8100ec6 <HAL_PWREx_EnterSTOPMode+0xde>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8100e9a:	f7ff fd9b 	bl	81009d4 <HAL_GetCurrentCPUID>
 8100e9e:	4603      	mov	r3, r0
 8100ea0:	2b03      	cmp	r3, #3
 8100ea2:	d106      	bne.n	8100eb2 <HAL_PWREx_EnterSTOPMode+0xca>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8100ea4:	4b09      	ldr	r3, [pc, #36]	; (8100ecc <HAL_PWREx_EnterSTOPMode+0xe4>)
 8100ea6:	691b      	ldr	r3, [r3, #16]
 8100ea8:	4a08      	ldr	r2, [pc, #32]	; (8100ecc <HAL_PWREx_EnterSTOPMode+0xe4>)
 8100eaa:	f023 0304 	bic.w	r3, r3, #4
 8100eae:	6113      	str	r3, [r2, #16]
 8100eb0:	e009      	b.n	8100ec6 <HAL_PWREx_EnterSTOPMode+0xde>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8100eb2:	4b06      	ldr	r3, [pc, #24]	; (8100ecc <HAL_PWREx_EnterSTOPMode+0xe4>)
 8100eb4:	695b      	ldr	r3, [r3, #20]
 8100eb6:	4a05      	ldr	r2, [pc, #20]	; (8100ecc <HAL_PWREx_EnterSTOPMode+0xe4>)
 8100eb8:	f023 0304 	bic.w	r3, r3, #4
 8100ebc:	6153      	str	r3, [r2, #20]
 8100ebe:	e002      	b.n	8100ec6 <HAL_PWREx_EnterSTOPMode+0xde>
      return;
 8100ec0:	bf00      	nop
 8100ec2:	e000      	b.n	8100ec6 <HAL_PWREx_EnterSTOPMode+0xde>
      return;
 8100ec4:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8100ec6:	3710      	adds	r7, #16
 8100ec8:	46bd      	mov	sp, r7
 8100eca:	bd80      	pop	{r7, pc}
 8100ecc:	58024800 	.word	0x58024800
 8100ed0:	e000ed00 	.word	0xe000ed00

08100ed4 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8100ed4:	b580      	push	{r7, lr}
 8100ed6:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8100ed8:	f7ff fd7c 	bl	81009d4 <HAL_GetCurrentCPUID>
 8100edc:	4603      	mov	r3, r0
 8100ede:	2b03      	cmp	r3, #3
 8100ee0:	d101      	bne.n	8100ee6 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8100ee2:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8100ee4:	e001      	b.n	8100eea <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8100ee6:	bf40      	sev
    __WFE ();
 8100ee8:	bf20      	wfe
}
 8100eea:	bf00      	nop
 8100eec:	bd80      	pop	{r7, pc}
	...

08100ef0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8100ef0:	b480      	push	{r7}
 8100ef2:	b089      	sub	sp, #36	; 0x24
 8100ef4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8100ef6:	4baf      	ldr	r3, [pc, #700]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8100ef8:	691b      	ldr	r3, [r3, #16]
 8100efa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8100efe:	2b18      	cmp	r3, #24
 8100f00:	f200 814e 	bhi.w	81011a0 <HAL_RCC_GetSysClockFreq+0x2b0>
 8100f04:	a201      	add	r2, pc, #4	; (adr r2, 8100f0c <HAL_RCC_GetSysClockFreq+0x1c>)
 8100f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8100f0a:	bf00      	nop
 8100f0c:	08100f71 	.word	0x08100f71
 8100f10:	081011a1 	.word	0x081011a1
 8100f14:	081011a1 	.word	0x081011a1
 8100f18:	081011a1 	.word	0x081011a1
 8100f1c:	081011a1 	.word	0x081011a1
 8100f20:	081011a1 	.word	0x081011a1
 8100f24:	081011a1 	.word	0x081011a1
 8100f28:	081011a1 	.word	0x081011a1
 8100f2c:	08100f97 	.word	0x08100f97
 8100f30:	081011a1 	.word	0x081011a1
 8100f34:	081011a1 	.word	0x081011a1
 8100f38:	081011a1 	.word	0x081011a1
 8100f3c:	081011a1 	.word	0x081011a1
 8100f40:	081011a1 	.word	0x081011a1
 8100f44:	081011a1 	.word	0x081011a1
 8100f48:	081011a1 	.word	0x081011a1
 8100f4c:	08100f9d 	.word	0x08100f9d
 8100f50:	081011a1 	.word	0x081011a1
 8100f54:	081011a1 	.word	0x081011a1
 8100f58:	081011a1 	.word	0x081011a1
 8100f5c:	081011a1 	.word	0x081011a1
 8100f60:	081011a1 	.word	0x081011a1
 8100f64:	081011a1 	.word	0x081011a1
 8100f68:	081011a1 	.word	0x081011a1
 8100f6c:	08100fa3 	.word	0x08100fa3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8100f70:	4b90      	ldr	r3, [pc, #576]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8100f72:	681b      	ldr	r3, [r3, #0]
 8100f74:	f003 0320 	and.w	r3, r3, #32
 8100f78:	2b00      	cmp	r3, #0
 8100f7a:	d009      	beq.n	8100f90 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8100f7c:	4b8d      	ldr	r3, [pc, #564]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8100f7e:	681b      	ldr	r3, [r3, #0]
 8100f80:	08db      	lsrs	r3, r3, #3
 8100f82:	f003 0303 	and.w	r3, r3, #3
 8100f86:	4a8c      	ldr	r2, [pc, #560]	; (81011b8 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8100f88:	fa22 f303 	lsr.w	r3, r2, r3
 8100f8c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8100f8e:	e10a      	b.n	81011a6 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8100f90:	4b89      	ldr	r3, [pc, #548]	; (81011b8 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8100f92:	61bb      	str	r3, [r7, #24]
    break;
 8100f94:	e107      	b.n	81011a6 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8100f96:	4b89      	ldr	r3, [pc, #548]	; (81011bc <HAL_RCC_GetSysClockFreq+0x2cc>)
 8100f98:	61bb      	str	r3, [r7, #24]
    break;
 8100f9a:	e104      	b.n	81011a6 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8100f9c:	4b88      	ldr	r3, [pc, #544]	; (81011c0 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8100f9e:	61bb      	str	r3, [r7, #24]
    break;
 8100fa0:	e101      	b.n	81011a6 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8100fa2:	4b84      	ldr	r3, [pc, #528]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8100fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8100fa6:	f003 0303 	and.w	r3, r3, #3
 8100faa:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8100fac:	4b81      	ldr	r3, [pc, #516]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8100fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8100fb0:	091b      	lsrs	r3, r3, #4
 8100fb2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8100fb6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8100fb8:	4b7e      	ldr	r3, [pc, #504]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8100fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8100fbc:	f003 0301 	and.w	r3, r3, #1
 8100fc0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8100fc2:	4b7c      	ldr	r3, [pc, #496]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8100fc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8100fc6:	08db      	lsrs	r3, r3, #3
 8100fc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8100fcc:	68fa      	ldr	r2, [r7, #12]
 8100fce:	fb02 f303 	mul.w	r3, r2, r3
 8100fd2:	ee07 3a90 	vmov	s15, r3
 8100fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100fda:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8100fde:	693b      	ldr	r3, [r7, #16]
 8100fe0:	2b00      	cmp	r3, #0
 8100fe2:	f000 80da 	beq.w	810119a <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8100fe6:	697b      	ldr	r3, [r7, #20]
 8100fe8:	2b01      	cmp	r3, #1
 8100fea:	d05a      	beq.n	81010a2 <HAL_RCC_GetSysClockFreq+0x1b2>
 8100fec:	2b01      	cmp	r3, #1
 8100fee:	d302      	bcc.n	8100ff6 <HAL_RCC_GetSysClockFreq+0x106>
 8100ff0:	2b02      	cmp	r3, #2
 8100ff2:	d078      	beq.n	81010e6 <HAL_RCC_GetSysClockFreq+0x1f6>
 8100ff4:	e099      	b.n	810112a <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8100ff6:	4b6f      	ldr	r3, [pc, #444]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8100ff8:	681b      	ldr	r3, [r3, #0]
 8100ffa:	f003 0320 	and.w	r3, r3, #32
 8100ffe:	2b00      	cmp	r3, #0
 8101000:	d02d      	beq.n	810105e <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101002:	4b6c      	ldr	r3, [pc, #432]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8101004:	681b      	ldr	r3, [r3, #0]
 8101006:	08db      	lsrs	r3, r3, #3
 8101008:	f003 0303 	and.w	r3, r3, #3
 810100c:	4a6a      	ldr	r2, [pc, #424]	; (81011b8 <HAL_RCC_GetSysClockFreq+0x2c8>)
 810100e:	fa22 f303 	lsr.w	r3, r2, r3
 8101012:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101014:	687b      	ldr	r3, [r7, #4]
 8101016:	ee07 3a90 	vmov	s15, r3
 810101a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810101e:	693b      	ldr	r3, [r7, #16]
 8101020:	ee07 3a90 	vmov	s15, r3
 8101024:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101028:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810102c:	4b61      	ldr	r3, [pc, #388]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810102e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101030:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101034:	ee07 3a90 	vmov	s15, r3
 8101038:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810103c:	ed97 6a02 	vldr	s12, [r7, #8]
 8101040:	eddf 5a60 	vldr	s11, [pc, #384]	; 81011c4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8101044:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101048:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810104c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101050:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101054:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101058:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 810105c:	e087      	b.n	810116e <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810105e:	693b      	ldr	r3, [r7, #16]
 8101060:	ee07 3a90 	vmov	s15, r3
 8101064:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101068:	eddf 6a57 	vldr	s13, [pc, #348]	; 81011c8 <HAL_RCC_GetSysClockFreq+0x2d8>
 810106c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101070:	4b50      	ldr	r3, [pc, #320]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8101072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101074:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101078:	ee07 3a90 	vmov	s15, r3
 810107c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101080:	ed97 6a02 	vldr	s12, [r7, #8]
 8101084:	eddf 5a4f 	vldr	s11, [pc, #316]	; 81011c4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8101088:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810108c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101090:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101094:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101098:	ee67 7a27 	vmul.f32	s15, s14, s15
 810109c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81010a0:	e065      	b.n	810116e <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81010a2:	693b      	ldr	r3, [r7, #16]
 81010a4:	ee07 3a90 	vmov	s15, r3
 81010a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81010ac:	eddf 6a47 	vldr	s13, [pc, #284]	; 81011cc <HAL_RCC_GetSysClockFreq+0x2dc>
 81010b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81010b4:	4b3f      	ldr	r3, [pc, #252]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81010b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81010b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81010bc:	ee07 3a90 	vmov	s15, r3
 81010c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81010c4:	ed97 6a02 	vldr	s12, [r7, #8]
 81010c8:	eddf 5a3e 	vldr	s11, [pc, #248]	; 81011c4 <HAL_RCC_GetSysClockFreq+0x2d4>
 81010cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81010d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81010d4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81010d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81010dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 81010e0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81010e4:	e043      	b.n	810116e <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81010e6:	693b      	ldr	r3, [r7, #16]
 81010e8:	ee07 3a90 	vmov	s15, r3
 81010ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81010f0:	eddf 6a37 	vldr	s13, [pc, #220]	; 81011d0 <HAL_RCC_GetSysClockFreq+0x2e0>
 81010f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81010f8:	4b2e      	ldr	r3, [pc, #184]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81010fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81010fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101100:	ee07 3a90 	vmov	s15, r3
 8101104:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101108:	ed97 6a02 	vldr	s12, [r7, #8]
 810110c:	eddf 5a2d 	vldr	s11, [pc, #180]	; 81011c4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8101110:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101114:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101118:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810111c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101120:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101124:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101128:	e021      	b.n	810116e <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810112a:	693b      	ldr	r3, [r7, #16]
 810112c:	ee07 3a90 	vmov	s15, r3
 8101130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101134:	eddf 6a25 	vldr	s13, [pc, #148]	; 81011cc <HAL_RCC_GetSysClockFreq+0x2dc>
 8101138:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810113c:	4b1d      	ldr	r3, [pc, #116]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810113e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101140:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101144:	ee07 3a90 	vmov	s15, r3
 8101148:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810114c:	ed97 6a02 	vldr	s12, [r7, #8]
 8101150:	eddf 5a1c 	vldr	s11, [pc, #112]	; 81011c4 <HAL_RCC_GetSysClockFreq+0x2d4>
 8101154:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101158:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810115c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101160:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101168:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810116c:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 810116e:	4b11      	ldr	r3, [pc, #68]	; (81011b4 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8101170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101172:	0a5b      	lsrs	r3, r3, #9
 8101174:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8101178:	3301      	adds	r3, #1
 810117a:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 810117c:	683b      	ldr	r3, [r7, #0]
 810117e:	ee07 3a90 	vmov	s15, r3
 8101182:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101186:	edd7 6a07 	vldr	s13, [r7, #28]
 810118a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810118e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101192:	ee17 3a90 	vmov	r3, s15
 8101196:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8101198:	e005      	b.n	81011a6 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 810119a:	2300      	movs	r3, #0
 810119c:	61bb      	str	r3, [r7, #24]
    break;
 810119e:	e002      	b.n	81011a6 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 81011a0:	4b06      	ldr	r3, [pc, #24]	; (81011bc <HAL_RCC_GetSysClockFreq+0x2cc>)
 81011a2:	61bb      	str	r3, [r7, #24]
    break;
 81011a4:	bf00      	nop
  }

  return sysclockfreq;
 81011a6:	69bb      	ldr	r3, [r7, #24]
}
 81011a8:	4618      	mov	r0, r3
 81011aa:	3724      	adds	r7, #36	; 0x24
 81011ac:	46bd      	mov	sp, r7
 81011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011b2:	4770      	bx	lr
 81011b4:	58024400 	.word	0x58024400
 81011b8:	03d09000 	.word	0x03d09000
 81011bc:	003d0900 	.word	0x003d0900
 81011c0:	007a1200 	.word	0x007a1200
 81011c4:	46000000 	.word	0x46000000
 81011c8:	4c742400 	.word	0x4c742400
 81011cc:	4a742400 	.word	0x4a742400
 81011d0:	4af42400 	.word	0x4af42400

081011d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 81011d4:	b580      	push	{r7, lr}
 81011d6:	b082      	sub	sp, #8
 81011d8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81011da:	f7ff fe89 	bl	8100ef0 <HAL_RCC_GetSysClockFreq>
 81011de:	4601      	mov	r1, r0
 81011e0:	4b11      	ldr	r3, [pc, #68]	; (8101228 <HAL_RCC_GetHCLKFreq+0x54>)
 81011e2:	699b      	ldr	r3, [r3, #24]
 81011e4:	0a1b      	lsrs	r3, r3, #8
 81011e6:	f003 030f 	and.w	r3, r3, #15
 81011ea:	4a10      	ldr	r2, [pc, #64]	; (810122c <HAL_RCC_GetHCLKFreq+0x58>)
 81011ec:	5cd3      	ldrb	r3, [r2, r3]
 81011ee:	f003 031f 	and.w	r3, r3, #31
 81011f2:	fa21 f303 	lsr.w	r3, r1, r3
 81011f6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81011f8:	4b0b      	ldr	r3, [pc, #44]	; (8101228 <HAL_RCC_GetHCLKFreq+0x54>)
 81011fa:	699b      	ldr	r3, [r3, #24]
 81011fc:	f003 030f 	and.w	r3, r3, #15
 8101200:	4a0a      	ldr	r2, [pc, #40]	; (810122c <HAL_RCC_GetHCLKFreq+0x58>)
 8101202:	5cd3      	ldrb	r3, [r2, r3]
 8101204:	f003 031f 	and.w	r3, r3, #31
 8101208:	687a      	ldr	r2, [r7, #4]
 810120a:	fa22 f303 	lsr.w	r3, r2, r3
 810120e:	4a08      	ldr	r2, [pc, #32]	; (8101230 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101210:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101212:	4b07      	ldr	r3, [pc, #28]	; (8101230 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101214:	681b      	ldr	r3, [r3, #0]
 8101216:	4a07      	ldr	r2, [pc, #28]	; (8101234 <HAL_RCC_GetHCLKFreq+0x60>)
 8101218:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 810121a:	4b05      	ldr	r3, [pc, #20]	; (8101230 <HAL_RCC_GetHCLKFreq+0x5c>)
 810121c:	681b      	ldr	r3, [r3, #0]
}
 810121e:	4618      	mov	r0, r3
 8101220:	3708      	adds	r7, #8
 8101222:	46bd      	mov	sp, r7
 8101224:	bd80      	pop	{r7, pc}
 8101226:	bf00      	nop
 8101228:	58024400 	.word	0x58024400
 810122c:	08104354 	.word	0x08104354
 8101230:	10000004 	.word	0x10000004
 8101234:	10000000 	.word	0x10000000

08101238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8101238:	b580      	push	{r7, lr}
 810123a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 810123c:	f7ff ffca 	bl	81011d4 <HAL_RCC_GetHCLKFreq>
 8101240:	4601      	mov	r1, r0
 8101242:	4b06      	ldr	r3, [pc, #24]	; (810125c <HAL_RCC_GetPCLK1Freq+0x24>)
 8101244:	69db      	ldr	r3, [r3, #28]
 8101246:	091b      	lsrs	r3, r3, #4
 8101248:	f003 0307 	and.w	r3, r3, #7
 810124c:	4a04      	ldr	r2, [pc, #16]	; (8101260 <HAL_RCC_GetPCLK1Freq+0x28>)
 810124e:	5cd3      	ldrb	r3, [r2, r3]
 8101250:	f003 031f 	and.w	r3, r3, #31
 8101254:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8101258:	4618      	mov	r0, r3
 810125a:	bd80      	pop	{r7, pc}
 810125c:	58024400 	.word	0x58024400
 8101260:	08104354 	.word	0x08104354

08101264 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8101264:	b480      	push	{r7}
 8101266:	b083      	sub	sp, #12
 8101268:	af00      	add	r7, sp, #0
 810126a:	6078      	str	r0, [r7, #4]
 810126c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 810126e:	687b      	ldr	r3, [r7, #4]
 8101270:	223f      	movs	r2, #63	; 0x3f
 8101272:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8101274:	4b1a      	ldr	r3, [pc, #104]	; (81012e0 <HAL_RCC_GetClockConfig+0x7c>)
 8101276:	691b      	ldr	r3, [r3, #16]
 8101278:	f003 0207 	and.w	r2, r3, #7
 810127c:	687b      	ldr	r3, [r7, #4]
 810127e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8101280:	4b17      	ldr	r3, [pc, #92]	; (81012e0 <HAL_RCC_GetClockConfig+0x7c>)
 8101282:	699b      	ldr	r3, [r3, #24]
 8101284:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8101288:	687b      	ldr	r3, [r7, #4]
 810128a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 810128c:	4b14      	ldr	r3, [pc, #80]	; (81012e0 <HAL_RCC_GetClockConfig+0x7c>)
 810128e:	699b      	ldr	r3, [r3, #24]
 8101290:	f003 020f 	and.w	r2, r3, #15
 8101294:	687b      	ldr	r3, [r7, #4]
 8101296:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8101298:	4b11      	ldr	r3, [pc, #68]	; (81012e0 <HAL_RCC_GetClockConfig+0x7c>)
 810129a:	699b      	ldr	r3, [r3, #24]
 810129c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 81012a0:	687b      	ldr	r3, [r7, #4]
 81012a2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 81012a4:	4b0e      	ldr	r3, [pc, #56]	; (81012e0 <HAL_RCC_GetClockConfig+0x7c>)
 81012a6:	69db      	ldr	r3, [r3, #28]
 81012a8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 81012ac:	687b      	ldr	r3, [r7, #4]
 81012ae:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 81012b0:	4b0b      	ldr	r3, [pc, #44]	; (81012e0 <HAL_RCC_GetClockConfig+0x7c>)
 81012b2:	69db      	ldr	r3, [r3, #28]
 81012b4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 81012b8:	687b      	ldr	r3, [r7, #4]
 81012ba:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 81012bc:	4b08      	ldr	r3, [pc, #32]	; (81012e0 <HAL_RCC_GetClockConfig+0x7c>)
 81012be:	6a1b      	ldr	r3, [r3, #32]
 81012c0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 81012c4:	687b      	ldr	r3, [r7, #4]
 81012c6:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 81012c8:	4b06      	ldr	r3, [pc, #24]	; (81012e4 <HAL_RCC_GetClockConfig+0x80>)
 81012ca:	681b      	ldr	r3, [r3, #0]
 81012cc:	f003 020f 	and.w	r2, r3, #15
 81012d0:	683b      	ldr	r3, [r7, #0]
 81012d2:	601a      	str	r2, [r3, #0]
}
 81012d4:	bf00      	nop
 81012d6:	370c      	adds	r7, #12
 81012d8:	46bd      	mov	sp, r7
 81012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012de:	4770      	bx	lr
 81012e0:	58024400 	.word	0x58024400
 81012e4:	52002000 	.word	0x52002000

081012e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 81012e8:	b580      	push	{r7, lr}
 81012ea:	b082      	sub	sp, #8
 81012ec:	af00      	add	r7, sp, #0
 81012ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81012f0:	687b      	ldr	r3, [r7, #4]
 81012f2:	2b00      	cmp	r3, #0
 81012f4:	d101      	bne.n	81012fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 81012f6:	2301      	movs	r3, #1
 81012f8:	e049      	b.n	810138e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81012fa:	687b      	ldr	r3, [r7, #4]
 81012fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8101300:	b2db      	uxtb	r3, r3
 8101302:	2b00      	cmp	r3, #0
 8101304:	d106      	bne.n	8101314 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8101306:	687b      	ldr	r3, [r7, #4]
 8101308:	2200      	movs	r2, #0
 810130a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 810130e:	6878      	ldr	r0, [r7, #4]
 8101310:	f000 f841 	bl	8101396 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8101314:	687b      	ldr	r3, [r7, #4]
 8101316:	2202      	movs	r2, #2
 8101318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 810131c:	687b      	ldr	r3, [r7, #4]
 810131e:	681a      	ldr	r2, [r3, #0]
 8101320:	687b      	ldr	r3, [r7, #4]
 8101322:	3304      	adds	r3, #4
 8101324:	4619      	mov	r1, r3
 8101326:	4610      	mov	r0, r2
 8101328:	f000 f9be 	bl	81016a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 810132c:	687b      	ldr	r3, [r7, #4]
 810132e:	2201      	movs	r2, #1
 8101330:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8101334:	687b      	ldr	r3, [r7, #4]
 8101336:	2201      	movs	r2, #1
 8101338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 810133c:	687b      	ldr	r3, [r7, #4]
 810133e:	2201      	movs	r2, #1
 8101340:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8101344:	687b      	ldr	r3, [r7, #4]
 8101346:	2201      	movs	r2, #1
 8101348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810134c:	687b      	ldr	r3, [r7, #4]
 810134e:	2201      	movs	r2, #1
 8101350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8101354:	687b      	ldr	r3, [r7, #4]
 8101356:	2201      	movs	r2, #1
 8101358:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810135c:	687b      	ldr	r3, [r7, #4]
 810135e:	2201      	movs	r2, #1
 8101360:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8101364:	687b      	ldr	r3, [r7, #4]
 8101366:	2201      	movs	r2, #1
 8101368:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810136c:	687b      	ldr	r3, [r7, #4]
 810136e:	2201      	movs	r2, #1
 8101370:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8101374:	687b      	ldr	r3, [r7, #4]
 8101376:	2201      	movs	r2, #1
 8101378:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 810137c:	687b      	ldr	r3, [r7, #4]
 810137e:	2201      	movs	r2, #1
 8101380:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8101384:	687b      	ldr	r3, [r7, #4]
 8101386:	2201      	movs	r2, #1
 8101388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 810138c:	2300      	movs	r3, #0
}
 810138e:	4618      	mov	r0, r3
 8101390:	3708      	adds	r7, #8
 8101392:	46bd      	mov	sp, r7
 8101394:	bd80      	pop	{r7, pc}

08101396 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8101396:	b480      	push	{r7}
 8101398:	b083      	sub	sp, #12
 810139a:	af00      	add	r7, sp, #0
 810139c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 810139e:	bf00      	nop
 81013a0:	370c      	adds	r7, #12
 81013a2:	46bd      	mov	sp, r7
 81013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013a8:	4770      	bx	lr
	...

081013ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 81013ac:	b480      	push	{r7}
 81013ae:	b085      	sub	sp, #20
 81013b0:	af00      	add	r7, sp, #0
 81013b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 81013b4:	687b      	ldr	r3, [r7, #4]
 81013b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81013ba:	b2db      	uxtb	r3, r3
 81013bc:	2b01      	cmp	r3, #1
 81013be:	d001      	beq.n	81013c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 81013c0:	2301      	movs	r3, #1
 81013c2:	e021      	b.n	8101408 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81013c4:	687b      	ldr	r3, [r7, #4]
 81013c6:	2202      	movs	r2, #2
 81013c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 81013cc:	687b      	ldr	r3, [r7, #4]
 81013ce:	681b      	ldr	r3, [r3, #0]
 81013d0:	68da      	ldr	r2, [r3, #12]
 81013d2:	687b      	ldr	r3, [r7, #4]
 81013d4:	681b      	ldr	r3, [r3, #0]
 81013d6:	f042 0201 	orr.w	r2, r2, #1
 81013da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 81013dc:	687b      	ldr	r3, [r7, #4]
 81013de:	681b      	ldr	r3, [r3, #0]
 81013e0:	689a      	ldr	r2, [r3, #8]
 81013e2:	4b0c      	ldr	r3, [pc, #48]	; (8101414 <HAL_TIM_Base_Start_IT+0x68>)
 81013e4:	4013      	ands	r3, r2
 81013e6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81013e8:	68fb      	ldr	r3, [r7, #12]
 81013ea:	2b06      	cmp	r3, #6
 81013ec:	d00b      	beq.n	8101406 <HAL_TIM_Base_Start_IT+0x5a>
 81013ee:	68fb      	ldr	r3, [r7, #12]
 81013f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81013f4:	d007      	beq.n	8101406 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 81013f6:	687b      	ldr	r3, [r7, #4]
 81013f8:	681b      	ldr	r3, [r3, #0]
 81013fa:	681a      	ldr	r2, [r3, #0]
 81013fc:	687b      	ldr	r3, [r7, #4]
 81013fe:	681b      	ldr	r3, [r3, #0]
 8101400:	f042 0201 	orr.w	r2, r2, #1
 8101404:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8101406:	2300      	movs	r3, #0
}
 8101408:	4618      	mov	r0, r3
 810140a:	3714      	adds	r7, #20
 810140c:	46bd      	mov	sp, r7
 810140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101412:	4770      	bx	lr
 8101414:	00010007 	.word	0x00010007

08101418 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8101418:	b580      	push	{r7, lr}
 810141a:	b082      	sub	sp, #8
 810141c:	af00      	add	r7, sp, #0
 810141e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8101420:	687b      	ldr	r3, [r7, #4]
 8101422:	681b      	ldr	r3, [r3, #0]
 8101424:	691b      	ldr	r3, [r3, #16]
 8101426:	f003 0302 	and.w	r3, r3, #2
 810142a:	2b02      	cmp	r3, #2
 810142c:	d122      	bne.n	8101474 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 810142e:	687b      	ldr	r3, [r7, #4]
 8101430:	681b      	ldr	r3, [r3, #0]
 8101432:	68db      	ldr	r3, [r3, #12]
 8101434:	f003 0302 	and.w	r3, r3, #2
 8101438:	2b02      	cmp	r3, #2
 810143a:	d11b      	bne.n	8101474 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 810143c:	687b      	ldr	r3, [r7, #4]
 810143e:	681b      	ldr	r3, [r3, #0]
 8101440:	f06f 0202 	mvn.w	r2, #2
 8101444:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8101446:	687b      	ldr	r3, [r7, #4]
 8101448:	2201      	movs	r2, #1
 810144a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 810144c:	687b      	ldr	r3, [r7, #4]
 810144e:	681b      	ldr	r3, [r3, #0]
 8101450:	699b      	ldr	r3, [r3, #24]
 8101452:	f003 0303 	and.w	r3, r3, #3
 8101456:	2b00      	cmp	r3, #0
 8101458:	d003      	beq.n	8101462 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 810145a:	6878      	ldr	r0, [r7, #4]
 810145c:	f000 f905 	bl	810166a <HAL_TIM_IC_CaptureCallback>
 8101460:	e005      	b.n	810146e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8101462:	6878      	ldr	r0, [r7, #4]
 8101464:	f000 f8f7 	bl	8101656 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8101468:	6878      	ldr	r0, [r7, #4]
 810146a:	f000 f908 	bl	810167e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810146e:	687b      	ldr	r3, [r7, #4]
 8101470:	2200      	movs	r2, #0
 8101472:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8101474:	687b      	ldr	r3, [r7, #4]
 8101476:	681b      	ldr	r3, [r3, #0]
 8101478:	691b      	ldr	r3, [r3, #16]
 810147a:	f003 0304 	and.w	r3, r3, #4
 810147e:	2b04      	cmp	r3, #4
 8101480:	d122      	bne.n	81014c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8101482:	687b      	ldr	r3, [r7, #4]
 8101484:	681b      	ldr	r3, [r3, #0]
 8101486:	68db      	ldr	r3, [r3, #12]
 8101488:	f003 0304 	and.w	r3, r3, #4
 810148c:	2b04      	cmp	r3, #4
 810148e:	d11b      	bne.n	81014c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8101490:	687b      	ldr	r3, [r7, #4]
 8101492:	681b      	ldr	r3, [r3, #0]
 8101494:	f06f 0204 	mvn.w	r2, #4
 8101498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 810149a:	687b      	ldr	r3, [r7, #4]
 810149c:	2202      	movs	r2, #2
 810149e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 81014a0:	687b      	ldr	r3, [r7, #4]
 81014a2:	681b      	ldr	r3, [r3, #0]
 81014a4:	699b      	ldr	r3, [r3, #24]
 81014a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81014aa:	2b00      	cmp	r3, #0
 81014ac:	d003      	beq.n	81014b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81014ae:	6878      	ldr	r0, [r7, #4]
 81014b0:	f000 f8db 	bl	810166a <HAL_TIM_IC_CaptureCallback>
 81014b4:	e005      	b.n	81014c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81014b6:	6878      	ldr	r0, [r7, #4]
 81014b8:	f000 f8cd 	bl	8101656 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81014bc:	6878      	ldr	r0, [r7, #4]
 81014be:	f000 f8de 	bl	810167e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81014c2:	687b      	ldr	r3, [r7, #4]
 81014c4:	2200      	movs	r2, #0
 81014c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 81014c8:	687b      	ldr	r3, [r7, #4]
 81014ca:	681b      	ldr	r3, [r3, #0]
 81014cc:	691b      	ldr	r3, [r3, #16]
 81014ce:	f003 0308 	and.w	r3, r3, #8
 81014d2:	2b08      	cmp	r3, #8
 81014d4:	d122      	bne.n	810151c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 81014d6:	687b      	ldr	r3, [r7, #4]
 81014d8:	681b      	ldr	r3, [r3, #0]
 81014da:	68db      	ldr	r3, [r3, #12]
 81014dc:	f003 0308 	and.w	r3, r3, #8
 81014e0:	2b08      	cmp	r3, #8
 81014e2:	d11b      	bne.n	810151c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 81014e4:	687b      	ldr	r3, [r7, #4]
 81014e6:	681b      	ldr	r3, [r3, #0]
 81014e8:	f06f 0208 	mvn.w	r2, #8
 81014ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 81014ee:	687b      	ldr	r3, [r7, #4]
 81014f0:	2204      	movs	r2, #4
 81014f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 81014f4:	687b      	ldr	r3, [r7, #4]
 81014f6:	681b      	ldr	r3, [r3, #0]
 81014f8:	69db      	ldr	r3, [r3, #28]
 81014fa:	f003 0303 	and.w	r3, r3, #3
 81014fe:	2b00      	cmp	r3, #0
 8101500:	d003      	beq.n	810150a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8101502:	6878      	ldr	r0, [r7, #4]
 8101504:	f000 f8b1 	bl	810166a <HAL_TIM_IC_CaptureCallback>
 8101508:	e005      	b.n	8101516 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810150a:	6878      	ldr	r0, [r7, #4]
 810150c:	f000 f8a3 	bl	8101656 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8101510:	6878      	ldr	r0, [r7, #4]
 8101512:	f000 f8b4 	bl	810167e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8101516:	687b      	ldr	r3, [r7, #4]
 8101518:	2200      	movs	r2, #0
 810151a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 810151c:	687b      	ldr	r3, [r7, #4]
 810151e:	681b      	ldr	r3, [r3, #0]
 8101520:	691b      	ldr	r3, [r3, #16]
 8101522:	f003 0310 	and.w	r3, r3, #16
 8101526:	2b10      	cmp	r3, #16
 8101528:	d122      	bne.n	8101570 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 810152a:	687b      	ldr	r3, [r7, #4]
 810152c:	681b      	ldr	r3, [r3, #0]
 810152e:	68db      	ldr	r3, [r3, #12]
 8101530:	f003 0310 	and.w	r3, r3, #16
 8101534:	2b10      	cmp	r3, #16
 8101536:	d11b      	bne.n	8101570 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8101538:	687b      	ldr	r3, [r7, #4]
 810153a:	681b      	ldr	r3, [r3, #0]
 810153c:	f06f 0210 	mvn.w	r2, #16
 8101540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8101542:	687b      	ldr	r3, [r7, #4]
 8101544:	2208      	movs	r2, #8
 8101546:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8101548:	687b      	ldr	r3, [r7, #4]
 810154a:	681b      	ldr	r3, [r3, #0]
 810154c:	69db      	ldr	r3, [r3, #28]
 810154e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8101552:	2b00      	cmp	r3, #0
 8101554:	d003      	beq.n	810155e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8101556:	6878      	ldr	r0, [r7, #4]
 8101558:	f000 f887 	bl	810166a <HAL_TIM_IC_CaptureCallback>
 810155c:	e005      	b.n	810156a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810155e:	6878      	ldr	r0, [r7, #4]
 8101560:	f000 f879 	bl	8101656 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8101564:	6878      	ldr	r0, [r7, #4]
 8101566:	f000 f88a 	bl	810167e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810156a:	687b      	ldr	r3, [r7, #4]
 810156c:	2200      	movs	r2, #0
 810156e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8101570:	687b      	ldr	r3, [r7, #4]
 8101572:	681b      	ldr	r3, [r3, #0]
 8101574:	691b      	ldr	r3, [r3, #16]
 8101576:	f003 0301 	and.w	r3, r3, #1
 810157a:	2b01      	cmp	r3, #1
 810157c:	d10e      	bne.n	810159c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 810157e:	687b      	ldr	r3, [r7, #4]
 8101580:	681b      	ldr	r3, [r3, #0]
 8101582:	68db      	ldr	r3, [r3, #12]
 8101584:	f003 0301 	and.w	r3, r3, #1
 8101588:	2b01      	cmp	r3, #1
 810158a:	d107      	bne.n	810159c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 810158c:	687b      	ldr	r3, [r7, #4]
 810158e:	681b      	ldr	r3, [r3, #0]
 8101590:	f06f 0201 	mvn.w	r2, #1
 8101594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8101596:	6878      	ldr	r0, [r7, #4]
 8101598:	f7fe ffe8 	bl	810056c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 810159c:	687b      	ldr	r3, [r7, #4]
 810159e:	681b      	ldr	r3, [r3, #0]
 81015a0:	691b      	ldr	r3, [r3, #16]
 81015a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81015a6:	2b80      	cmp	r3, #128	; 0x80
 81015a8:	d10e      	bne.n	81015c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 81015aa:	687b      	ldr	r3, [r7, #4]
 81015ac:	681b      	ldr	r3, [r3, #0]
 81015ae:	68db      	ldr	r3, [r3, #12]
 81015b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81015b4:	2b80      	cmp	r3, #128	; 0x80
 81015b6:	d107      	bne.n	81015c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 81015b8:	687b      	ldr	r3, [r7, #4]
 81015ba:	681b      	ldr	r3, [r3, #0]
 81015bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 81015c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 81015c2:	6878      	ldr	r0, [r7, #4]
 81015c4:	f000 f914 	bl	81017f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 81015c8:	687b      	ldr	r3, [r7, #4]
 81015ca:	681b      	ldr	r3, [r3, #0]
 81015cc:	691b      	ldr	r3, [r3, #16]
 81015ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81015d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81015d6:	d10e      	bne.n	81015f6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 81015d8:	687b      	ldr	r3, [r7, #4]
 81015da:	681b      	ldr	r3, [r3, #0]
 81015dc:	68db      	ldr	r3, [r3, #12]
 81015de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81015e2:	2b80      	cmp	r3, #128	; 0x80
 81015e4:	d107      	bne.n	81015f6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 81015e6:	687b      	ldr	r3, [r7, #4]
 81015e8:	681b      	ldr	r3, [r3, #0]
 81015ea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 81015ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 81015f0:	6878      	ldr	r0, [r7, #4]
 81015f2:	f000 f907 	bl	8101804 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 81015f6:	687b      	ldr	r3, [r7, #4]
 81015f8:	681b      	ldr	r3, [r3, #0]
 81015fa:	691b      	ldr	r3, [r3, #16]
 81015fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8101600:	2b40      	cmp	r3, #64	; 0x40
 8101602:	d10e      	bne.n	8101622 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8101604:	687b      	ldr	r3, [r7, #4]
 8101606:	681b      	ldr	r3, [r3, #0]
 8101608:	68db      	ldr	r3, [r3, #12]
 810160a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810160e:	2b40      	cmp	r3, #64	; 0x40
 8101610:	d107      	bne.n	8101622 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8101612:	687b      	ldr	r3, [r7, #4]
 8101614:	681b      	ldr	r3, [r3, #0]
 8101616:	f06f 0240 	mvn.w	r2, #64	; 0x40
 810161a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 810161c:	6878      	ldr	r0, [r7, #4]
 810161e:	f000 f838 	bl	8101692 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8101622:	687b      	ldr	r3, [r7, #4]
 8101624:	681b      	ldr	r3, [r3, #0]
 8101626:	691b      	ldr	r3, [r3, #16]
 8101628:	f003 0320 	and.w	r3, r3, #32
 810162c:	2b20      	cmp	r3, #32
 810162e:	d10e      	bne.n	810164e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8101630:	687b      	ldr	r3, [r7, #4]
 8101632:	681b      	ldr	r3, [r3, #0]
 8101634:	68db      	ldr	r3, [r3, #12]
 8101636:	f003 0320 	and.w	r3, r3, #32
 810163a:	2b20      	cmp	r3, #32
 810163c:	d107      	bne.n	810164e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 810163e:	687b      	ldr	r3, [r7, #4]
 8101640:	681b      	ldr	r3, [r3, #0]
 8101642:	f06f 0220 	mvn.w	r2, #32
 8101646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8101648:	6878      	ldr	r0, [r7, #4]
 810164a:	f000 f8c7 	bl	81017dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 810164e:	bf00      	nop
 8101650:	3708      	adds	r7, #8
 8101652:	46bd      	mov	sp, r7
 8101654:	bd80      	pop	{r7, pc}

08101656 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8101656:	b480      	push	{r7}
 8101658:	b083      	sub	sp, #12
 810165a:	af00      	add	r7, sp, #0
 810165c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 810165e:	bf00      	nop
 8101660:	370c      	adds	r7, #12
 8101662:	46bd      	mov	sp, r7
 8101664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101668:	4770      	bx	lr

0810166a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 810166a:	b480      	push	{r7}
 810166c:	b083      	sub	sp, #12
 810166e:	af00      	add	r7, sp, #0
 8101670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8101672:	bf00      	nop
 8101674:	370c      	adds	r7, #12
 8101676:	46bd      	mov	sp, r7
 8101678:	f85d 7b04 	ldr.w	r7, [sp], #4
 810167c:	4770      	bx	lr

0810167e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 810167e:	b480      	push	{r7}
 8101680:	b083      	sub	sp, #12
 8101682:	af00      	add	r7, sp, #0
 8101684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8101686:	bf00      	nop
 8101688:	370c      	adds	r7, #12
 810168a:	46bd      	mov	sp, r7
 810168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101690:	4770      	bx	lr

08101692 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8101692:	b480      	push	{r7}
 8101694:	b083      	sub	sp, #12
 8101696:	af00      	add	r7, sp, #0
 8101698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 810169a:	bf00      	nop
 810169c:	370c      	adds	r7, #12
 810169e:	46bd      	mov	sp, r7
 81016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016a4:	4770      	bx	lr
	...

081016a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 81016a8:	b480      	push	{r7}
 81016aa:	b085      	sub	sp, #20
 81016ac:	af00      	add	r7, sp, #0
 81016ae:	6078      	str	r0, [r7, #4]
 81016b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81016b2:	687b      	ldr	r3, [r7, #4]
 81016b4:	681b      	ldr	r3, [r3, #0]
 81016b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81016b8:	687b      	ldr	r3, [r7, #4]
 81016ba:	4a40      	ldr	r2, [pc, #256]	; (81017bc <TIM_Base_SetConfig+0x114>)
 81016bc:	4293      	cmp	r3, r2
 81016be:	d013      	beq.n	81016e8 <TIM_Base_SetConfig+0x40>
 81016c0:	687b      	ldr	r3, [r7, #4]
 81016c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81016c6:	d00f      	beq.n	81016e8 <TIM_Base_SetConfig+0x40>
 81016c8:	687b      	ldr	r3, [r7, #4]
 81016ca:	4a3d      	ldr	r2, [pc, #244]	; (81017c0 <TIM_Base_SetConfig+0x118>)
 81016cc:	4293      	cmp	r3, r2
 81016ce:	d00b      	beq.n	81016e8 <TIM_Base_SetConfig+0x40>
 81016d0:	687b      	ldr	r3, [r7, #4]
 81016d2:	4a3c      	ldr	r2, [pc, #240]	; (81017c4 <TIM_Base_SetConfig+0x11c>)
 81016d4:	4293      	cmp	r3, r2
 81016d6:	d007      	beq.n	81016e8 <TIM_Base_SetConfig+0x40>
 81016d8:	687b      	ldr	r3, [r7, #4]
 81016da:	4a3b      	ldr	r2, [pc, #236]	; (81017c8 <TIM_Base_SetConfig+0x120>)
 81016dc:	4293      	cmp	r3, r2
 81016de:	d003      	beq.n	81016e8 <TIM_Base_SetConfig+0x40>
 81016e0:	687b      	ldr	r3, [r7, #4]
 81016e2:	4a3a      	ldr	r2, [pc, #232]	; (81017cc <TIM_Base_SetConfig+0x124>)
 81016e4:	4293      	cmp	r3, r2
 81016e6:	d108      	bne.n	81016fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81016e8:	68fb      	ldr	r3, [r7, #12]
 81016ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81016ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 81016f0:	683b      	ldr	r3, [r7, #0]
 81016f2:	685b      	ldr	r3, [r3, #4]
 81016f4:	68fa      	ldr	r2, [r7, #12]
 81016f6:	4313      	orrs	r3, r2
 81016f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 81016fa:	687b      	ldr	r3, [r7, #4]
 81016fc:	4a2f      	ldr	r2, [pc, #188]	; (81017bc <TIM_Base_SetConfig+0x114>)
 81016fe:	4293      	cmp	r3, r2
 8101700:	d01f      	beq.n	8101742 <TIM_Base_SetConfig+0x9a>
 8101702:	687b      	ldr	r3, [r7, #4]
 8101704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101708:	d01b      	beq.n	8101742 <TIM_Base_SetConfig+0x9a>
 810170a:	687b      	ldr	r3, [r7, #4]
 810170c:	4a2c      	ldr	r2, [pc, #176]	; (81017c0 <TIM_Base_SetConfig+0x118>)
 810170e:	4293      	cmp	r3, r2
 8101710:	d017      	beq.n	8101742 <TIM_Base_SetConfig+0x9a>
 8101712:	687b      	ldr	r3, [r7, #4]
 8101714:	4a2b      	ldr	r2, [pc, #172]	; (81017c4 <TIM_Base_SetConfig+0x11c>)
 8101716:	4293      	cmp	r3, r2
 8101718:	d013      	beq.n	8101742 <TIM_Base_SetConfig+0x9a>
 810171a:	687b      	ldr	r3, [r7, #4]
 810171c:	4a2a      	ldr	r2, [pc, #168]	; (81017c8 <TIM_Base_SetConfig+0x120>)
 810171e:	4293      	cmp	r3, r2
 8101720:	d00f      	beq.n	8101742 <TIM_Base_SetConfig+0x9a>
 8101722:	687b      	ldr	r3, [r7, #4]
 8101724:	4a29      	ldr	r2, [pc, #164]	; (81017cc <TIM_Base_SetConfig+0x124>)
 8101726:	4293      	cmp	r3, r2
 8101728:	d00b      	beq.n	8101742 <TIM_Base_SetConfig+0x9a>
 810172a:	687b      	ldr	r3, [r7, #4]
 810172c:	4a28      	ldr	r2, [pc, #160]	; (81017d0 <TIM_Base_SetConfig+0x128>)
 810172e:	4293      	cmp	r3, r2
 8101730:	d007      	beq.n	8101742 <TIM_Base_SetConfig+0x9a>
 8101732:	687b      	ldr	r3, [r7, #4]
 8101734:	4a27      	ldr	r2, [pc, #156]	; (81017d4 <TIM_Base_SetConfig+0x12c>)
 8101736:	4293      	cmp	r3, r2
 8101738:	d003      	beq.n	8101742 <TIM_Base_SetConfig+0x9a>
 810173a:	687b      	ldr	r3, [r7, #4]
 810173c:	4a26      	ldr	r2, [pc, #152]	; (81017d8 <TIM_Base_SetConfig+0x130>)
 810173e:	4293      	cmp	r3, r2
 8101740:	d108      	bne.n	8101754 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8101742:	68fb      	ldr	r3, [r7, #12]
 8101744:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8101748:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 810174a:	683b      	ldr	r3, [r7, #0]
 810174c:	68db      	ldr	r3, [r3, #12]
 810174e:	68fa      	ldr	r2, [r7, #12]
 8101750:	4313      	orrs	r3, r2
 8101752:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8101754:	68fb      	ldr	r3, [r7, #12]
 8101756:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 810175a:	683b      	ldr	r3, [r7, #0]
 810175c:	695b      	ldr	r3, [r3, #20]
 810175e:	4313      	orrs	r3, r2
 8101760:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8101762:	687b      	ldr	r3, [r7, #4]
 8101764:	68fa      	ldr	r2, [r7, #12]
 8101766:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8101768:	683b      	ldr	r3, [r7, #0]
 810176a:	689a      	ldr	r2, [r3, #8]
 810176c:	687b      	ldr	r3, [r7, #4]
 810176e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8101770:	683b      	ldr	r3, [r7, #0]
 8101772:	681a      	ldr	r2, [r3, #0]
 8101774:	687b      	ldr	r3, [r7, #4]
 8101776:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8101778:	687b      	ldr	r3, [r7, #4]
 810177a:	4a10      	ldr	r2, [pc, #64]	; (81017bc <TIM_Base_SetConfig+0x114>)
 810177c:	4293      	cmp	r3, r2
 810177e:	d00f      	beq.n	81017a0 <TIM_Base_SetConfig+0xf8>
 8101780:	687b      	ldr	r3, [r7, #4]
 8101782:	4a12      	ldr	r2, [pc, #72]	; (81017cc <TIM_Base_SetConfig+0x124>)
 8101784:	4293      	cmp	r3, r2
 8101786:	d00b      	beq.n	81017a0 <TIM_Base_SetConfig+0xf8>
 8101788:	687b      	ldr	r3, [r7, #4]
 810178a:	4a11      	ldr	r2, [pc, #68]	; (81017d0 <TIM_Base_SetConfig+0x128>)
 810178c:	4293      	cmp	r3, r2
 810178e:	d007      	beq.n	81017a0 <TIM_Base_SetConfig+0xf8>
 8101790:	687b      	ldr	r3, [r7, #4]
 8101792:	4a10      	ldr	r2, [pc, #64]	; (81017d4 <TIM_Base_SetConfig+0x12c>)
 8101794:	4293      	cmp	r3, r2
 8101796:	d003      	beq.n	81017a0 <TIM_Base_SetConfig+0xf8>
 8101798:	687b      	ldr	r3, [r7, #4]
 810179a:	4a0f      	ldr	r2, [pc, #60]	; (81017d8 <TIM_Base_SetConfig+0x130>)
 810179c:	4293      	cmp	r3, r2
 810179e:	d103      	bne.n	81017a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81017a0:	683b      	ldr	r3, [r7, #0]
 81017a2:	691a      	ldr	r2, [r3, #16]
 81017a4:	687b      	ldr	r3, [r7, #4]
 81017a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81017a8:	687b      	ldr	r3, [r7, #4]
 81017aa:	2201      	movs	r2, #1
 81017ac:	615a      	str	r2, [r3, #20]
}
 81017ae:	bf00      	nop
 81017b0:	3714      	adds	r7, #20
 81017b2:	46bd      	mov	sp, r7
 81017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017b8:	4770      	bx	lr
 81017ba:	bf00      	nop
 81017bc:	40010000 	.word	0x40010000
 81017c0:	40000400 	.word	0x40000400
 81017c4:	40000800 	.word	0x40000800
 81017c8:	40000c00 	.word	0x40000c00
 81017cc:	40010400 	.word	0x40010400
 81017d0:	40014000 	.word	0x40014000
 81017d4:	40014400 	.word	0x40014400
 81017d8:	40014800 	.word	0x40014800

081017dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 81017dc:	b480      	push	{r7}
 81017de:	b083      	sub	sp, #12
 81017e0:	af00      	add	r7, sp, #0
 81017e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 81017e4:	bf00      	nop
 81017e6:	370c      	adds	r7, #12
 81017e8:	46bd      	mov	sp, r7
 81017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017ee:	4770      	bx	lr

081017f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 81017f0:	b480      	push	{r7}
 81017f2:	b083      	sub	sp, #12
 81017f4:	af00      	add	r7, sp, #0
 81017f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 81017f8:	bf00      	nop
 81017fa:	370c      	adds	r7, #12
 81017fc:	46bd      	mov	sp, r7
 81017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101802:	4770      	bx	lr

08101804 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8101804:	b480      	push	{r7}
 8101806:	b083      	sub	sp, #12
 8101808:	af00      	add	r7, sp, #0
 810180a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 810180c:	bf00      	nop
 810180e:	370c      	adds	r7, #12
 8101810:	46bd      	mov	sp, r7
 8101812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101816:	4770      	bx	lr

08101818 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8101818:	b480      	push	{r7}
 810181a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 810181c:	bf00      	nop
 810181e:	46bd      	mov	sp, r7
 8101820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101824:	4770      	bx	lr
	...

08101828 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8101828:	b480      	push	{r7}
 810182a:	b085      	sub	sp, #20
 810182c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 810182e:	f3ef 8305 	mrs	r3, IPSR
 8101832:	60bb      	str	r3, [r7, #8]
  return(result);
 8101834:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8101836:	2b00      	cmp	r3, #0
 8101838:	d10f      	bne.n	810185a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 810183a:	f3ef 8310 	mrs	r3, PRIMASK
 810183e:	607b      	str	r3, [r7, #4]
  return(result);
 8101840:	687b      	ldr	r3, [r7, #4]
 8101842:	2b00      	cmp	r3, #0
 8101844:	d105      	bne.n	8101852 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8101846:	f3ef 8311 	mrs	r3, BASEPRI
 810184a:	603b      	str	r3, [r7, #0]
  return(result);
 810184c:	683b      	ldr	r3, [r7, #0]
 810184e:	2b00      	cmp	r3, #0
 8101850:	d007      	beq.n	8101862 <osKernelInitialize+0x3a>
 8101852:	4b0e      	ldr	r3, [pc, #56]	; (810188c <osKernelInitialize+0x64>)
 8101854:	681b      	ldr	r3, [r3, #0]
 8101856:	2b02      	cmp	r3, #2
 8101858:	d103      	bne.n	8101862 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 810185a:	f06f 0305 	mvn.w	r3, #5
 810185e:	60fb      	str	r3, [r7, #12]
 8101860:	e00c      	b.n	810187c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8101862:	4b0a      	ldr	r3, [pc, #40]	; (810188c <osKernelInitialize+0x64>)
 8101864:	681b      	ldr	r3, [r3, #0]
 8101866:	2b00      	cmp	r3, #0
 8101868:	d105      	bne.n	8101876 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 810186a:	4b08      	ldr	r3, [pc, #32]	; (810188c <osKernelInitialize+0x64>)
 810186c:	2201      	movs	r2, #1
 810186e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8101870:	2300      	movs	r3, #0
 8101872:	60fb      	str	r3, [r7, #12]
 8101874:	e002      	b.n	810187c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8101876:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 810187a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 810187c:	68fb      	ldr	r3, [r7, #12]
}
 810187e:	4618      	mov	r0, r3
 8101880:	3714      	adds	r7, #20
 8101882:	46bd      	mov	sp, r7
 8101884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101888:	4770      	bx	lr
 810188a:	bf00      	nop
 810188c:	10000030 	.word	0x10000030

08101890 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8101890:	b580      	push	{r7, lr}
 8101892:	b084      	sub	sp, #16
 8101894:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8101896:	f3ef 8305 	mrs	r3, IPSR
 810189a:	60bb      	str	r3, [r7, #8]
  return(result);
 810189c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 810189e:	2b00      	cmp	r3, #0
 81018a0:	d10f      	bne.n	81018c2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 81018a2:	f3ef 8310 	mrs	r3, PRIMASK
 81018a6:	607b      	str	r3, [r7, #4]
  return(result);
 81018a8:	687b      	ldr	r3, [r7, #4]
 81018aa:	2b00      	cmp	r3, #0
 81018ac:	d105      	bne.n	81018ba <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 81018ae:	f3ef 8311 	mrs	r3, BASEPRI
 81018b2:	603b      	str	r3, [r7, #0]
  return(result);
 81018b4:	683b      	ldr	r3, [r7, #0]
 81018b6:	2b00      	cmp	r3, #0
 81018b8:	d007      	beq.n	81018ca <osKernelStart+0x3a>
 81018ba:	4b0f      	ldr	r3, [pc, #60]	; (81018f8 <osKernelStart+0x68>)
 81018bc:	681b      	ldr	r3, [r3, #0]
 81018be:	2b02      	cmp	r3, #2
 81018c0:	d103      	bne.n	81018ca <osKernelStart+0x3a>
    stat = osErrorISR;
 81018c2:	f06f 0305 	mvn.w	r3, #5
 81018c6:	60fb      	str	r3, [r7, #12]
 81018c8:	e010      	b.n	81018ec <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 81018ca:	4b0b      	ldr	r3, [pc, #44]	; (81018f8 <osKernelStart+0x68>)
 81018cc:	681b      	ldr	r3, [r3, #0]
 81018ce:	2b01      	cmp	r3, #1
 81018d0:	d109      	bne.n	81018e6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 81018d2:	f7ff ffa1 	bl	8101818 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 81018d6:	4b08      	ldr	r3, [pc, #32]	; (81018f8 <osKernelStart+0x68>)
 81018d8:	2202      	movs	r2, #2
 81018da:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 81018dc:	f001 fc86 	bl	81031ec <vTaskStartScheduler>
      stat = osOK;
 81018e0:	2300      	movs	r3, #0
 81018e2:	60fb      	str	r3, [r7, #12]
 81018e4:	e002      	b.n	81018ec <osKernelStart+0x5c>
    } else {
      stat = osError;
 81018e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 81018ea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 81018ec:	68fb      	ldr	r3, [r7, #12]
}
 81018ee:	4618      	mov	r0, r3
 81018f0:	3710      	adds	r7, #16
 81018f2:	46bd      	mov	sp, r7
 81018f4:	bd80      	pop	{r7, pc}
 81018f6:	bf00      	nop
 81018f8:	10000030 	.word	0x10000030

081018fc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 81018fc:	b580      	push	{r7, lr}
 81018fe:	b090      	sub	sp, #64	; 0x40
 8101900:	af04      	add	r7, sp, #16
 8101902:	60f8      	str	r0, [r7, #12]
 8101904:	60b9      	str	r1, [r7, #8]
 8101906:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8101908:	2300      	movs	r3, #0
 810190a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 810190c:	f3ef 8305 	mrs	r3, IPSR
 8101910:	61fb      	str	r3, [r7, #28]
  return(result);
 8101912:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8101914:	2b00      	cmp	r3, #0
 8101916:	f040 808f 	bne.w	8101a38 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 810191a:	f3ef 8310 	mrs	r3, PRIMASK
 810191e:	61bb      	str	r3, [r7, #24]
  return(result);
 8101920:	69bb      	ldr	r3, [r7, #24]
 8101922:	2b00      	cmp	r3, #0
 8101924:	d105      	bne.n	8101932 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8101926:	f3ef 8311 	mrs	r3, BASEPRI
 810192a:	617b      	str	r3, [r7, #20]
  return(result);
 810192c:	697b      	ldr	r3, [r7, #20]
 810192e:	2b00      	cmp	r3, #0
 8101930:	d003      	beq.n	810193a <osThreadNew+0x3e>
 8101932:	4b44      	ldr	r3, [pc, #272]	; (8101a44 <osThreadNew+0x148>)
 8101934:	681b      	ldr	r3, [r3, #0]
 8101936:	2b02      	cmp	r3, #2
 8101938:	d07e      	beq.n	8101a38 <osThreadNew+0x13c>
 810193a:	68fb      	ldr	r3, [r7, #12]
 810193c:	2b00      	cmp	r3, #0
 810193e:	d07b      	beq.n	8101a38 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8101940:	2380      	movs	r3, #128	; 0x80
 8101942:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8101944:	2318      	movs	r3, #24
 8101946:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8101948:	2300      	movs	r3, #0
 810194a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 810194c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8101950:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8101952:	687b      	ldr	r3, [r7, #4]
 8101954:	2b00      	cmp	r3, #0
 8101956:	d045      	beq.n	81019e4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8101958:	687b      	ldr	r3, [r7, #4]
 810195a:	681b      	ldr	r3, [r3, #0]
 810195c:	2b00      	cmp	r3, #0
 810195e:	d002      	beq.n	8101966 <osThreadNew+0x6a>
        name = attr->name;
 8101960:	687b      	ldr	r3, [r7, #4]
 8101962:	681b      	ldr	r3, [r3, #0]
 8101964:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8101966:	687b      	ldr	r3, [r7, #4]
 8101968:	699b      	ldr	r3, [r3, #24]
 810196a:	2b00      	cmp	r3, #0
 810196c:	d002      	beq.n	8101974 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 810196e:	687b      	ldr	r3, [r7, #4]
 8101970:	699b      	ldr	r3, [r3, #24]
 8101972:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8101974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101976:	2b00      	cmp	r3, #0
 8101978:	d008      	beq.n	810198c <osThreadNew+0x90>
 810197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810197c:	2b38      	cmp	r3, #56	; 0x38
 810197e:	d805      	bhi.n	810198c <osThreadNew+0x90>
 8101980:	687b      	ldr	r3, [r7, #4]
 8101982:	685b      	ldr	r3, [r3, #4]
 8101984:	f003 0301 	and.w	r3, r3, #1
 8101988:	2b00      	cmp	r3, #0
 810198a:	d001      	beq.n	8101990 <osThreadNew+0x94>
        return (NULL);
 810198c:	2300      	movs	r3, #0
 810198e:	e054      	b.n	8101a3a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8101990:	687b      	ldr	r3, [r7, #4]
 8101992:	695b      	ldr	r3, [r3, #20]
 8101994:	2b00      	cmp	r3, #0
 8101996:	d003      	beq.n	81019a0 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8101998:	687b      	ldr	r3, [r7, #4]
 810199a:	695b      	ldr	r3, [r3, #20]
 810199c:	089b      	lsrs	r3, r3, #2
 810199e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 81019a0:	687b      	ldr	r3, [r7, #4]
 81019a2:	689b      	ldr	r3, [r3, #8]
 81019a4:	2b00      	cmp	r3, #0
 81019a6:	d00e      	beq.n	81019c6 <osThreadNew+0xca>
 81019a8:	687b      	ldr	r3, [r7, #4]
 81019aa:	68db      	ldr	r3, [r3, #12]
 81019ac:	2b5b      	cmp	r3, #91	; 0x5b
 81019ae:	d90a      	bls.n	81019c6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 81019b0:	687b      	ldr	r3, [r7, #4]
 81019b2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 81019b4:	2b00      	cmp	r3, #0
 81019b6:	d006      	beq.n	81019c6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 81019b8:	687b      	ldr	r3, [r7, #4]
 81019ba:	695b      	ldr	r3, [r3, #20]
 81019bc:	2b00      	cmp	r3, #0
 81019be:	d002      	beq.n	81019c6 <osThreadNew+0xca>
        mem = 1;
 81019c0:	2301      	movs	r3, #1
 81019c2:	623b      	str	r3, [r7, #32]
 81019c4:	e010      	b.n	81019e8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 81019c6:	687b      	ldr	r3, [r7, #4]
 81019c8:	689b      	ldr	r3, [r3, #8]
 81019ca:	2b00      	cmp	r3, #0
 81019cc:	d10c      	bne.n	81019e8 <osThreadNew+0xec>
 81019ce:	687b      	ldr	r3, [r7, #4]
 81019d0:	68db      	ldr	r3, [r3, #12]
 81019d2:	2b00      	cmp	r3, #0
 81019d4:	d108      	bne.n	81019e8 <osThreadNew+0xec>
 81019d6:	687b      	ldr	r3, [r7, #4]
 81019d8:	691b      	ldr	r3, [r3, #16]
 81019da:	2b00      	cmp	r3, #0
 81019dc:	d104      	bne.n	81019e8 <osThreadNew+0xec>
          mem = 0;
 81019de:	2300      	movs	r3, #0
 81019e0:	623b      	str	r3, [r7, #32]
 81019e2:	e001      	b.n	81019e8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 81019e4:	2300      	movs	r3, #0
 81019e6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 81019e8:	6a3b      	ldr	r3, [r7, #32]
 81019ea:	2b01      	cmp	r3, #1
 81019ec:	d110      	bne.n	8101a10 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 81019ee:	687b      	ldr	r3, [r7, #4]
 81019f0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 81019f2:	687a      	ldr	r2, [r7, #4]
 81019f4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 81019f6:	9202      	str	r2, [sp, #8]
 81019f8:	9301      	str	r3, [sp, #4]
 81019fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81019fc:	9300      	str	r3, [sp, #0]
 81019fe:	68bb      	ldr	r3, [r7, #8]
 8101a00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8101a02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8101a04:	68f8      	ldr	r0, [r7, #12]
 8101a06:	f001 fa1f 	bl	8102e48 <xTaskCreateStatic>
 8101a0a:	4603      	mov	r3, r0
 8101a0c:	613b      	str	r3, [r7, #16]
 8101a0e:	e013      	b.n	8101a38 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8101a10:	6a3b      	ldr	r3, [r7, #32]
 8101a12:	2b00      	cmp	r3, #0
 8101a14:	d110      	bne.n	8101a38 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8101a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8101a18:	b29a      	uxth	r2, r3
 8101a1a:	f107 0310 	add.w	r3, r7, #16
 8101a1e:	9301      	str	r3, [sp, #4]
 8101a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101a22:	9300      	str	r3, [sp, #0]
 8101a24:	68bb      	ldr	r3, [r7, #8]
 8101a26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8101a28:	68f8      	ldr	r0, [r7, #12]
 8101a2a:	f001 fa67 	bl	8102efc <xTaskCreate>
 8101a2e:	4603      	mov	r3, r0
 8101a30:	2b01      	cmp	r3, #1
 8101a32:	d001      	beq.n	8101a38 <osThreadNew+0x13c>
          hTask = NULL;
 8101a34:	2300      	movs	r3, #0
 8101a36:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8101a38:	693b      	ldr	r3, [r7, #16]
}
 8101a3a:	4618      	mov	r0, r3
 8101a3c:	3730      	adds	r7, #48	; 0x30
 8101a3e:	46bd      	mov	sp, r7
 8101a40:	bd80      	pop	{r7, pc}
 8101a42:	bf00      	nop
 8101a44:	10000030 	.word	0x10000030

08101a48 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8101a48:	b580      	push	{r7, lr}
 8101a4a:	b086      	sub	sp, #24
 8101a4c:	af00      	add	r7, sp, #0
 8101a4e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8101a50:	f3ef 8305 	mrs	r3, IPSR
 8101a54:	613b      	str	r3, [r7, #16]
  return(result);
 8101a56:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8101a58:	2b00      	cmp	r3, #0
 8101a5a:	d10f      	bne.n	8101a7c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8101a5c:	f3ef 8310 	mrs	r3, PRIMASK
 8101a60:	60fb      	str	r3, [r7, #12]
  return(result);
 8101a62:	68fb      	ldr	r3, [r7, #12]
 8101a64:	2b00      	cmp	r3, #0
 8101a66:	d105      	bne.n	8101a74 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8101a68:	f3ef 8311 	mrs	r3, BASEPRI
 8101a6c:	60bb      	str	r3, [r7, #8]
  return(result);
 8101a6e:	68bb      	ldr	r3, [r7, #8]
 8101a70:	2b00      	cmp	r3, #0
 8101a72:	d007      	beq.n	8101a84 <osDelay+0x3c>
 8101a74:	4b0a      	ldr	r3, [pc, #40]	; (8101aa0 <osDelay+0x58>)
 8101a76:	681b      	ldr	r3, [r3, #0]
 8101a78:	2b02      	cmp	r3, #2
 8101a7a:	d103      	bne.n	8101a84 <osDelay+0x3c>
    stat = osErrorISR;
 8101a7c:	f06f 0305 	mvn.w	r3, #5
 8101a80:	617b      	str	r3, [r7, #20]
 8101a82:	e007      	b.n	8101a94 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8101a84:	2300      	movs	r3, #0
 8101a86:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8101a88:	687b      	ldr	r3, [r7, #4]
 8101a8a:	2b00      	cmp	r3, #0
 8101a8c:	d002      	beq.n	8101a94 <osDelay+0x4c>
      vTaskDelay(ticks);
 8101a8e:	6878      	ldr	r0, [r7, #4]
 8101a90:	f001 fb78 	bl	8103184 <vTaskDelay>
    }
  }

  return (stat);
 8101a94:	697b      	ldr	r3, [r7, #20]
}
 8101a96:	4618      	mov	r0, r3
 8101a98:	3718      	adds	r7, #24
 8101a9a:	46bd      	mov	sp, r7
 8101a9c:	bd80      	pop	{r7, pc}
 8101a9e:	bf00      	nop
 8101aa0:	10000030 	.word	0x10000030

08101aa4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8101aa4:	b480      	push	{r7}
 8101aa6:	b085      	sub	sp, #20
 8101aa8:	af00      	add	r7, sp, #0
 8101aaa:	60f8      	str	r0, [r7, #12]
 8101aac:	60b9      	str	r1, [r7, #8]
 8101aae:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8101ab0:	68fb      	ldr	r3, [r7, #12]
 8101ab2:	4a07      	ldr	r2, [pc, #28]	; (8101ad0 <vApplicationGetIdleTaskMemory+0x2c>)
 8101ab4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8101ab6:	68bb      	ldr	r3, [r7, #8]
 8101ab8:	4a06      	ldr	r2, [pc, #24]	; (8101ad4 <vApplicationGetIdleTaskMemory+0x30>)
 8101aba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8101abc:	687b      	ldr	r3, [r7, #4]
 8101abe:	2280      	movs	r2, #128	; 0x80
 8101ac0:	601a      	str	r2, [r3, #0]
}
 8101ac2:	bf00      	nop
 8101ac4:	3714      	adds	r7, #20
 8101ac6:	46bd      	mov	sp, r7
 8101ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101acc:	4770      	bx	lr
 8101ace:	bf00      	nop
 8101ad0:	10000034 	.word	0x10000034
 8101ad4:	10000090 	.word	0x10000090

08101ad8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8101ad8:	b480      	push	{r7}
 8101ada:	b085      	sub	sp, #20
 8101adc:	af00      	add	r7, sp, #0
 8101ade:	60f8      	str	r0, [r7, #12]
 8101ae0:	60b9      	str	r1, [r7, #8]
 8101ae2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8101ae4:	68fb      	ldr	r3, [r7, #12]
 8101ae6:	4a07      	ldr	r2, [pc, #28]	; (8101b04 <vApplicationGetTimerTaskMemory+0x2c>)
 8101ae8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8101aea:	68bb      	ldr	r3, [r7, #8]
 8101aec:	4a06      	ldr	r2, [pc, #24]	; (8101b08 <vApplicationGetTimerTaskMemory+0x30>)
 8101aee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8101af0:	687b      	ldr	r3, [r7, #4]
 8101af2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8101af6:	601a      	str	r2, [r3, #0]
}
 8101af8:	bf00      	nop
 8101afa:	3714      	adds	r7, #20
 8101afc:	46bd      	mov	sp, r7
 8101afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b02:	4770      	bx	lr
 8101b04:	10000290 	.word	0x10000290
 8101b08:	100002ec 	.word	0x100002ec

08101b0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8101b0c:	b580      	push	{r7, lr}
 8101b0e:	b08a      	sub	sp, #40	; 0x28
 8101b10:	af00      	add	r7, sp, #0
 8101b12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8101b14:	2300      	movs	r3, #0
 8101b16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8101b18:	f001 fbcc 	bl	81032b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8101b1c:	4b57      	ldr	r3, [pc, #348]	; (8101c7c <pvPortMalloc+0x170>)
 8101b1e:	681b      	ldr	r3, [r3, #0]
 8101b20:	2b00      	cmp	r3, #0
 8101b22:	d101      	bne.n	8101b28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8101b24:	f000 f90c 	bl	8101d40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8101b28:	4b55      	ldr	r3, [pc, #340]	; (8101c80 <pvPortMalloc+0x174>)
 8101b2a:	681a      	ldr	r2, [r3, #0]
 8101b2c:	687b      	ldr	r3, [r7, #4]
 8101b2e:	4013      	ands	r3, r2
 8101b30:	2b00      	cmp	r3, #0
 8101b32:	f040 808c 	bne.w	8101c4e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8101b36:	687b      	ldr	r3, [r7, #4]
 8101b38:	2b00      	cmp	r3, #0
 8101b3a:	d01c      	beq.n	8101b76 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8101b3c:	2208      	movs	r2, #8
 8101b3e:	687b      	ldr	r3, [r7, #4]
 8101b40:	4413      	add	r3, r2
 8101b42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8101b44:	687b      	ldr	r3, [r7, #4]
 8101b46:	f003 0307 	and.w	r3, r3, #7
 8101b4a:	2b00      	cmp	r3, #0
 8101b4c:	d013      	beq.n	8101b76 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8101b4e:	687b      	ldr	r3, [r7, #4]
 8101b50:	f023 0307 	bic.w	r3, r3, #7
 8101b54:	3308      	adds	r3, #8
 8101b56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8101b58:	687b      	ldr	r3, [r7, #4]
 8101b5a:	f003 0307 	and.w	r3, r3, #7
 8101b5e:	2b00      	cmp	r3, #0
 8101b60:	d009      	beq.n	8101b76 <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8101b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8101b66:	f383 8811 	msr	BASEPRI, r3
 8101b6a:	f3bf 8f6f 	isb	sy
 8101b6e:	f3bf 8f4f 	dsb	sy
 8101b72:	617b      	str	r3, [r7, #20]
 8101b74:	e7fe      	b.n	8101b74 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8101b76:	687b      	ldr	r3, [r7, #4]
 8101b78:	2b00      	cmp	r3, #0
 8101b7a:	d068      	beq.n	8101c4e <pvPortMalloc+0x142>
 8101b7c:	4b41      	ldr	r3, [pc, #260]	; (8101c84 <pvPortMalloc+0x178>)
 8101b7e:	681b      	ldr	r3, [r3, #0]
 8101b80:	687a      	ldr	r2, [r7, #4]
 8101b82:	429a      	cmp	r2, r3
 8101b84:	d863      	bhi.n	8101c4e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8101b86:	4b40      	ldr	r3, [pc, #256]	; (8101c88 <pvPortMalloc+0x17c>)
 8101b88:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8101b8a:	4b3f      	ldr	r3, [pc, #252]	; (8101c88 <pvPortMalloc+0x17c>)
 8101b8c:	681b      	ldr	r3, [r3, #0]
 8101b8e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8101b90:	e004      	b.n	8101b9c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8101b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101b94:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8101b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101b98:	681b      	ldr	r3, [r3, #0]
 8101b9a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8101b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101b9e:	685b      	ldr	r3, [r3, #4]
 8101ba0:	687a      	ldr	r2, [r7, #4]
 8101ba2:	429a      	cmp	r2, r3
 8101ba4:	d903      	bls.n	8101bae <pvPortMalloc+0xa2>
 8101ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101ba8:	681b      	ldr	r3, [r3, #0]
 8101baa:	2b00      	cmp	r3, #0
 8101bac:	d1f1      	bne.n	8101b92 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8101bae:	4b33      	ldr	r3, [pc, #204]	; (8101c7c <pvPortMalloc+0x170>)
 8101bb0:	681b      	ldr	r3, [r3, #0]
 8101bb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8101bb4:	429a      	cmp	r2, r3
 8101bb6:	d04a      	beq.n	8101c4e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8101bb8:	6a3b      	ldr	r3, [r7, #32]
 8101bba:	681b      	ldr	r3, [r3, #0]
 8101bbc:	2208      	movs	r2, #8
 8101bbe:	4413      	add	r3, r2
 8101bc0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8101bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101bc4:	681a      	ldr	r2, [r3, #0]
 8101bc6:	6a3b      	ldr	r3, [r7, #32]
 8101bc8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8101bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101bcc:	685a      	ldr	r2, [r3, #4]
 8101bce:	687b      	ldr	r3, [r7, #4]
 8101bd0:	1ad2      	subs	r2, r2, r3
 8101bd2:	2308      	movs	r3, #8
 8101bd4:	005b      	lsls	r3, r3, #1
 8101bd6:	429a      	cmp	r2, r3
 8101bd8:	d91e      	bls.n	8101c18 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8101bda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8101bdc:	687b      	ldr	r3, [r7, #4]
 8101bde:	4413      	add	r3, r2
 8101be0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8101be2:	69bb      	ldr	r3, [r7, #24]
 8101be4:	f003 0307 	and.w	r3, r3, #7
 8101be8:	2b00      	cmp	r3, #0
 8101bea:	d009      	beq.n	8101c00 <pvPortMalloc+0xf4>
 8101bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8101bf0:	f383 8811 	msr	BASEPRI, r3
 8101bf4:	f3bf 8f6f 	isb	sy
 8101bf8:	f3bf 8f4f 	dsb	sy
 8101bfc:	613b      	str	r3, [r7, #16]
 8101bfe:	e7fe      	b.n	8101bfe <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8101c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c02:	685a      	ldr	r2, [r3, #4]
 8101c04:	687b      	ldr	r3, [r7, #4]
 8101c06:	1ad2      	subs	r2, r2, r3
 8101c08:	69bb      	ldr	r3, [r7, #24]
 8101c0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8101c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c0e:	687a      	ldr	r2, [r7, #4]
 8101c10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8101c12:	69b8      	ldr	r0, [r7, #24]
 8101c14:	f000 f8f6 	bl	8101e04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8101c18:	4b1a      	ldr	r3, [pc, #104]	; (8101c84 <pvPortMalloc+0x178>)
 8101c1a:	681a      	ldr	r2, [r3, #0]
 8101c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c1e:	685b      	ldr	r3, [r3, #4]
 8101c20:	1ad3      	subs	r3, r2, r3
 8101c22:	4a18      	ldr	r2, [pc, #96]	; (8101c84 <pvPortMalloc+0x178>)
 8101c24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8101c26:	4b17      	ldr	r3, [pc, #92]	; (8101c84 <pvPortMalloc+0x178>)
 8101c28:	681a      	ldr	r2, [r3, #0]
 8101c2a:	4b18      	ldr	r3, [pc, #96]	; (8101c8c <pvPortMalloc+0x180>)
 8101c2c:	681b      	ldr	r3, [r3, #0]
 8101c2e:	429a      	cmp	r2, r3
 8101c30:	d203      	bcs.n	8101c3a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8101c32:	4b14      	ldr	r3, [pc, #80]	; (8101c84 <pvPortMalloc+0x178>)
 8101c34:	681b      	ldr	r3, [r3, #0]
 8101c36:	4a15      	ldr	r2, [pc, #84]	; (8101c8c <pvPortMalloc+0x180>)
 8101c38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8101c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c3c:	685a      	ldr	r2, [r3, #4]
 8101c3e:	4b10      	ldr	r3, [pc, #64]	; (8101c80 <pvPortMalloc+0x174>)
 8101c40:	681b      	ldr	r3, [r3, #0]
 8101c42:	431a      	orrs	r2, r3
 8101c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8101c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c4a:	2200      	movs	r2, #0
 8101c4c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8101c4e:	f001 fb3f 	bl	81032d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8101c52:	69fb      	ldr	r3, [r7, #28]
 8101c54:	f003 0307 	and.w	r3, r3, #7
 8101c58:	2b00      	cmp	r3, #0
 8101c5a:	d009      	beq.n	8101c70 <pvPortMalloc+0x164>
 8101c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8101c60:	f383 8811 	msr	BASEPRI, r3
 8101c64:	f3bf 8f6f 	isb	sy
 8101c68:	f3bf 8f4f 	dsb	sy
 8101c6c:	60fb      	str	r3, [r7, #12]
 8101c6e:	e7fe      	b.n	8101c6e <pvPortMalloc+0x162>
	return pvReturn;
 8101c70:	69fb      	ldr	r3, [r7, #28]
}
 8101c72:	4618      	mov	r0, r3
 8101c74:	3728      	adds	r7, #40	; 0x28
 8101c76:	46bd      	mov	sp, r7
 8101c78:	bd80      	pop	{r7, pc}
 8101c7a:	bf00      	nop
 8101c7c:	100042f4 	.word	0x100042f4
 8101c80:	10004300 	.word	0x10004300
 8101c84:	100042f8 	.word	0x100042f8
 8101c88:	100042ec 	.word	0x100042ec
 8101c8c:	100042fc 	.word	0x100042fc

08101c90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8101c90:	b580      	push	{r7, lr}
 8101c92:	b086      	sub	sp, #24
 8101c94:	af00      	add	r7, sp, #0
 8101c96:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8101c98:	687b      	ldr	r3, [r7, #4]
 8101c9a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8101c9c:	687b      	ldr	r3, [r7, #4]
 8101c9e:	2b00      	cmp	r3, #0
 8101ca0:	d046      	beq.n	8101d30 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8101ca2:	2308      	movs	r3, #8
 8101ca4:	425b      	negs	r3, r3
 8101ca6:	697a      	ldr	r2, [r7, #20]
 8101ca8:	4413      	add	r3, r2
 8101caa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8101cac:	697b      	ldr	r3, [r7, #20]
 8101cae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8101cb0:	693b      	ldr	r3, [r7, #16]
 8101cb2:	685a      	ldr	r2, [r3, #4]
 8101cb4:	4b20      	ldr	r3, [pc, #128]	; (8101d38 <vPortFree+0xa8>)
 8101cb6:	681b      	ldr	r3, [r3, #0]
 8101cb8:	4013      	ands	r3, r2
 8101cba:	2b00      	cmp	r3, #0
 8101cbc:	d109      	bne.n	8101cd2 <vPortFree+0x42>
 8101cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8101cc2:	f383 8811 	msr	BASEPRI, r3
 8101cc6:	f3bf 8f6f 	isb	sy
 8101cca:	f3bf 8f4f 	dsb	sy
 8101cce:	60fb      	str	r3, [r7, #12]
 8101cd0:	e7fe      	b.n	8101cd0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8101cd2:	693b      	ldr	r3, [r7, #16]
 8101cd4:	681b      	ldr	r3, [r3, #0]
 8101cd6:	2b00      	cmp	r3, #0
 8101cd8:	d009      	beq.n	8101cee <vPortFree+0x5e>
 8101cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8101cde:	f383 8811 	msr	BASEPRI, r3
 8101ce2:	f3bf 8f6f 	isb	sy
 8101ce6:	f3bf 8f4f 	dsb	sy
 8101cea:	60bb      	str	r3, [r7, #8]
 8101cec:	e7fe      	b.n	8101cec <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8101cee:	693b      	ldr	r3, [r7, #16]
 8101cf0:	685a      	ldr	r2, [r3, #4]
 8101cf2:	4b11      	ldr	r3, [pc, #68]	; (8101d38 <vPortFree+0xa8>)
 8101cf4:	681b      	ldr	r3, [r3, #0]
 8101cf6:	4013      	ands	r3, r2
 8101cf8:	2b00      	cmp	r3, #0
 8101cfa:	d019      	beq.n	8101d30 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8101cfc:	693b      	ldr	r3, [r7, #16]
 8101cfe:	681b      	ldr	r3, [r3, #0]
 8101d00:	2b00      	cmp	r3, #0
 8101d02:	d115      	bne.n	8101d30 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8101d04:	693b      	ldr	r3, [r7, #16]
 8101d06:	685a      	ldr	r2, [r3, #4]
 8101d08:	4b0b      	ldr	r3, [pc, #44]	; (8101d38 <vPortFree+0xa8>)
 8101d0a:	681b      	ldr	r3, [r3, #0]
 8101d0c:	43db      	mvns	r3, r3
 8101d0e:	401a      	ands	r2, r3
 8101d10:	693b      	ldr	r3, [r7, #16]
 8101d12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8101d14:	f001 face 	bl	81032b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8101d18:	693b      	ldr	r3, [r7, #16]
 8101d1a:	685a      	ldr	r2, [r3, #4]
 8101d1c:	4b07      	ldr	r3, [pc, #28]	; (8101d3c <vPortFree+0xac>)
 8101d1e:	681b      	ldr	r3, [r3, #0]
 8101d20:	4413      	add	r3, r2
 8101d22:	4a06      	ldr	r2, [pc, #24]	; (8101d3c <vPortFree+0xac>)
 8101d24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8101d26:	6938      	ldr	r0, [r7, #16]
 8101d28:	f000 f86c 	bl	8101e04 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8101d2c:	f001 fad0 	bl	81032d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8101d30:	bf00      	nop
 8101d32:	3718      	adds	r7, #24
 8101d34:	46bd      	mov	sp, r7
 8101d36:	bd80      	pop	{r7, pc}
 8101d38:	10004300 	.word	0x10004300
 8101d3c:	100042f8 	.word	0x100042f8

08101d40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8101d40:	b480      	push	{r7}
 8101d42:	b085      	sub	sp, #20
 8101d44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8101d46:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8101d4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8101d4c:	4b27      	ldr	r3, [pc, #156]	; (8101dec <prvHeapInit+0xac>)
 8101d4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8101d50:	68fb      	ldr	r3, [r7, #12]
 8101d52:	f003 0307 	and.w	r3, r3, #7
 8101d56:	2b00      	cmp	r3, #0
 8101d58:	d00c      	beq.n	8101d74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8101d5a:	68fb      	ldr	r3, [r7, #12]
 8101d5c:	3307      	adds	r3, #7
 8101d5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8101d60:	68fb      	ldr	r3, [r7, #12]
 8101d62:	f023 0307 	bic.w	r3, r3, #7
 8101d66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8101d68:	68ba      	ldr	r2, [r7, #8]
 8101d6a:	68fb      	ldr	r3, [r7, #12]
 8101d6c:	1ad3      	subs	r3, r2, r3
 8101d6e:	4a1f      	ldr	r2, [pc, #124]	; (8101dec <prvHeapInit+0xac>)
 8101d70:	4413      	add	r3, r2
 8101d72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8101d74:	68fb      	ldr	r3, [r7, #12]
 8101d76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8101d78:	4a1d      	ldr	r2, [pc, #116]	; (8101df0 <prvHeapInit+0xb0>)
 8101d7a:	687b      	ldr	r3, [r7, #4]
 8101d7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8101d7e:	4b1c      	ldr	r3, [pc, #112]	; (8101df0 <prvHeapInit+0xb0>)
 8101d80:	2200      	movs	r2, #0
 8101d82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8101d84:	687b      	ldr	r3, [r7, #4]
 8101d86:	68ba      	ldr	r2, [r7, #8]
 8101d88:	4413      	add	r3, r2
 8101d8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8101d8c:	2208      	movs	r2, #8
 8101d8e:	68fb      	ldr	r3, [r7, #12]
 8101d90:	1a9b      	subs	r3, r3, r2
 8101d92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8101d94:	68fb      	ldr	r3, [r7, #12]
 8101d96:	f023 0307 	bic.w	r3, r3, #7
 8101d9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8101d9c:	68fb      	ldr	r3, [r7, #12]
 8101d9e:	4a15      	ldr	r2, [pc, #84]	; (8101df4 <prvHeapInit+0xb4>)
 8101da0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8101da2:	4b14      	ldr	r3, [pc, #80]	; (8101df4 <prvHeapInit+0xb4>)
 8101da4:	681b      	ldr	r3, [r3, #0]
 8101da6:	2200      	movs	r2, #0
 8101da8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8101daa:	4b12      	ldr	r3, [pc, #72]	; (8101df4 <prvHeapInit+0xb4>)
 8101dac:	681b      	ldr	r3, [r3, #0]
 8101dae:	2200      	movs	r2, #0
 8101db0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8101db2:	687b      	ldr	r3, [r7, #4]
 8101db4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8101db6:	683b      	ldr	r3, [r7, #0]
 8101db8:	68fa      	ldr	r2, [r7, #12]
 8101dba:	1ad2      	subs	r2, r2, r3
 8101dbc:	683b      	ldr	r3, [r7, #0]
 8101dbe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8101dc0:	4b0c      	ldr	r3, [pc, #48]	; (8101df4 <prvHeapInit+0xb4>)
 8101dc2:	681a      	ldr	r2, [r3, #0]
 8101dc4:	683b      	ldr	r3, [r7, #0]
 8101dc6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8101dc8:	683b      	ldr	r3, [r7, #0]
 8101dca:	685b      	ldr	r3, [r3, #4]
 8101dcc:	4a0a      	ldr	r2, [pc, #40]	; (8101df8 <prvHeapInit+0xb8>)
 8101dce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8101dd0:	683b      	ldr	r3, [r7, #0]
 8101dd2:	685b      	ldr	r3, [r3, #4]
 8101dd4:	4a09      	ldr	r2, [pc, #36]	; (8101dfc <prvHeapInit+0xbc>)
 8101dd6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8101dd8:	4b09      	ldr	r3, [pc, #36]	; (8101e00 <prvHeapInit+0xc0>)
 8101dda:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8101dde:	601a      	str	r2, [r3, #0]
}
 8101de0:	bf00      	nop
 8101de2:	3714      	adds	r7, #20
 8101de4:	46bd      	mov	sp, r7
 8101de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dea:	4770      	bx	lr
 8101dec:	100006ec 	.word	0x100006ec
 8101df0:	100042ec 	.word	0x100042ec
 8101df4:	100042f4 	.word	0x100042f4
 8101df8:	100042fc 	.word	0x100042fc
 8101dfc:	100042f8 	.word	0x100042f8
 8101e00:	10004300 	.word	0x10004300

08101e04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8101e04:	b480      	push	{r7}
 8101e06:	b085      	sub	sp, #20
 8101e08:	af00      	add	r7, sp, #0
 8101e0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8101e0c:	4b28      	ldr	r3, [pc, #160]	; (8101eb0 <prvInsertBlockIntoFreeList+0xac>)
 8101e0e:	60fb      	str	r3, [r7, #12]
 8101e10:	e002      	b.n	8101e18 <prvInsertBlockIntoFreeList+0x14>
 8101e12:	68fb      	ldr	r3, [r7, #12]
 8101e14:	681b      	ldr	r3, [r3, #0]
 8101e16:	60fb      	str	r3, [r7, #12]
 8101e18:	68fb      	ldr	r3, [r7, #12]
 8101e1a:	681b      	ldr	r3, [r3, #0]
 8101e1c:	687a      	ldr	r2, [r7, #4]
 8101e1e:	429a      	cmp	r2, r3
 8101e20:	d8f7      	bhi.n	8101e12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8101e22:	68fb      	ldr	r3, [r7, #12]
 8101e24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8101e26:	68fb      	ldr	r3, [r7, #12]
 8101e28:	685b      	ldr	r3, [r3, #4]
 8101e2a:	68ba      	ldr	r2, [r7, #8]
 8101e2c:	4413      	add	r3, r2
 8101e2e:	687a      	ldr	r2, [r7, #4]
 8101e30:	429a      	cmp	r2, r3
 8101e32:	d108      	bne.n	8101e46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8101e34:	68fb      	ldr	r3, [r7, #12]
 8101e36:	685a      	ldr	r2, [r3, #4]
 8101e38:	687b      	ldr	r3, [r7, #4]
 8101e3a:	685b      	ldr	r3, [r3, #4]
 8101e3c:	441a      	add	r2, r3
 8101e3e:	68fb      	ldr	r3, [r7, #12]
 8101e40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8101e42:	68fb      	ldr	r3, [r7, #12]
 8101e44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8101e46:	687b      	ldr	r3, [r7, #4]
 8101e48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8101e4a:	687b      	ldr	r3, [r7, #4]
 8101e4c:	685b      	ldr	r3, [r3, #4]
 8101e4e:	68ba      	ldr	r2, [r7, #8]
 8101e50:	441a      	add	r2, r3
 8101e52:	68fb      	ldr	r3, [r7, #12]
 8101e54:	681b      	ldr	r3, [r3, #0]
 8101e56:	429a      	cmp	r2, r3
 8101e58:	d118      	bne.n	8101e8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8101e5a:	68fb      	ldr	r3, [r7, #12]
 8101e5c:	681a      	ldr	r2, [r3, #0]
 8101e5e:	4b15      	ldr	r3, [pc, #84]	; (8101eb4 <prvInsertBlockIntoFreeList+0xb0>)
 8101e60:	681b      	ldr	r3, [r3, #0]
 8101e62:	429a      	cmp	r2, r3
 8101e64:	d00d      	beq.n	8101e82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8101e66:	687b      	ldr	r3, [r7, #4]
 8101e68:	685a      	ldr	r2, [r3, #4]
 8101e6a:	68fb      	ldr	r3, [r7, #12]
 8101e6c:	681b      	ldr	r3, [r3, #0]
 8101e6e:	685b      	ldr	r3, [r3, #4]
 8101e70:	441a      	add	r2, r3
 8101e72:	687b      	ldr	r3, [r7, #4]
 8101e74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8101e76:	68fb      	ldr	r3, [r7, #12]
 8101e78:	681b      	ldr	r3, [r3, #0]
 8101e7a:	681a      	ldr	r2, [r3, #0]
 8101e7c:	687b      	ldr	r3, [r7, #4]
 8101e7e:	601a      	str	r2, [r3, #0]
 8101e80:	e008      	b.n	8101e94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8101e82:	4b0c      	ldr	r3, [pc, #48]	; (8101eb4 <prvInsertBlockIntoFreeList+0xb0>)
 8101e84:	681a      	ldr	r2, [r3, #0]
 8101e86:	687b      	ldr	r3, [r7, #4]
 8101e88:	601a      	str	r2, [r3, #0]
 8101e8a:	e003      	b.n	8101e94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8101e8c:	68fb      	ldr	r3, [r7, #12]
 8101e8e:	681a      	ldr	r2, [r3, #0]
 8101e90:	687b      	ldr	r3, [r7, #4]
 8101e92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8101e94:	68fa      	ldr	r2, [r7, #12]
 8101e96:	687b      	ldr	r3, [r7, #4]
 8101e98:	429a      	cmp	r2, r3
 8101e9a:	d002      	beq.n	8101ea2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8101e9c:	68fb      	ldr	r3, [r7, #12]
 8101e9e:	687a      	ldr	r2, [r7, #4]
 8101ea0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8101ea2:	bf00      	nop
 8101ea4:	3714      	adds	r7, #20
 8101ea6:	46bd      	mov	sp, r7
 8101ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101eac:	4770      	bx	lr
 8101eae:	bf00      	nop
 8101eb0:	100042ec 	.word	0x100042ec
 8101eb4:	100042f4 	.word	0x100042f4

08101eb8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8101eb8:	b480      	push	{r7}
 8101eba:	b083      	sub	sp, #12
 8101ebc:	af00      	add	r7, sp, #0
 8101ebe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8101ec0:	687b      	ldr	r3, [r7, #4]
 8101ec2:	f103 0208 	add.w	r2, r3, #8
 8101ec6:	687b      	ldr	r3, [r7, #4]
 8101ec8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8101eca:	687b      	ldr	r3, [r7, #4]
 8101ecc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8101ed0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8101ed2:	687b      	ldr	r3, [r7, #4]
 8101ed4:	f103 0208 	add.w	r2, r3, #8
 8101ed8:	687b      	ldr	r3, [r7, #4]
 8101eda:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8101edc:	687b      	ldr	r3, [r7, #4]
 8101ede:	f103 0208 	add.w	r2, r3, #8
 8101ee2:	687b      	ldr	r3, [r7, #4]
 8101ee4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8101ee6:	687b      	ldr	r3, [r7, #4]
 8101ee8:	2200      	movs	r2, #0
 8101eea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8101eec:	bf00      	nop
 8101eee:	370c      	adds	r7, #12
 8101ef0:	46bd      	mov	sp, r7
 8101ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ef6:	4770      	bx	lr

08101ef8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8101ef8:	b480      	push	{r7}
 8101efa:	b083      	sub	sp, #12
 8101efc:	af00      	add	r7, sp, #0
 8101efe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8101f00:	687b      	ldr	r3, [r7, #4]
 8101f02:	2200      	movs	r2, #0
 8101f04:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8101f06:	bf00      	nop
 8101f08:	370c      	adds	r7, #12
 8101f0a:	46bd      	mov	sp, r7
 8101f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f10:	4770      	bx	lr

08101f12 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8101f12:	b480      	push	{r7}
 8101f14:	b085      	sub	sp, #20
 8101f16:	af00      	add	r7, sp, #0
 8101f18:	6078      	str	r0, [r7, #4]
 8101f1a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8101f1c:	687b      	ldr	r3, [r7, #4]
 8101f1e:	685b      	ldr	r3, [r3, #4]
 8101f20:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8101f22:	683b      	ldr	r3, [r7, #0]
 8101f24:	68fa      	ldr	r2, [r7, #12]
 8101f26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8101f28:	68fb      	ldr	r3, [r7, #12]
 8101f2a:	689a      	ldr	r2, [r3, #8]
 8101f2c:	683b      	ldr	r3, [r7, #0]
 8101f2e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8101f30:	68fb      	ldr	r3, [r7, #12]
 8101f32:	689b      	ldr	r3, [r3, #8]
 8101f34:	683a      	ldr	r2, [r7, #0]
 8101f36:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8101f38:	68fb      	ldr	r3, [r7, #12]
 8101f3a:	683a      	ldr	r2, [r7, #0]
 8101f3c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8101f3e:	683b      	ldr	r3, [r7, #0]
 8101f40:	687a      	ldr	r2, [r7, #4]
 8101f42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8101f44:	687b      	ldr	r3, [r7, #4]
 8101f46:	681b      	ldr	r3, [r3, #0]
 8101f48:	1c5a      	adds	r2, r3, #1
 8101f4a:	687b      	ldr	r3, [r7, #4]
 8101f4c:	601a      	str	r2, [r3, #0]
}
 8101f4e:	bf00      	nop
 8101f50:	3714      	adds	r7, #20
 8101f52:	46bd      	mov	sp, r7
 8101f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f58:	4770      	bx	lr

08101f5a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8101f5a:	b480      	push	{r7}
 8101f5c:	b085      	sub	sp, #20
 8101f5e:	af00      	add	r7, sp, #0
 8101f60:	6078      	str	r0, [r7, #4]
 8101f62:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8101f64:	683b      	ldr	r3, [r7, #0]
 8101f66:	681b      	ldr	r3, [r3, #0]
 8101f68:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8101f6a:	68bb      	ldr	r3, [r7, #8]
 8101f6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8101f70:	d103      	bne.n	8101f7a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8101f72:	687b      	ldr	r3, [r7, #4]
 8101f74:	691b      	ldr	r3, [r3, #16]
 8101f76:	60fb      	str	r3, [r7, #12]
 8101f78:	e00c      	b.n	8101f94 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8101f7a:	687b      	ldr	r3, [r7, #4]
 8101f7c:	3308      	adds	r3, #8
 8101f7e:	60fb      	str	r3, [r7, #12]
 8101f80:	e002      	b.n	8101f88 <vListInsert+0x2e>
 8101f82:	68fb      	ldr	r3, [r7, #12]
 8101f84:	685b      	ldr	r3, [r3, #4]
 8101f86:	60fb      	str	r3, [r7, #12]
 8101f88:	68fb      	ldr	r3, [r7, #12]
 8101f8a:	685b      	ldr	r3, [r3, #4]
 8101f8c:	681b      	ldr	r3, [r3, #0]
 8101f8e:	68ba      	ldr	r2, [r7, #8]
 8101f90:	429a      	cmp	r2, r3
 8101f92:	d2f6      	bcs.n	8101f82 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8101f94:	68fb      	ldr	r3, [r7, #12]
 8101f96:	685a      	ldr	r2, [r3, #4]
 8101f98:	683b      	ldr	r3, [r7, #0]
 8101f9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8101f9c:	683b      	ldr	r3, [r7, #0]
 8101f9e:	685b      	ldr	r3, [r3, #4]
 8101fa0:	683a      	ldr	r2, [r7, #0]
 8101fa2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8101fa4:	683b      	ldr	r3, [r7, #0]
 8101fa6:	68fa      	ldr	r2, [r7, #12]
 8101fa8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8101faa:	68fb      	ldr	r3, [r7, #12]
 8101fac:	683a      	ldr	r2, [r7, #0]
 8101fae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8101fb0:	683b      	ldr	r3, [r7, #0]
 8101fb2:	687a      	ldr	r2, [r7, #4]
 8101fb4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8101fb6:	687b      	ldr	r3, [r7, #4]
 8101fb8:	681b      	ldr	r3, [r3, #0]
 8101fba:	1c5a      	adds	r2, r3, #1
 8101fbc:	687b      	ldr	r3, [r7, #4]
 8101fbe:	601a      	str	r2, [r3, #0]
}
 8101fc0:	bf00      	nop
 8101fc2:	3714      	adds	r7, #20
 8101fc4:	46bd      	mov	sp, r7
 8101fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101fca:	4770      	bx	lr

08101fcc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8101fcc:	b480      	push	{r7}
 8101fce:	b085      	sub	sp, #20
 8101fd0:	af00      	add	r7, sp, #0
 8101fd2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8101fd4:	687b      	ldr	r3, [r7, #4]
 8101fd6:	691b      	ldr	r3, [r3, #16]
 8101fd8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8101fda:	687b      	ldr	r3, [r7, #4]
 8101fdc:	685b      	ldr	r3, [r3, #4]
 8101fde:	687a      	ldr	r2, [r7, #4]
 8101fe0:	6892      	ldr	r2, [r2, #8]
 8101fe2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8101fe4:	687b      	ldr	r3, [r7, #4]
 8101fe6:	689b      	ldr	r3, [r3, #8]
 8101fe8:	687a      	ldr	r2, [r7, #4]
 8101fea:	6852      	ldr	r2, [r2, #4]
 8101fec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8101fee:	68fb      	ldr	r3, [r7, #12]
 8101ff0:	685b      	ldr	r3, [r3, #4]
 8101ff2:	687a      	ldr	r2, [r7, #4]
 8101ff4:	429a      	cmp	r2, r3
 8101ff6:	d103      	bne.n	8102000 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8101ff8:	687b      	ldr	r3, [r7, #4]
 8101ffa:	689a      	ldr	r2, [r3, #8]
 8101ffc:	68fb      	ldr	r3, [r7, #12]
 8101ffe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8102000:	687b      	ldr	r3, [r7, #4]
 8102002:	2200      	movs	r2, #0
 8102004:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8102006:	68fb      	ldr	r3, [r7, #12]
 8102008:	681b      	ldr	r3, [r3, #0]
 810200a:	1e5a      	subs	r2, r3, #1
 810200c:	68fb      	ldr	r3, [r7, #12]
 810200e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8102010:	68fb      	ldr	r3, [r7, #12]
 8102012:	681b      	ldr	r3, [r3, #0]
}
 8102014:	4618      	mov	r0, r3
 8102016:	3714      	adds	r7, #20
 8102018:	46bd      	mov	sp, r7
 810201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810201e:	4770      	bx	lr

08102020 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8102020:	b480      	push	{r7}
 8102022:	b085      	sub	sp, #20
 8102024:	af00      	add	r7, sp, #0
 8102026:	60f8      	str	r0, [r7, #12]
 8102028:	60b9      	str	r1, [r7, #8]
 810202a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 810202c:	68fb      	ldr	r3, [r7, #12]
 810202e:	3b04      	subs	r3, #4
 8102030:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8102032:	68fb      	ldr	r3, [r7, #12]
 8102034:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8102038:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 810203a:	68fb      	ldr	r3, [r7, #12]
 810203c:	3b04      	subs	r3, #4
 810203e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8102040:	68bb      	ldr	r3, [r7, #8]
 8102042:	f023 0201 	bic.w	r2, r3, #1
 8102046:	68fb      	ldr	r3, [r7, #12]
 8102048:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 810204a:	68fb      	ldr	r3, [r7, #12]
 810204c:	3b04      	subs	r3, #4
 810204e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8102050:	4a0c      	ldr	r2, [pc, #48]	; (8102084 <pxPortInitialiseStack+0x64>)
 8102052:	68fb      	ldr	r3, [r7, #12]
 8102054:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8102056:	68fb      	ldr	r3, [r7, #12]
 8102058:	3b14      	subs	r3, #20
 810205a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 810205c:	687a      	ldr	r2, [r7, #4]
 810205e:	68fb      	ldr	r3, [r7, #12]
 8102060:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8102062:	68fb      	ldr	r3, [r7, #12]
 8102064:	3b04      	subs	r3, #4
 8102066:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8102068:	68fb      	ldr	r3, [r7, #12]
 810206a:	f06f 0202 	mvn.w	r2, #2
 810206e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8102070:	68fb      	ldr	r3, [r7, #12]
 8102072:	3b20      	subs	r3, #32
 8102074:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8102076:	68fb      	ldr	r3, [r7, #12]
}
 8102078:	4618      	mov	r0, r3
 810207a:	3714      	adds	r7, #20
 810207c:	46bd      	mov	sp, r7
 810207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102082:	4770      	bx	lr
 8102084:	08102089 	.word	0x08102089

08102088 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8102088:	b480      	push	{r7}
 810208a:	b085      	sub	sp, #20
 810208c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 810208e:	2300      	movs	r3, #0
 8102090:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8102092:	4b11      	ldr	r3, [pc, #68]	; (81020d8 <prvTaskExitError+0x50>)
 8102094:	681b      	ldr	r3, [r3, #0]
 8102096:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 810209a:	d009      	beq.n	81020b0 <prvTaskExitError+0x28>
 810209c:	f04f 0350 	mov.w	r3, #80	; 0x50
 81020a0:	f383 8811 	msr	BASEPRI, r3
 81020a4:	f3bf 8f6f 	isb	sy
 81020a8:	f3bf 8f4f 	dsb	sy
 81020ac:	60fb      	str	r3, [r7, #12]
 81020ae:	e7fe      	b.n	81020ae <prvTaskExitError+0x26>
 81020b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 81020b4:	f383 8811 	msr	BASEPRI, r3
 81020b8:	f3bf 8f6f 	isb	sy
 81020bc:	f3bf 8f4f 	dsb	sy
 81020c0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 81020c2:	bf00      	nop
 81020c4:	687b      	ldr	r3, [r7, #4]
 81020c6:	2b00      	cmp	r3, #0
 81020c8:	d0fc      	beq.n	81020c4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 81020ca:	bf00      	nop
 81020cc:	3714      	adds	r7, #20
 81020ce:	46bd      	mov	sp, r7
 81020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020d4:	4770      	bx	lr
 81020d6:	bf00      	nop
 81020d8:	10000010 	.word	0x10000010
 81020dc:	00000000 	.word	0x00000000

081020e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 81020e0:	4b07      	ldr	r3, [pc, #28]	; (8102100 <pxCurrentTCBConst2>)
 81020e2:	6819      	ldr	r1, [r3, #0]
 81020e4:	6808      	ldr	r0, [r1, #0]
 81020e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81020ea:	f380 8809 	msr	PSP, r0
 81020ee:	f3bf 8f6f 	isb	sy
 81020f2:	f04f 0000 	mov.w	r0, #0
 81020f6:	f380 8811 	msr	BASEPRI, r0
 81020fa:	4770      	bx	lr
 81020fc:	f3af 8000 	nop.w

08102100 <pxCurrentTCBConst2>:
 8102100:	1000430c 	.word	0x1000430c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8102104:	bf00      	nop
 8102106:	bf00      	nop

08102108 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8102108:	4808      	ldr	r0, [pc, #32]	; (810212c <prvPortStartFirstTask+0x24>)
 810210a:	6800      	ldr	r0, [r0, #0]
 810210c:	6800      	ldr	r0, [r0, #0]
 810210e:	f380 8808 	msr	MSP, r0
 8102112:	f04f 0000 	mov.w	r0, #0
 8102116:	f380 8814 	msr	CONTROL, r0
 810211a:	b662      	cpsie	i
 810211c:	b661      	cpsie	f
 810211e:	f3bf 8f4f 	dsb	sy
 8102122:	f3bf 8f6f 	isb	sy
 8102126:	df00      	svc	0
 8102128:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 810212a:	bf00      	nop
 810212c:	e000ed08 	.word	0xe000ed08

08102130 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8102130:	b580      	push	{r7, lr}
 8102132:	b086      	sub	sp, #24
 8102134:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8102136:	4b44      	ldr	r3, [pc, #272]	; (8102248 <xPortStartScheduler+0x118>)
 8102138:	681b      	ldr	r3, [r3, #0]
 810213a:	4a44      	ldr	r2, [pc, #272]	; (810224c <xPortStartScheduler+0x11c>)
 810213c:	4293      	cmp	r3, r2
 810213e:	d109      	bne.n	8102154 <xPortStartScheduler+0x24>
 8102140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102144:	f383 8811 	msr	BASEPRI, r3
 8102148:	f3bf 8f6f 	isb	sy
 810214c:	f3bf 8f4f 	dsb	sy
 8102150:	613b      	str	r3, [r7, #16]
 8102152:	e7fe      	b.n	8102152 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8102154:	4b3c      	ldr	r3, [pc, #240]	; (8102248 <xPortStartScheduler+0x118>)
 8102156:	681b      	ldr	r3, [r3, #0]
 8102158:	4a3d      	ldr	r2, [pc, #244]	; (8102250 <xPortStartScheduler+0x120>)
 810215a:	4293      	cmp	r3, r2
 810215c:	d109      	bne.n	8102172 <xPortStartScheduler+0x42>
 810215e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102162:	f383 8811 	msr	BASEPRI, r3
 8102166:	f3bf 8f6f 	isb	sy
 810216a:	f3bf 8f4f 	dsb	sy
 810216e:	60fb      	str	r3, [r7, #12]
 8102170:	e7fe      	b.n	8102170 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8102172:	4b38      	ldr	r3, [pc, #224]	; (8102254 <xPortStartScheduler+0x124>)
 8102174:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8102176:	697b      	ldr	r3, [r7, #20]
 8102178:	781b      	ldrb	r3, [r3, #0]
 810217a:	b2db      	uxtb	r3, r3
 810217c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 810217e:	697b      	ldr	r3, [r7, #20]
 8102180:	22ff      	movs	r2, #255	; 0xff
 8102182:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8102184:	697b      	ldr	r3, [r7, #20]
 8102186:	781b      	ldrb	r3, [r3, #0]
 8102188:	b2db      	uxtb	r3, r3
 810218a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 810218c:	78fb      	ldrb	r3, [r7, #3]
 810218e:	b2db      	uxtb	r3, r3
 8102190:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8102194:	b2da      	uxtb	r2, r3
 8102196:	4b30      	ldr	r3, [pc, #192]	; (8102258 <xPortStartScheduler+0x128>)
 8102198:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 810219a:	4b30      	ldr	r3, [pc, #192]	; (810225c <xPortStartScheduler+0x12c>)
 810219c:	2207      	movs	r2, #7
 810219e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81021a0:	e009      	b.n	81021b6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 81021a2:	4b2e      	ldr	r3, [pc, #184]	; (810225c <xPortStartScheduler+0x12c>)
 81021a4:	681b      	ldr	r3, [r3, #0]
 81021a6:	3b01      	subs	r3, #1
 81021a8:	4a2c      	ldr	r2, [pc, #176]	; (810225c <xPortStartScheduler+0x12c>)
 81021aa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 81021ac:	78fb      	ldrb	r3, [r7, #3]
 81021ae:	b2db      	uxtb	r3, r3
 81021b0:	005b      	lsls	r3, r3, #1
 81021b2:	b2db      	uxtb	r3, r3
 81021b4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81021b6:	78fb      	ldrb	r3, [r7, #3]
 81021b8:	b2db      	uxtb	r3, r3
 81021ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81021be:	2b80      	cmp	r3, #128	; 0x80
 81021c0:	d0ef      	beq.n	81021a2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 81021c2:	4b26      	ldr	r3, [pc, #152]	; (810225c <xPortStartScheduler+0x12c>)
 81021c4:	681b      	ldr	r3, [r3, #0]
 81021c6:	f1c3 0307 	rsb	r3, r3, #7
 81021ca:	2b04      	cmp	r3, #4
 81021cc:	d009      	beq.n	81021e2 <xPortStartScheduler+0xb2>
 81021ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 81021d2:	f383 8811 	msr	BASEPRI, r3
 81021d6:	f3bf 8f6f 	isb	sy
 81021da:	f3bf 8f4f 	dsb	sy
 81021de:	60bb      	str	r3, [r7, #8]
 81021e0:	e7fe      	b.n	81021e0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 81021e2:	4b1e      	ldr	r3, [pc, #120]	; (810225c <xPortStartScheduler+0x12c>)
 81021e4:	681b      	ldr	r3, [r3, #0]
 81021e6:	021b      	lsls	r3, r3, #8
 81021e8:	4a1c      	ldr	r2, [pc, #112]	; (810225c <xPortStartScheduler+0x12c>)
 81021ea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 81021ec:	4b1b      	ldr	r3, [pc, #108]	; (810225c <xPortStartScheduler+0x12c>)
 81021ee:	681b      	ldr	r3, [r3, #0]
 81021f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 81021f4:	4a19      	ldr	r2, [pc, #100]	; (810225c <xPortStartScheduler+0x12c>)
 81021f6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 81021f8:	687b      	ldr	r3, [r7, #4]
 81021fa:	b2da      	uxtb	r2, r3
 81021fc:	697b      	ldr	r3, [r7, #20]
 81021fe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8102200:	4b17      	ldr	r3, [pc, #92]	; (8102260 <xPortStartScheduler+0x130>)
 8102202:	681b      	ldr	r3, [r3, #0]
 8102204:	4a16      	ldr	r2, [pc, #88]	; (8102260 <xPortStartScheduler+0x130>)
 8102206:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 810220a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 810220c:	4b14      	ldr	r3, [pc, #80]	; (8102260 <xPortStartScheduler+0x130>)
 810220e:	681b      	ldr	r3, [r3, #0]
 8102210:	4a13      	ldr	r2, [pc, #76]	; (8102260 <xPortStartScheduler+0x130>)
 8102212:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8102216:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8102218:	f000 f8d6 	bl	81023c8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 810221c:	4b11      	ldr	r3, [pc, #68]	; (8102264 <xPortStartScheduler+0x134>)
 810221e:	2200      	movs	r2, #0
 8102220:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8102222:	f000 f8f5 	bl	8102410 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8102226:	4b10      	ldr	r3, [pc, #64]	; (8102268 <xPortStartScheduler+0x138>)
 8102228:	681b      	ldr	r3, [r3, #0]
 810222a:	4a0f      	ldr	r2, [pc, #60]	; (8102268 <xPortStartScheduler+0x138>)
 810222c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8102230:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8102232:	f7ff ff69 	bl	8102108 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8102236:	f001 f9af 	bl	8103598 <vTaskSwitchContext>
	prvTaskExitError();
 810223a:	f7ff ff25 	bl	8102088 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 810223e:	2300      	movs	r3, #0
}
 8102240:	4618      	mov	r0, r3
 8102242:	3718      	adds	r7, #24
 8102244:	46bd      	mov	sp, r7
 8102246:	bd80      	pop	{r7, pc}
 8102248:	e000ed00 	.word	0xe000ed00
 810224c:	410fc271 	.word	0x410fc271
 8102250:	410fc270 	.word	0x410fc270
 8102254:	e000e400 	.word	0xe000e400
 8102258:	10004304 	.word	0x10004304
 810225c:	10004308 	.word	0x10004308
 8102260:	e000ed20 	.word	0xe000ed20
 8102264:	10000010 	.word	0x10000010
 8102268:	e000ef34 	.word	0xe000ef34

0810226c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 810226c:	b480      	push	{r7}
 810226e:	b083      	sub	sp, #12
 8102270:	af00      	add	r7, sp, #0
 8102272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102276:	f383 8811 	msr	BASEPRI, r3
 810227a:	f3bf 8f6f 	isb	sy
 810227e:	f3bf 8f4f 	dsb	sy
 8102282:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8102284:	4b0e      	ldr	r3, [pc, #56]	; (81022c0 <vPortEnterCritical+0x54>)
 8102286:	681b      	ldr	r3, [r3, #0]
 8102288:	3301      	adds	r3, #1
 810228a:	4a0d      	ldr	r2, [pc, #52]	; (81022c0 <vPortEnterCritical+0x54>)
 810228c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 810228e:	4b0c      	ldr	r3, [pc, #48]	; (81022c0 <vPortEnterCritical+0x54>)
 8102290:	681b      	ldr	r3, [r3, #0]
 8102292:	2b01      	cmp	r3, #1
 8102294:	d10e      	bne.n	81022b4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8102296:	4b0b      	ldr	r3, [pc, #44]	; (81022c4 <vPortEnterCritical+0x58>)
 8102298:	681b      	ldr	r3, [r3, #0]
 810229a:	b2db      	uxtb	r3, r3
 810229c:	2b00      	cmp	r3, #0
 810229e:	d009      	beq.n	81022b4 <vPortEnterCritical+0x48>
 81022a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 81022a4:	f383 8811 	msr	BASEPRI, r3
 81022a8:	f3bf 8f6f 	isb	sy
 81022ac:	f3bf 8f4f 	dsb	sy
 81022b0:	603b      	str	r3, [r7, #0]
 81022b2:	e7fe      	b.n	81022b2 <vPortEnterCritical+0x46>
	}
}
 81022b4:	bf00      	nop
 81022b6:	370c      	adds	r7, #12
 81022b8:	46bd      	mov	sp, r7
 81022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022be:	4770      	bx	lr
 81022c0:	10000010 	.word	0x10000010
 81022c4:	e000ed04 	.word	0xe000ed04

081022c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 81022c8:	b480      	push	{r7}
 81022ca:	b083      	sub	sp, #12
 81022cc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 81022ce:	4b11      	ldr	r3, [pc, #68]	; (8102314 <vPortExitCritical+0x4c>)
 81022d0:	681b      	ldr	r3, [r3, #0]
 81022d2:	2b00      	cmp	r3, #0
 81022d4:	d109      	bne.n	81022ea <vPortExitCritical+0x22>
 81022d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 81022da:	f383 8811 	msr	BASEPRI, r3
 81022de:	f3bf 8f6f 	isb	sy
 81022e2:	f3bf 8f4f 	dsb	sy
 81022e6:	607b      	str	r3, [r7, #4]
 81022e8:	e7fe      	b.n	81022e8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 81022ea:	4b0a      	ldr	r3, [pc, #40]	; (8102314 <vPortExitCritical+0x4c>)
 81022ec:	681b      	ldr	r3, [r3, #0]
 81022ee:	3b01      	subs	r3, #1
 81022f0:	4a08      	ldr	r2, [pc, #32]	; (8102314 <vPortExitCritical+0x4c>)
 81022f2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 81022f4:	4b07      	ldr	r3, [pc, #28]	; (8102314 <vPortExitCritical+0x4c>)
 81022f6:	681b      	ldr	r3, [r3, #0]
 81022f8:	2b00      	cmp	r3, #0
 81022fa:	d104      	bne.n	8102306 <vPortExitCritical+0x3e>
 81022fc:	2300      	movs	r3, #0
 81022fe:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8102300:	683b      	ldr	r3, [r7, #0]
 8102302:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8102306:	bf00      	nop
 8102308:	370c      	adds	r7, #12
 810230a:	46bd      	mov	sp, r7
 810230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102310:	4770      	bx	lr
 8102312:	bf00      	nop
 8102314:	10000010 	.word	0x10000010
	...

08102320 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8102320:	f3ef 8009 	mrs	r0, PSP
 8102324:	f3bf 8f6f 	isb	sy
 8102328:	4b15      	ldr	r3, [pc, #84]	; (8102380 <pxCurrentTCBConst>)
 810232a:	681a      	ldr	r2, [r3, #0]
 810232c:	f01e 0f10 	tst.w	lr, #16
 8102330:	bf08      	it	eq
 8102332:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8102336:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810233a:	6010      	str	r0, [r2, #0]
 810233c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8102340:	f04f 0050 	mov.w	r0, #80	; 0x50
 8102344:	f380 8811 	msr	BASEPRI, r0
 8102348:	f3bf 8f4f 	dsb	sy
 810234c:	f3bf 8f6f 	isb	sy
 8102350:	f001 f922 	bl	8103598 <vTaskSwitchContext>
 8102354:	f04f 0000 	mov.w	r0, #0
 8102358:	f380 8811 	msr	BASEPRI, r0
 810235c:	bc09      	pop	{r0, r3}
 810235e:	6819      	ldr	r1, [r3, #0]
 8102360:	6808      	ldr	r0, [r1, #0]
 8102362:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8102366:	f01e 0f10 	tst.w	lr, #16
 810236a:	bf08      	it	eq
 810236c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8102370:	f380 8809 	msr	PSP, r0
 8102374:	f3bf 8f6f 	isb	sy
 8102378:	4770      	bx	lr
 810237a:	bf00      	nop
 810237c:	f3af 8000 	nop.w

08102380 <pxCurrentTCBConst>:
 8102380:	1000430c 	.word	0x1000430c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8102384:	bf00      	nop
 8102386:	bf00      	nop

08102388 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8102388:	b580      	push	{r7, lr}
 810238a:	b082      	sub	sp, #8
 810238c:	af00      	add	r7, sp, #0
	__asm volatile
 810238e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102392:	f383 8811 	msr	BASEPRI, r3
 8102396:	f3bf 8f6f 	isb	sy
 810239a:	f3bf 8f4f 	dsb	sy
 810239e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 81023a0:	f001 f842 	bl	8103428 <xTaskIncrementTick>
 81023a4:	4603      	mov	r3, r0
 81023a6:	2b00      	cmp	r3, #0
 81023a8:	d003      	beq.n	81023b2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 81023aa:	4b06      	ldr	r3, [pc, #24]	; (81023c4 <SysTick_Handler+0x3c>)
 81023ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81023b0:	601a      	str	r2, [r3, #0]
 81023b2:	2300      	movs	r3, #0
 81023b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 81023b6:	683b      	ldr	r3, [r7, #0]
 81023b8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 81023bc:	bf00      	nop
 81023be:	3708      	adds	r7, #8
 81023c0:	46bd      	mov	sp, r7
 81023c2:	bd80      	pop	{r7, pc}
 81023c4:	e000ed04 	.word	0xe000ed04

081023c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 81023c8:	b480      	push	{r7}
 81023ca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 81023cc:	4b0b      	ldr	r3, [pc, #44]	; (81023fc <vPortSetupTimerInterrupt+0x34>)
 81023ce:	2200      	movs	r2, #0
 81023d0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 81023d2:	4b0b      	ldr	r3, [pc, #44]	; (8102400 <vPortSetupTimerInterrupt+0x38>)
 81023d4:	2200      	movs	r2, #0
 81023d6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 81023d8:	4b0a      	ldr	r3, [pc, #40]	; (8102404 <vPortSetupTimerInterrupt+0x3c>)
 81023da:	681b      	ldr	r3, [r3, #0]
 81023dc:	4a0a      	ldr	r2, [pc, #40]	; (8102408 <vPortSetupTimerInterrupt+0x40>)
 81023de:	fba2 2303 	umull	r2, r3, r2, r3
 81023e2:	099b      	lsrs	r3, r3, #6
 81023e4:	4a09      	ldr	r2, [pc, #36]	; (810240c <vPortSetupTimerInterrupt+0x44>)
 81023e6:	3b01      	subs	r3, #1
 81023e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 81023ea:	4b04      	ldr	r3, [pc, #16]	; (81023fc <vPortSetupTimerInterrupt+0x34>)
 81023ec:	2207      	movs	r2, #7
 81023ee:	601a      	str	r2, [r3, #0]
}
 81023f0:	bf00      	nop
 81023f2:	46bd      	mov	sp, r7
 81023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023f8:	4770      	bx	lr
 81023fa:	bf00      	nop
 81023fc:	e000e010 	.word	0xe000e010
 8102400:	e000e018 	.word	0xe000e018
 8102404:	10000004 	.word	0x10000004
 8102408:	10624dd3 	.word	0x10624dd3
 810240c:	e000e014 	.word	0xe000e014

08102410 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8102410:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8102420 <vPortEnableVFP+0x10>
 8102414:	6801      	ldr	r1, [r0, #0]
 8102416:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810241a:	6001      	str	r1, [r0, #0]
 810241c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 810241e:	bf00      	nop
 8102420:	e000ed88 	.word	0xe000ed88

08102424 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8102424:	b480      	push	{r7}
 8102426:	b085      	sub	sp, #20
 8102428:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 810242a:	f3ef 8305 	mrs	r3, IPSR
 810242e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8102430:	68fb      	ldr	r3, [r7, #12]
 8102432:	2b0f      	cmp	r3, #15
 8102434:	d913      	bls.n	810245e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8102436:	4a16      	ldr	r2, [pc, #88]	; (8102490 <vPortValidateInterruptPriority+0x6c>)
 8102438:	68fb      	ldr	r3, [r7, #12]
 810243a:	4413      	add	r3, r2
 810243c:	781b      	ldrb	r3, [r3, #0]
 810243e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8102440:	4b14      	ldr	r3, [pc, #80]	; (8102494 <vPortValidateInterruptPriority+0x70>)
 8102442:	781b      	ldrb	r3, [r3, #0]
 8102444:	7afa      	ldrb	r2, [r7, #11]
 8102446:	429a      	cmp	r2, r3
 8102448:	d209      	bcs.n	810245e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 810244a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810244e:	f383 8811 	msr	BASEPRI, r3
 8102452:	f3bf 8f6f 	isb	sy
 8102456:	f3bf 8f4f 	dsb	sy
 810245a:	607b      	str	r3, [r7, #4]
 810245c:	e7fe      	b.n	810245c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 810245e:	4b0e      	ldr	r3, [pc, #56]	; (8102498 <vPortValidateInterruptPriority+0x74>)
 8102460:	681b      	ldr	r3, [r3, #0]
 8102462:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8102466:	4b0d      	ldr	r3, [pc, #52]	; (810249c <vPortValidateInterruptPriority+0x78>)
 8102468:	681b      	ldr	r3, [r3, #0]
 810246a:	429a      	cmp	r2, r3
 810246c:	d909      	bls.n	8102482 <vPortValidateInterruptPriority+0x5e>
 810246e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102472:	f383 8811 	msr	BASEPRI, r3
 8102476:	f3bf 8f6f 	isb	sy
 810247a:	f3bf 8f4f 	dsb	sy
 810247e:	603b      	str	r3, [r7, #0]
 8102480:	e7fe      	b.n	8102480 <vPortValidateInterruptPriority+0x5c>
	}
 8102482:	bf00      	nop
 8102484:	3714      	adds	r7, #20
 8102486:	46bd      	mov	sp, r7
 8102488:	f85d 7b04 	ldr.w	r7, [sp], #4
 810248c:	4770      	bx	lr
 810248e:	bf00      	nop
 8102490:	e000e3f0 	.word	0xe000e3f0
 8102494:	10004304 	.word	0x10004304
 8102498:	e000ed0c 	.word	0xe000ed0c
 810249c:	10004308 	.word	0x10004308

081024a0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 81024a0:	b580      	push	{r7, lr}
 81024a2:	b084      	sub	sp, #16
 81024a4:	af00      	add	r7, sp, #0
 81024a6:	6078      	str	r0, [r7, #4]
 81024a8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 81024aa:	687b      	ldr	r3, [r7, #4]
 81024ac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 81024ae:	68fb      	ldr	r3, [r7, #12]
 81024b0:	2b00      	cmp	r3, #0
 81024b2:	d109      	bne.n	81024c8 <xQueueGenericReset+0x28>
 81024b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 81024b8:	f383 8811 	msr	BASEPRI, r3
 81024bc:	f3bf 8f6f 	isb	sy
 81024c0:	f3bf 8f4f 	dsb	sy
 81024c4:	60bb      	str	r3, [r7, #8]
 81024c6:	e7fe      	b.n	81024c6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 81024c8:	f7ff fed0 	bl	810226c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81024cc:	68fb      	ldr	r3, [r7, #12]
 81024ce:	681a      	ldr	r2, [r3, #0]
 81024d0:	68fb      	ldr	r3, [r7, #12]
 81024d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81024d4:	68f9      	ldr	r1, [r7, #12]
 81024d6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 81024d8:	fb01 f303 	mul.w	r3, r1, r3
 81024dc:	441a      	add	r2, r3
 81024de:	68fb      	ldr	r3, [r7, #12]
 81024e0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 81024e2:	68fb      	ldr	r3, [r7, #12]
 81024e4:	2200      	movs	r2, #0
 81024e6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 81024e8:	68fb      	ldr	r3, [r7, #12]
 81024ea:	681a      	ldr	r2, [r3, #0]
 81024ec:	68fb      	ldr	r3, [r7, #12]
 81024ee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 81024f0:	68fb      	ldr	r3, [r7, #12]
 81024f2:	681a      	ldr	r2, [r3, #0]
 81024f4:	68fb      	ldr	r3, [r7, #12]
 81024f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81024f8:	3b01      	subs	r3, #1
 81024fa:	68f9      	ldr	r1, [r7, #12]
 81024fc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 81024fe:	fb01 f303 	mul.w	r3, r1, r3
 8102502:	441a      	add	r2, r3
 8102504:	68fb      	ldr	r3, [r7, #12]
 8102506:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8102508:	68fb      	ldr	r3, [r7, #12]
 810250a:	22ff      	movs	r2, #255	; 0xff
 810250c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8102510:	68fb      	ldr	r3, [r7, #12]
 8102512:	22ff      	movs	r2, #255	; 0xff
 8102514:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8102518:	683b      	ldr	r3, [r7, #0]
 810251a:	2b00      	cmp	r3, #0
 810251c:	d114      	bne.n	8102548 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810251e:	68fb      	ldr	r3, [r7, #12]
 8102520:	691b      	ldr	r3, [r3, #16]
 8102522:	2b00      	cmp	r3, #0
 8102524:	d01a      	beq.n	810255c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8102526:	68fb      	ldr	r3, [r7, #12]
 8102528:	3310      	adds	r3, #16
 810252a:	4618      	mov	r0, r3
 810252c:	f001 f8de 	bl	81036ec <xTaskRemoveFromEventList>
 8102530:	4603      	mov	r3, r0
 8102532:	2b00      	cmp	r3, #0
 8102534:	d012      	beq.n	810255c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8102536:	4b0d      	ldr	r3, [pc, #52]	; (810256c <xQueueGenericReset+0xcc>)
 8102538:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810253c:	601a      	str	r2, [r3, #0]
 810253e:	f3bf 8f4f 	dsb	sy
 8102542:	f3bf 8f6f 	isb	sy
 8102546:	e009      	b.n	810255c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8102548:	68fb      	ldr	r3, [r7, #12]
 810254a:	3310      	adds	r3, #16
 810254c:	4618      	mov	r0, r3
 810254e:	f7ff fcb3 	bl	8101eb8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8102552:	68fb      	ldr	r3, [r7, #12]
 8102554:	3324      	adds	r3, #36	; 0x24
 8102556:	4618      	mov	r0, r3
 8102558:	f7ff fcae 	bl	8101eb8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 810255c:	f7ff feb4 	bl	81022c8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8102560:	2301      	movs	r3, #1
}
 8102562:	4618      	mov	r0, r3
 8102564:	3710      	adds	r7, #16
 8102566:	46bd      	mov	sp, r7
 8102568:	bd80      	pop	{r7, pc}
 810256a:	bf00      	nop
 810256c:	e000ed04 	.word	0xe000ed04

08102570 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8102570:	b580      	push	{r7, lr}
 8102572:	b08e      	sub	sp, #56	; 0x38
 8102574:	af02      	add	r7, sp, #8
 8102576:	60f8      	str	r0, [r7, #12]
 8102578:	60b9      	str	r1, [r7, #8]
 810257a:	607a      	str	r2, [r7, #4]
 810257c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 810257e:	68fb      	ldr	r3, [r7, #12]
 8102580:	2b00      	cmp	r3, #0
 8102582:	d109      	bne.n	8102598 <xQueueGenericCreateStatic+0x28>
 8102584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102588:	f383 8811 	msr	BASEPRI, r3
 810258c:	f3bf 8f6f 	isb	sy
 8102590:	f3bf 8f4f 	dsb	sy
 8102594:	62bb      	str	r3, [r7, #40]	; 0x28
 8102596:	e7fe      	b.n	8102596 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8102598:	683b      	ldr	r3, [r7, #0]
 810259a:	2b00      	cmp	r3, #0
 810259c:	d109      	bne.n	81025b2 <xQueueGenericCreateStatic+0x42>
 810259e:	f04f 0350 	mov.w	r3, #80	; 0x50
 81025a2:	f383 8811 	msr	BASEPRI, r3
 81025a6:	f3bf 8f6f 	isb	sy
 81025aa:	f3bf 8f4f 	dsb	sy
 81025ae:	627b      	str	r3, [r7, #36]	; 0x24
 81025b0:	e7fe      	b.n	81025b0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 81025b2:	687b      	ldr	r3, [r7, #4]
 81025b4:	2b00      	cmp	r3, #0
 81025b6:	d002      	beq.n	81025be <xQueueGenericCreateStatic+0x4e>
 81025b8:	68bb      	ldr	r3, [r7, #8]
 81025ba:	2b00      	cmp	r3, #0
 81025bc:	d001      	beq.n	81025c2 <xQueueGenericCreateStatic+0x52>
 81025be:	2301      	movs	r3, #1
 81025c0:	e000      	b.n	81025c4 <xQueueGenericCreateStatic+0x54>
 81025c2:	2300      	movs	r3, #0
 81025c4:	2b00      	cmp	r3, #0
 81025c6:	d109      	bne.n	81025dc <xQueueGenericCreateStatic+0x6c>
 81025c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81025cc:	f383 8811 	msr	BASEPRI, r3
 81025d0:	f3bf 8f6f 	isb	sy
 81025d4:	f3bf 8f4f 	dsb	sy
 81025d8:	623b      	str	r3, [r7, #32]
 81025da:	e7fe      	b.n	81025da <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 81025dc:	687b      	ldr	r3, [r7, #4]
 81025de:	2b00      	cmp	r3, #0
 81025e0:	d102      	bne.n	81025e8 <xQueueGenericCreateStatic+0x78>
 81025e2:	68bb      	ldr	r3, [r7, #8]
 81025e4:	2b00      	cmp	r3, #0
 81025e6:	d101      	bne.n	81025ec <xQueueGenericCreateStatic+0x7c>
 81025e8:	2301      	movs	r3, #1
 81025ea:	e000      	b.n	81025ee <xQueueGenericCreateStatic+0x7e>
 81025ec:	2300      	movs	r3, #0
 81025ee:	2b00      	cmp	r3, #0
 81025f0:	d109      	bne.n	8102606 <xQueueGenericCreateStatic+0x96>
 81025f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81025f6:	f383 8811 	msr	BASEPRI, r3
 81025fa:	f3bf 8f6f 	isb	sy
 81025fe:	f3bf 8f4f 	dsb	sy
 8102602:	61fb      	str	r3, [r7, #28]
 8102604:	e7fe      	b.n	8102604 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8102606:	2350      	movs	r3, #80	; 0x50
 8102608:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 810260a:	697b      	ldr	r3, [r7, #20]
 810260c:	2b50      	cmp	r3, #80	; 0x50
 810260e:	d009      	beq.n	8102624 <xQueueGenericCreateStatic+0xb4>
 8102610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102614:	f383 8811 	msr	BASEPRI, r3
 8102618:	f3bf 8f6f 	isb	sy
 810261c:	f3bf 8f4f 	dsb	sy
 8102620:	61bb      	str	r3, [r7, #24]
 8102622:	e7fe      	b.n	8102622 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8102624:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8102626:	683b      	ldr	r3, [r7, #0]
 8102628:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 810262a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810262c:	2b00      	cmp	r3, #0
 810262e:	d00d      	beq.n	810264c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8102630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102632:	2201      	movs	r2, #1
 8102634:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8102638:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 810263c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810263e:	9300      	str	r3, [sp, #0]
 8102640:	4613      	mov	r3, r2
 8102642:	687a      	ldr	r2, [r7, #4]
 8102644:	68b9      	ldr	r1, [r7, #8]
 8102646:	68f8      	ldr	r0, [r7, #12]
 8102648:	f000 f805 	bl	8102656 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 810264c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 810264e:	4618      	mov	r0, r3
 8102650:	3730      	adds	r7, #48	; 0x30
 8102652:	46bd      	mov	sp, r7
 8102654:	bd80      	pop	{r7, pc}

08102656 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8102656:	b580      	push	{r7, lr}
 8102658:	b084      	sub	sp, #16
 810265a:	af00      	add	r7, sp, #0
 810265c:	60f8      	str	r0, [r7, #12]
 810265e:	60b9      	str	r1, [r7, #8]
 8102660:	607a      	str	r2, [r7, #4]
 8102662:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8102664:	68bb      	ldr	r3, [r7, #8]
 8102666:	2b00      	cmp	r3, #0
 8102668:	d103      	bne.n	8102672 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 810266a:	69bb      	ldr	r3, [r7, #24]
 810266c:	69ba      	ldr	r2, [r7, #24]
 810266e:	601a      	str	r2, [r3, #0]
 8102670:	e002      	b.n	8102678 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8102672:	69bb      	ldr	r3, [r7, #24]
 8102674:	687a      	ldr	r2, [r7, #4]
 8102676:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8102678:	69bb      	ldr	r3, [r7, #24]
 810267a:	68fa      	ldr	r2, [r7, #12]
 810267c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 810267e:	69bb      	ldr	r3, [r7, #24]
 8102680:	68ba      	ldr	r2, [r7, #8]
 8102682:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8102684:	2101      	movs	r1, #1
 8102686:	69b8      	ldr	r0, [r7, #24]
 8102688:	f7ff ff0a 	bl	81024a0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 810268c:	69bb      	ldr	r3, [r7, #24]
 810268e:	78fa      	ldrb	r2, [r7, #3]
 8102690:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8102694:	bf00      	nop
 8102696:	3710      	adds	r7, #16
 8102698:	46bd      	mov	sp, r7
 810269a:	bd80      	pop	{r7, pc}

0810269c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 810269c:	b580      	push	{r7, lr}
 810269e:	b08e      	sub	sp, #56	; 0x38
 81026a0:	af00      	add	r7, sp, #0
 81026a2:	60f8      	str	r0, [r7, #12]
 81026a4:	60b9      	str	r1, [r7, #8]
 81026a6:	607a      	str	r2, [r7, #4]
 81026a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 81026aa:	2300      	movs	r3, #0
 81026ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 81026ae:	68fb      	ldr	r3, [r7, #12]
 81026b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 81026b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81026b4:	2b00      	cmp	r3, #0
 81026b6:	d109      	bne.n	81026cc <xQueueGenericSend+0x30>
 81026b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81026bc:	f383 8811 	msr	BASEPRI, r3
 81026c0:	f3bf 8f6f 	isb	sy
 81026c4:	f3bf 8f4f 	dsb	sy
 81026c8:	62bb      	str	r3, [r7, #40]	; 0x28
 81026ca:	e7fe      	b.n	81026ca <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 81026cc:	68bb      	ldr	r3, [r7, #8]
 81026ce:	2b00      	cmp	r3, #0
 81026d0:	d103      	bne.n	81026da <xQueueGenericSend+0x3e>
 81026d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81026d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81026d6:	2b00      	cmp	r3, #0
 81026d8:	d101      	bne.n	81026de <xQueueGenericSend+0x42>
 81026da:	2301      	movs	r3, #1
 81026dc:	e000      	b.n	81026e0 <xQueueGenericSend+0x44>
 81026de:	2300      	movs	r3, #0
 81026e0:	2b00      	cmp	r3, #0
 81026e2:	d109      	bne.n	81026f8 <xQueueGenericSend+0x5c>
 81026e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 81026e8:	f383 8811 	msr	BASEPRI, r3
 81026ec:	f3bf 8f6f 	isb	sy
 81026f0:	f3bf 8f4f 	dsb	sy
 81026f4:	627b      	str	r3, [r7, #36]	; 0x24
 81026f6:	e7fe      	b.n	81026f6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 81026f8:	683b      	ldr	r3, [r7, #0]
 81026fa:	2b02      	cmp	r3, #2
 81026fc:	d103      	bne.n	8102706 <xQueueGenericSend+0x6a>
 81026fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102702:	2b01      	cmp	r3, #1
 8102704:	d101      	bne.n	810270a <xQueueGenericSend+0x6e>
 8102706:	2301      	movs	r3, #1
 8102708:	e000      	b.n	810270c <xQueueGenericSend+0x70>
 810270a:	2300      	movs	r3, #0
 810270c:	2b00      	cmp	r3, #0
 810270e:	d109      	bne.n	8102724 <xQueueGenericSend+0x88>
 8102710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102714:	f383 8811 	msr	BASEPRI, r3
 8102718:	f3bf 8f6f 	isb	sy
 810271c:	f3bf 8f4f 	dsb	sy
 8102720:	623b      	str	r3, [r7, #32]
 8102722:	e7fe      	b.n	8102722 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8102724:	f001 f998 	bl	8103a58 <xTaskGetSchedulerState>
 8102728:	4603      	mov	r3, r0
 810272a:	2b00      	cmp	r3, #0
 810272c:	d102      	bne.n	8102734 <xQueueGenericSend+0x98>
 810272e:	687b      	ldr	r3, [r7, #4]
 8102730:	2b00      	cmp	r3, #0
 8102732:	d101      	bne.n	8102738 <xQueueGenericSend+0x9c>
 8102734:	2301      	movs	r3, #1
 8102736:	e000      	b.n	810273a <xQueueGenericSend+0x9e>
 8102738:	2300      	movs	r3, #0
 810273a:	2b00      	cmp	r3, #0
 810273c:	d109      	bne.n	8102752 <xQueueGenericSend+0xb6>
 810273e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102742:	f383 8811 	msr	BASEPRI, r3
 8102746:	f3bf 8f6f 	isb	sy
 810274a:	f3bf 8f4f 	dsb	sy
 810274e:	61fb      	str	r3, [r7, #28]
 8102750:	e7fe      	b.n	8102750 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8102752:	f7ff fd8b 	bl	810226c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8102756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102758:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810275a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810275c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810275e:	429a      	cmp	r2, r3
 8102760:	d302      	bcc.n	8102768 <xQueueGenericSend+0xcc>
 8102762:	683b      	ldr	r3, [r7, #0]
 8102764:	2b02      	cmp	r3, #2
 8102766:	d129      	bne.n	81027bc <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8102768:	683a      	ldr	r2, [r7, #0]
 810276a:	68b9      	ldr	r1, [r7, #8]
 810276c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810276e:	f000 f9ff 	bl	8102b70 <prvCopyDataToQueue>
 8102772:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8102774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102778:	2b00      	cmp	r3, #0
 810277a:	d010      	beq.n	810279e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810277c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810277e:	3324      	adds	r3, #36	; 0x24
 8102780:	4618      	mov	r0, r3
 8102782:	f000 ffb3 	bl	81036ec <xTaskRemoveFromEventList>
 8102786:	4603      	mov	r3, r0
 8102788:	2b00      	cmp	r3, #0
 810278a:	d013      	beq.n	81027b4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 810278c:	4b3f      	ldr	r3, [pc, #252]	; (810288c <xQueueGenericSend+0x1f0>)
 810278e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8102792:	601a      	str	r2, [r3, #0]
 8102794:	f3bf 8f4f 	dsb	sy
 8102798:	f3bf 8f6f 	isb	sy
 810279c:	e00a      	b.n	81027b4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 810279e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81027a0:	2b00      	cmp	r3, #0
 81027a2:	d007      	beq.n	81027b4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 81027a4:	4b39      	ldr	r3, [pc, #228]	; (810288c <xQueueGenericSend+0x1f0>)
 81027a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81027aa:	601a      	str	r2, [r3, #0]
 81027ac:	f3bf 8f4f 	dsb	sy
 81027b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 81027b4:	f7ff fd88 	bl	81022c8 <vPortExitCritical>
				return pdPASS;
 81027b8:	2301      	movs	r3, #1
 81027ba:	e063      	b.n	8102884 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 81027bc:	687b      	ldr	r3, [r7, #4]
 81027be:	2b00      	cmp	r3, #0
 81027c0:	d103      	bne.n	81027ca <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 81027c2:	f7ff fd81 	bl	81022c8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 81027c6:	2300      	movs	r3, #0
 81027c8:	e05c      	b.n	8102884 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 81027ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81027cc:	2b00      	cmp	r3, #0
 81027ce:	d106      	bne.n	81027de <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 81027d0:	f107 0314 	add.w	r3, r7, #20
 81027d4:	4618      	mov	r0, r3
 81027d6:	f000 ffeb 	bl	81037b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 81027da:	2301      	movs	r3, #1
 81027dc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 81027de:	f7ff fd73 	bl	81022c8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 81027e2:	f000 fd67 	bl	81032b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 81027e6:	f7ff fd41 	bl	810226c <vPortEnterCritical>
 81027ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81027ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 81027f0:	b25b      	sxtb	r3, r3
 81027f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 81027f6:	d103      	bne.n	8102800 <xQueueGenericSend+0x164>
 81027f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81027fa:	2200      	movs	r2, #0
 81027fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8102800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102802:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8102806:	b25b      	sxtb	r3, r3
 8102808:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 810280c:	d103      	bne.n	8102816 <xQueueGenericSend+0x17a>
 810280e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102810:	2200      	movs	r2, #0
 8102812:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8102816:	f7ff fd57 	bl	81022c8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810281a:	1d3a      	adds	r2, r7, #4
 810281c:	f107 0314 	add.w	r3, r7, #20
 8102820:	4611      	mov	r1, r2
 8102822:	4618      	mov	r0, r3
 8102824:	f000 ffda 	bl	81037dc <xTaskCheckForTimeOut>
 8102828:	4603      	mov	r3, r0
 810282a:	2b00      	cmp	r3, #0
 810282c:	d124      	bne.n	8102878 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 810282e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8102830:	f000 fa96 	bl	8102d60 <prvIsQueueFull>
 8102834:	4603      	mov	r3, r0
 8102836:	2b00      	cmp	r3, #0
 8102838:	d018      	beq.n	810286c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 810283a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810283c:	3310      	adds	r3, #16
 810283e:	687a      	ldr	r2, [r7, #4]
 8102840:	4611      	mov	r1, r2
 8102842:	4618      	mov	r0, r3
 8102844:	f000 ff04 	bl	8103650 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8102848:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810284a:	f000 fa21 	bl	8102c90 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 810284e:	f000 fd3f 	bl	81032d0 <xTaskResumeAll>
 8102852:	4603      	mov	r3, r0
 8102854:	2b00      	cmp	r3, #0
 8102856:	f47f af7c 	bne.w	8102752 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 810285a:	4b0c      	ldr	r3, [pc, #48]	; (810288c <xQueueGenericSend+0x1f0>)
 810285c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8102860:	601a      	str	r2, [r3, #0]
 8102862:	f3bf 8f4f 	dsb	sy
 8102866:	f3bf 8f6f 	isb	sy
 810286a:	e772      	b.n	8102752 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 810286c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810286e:	f000 fa0f 	bl	8102c90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8102872:	f000 fd2d 	bl	81032d0 <xTaskResumeAll>
 8102876:	e76c      	b.n	8102752 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8102878:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810287a:	f000 fa09 	bl	8102c90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 810287e:	f000 fd27 	bl	81032d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8102882:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8102884:	4618      	mov	r0, r3
 8102886:	3738      	adds	r7, #56	; 0x38
 8102888:	46bd      	mov	sp, r7
 810288a:	bd80      	pop	{r7, pc}
 810288c:	e000ed04 	.word	0xe000ed04

08102890 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8102890:	b580      	push	{r7, lr}
 8102892:	b08e      	sub	sp, #56	; 0x38
 8102894:	af00      	add	r7, sp, #0
 8102896:	60f8      	str	r0, [r7, #12]
 8102898:	60b9      	str	r1, [r7, #8]
 810289a:	607a      	str	r2, [r7, #4]
 810289c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 810289e:	68fb      	ldr	r3, [r7, #12]
 81028a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 81028a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81028a4:	2b00      	cmp	r3, #0
 81028a6:	d109      	bne.n	81028bc <xQueueGenericSendFromISR+0x2c>
 81028a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81028ac:	f383 8811 	msr	BASEPRI, r3
 81028b0:	f3bf 8f6f 	isb	sy
 81028b4:	f3bf 8f4f 	dsb	sy
 81028b8:	627b      	str	r3, [r7, #36]	; 0x24
 81028ba:	e7fe      	b.n	81028ba <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 81028bc:	68bb      	ldr	r3, [r7, #8]
 81028be:	2b00      	cmp	r3, #0
 81028c0:	d103      	bne.n	81028ca <xQueueGenericSendFromISR+0x3a>
 81028c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81028c6:	2b00      	cmp	r3, #0
 81028c8:	d101      	bne.n	81028ce <xQueueGenericSendFromISR+0x3e>
 81028ca:	2301      	movs	r3, #1
 81028cc:	e000      	b.n	81028d0 <xQueueGenericSendFromISR+0x40>
 81028ce:	2300      	movs	r3, #0
 81028d0:	2b00      	cmp	r3, #0
 81028d2:	d109      	bne.n	81028e8 <xQueueGenericSendFromISR+0x58>
 81028d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 81028d8:	f383 8811 	msr	BASEPRI, r3
 81028dc:	f3bf 8f6f 	isb	sy
 81028e0:	f3bf 8f4f 	dsb	sy
 81028e4:	623b      	str	r3, [r7, #32]
 81028e6:	e7fe      	b.n	81028e6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 81028e8:	683b      	ldr	r3, [r7, #0]
 81028ea:	2b02      	cmp	r3, #2
 81028ec:	d103      	bne.n	81028f6 <xQueueGenericSendFromISR+0x66>
 81028ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81028f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81028f2:	2b01      	cmp	r3, #1
 81028f4:	d101      	bne.n	81028fa <xQueueGenericSendFromISR+0x6a>
 81028f6:	2301      	movs	r3, #1
 81028f8:	e000      	b.n	81028fc <xQueueGenericSendFromISR+0x6c>
 81028fa:	2300      	movs	r3, #0
 81028fc:	2b00      	cmp	r3, #0
 81028fe:	d109      	bne.n	8102914 <xQueueGenericSendFromISR+0x84>
 8102900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102904:	f383 8811 	msr	BASEPRI, r3
 8102908:	f3bf 8f6f 	isb	sy
 810290c:	f3bf 8f4f 	dsb	sy
 8102910:	61fb      	str	r3, [r7, #28]
 8102912:	e7fe      	b.n	8102912 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8102914:	f7ff fd86 	bl	8102424 <vPortValidateInterruptPriority>
	__asm volatile
 8102918:	f3ef 8211 	mrs	r2, BASEPRI
 810291c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102920:	f383 8811 	msr	BASEPRI, r3
 8102924:	f3bf 8f6f 	isb	sy
 8102928:	f3bf 8f4f 	dsb	sy
 810292c:	61ba      	str	r2, [r7, #24]
 810292e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8102930:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8102932:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8102934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102936:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8102938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810293a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810293c:	429a      	cmp	r2, r3
 810293e:	d302      	bcc.n	8102946 <xQueueGenericSendFromISR+0xb6>
 8102940:	683b      	ldr	r3, [r7, #0]
 8102942:	2b02      	cmp	r3, #2
 8102944:	d12c      	bne.n	81029a0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8102946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102948:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810294c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8102950:	683a      	ldr	r2, [r7, #0]
 8102952:	68b9      	ldr	r1, [r7, #8]
 8102954:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8102956:	f000 f90b 	bl	8102b70 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 810295a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 810295e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8102962:	d112      	bne.n	810298a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8102964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102968:	2b00      	cmp	r3, #0
 810296a:	d016      	beq.n	810299a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810296c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810296e:	3324      	adds	r3, #36	; 0x24
 8102970:	4618      	mov	r0, r3
 8102972:	f000 febb 	bl	81036ec <xTaskRemoveFromEventList>
 8102976:	4603      	mov	r3, r0
 8102978:	2b00      	cmp	r3, #0
 810297a:	d00e      	beq.n	810299a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 810297c:	687b      	ldr	r3, [r7, #4]
 810297e:	2b00      	cmp	r3, #0
 8102980:	d00b      	beq.n	810299a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8102982:	687b      	ldr	r3, [r7, #4]
 8102984:	2201      	movs	r2, #1
 8102986:	601a      	str	r2, [r3, #0]
 8102988:	e007      	b.n	810299a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 810298a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 810298e:	3301      	adds	r3, #1
 8102990:	b2db      	uxtb	r3, r3
 8102992:	b25a      	sxtb	r2, r3
 8102994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102996:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 810299a:	2301      	movs	r3, #1
 810299c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 810299e:	e001      	b.n	81029a4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 81029a0:	2300      	movs	r3, #0
 81029a2:	637b      	str	r3, [r7, #52]	; 0x34
 81029a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81029a6:	613b      	str	r3, [r7, #16]
	__asm volatile
 81029a8:	693b      	ldr	r3, [r7, #16]
 81029aa:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 81029ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 81029b0:	4618      	mov	r0, r3
 81029b2:	3738      	adds	r7, #56	; 0x38
 81029b4:	46bd      	mov	sp, r7
 81029b6:	bd80      	pop	{r7, pc}

081029b8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 81029b8:	b580      	push	{r7, lr}
 81029ba:	b08c      	sub	sp, #48	; 0x30
 81029bc:	af00      	add	r7, sp, #0
 81029be:	60f8      	str	r0, [r7, #12]
 81029c0:	60b9      	str	r1, [r7, #8]
 81029c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 81029c4:	2300      	movs	r3, #0
 81029c6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 81029c8:	68fb      	ldr	r3, [r7, #12]
 81029ca:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 81029cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81029ce:	2b00      	cmp	r3, #0
 81029d0:	d109      	bne.n	81029e6 <xQueueReceive+0x2e>
	__asm volatile
 81029d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81029d6:	f383 8811 	msr	BASEPRI, r3
 81029da:	f3bf 8f6f 	isb	sy
 81029de:	f3bf 8f4f 	dsb	sy
 81029e2:	623b      	str	r3, [r7, #32]
 81029e4:	e7fe      	b.n	81029e4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 81029e6:	68bb      	ldr	r3, [r7, #8]
 81029e8:	2b00      	cmp	r3, #0
 81029ea:	d103      	bne.n	81029f4 <xQueueReceive+0x3c>
 81029ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81029f0:	2b00      	cmp	r3, #0
 81029f2:	d101      	bne.n	81029f8 <xQueueReceive+0x40>
 81029f4:	2301      	movs	r3, #1
 81029f6:	e000      	b.n	81029fa <xQueueReceive+0x42>
 81029f8:	2300      	movs	r3, #0
 81029fa:	2b00      	cmp	r3, #0
 81029fc:	d109      	bne.n	8102a12 <xQueueReceive+0x5a>
 81029fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102a02:	f383 8811 	msr	BASEPRI, r3
 8102a06:	f3bf 8f6f 	isb	sy
 8102a0a:	f3bf 8f4f 	dsb	sy
 8102a0e:	61fb      	str	r3, [r7, #28]
 8102a10:	e7fe      	b.n	8102a10 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8102a12:	f001 f821 	bl	8103a58 <xTaskGetSchedulerState>
 8102a16:	4603      	mov	r3, r0
 8102a18:	2b00      	cmp	r3, #0
 8102a1a:	d102      	bne.n	8102a22 <xQueueReceive+0x6a>
 8102a1c:	687b      	ldr	r3, [r7, #4]
 8102a1e:	2b00      	cmp	r3, #0
 8102a20:	d101      	bne.n	8102a26 <xQueueReceive+0x6e>
 8102a22:	2301      	movs	r3, #1
 8102a24:	e000      	b.n	8102a28 <xQueueReceive+0x70>
 8102a26:	2300      	movs	r3, #0
 8102a28:	2b00      	cmp	r3, #0
 8102a2a:	d109      	bne.n	8102a40 <xQueueReceive+0x88>
 8102a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102a30:	f383 8811 	msr	BASEPRI, r3
 8102a34:	f3bf 8f6f 	isb	sy
 8102a38:	f3bf 8f4f 	dsb	sy
 8102a3c:	61bb      	str	r3, [r7, #24]
 8102a3e:	e7fe      	b.n	8102a3e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8102a40:	f7ff fc14 	bl	810226c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8102a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102a48:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8102a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102a4c:	2b00      	cmp	r3, #0
 8102a4e:	d01f      	beq.n	8102a90 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8102a50:	68b9      	ldr	r1, [r7, #8]
 8102a52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102a54:	f000 f8f6 	bl	8102c44 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8102a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102a5a:	1e5a      	subs	r2, r3, #1
 8102a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102a5e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8102a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102a62:	691b      	ldr	r3, [r3, #16]
 8102a64:	2b00      	cmp	r3, #0
 8102a66:	d00f      	beq.n	8102a88 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8102a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102a6a:	3310      	adds	r3, #16
 8102a6c:	4618      	mov	r0, r3
 8102a6e:	f000 fe3d 	bl	81036ec <xTaskRemoveFromEventList>
 8102a72:	4603      	mov	r3, r0
 8102a74:	2b00      	cmp	r3, #0
 8102a76:	d007      	beq.n	8102a88 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8102a78:	4b3c      	ldr	r3, [pc, #240]	; (8102b6c <xQueueReceive+0x1b4>)
 8102a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8102a7e:	601a      	str	r2, [r3, #0]
 8102a80:	f3bf 8f4f 	dsb	sy
 8102a84:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8102a88:	f7ff fc1e 	bl	81022c8 <vPortExitCritical>
				return pdPASS;
 8102a8c:	2301      	movs	r3, #1
 8102a8e:	e069      	b.n	8102b64 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8102a90:	687b      	ldr	r3, [r7, #4]
 8102a92:	2b00      	cmp	r3, #0
 8102a94:	d103      	bne.n	8102a9e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8102a96:	f7ff fc17 	bl	81022c8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8102a9a:	2300      	movs	r3, #0
 8102a9c:	e062      	b.n	8102b64 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8102a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102aa0:	2b00      	cmp	r3, #0
 8102aa2:	d106      	bne.n	8102ab2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8102aa4:	f107 0310 	add.w	r3, r7, #16
 8102aa8:	4618      	mov	r0, r3
 8102aaa:	f000 fe81 	bl	81037b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8102aae:	2301      	movs	r3, #1
 8102ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8102ab2:	f7ff fc09 	bl	81022c8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8102ab6:	f000 fbfd 	bl	81032b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8102aba:	f7ff fbd7 	bl	810226c <vPortEnterCritical>
 8102abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102ac0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8102ac4:	b25b      	sxtb	r3, r3
 8102ac6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8102aca:	d103      	bne.n	8102ad4 <xQueueReceive+0x11c>
 8102acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102ace:	2200      	movs	r2, #0
 8102ad0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8102ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102ad6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8102ada:	b25b      	sxtb	r3, r3
 8102adc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8102ae0:	d103      	bne.n	8102aea <xQueueReceive+0x132>
 8102ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102ae4:	2200      	movs	r2, #0
 8102ae6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8102aea:	f7ff fbed 	bl	81022c8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8102aee:	1d3a      	adds	r2, r7, #4
 8102af0:	f107 0310 	add.w	r3, r7, #16
 8102af4:	4611      	mov	r1, r2
 8102af6:	4618      	mov	r0, r3
 8102af8:	f000 fe70 	bl	81037dc <xTaskCheckForTimeOut>
 8102afc:	4603      	mov	r3, r0
 8102afe:	2b00      	cmp	r3, #0
 8102b00:	d123      	bne.n	8102b4a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8102b02:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102b04:	f000 f916 	bl	8102d34 <prvIsQueueEmpty>
 8102b08:	4603      	mov	r3, r0
 8102b0a:	2b00      	cmp	r3, #0
 8102b0c:	d017      	beq.n	8102b3e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8102b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102b10:	3324      	adds	r3, #36	; 0x24
 8102b12:	687a      	ldr	r2, [r7, #4]
 8102b14:	4611      	mov	r1, r2
 8102b16:	4618      	mov	r0, r3
 8102b18:	f000 fd9a 	bl	8103650 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8102b1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102b1e:	f000 f8b7 	bl	8102c90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8102b22:	f000 fbd5 	bl	81032d0 <xTaskResumeAll>
 8102b26:	4603      	mov	r3, r0
 8102b28:	2b00      	cmp	r3, #0
 8102b2a:	d189      	bne.n	8102a40 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8102b2c:	4b0f      	ldr	r3, [pc, #60]	; (8102b6c <xQueueReceive+0x1b4>)
 8102b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8102b32:	601a      	str	r2, [r3, #0]
 8102b34:	f3bf 8f4f 	dsb	sy
 8102b38:	f3bf 8f6f 	isb	sy
 8102b3c:	e780      	b.n	8102a40 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8102b3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102b40:	f000 f8a6 	bl	8102c90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8102b44:	f000 fbc4 	bl	81032d0 <xTaskResumeAll>
 8102b48:	e77a      	b.n	8102a40 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8102b4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102b4c:	f000 f8a0 	bl	8102c90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8102b50:	f000 fbbe 	bl	81032d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8102b54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102b56:	f000 f8ed 	bl	8102d34 <prvIsQueueEmpty>
 8102b5a:	4603      	mov	r3, r0
 8102b5c:	2b00      	cmp	r3, #0
 8102b5e:	f43f af6f 	beq.w	8102a40 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8102b62:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8102b64:	4618      	mov	r0, r3
 8102b66:	3730      	adds	r7, #48	; 0x30
 8102b68:	46bd      	mov	sp, r7
 8102b6a:	bd80      	pop	{r7, pc}
 8102b6c:	e000ed04 	.word	0xe000ed04

08102b70 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8102b70:	b580      	push	{r7, lr}
 8102b72:	b086      	sub	sp, #24
 8102b74:	af00      	add	r7, sp, #0
 8102b76:	60f8      	str	r0, [r7, #12]
 8102b78:	60b9      	str	r1, [r7, #8]
 8102b7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8102b7c:	2300      	movs	r3, #0
 8102b7e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8102b80:	68fb      	ldr	r3, [r7, #12]
 8102b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102b84:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8102b86:	68fb      	ldr	r3, [r7, #12]
 8102b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102b8a:	2b00      	cmp	r3, #0
 8102b8c:	d10d      	bne.n	8102baa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8102b8e:	68fb      	ldr	r3, [r7, #12]
 8102b90:	681b      	ldr	r3, [r3, #0]
 8102b92:	2b00      	cmp	r3, #0
 8102b94:	d14d      	bne.n	8102c32 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8102b96:	68fb      	ldr	r3, [r7, #12]
 8102b98:	689b      	ldr	r3, [r3, #8]
 8102b9a:	4618      	mov	r0, r3
 8102b9c:	f000 ff7a 	bl	8103a94 <xTaskPriorityDisinherit>
 8102ba0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8102ba2:	68fb      	ldr	r3, [r7, #12]
 8102ba4:	2200      	movs	r2, #0
 8102ba6:	609a      	str	r2, [r3, #8]
 8102ba8:	e043      	b.n	8102c32 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8102baa:	687b      	ldr	r3, [r7, #4]
 8102bac:	2b00      	cmp	r3, #0
 8102bae:	d119      	bne.n	8102be4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8102bb0:	68fb      	ldr	r3, [r7, #12]
 8102bb2:	6858      	ldr	r0, [r3, #4]
 8102bb4:	68fb      	ldr	r3, [r7, #12]
 8102bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102bb8:	461a      	mov	r2, r3
 8102bba:	68b9      	ldr	r1, [r7, #8]
 8102bbc:	f001 fb94 	bl	81042e8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8102bc0:	68fb      	ldr	r3, [r7, #12]
 8102bc2:	685a      	ldr	r2, [r3, #4]
 8102bc4:	68fb      	ldr	r3, [r7, #12]
 8102bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102bc8:	441a      	add	r2, r3
 8102bca:	68fb      	ldr	r3, [r7, #12]
 8102bcc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8102bce:	68fb      	ldr	r3, [r7, #12]
 8102bd0:	685a      	ldr	r2, [r3, #4]
 8102bd2:	68fb      	ldr	r3, [r7, #12]
 8102bd4:	689b      	ldr	r3, [r3, #8]
 8102bd6:	429a      	cmp	r2, r3
 8102bd8:	d32b      	bcc.n	8102c32 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8102bda:	68fb      	ldr	r3, [r7, #12]
 8102bdc:	681a      	ldr	r2, [r3, #0]
 8102bde:	68fb      	ldr	r3, [r7, #12]
 8102be0:	605a      	str	r2, [r3, #4]
 8102be2:	e026      	b.n	8102c32 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8102be4:	68fb      	ldr	r3, [r7, #12]
 8102be6:	68d8      	ldr	r0, [r3, #12]
 8102be8:	68fb      	ldr	r3, [r7, #12]
 8102bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102bec:	461a      	mov	r2, r3
 8102bee:	68b9      	ldr	r1, [r7, #8]
 8102bf0:	f001 fb7a 	bl	81042e8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8102bf4:	68fb      	ldr	r3, [r7, #12]
 8102bf6:	68da      	ldr	r2, [r3, #12]
 8102bf8:	68fb      	ldr	r3, [r7, #12]
 8102bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102bfc:	425b      	negs	r3, r3
 8102bfe:	441a      	add	r2, r3
 8102c00:	68fb      	ldr	r3, [r7, #12]
 8102c02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8102c04:	68fb      	ldr	r3, [r7, #12]
 8102c06:	68da      	ldr	r2, [r3, #12]
 8102c08:	68fb      	ldr	r3, [r7, #12]
 8102c0a:	681b      	ldr	r3, [r3, #0]
 8102c0c:	429a      	cmp	r2, r3
 8102c0e:	d207      	bcs.n	8102c20 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8102c10:	68fb      	ldr	r3, [r7, #12]
 8102c12:	689a      	ldr	r2, [r3, #8]
 8102c14:	68fb      	ldr	r3, [r7, #12]
 8102c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c18:	425b      	negs	r3, r3
 8102c1a:	441a      	add	r2, r3
 8102c1c:	68fb      	ldr	r3, [r7, #12]
 8102c1e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8102c20:	687b      	ldr	r3, [r7, #4]
 8102c22:	2b02      	cmp	r3, #2
 8102c24:	d105      	bne.n	8102c32 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8102c26:	693b      	ldr	r3, [r7, #16]
 8102c28:	2b00      	cmp	r3, #0
 8102c2a:	d002      	beq.n	8102c32 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8102c2c:	693b      	ldr	r3, [r7, #16]
 8102c2e:	3b01      	subs	r3, #1
 8102c30:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8102c32:	693b      	ldr	r3, [r7, #16]
 8102c34:	1c5a      	adds	r2, r3, #1
 8102c36:	68fb      	ldr	r3, [r7, #12]
 8102c38:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8102c3a:	697b      	ldr	r3, [r7, #20]
}
 8102c3c:	4618      	mov	r0, r3
 8102c3e:	3718      	adds	r7, #24
 8102c40:	46bd      	mov	sp, r7
 8102c42:	bd80      	pop	{r7, pc}

08102c44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8102c44:	b580      	push	{r7, lr}
 8102c46:	b082      	sub	sp, #8
 8102c48:	af00      	add	r7, sp, #0
 8102c4a:	6078      	str	r0, [r7, #4]
 8102c4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8102c4e:	687b      	ldr	r3, [r7, #4]
 8102c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c52:	2b00      	cmp	r3, #0
 8102c54:	d018      	beq.n	8102c88 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8102c56:	687b      	ldr	r3, [r7, #4]
 8102c58:	68da      	ldr	r2, [r3, #12]
 8102c5a:	687b      	ldr	r3, [r7, #4]
 8102c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c5e:	441a      	add	r2, r3
 8102c60:	687b      	ldr	r3, [r7, #4]
 8102c62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8102c64:	687b      	ldr	r3, [r7, #4]
 8102c66:	68da      	ldr	r2, [r3, #12]
 8102c68:	687b      	ldr	r3, [r7, #4]
 8102c6a:	689b      	ldr	r3, [r3, #8]
 8102c6c:	429a      	cmp	r2, r3
 8102c6e:	d303      	bcc.n	8102c78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8102c70:	687b      	ldr	r3, [r7, #4]
 8102c72:	681a      	ldr	r2, [r3, #0]
 8102c74:	687b      	ldr	r3, [r7, #4]
 8102c76:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8102c78:	687b      	ldr	r3, [r7, #4]
 8102c7a:	68d9      	ldr	r1, [r3, #12]
 8102c7c:	687b      	ldr	r3, [r7, #4]
 8102c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c80:	461a      	mov	r2, r3
 8102c82:	6838      	ldr	r0, [r7, #0]
 8102c84:	f001 fb30 	bl	81042e8 <memcpy>
	}
}
 8102c88:	bf00      	nop
 8102c8a:	3708      	adds	r7, #8
 8102c8c:	46bd      	mov	sp, r7
 8102c8e:	bd80      	pop	{r7, pc}

08102c90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8102c90:	b580      	push	{r7, lr}
 8102c92:	b084      	sub	sp, #16
 8102c94:	af00      	add	r7, sp, #0
 8102c96:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8102c98:	f7ff fae8 	bl	810226c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8102c9c:	687b      	ldr	r3, [r7, #4]
 8102c9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8102ca2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8102ca4:	e011      	b.n	8102cca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8102ca6:	687b      	ldr	r3, [r7, #4]
 8102ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102caa:	2b00      	cmp	r3, #0
 8102cac:	d012      	beq.n	8102cd4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8102cae:	687b      	ldr	r3, [r7, #4]
 8102cb0:	3324      	adds	r3, #36	; 0x24
 8102cb2:	4618      	mov	r0, r3
 8102cb4:	f000 fd1a 	bl	81036ec <xTaskRemoveFromEventList>
 8102cb8:	4603      	mov	r3, r0
 8102cba:	2b00      	cmp	r3, #0
 8102cbc:	d001      	beq.n	8102cc2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8102cbe:	f000 fded 	bl	810389c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8102cc2:	7bfb      	ldrb	r3, [r7, #15]
 8102cc4:	3b01      	subs	r3, #1
 8102cc6:	b2db      	uxtb	r3, r3
 8102cc8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8102cca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8102cce:	2b00      	cmp	r3, #0
 8102cd0:	dce9      	bgt.n	8102ca6 <prvUnlockQueue+0x16>
 8102cd2:	e000      	b.n	8102cd6 <prvUnlockQueue+0x46>
					break;
 8102cd4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8102cd6:	687b      	ldr	r3, [r7, #4]
 8102cd8:	22ff      	movs	r2, #255	; 0xff
 8102cda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8102cde:	f7ff faf3 	bl	81022c8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8102ce2:	f7ff fac3 	bl	810226c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8102ce6:	687b      	ldr	r3, [r7, #4]
 8102ce8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8102cec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8102cee:	e011      	b.n	8102d14 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8102cf0:	687b      	ldr	r3, [r7, #4]
 8102cf2:	691b      	ldr	r3, [r3, #16]
 8102cf4:	2b00      	cmp	r3, #0
 8102cf6:	d012      	beq.n	8102d1e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8102cf8:	687b      	ldr	r3, [r7, #4]
 8102cfa:	3310      	adds	r3, #16
 8102cfc:	4618      	mov	r0, r3
 8102cfe:	f000 fcf5 	bl	81036ec <xTaskRemoveFromEventList>
 8102d02:	4603      	mov	r3, r0
 8102d04:	2b00      	cmp	r3, #0
 8102d06:	d001      	beq.n	8102d0c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8102d08:	f000 fdc8 	bl	810389c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8102d0c:	7bbb      	ldrb	r3, [r7, #14]
 8102d0e:	3b01      	subs	r3, #1
 8102d10:	b2db      	uxtb	r3, r3
 8102d12:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8102d14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8102d18:	2b00      	cmp	r3, #0
 8102d1a:	dce9      	bgt.n	8102cf0 <prvUnlockQueue+0x60>
 8102d1c:	e000      	b.n	8102d20 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8102d1e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8102d20:	687b      	ldr	r3, [r7, #4]
 8102d22:	22ff      	movs	r2, #255	; 0xff
 8102d24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8102d28:	f7ff face 	bl	81022c8 <vPortExitCritical>
}
 8102d2c:	bf00      	nop
 8102d2e:	3710      	adds	r7, #16
 8102d30:	46bd      	mov	sp, r7
 8102d32:	bd80      	pop	{r7, pc}

08102d34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8102d34:	b580      	push	{r7, lr}
 8102d36:	b084      	sub	sp, #16
 8102d38:	af00      	add	r7, sp, #0
 8102d3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8102d3c:	f7ff fa96 	bl	810226c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8102d40:	687b      	ldr	r3, [r7, #4]
 8102d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102d44:	2b00      	cmp	r3, #0
 8102d46:	d102      	bne.n	8102d4e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8102d48:	2301      	movs	r3, #1
 8102d4a:	60fb      	str	r3, [r7, #12]
 8102d4c:	e001      	b.n	8102d52 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8102d4e:	2300      	movs	r3, #0
 8102d50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8102d52:	f7ff fab9 	bl	81022c8 <vPortExitCritical>

	return xReturn;
 8102d56:	68fb      	ldr	r3, [r7, #12]
}
 8102d58:	4618      	mov	r0, r3
 8102d5a:	3710      	adds	r7, #16
 8102d5c:	46bd      	mov	sp, r7
 8102d5e:	bd80      	pop	{r7, pc}

08102d60 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8102d60:	b580      	push	{r7, lr}
 8102d62:	b084      	sub	sp, #16
 8102d64:	af00      	add	r7, sp, #0
 8102d66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8102d68:	f7ff fa80 	bl	810226c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8102d6c:	687b      	ldr	r3, [r7, #4]
 8102d6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8102d70:	687b      	ldr	r3, [r7, #4]
 8102d72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102d74:	429a      	cmp	r2, r3
 8102d76:	d102      	bne.n	8102d7e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8102d78:	2301      	movs	r3, #1
 8102d7a:	60fb      	str	r3, [r7, #12]
 8102d7c:	e001      	b.n	8102d82 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8102d7e:	2300      	movs	r3, #0
 8102d80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8102d82:	f7ff faa1 	bl	81022c8 <vPortExitCritical>

	return xReturn;
 8102d86:	68fb      	ldr	r3, [r7, #12]
}
 8102d88:	4618      	mov	r0, r3
 8102d8a:	3710      	adds	r7, #16
 8102d8c:	46bd      	mov	sp, r7
 8102d8e:	bd80      	pop	{r7, pc}

08102d90 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8102d90:	b480      	push	{r7}
 8102d92:	b085      	sub	sp, #20
 8102d94:	af00      	add	r7, sp, #0
 8102d96:	6078      	str	r0, [r7, #4]
 8102d98:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8102d9a:	2300      	movs	r3, #0
 8102d9c:	60fb      	str	r3, [r7, #12]
 8102d9e:	e014      	b.n	8102dca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8102da0:	4a0e      	ldr	r2, [pc, #56]	; (8102ddc <vQueueAddToRegistry+0x4c>)
 8102da2:	68fb      	ldr	r3, [r7, #12]
 8102da4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8102da8:	2b00      	cmp	r3, #0
 8102daa:	d10b      	bne.n	8102dc4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8102dac:	490b      	ldr	r1, [pc, #44]	; (8102ddc <vQueueAddToRegistry+0x4c>)
 8102dae:	68fb      	ldr	r3, [r7, #12]
 8102db0:	683a      	ldr	r2, [r7, #0]
 8102db2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8102db6:	4a09      	ldr	r2, [pc, #36]	; (8102ddc <vQueueAddToRegistry+0x4c>)
 8102db8:	68fb      	ldr	r3, [r7, #12]
 8102dba:	00db      	lsls	r3, r3, #3
 8102dbc:	4413      	add	r3, r2
 8102dbe:	687a      	ldr	r2, [r7, #4]
 8102dc0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8102dc2:	e005      	b.n	8102dd0 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8102dc4:	68fb      	ldr	r3, [r7, #12]
 8102dc6:	3301      	adds	r3, #1
 8102dc8:	60fb      	str	r3, [r7, #12]
 8102dca:	68fb      	ldr	r3, [r7, #12]
 8102dcc:	2b07      	cmp	r3, #7
 8102dce:	d9e7      	bls.n	8102da0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8102dd0:	bf00      	nop
 8102dd2:	3714      	adds	r7, #20
 8102dd4:	46bd      	mov	sp, r7
 8102dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102dda:	4770      	bx	lr
 8102ddc:	10004990 	.word	0x10004990

08102de0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8102de0:	b580      	push	{r7, lr}
 8102de2:	b086      	sub	sp, #24
 8102de4:	af00      	add	r7, sp, #0
 8102de6:	60f8      	str	r0, [r7, #12]
 8102de8:	60b9      	str	r1, [r7, #8]
 8102dea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8102dec:	68fb      	ldr	r3, [r7, #12]
 8102dee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8102df0:	f7ff fa3c 	bl	810226c <vPortEnterCritical>
 8102df4:	697b      	ldr	r3, [r7, #20]
 8102df6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8102dfa:	b25b      	sxtb	r3, r3
 8102dfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8102e00:	d103      	bne.n	8102e0a <vQueueWaitForMessageRestricted+0x2a>
 8102e02:	697b      	ldr	r3, [r7, #20]
 8102e04:	2200      	movs	r2, #0
 8102e06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8102e0a:	697b      	ldr	r3, [r7, #20]
 8102e0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8102e10:	b25b      	sxtb	r3, r3
 8102e12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8102e16:	d103      	bne.n	8102e20 <vQueueWaitForMessageRestricted+0x40>
 8102e18:	697b      	ldr	r3, [r7, #20]
 8102e1a:	2200      	movs	r2, #0
 8102e1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8102e20:	f7ff fa52 	bl	81022c8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8102e24:	697b      	ldr	r3, [r7, #20]
 8102e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102e28:	2b00      	cmp	r3, #0
 8102e2a:	d106      	bne.n	8102e3a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8102e2c:	697b      	ldr	r3, [r7, #20]
 8102e2e:	3324      	adds	r3, #36	; 0x24
 8102e30:	687a      	ldr	r2, [r7, #4]
 8102e32:	68b9      	ldr	r1, [r7, #8]
 8102e34:	4618      	mov	r0, r3
 8102e36:	f000 fc2f 	bl	8103698 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8102e3a:	6978      	ldr	r0, [r7, #20]
 8102e3c:	f7ff ff28 	bl	8102c90 <prvUnlockQueue>
	}
 8102e40:	bf00      	nop
 8102e42:	3718      	adds	r7, #24
 8102e44:	46bd      	mov	sp, r7
 8102e46:	bd80      	pop	{r7, pc}

08102e48 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8102e48:	b580      	push	{r7, lr}
 8102e4a:	b08e      	sub	sp, #56	; 0x38
 8102e4c:	af04      	add	r7, sp, #16
 8102e4e:	60f8      	str	r0, [r7, #12]
 8102e50:	60b9      	str	r1, [r7, #8]
 8102e52:	607a      	str	r2, [r7, #4]
 8102e54:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8102e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8102e58:	2b00      	cmp	r3, #0
 8102e5a:	d109      	bne.n	8102e70 <xTaskCreateStatic+0x28>
 8102e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102e60:	f383 8811 	msr	BASEPRI, r3
 8102e64:	f3bf 8f6f 	isb	sy
 8102e68:	f3bf 8f4f 	dsb	sy
 8102e6c:	623b      	str	r3, [r7, #32]
 8102e6e:	e7fe      	b.n	8102e6e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8102e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102e72:	2b00      	cmp	r3, #0
 8102e74:	d109      	bne.n	8102e8a <xTaskCreateStatic+0x42>
 8102e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102e7a:	f383 8811 	msr	BASEPRI, r3
 8102e7e:	f3bf 8f6f 	isb	sy
 8102e82:	f3bf 8f4f 	dsb	sy
 8102e86:	61fb      	str	r3, [r7, #28]
 8102e88:	e7fe      	b.n	8102e88 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8102e8a:	235c      	movs	r3, #92	; 0x5c
 8102e8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8102e8e:	693b      	ldr	r3, [r7, #16]
 8102e90:	2b5c      	cmp	r3, #92	; 0x5c
 8102e92:	d009      	beq.n	8102ea8 <xTaskCreateStatic+0x60>
 8102e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102e98:	f383 8811 	msr	BASEPRI, r3
 8102e9c:	f3bf 8f6f 	isb	sy
 8102ea0:	f3bf 8f4f 	dsb	sy
 8102ea4:	61bb      	str	r3, [r7, #24]
 8102ea6:	e7fe      	b.n	8102ea6 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8102ea8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8102eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102eac:	2b00      	cmp	r3, #0
 8102eae:	d01e      	beq.n	8102eee <xTaskCreateStatic+0xa6>
 8102eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8102eb2:	2b00      	cmp	r3, #0
 8102eb4:	d01b      	beq.n	8102eee <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8102eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102eb8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8102eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102ebc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8102ebe:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8102ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102ec2:	2202      	movs	r2, #2
 8102ec4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8102ec8:	2300      	movs	r3, #0
 8102eca:	9303      	str	r3, [sp, #12]
 8102ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102ece:	9302      	str	r3, [sp, #8]
 8102ed0:	f107 0314 	add.w	r3, r7, #20
 8102ed4:	9301      	str	r3, [sp, #4]
 8102ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102ed8:	9300      	str	r3, [sp, #0]
 8102eda:	683b      	ldr	r3, [r7, #0]
 8102edc:	687a      	ldr	r2, [r7, #4]
 8102ede:	68b9      	ldr	r1, [r7, #8]
 8102ee0:	68f8      	ldr	r0, [r7, #12]
 8102ee2:	f000 f850 	bl	8102f86 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8102ee6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8102ee8:	f000 f8dc 	bl	81030a4 <prvAddNewTaskToReadyList>
 8102eec:	e001      	b.n	8102ef2 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8102eee:	2300      	movs	r3, #0
 8102ef0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8102ef2:	697b      	ldr	r3, [r7, #20]
	}
 8102ef4:	4618      	mov	r0, r3
 8102ef6:	3728      	adds	r7, #40	; 0x28
 8102ef8:	46bd      	mov	sp, r7
 8102efa:	bd80      	pop	{r7, pc}

08102efc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8102efc:	b580      	push	{r7, lr}
 8102efe:	b08c      	sub	sp, #48	; 0x30
 8102f00:	af04      	add	r7, sp, #16
 8102f02:	60f8      	str	r0, [r7, #12]
 8102f04:	60b9      	str	r1, [r7, #8]
 8102f06:	603b      	str	r3, [r7, #0]
 8102f08:	4613      	mov	r3, r2
 8102f0a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8102f0c:	88fb      	ldrh	r3, [r7, #6]
 8102f0e:	009b      	lsls	r3, r3, #2
 8102f10:	4618      	mov	r0, r3
 8102f12:	f7fe fdfb 	bl	8101b0c <pvPortMalloc>
 8102f16:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8102f18:	697b      	ldr	r3, [r7, #20]
 8102f1a:	2b00      	cmp	r3, #0
 8102f1c:	d00e      	beq.n	8102f3c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8102f1e:	205c      	movs	r0, #92	; 0x5c
 8102f20:	f7fe fdf4 	bl	8101b0c <pvPortMalloc>
 8102f24:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8102f26:	69fb      	ldr	r3, [r7, #28]
 8102f28:	2b00      	cmp	r3, #0
 8102f2a:	d003      	beq.n	8102f34 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8102f2c:	69fb      	ldr	r3, [r7, #28]
 8102f2e:	697a      	ldr	r2, [r7, #20]
 8102f30:	631a      	str	r2, [r3, #48]	; 0x30
 8102f32:	e005      	b.n	8102f40 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8102f34:	6978      	ldr	r0, [r7, #20]
 8102f36:	f7fe feab 	bl	8101c90 <vPortFree>
 8102f3a:	e001      	b.n	8102f40 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8102f3c:	2300      	movs	r3, #0
 8102f3e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8102f40:	69fb      	ldr	r3, [r7, #28]
 8102f42:	2b00      	cmp	r3, #0
 8102f44:	d017      	beq.n	8102f76 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8102f46:	69fb      	ldr	r3, [r7, #28]
 8102f48:	2200      	movs	r2, #0
 8102f4a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8102f4e:	88fa      	ldrh	r2, [r7, #6]
 8102f50:	2300      	movs	r3, #0
 8102f52:	9303      	str	r3, [sp, #12]
 8102f54:	69fb      	ldr	r3, [r7, #28]
 8102f56:	9302      	str	r3, [sp, #8]
 8102f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102f5a:	9301      	str	r3, [sp, #4]
 8102f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102f5e:	9300      	str	r3, [sp, #0]
 8102f60:	683b      	ldr	r3, [r7, #0]
 8102f62:	68b9      	ldr	r1, [r7, #8]
 8102f64:	68f8      	ldr	r0, [r7, #12]
 8102f66:	f000 f80e 	bl	8102f86 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8102f6a:	69f8      	ldr	r0, [r7, #28]
 8102f6c:	f000 f89a 	bl	81030a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8102f70:	2301      	movs	r3, #1
 8102f72:	61bb      	str	r3, [r7, #24]
 8102f74:	e002      	b.n	8102f7c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8102f76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8102f7a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8102f7c:	69bb      	ldr	r3, [r7, #24]
	}
 8102f7e:	4618      	mov	r0, r3
 8102f80:	3720      	adds	r7, #32
 8102f82:	46bd      	mov	sp, r7
 8102f84:	bd80      	pop	{r7, pc}

08102f86 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8102f86:	b580      	push	{r7, lr}
 8102f88:	b088      	sub	sp, #32
 8102f8a:	af00      	add	r7, sp, #0
 8102f8c:	60f8      	str	r0, [r7, #12]
 8102f8e:	60b9      	str	r1, [r7, #8]
 8102f90:	607a      	str	r2, [r7, #4]
 8102f92:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8102f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102f96:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8102f98:	687b      	ldr	r3, [r7, #4]
 8102f9a:	009b      	lsls	r3, r3, #2
 8102f9c:	461a      	mov	r2, r3
 8102f9e:	21a5      	movs	r1, #165	; 0xa5
 8102fa0:	f001 f9ad 	bl	81042fe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8102fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102fa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8102fa8:	687b      	ldr	r3, [r7, #4]
 8102faa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8102fae:	3b01      	subs	r3, #1
 8102fb0:	009b      	lsls	r3, r3, #2
 8102fb2:	4413      	add	r3, r2
 8102fb4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8102fb6:	69bb      	ldr	r3, [r7, #24]
 8102fb8:	f023 0307 	bic.w	r3, r3, #7
 8102fbc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8102fbe:	69bb      	ldr	r3, [r7, #24]
 8102fc0:	f003 0307 	and.w	r3, r3, #7
 8102fc4:	2b00      	cmp	r3, #0
 8102fc6:	d009      	beq.n	8102fdc <prvInitialiseNewTask+0x56>
 8102fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102fcc:	f383 8811 	msr	BASEPRI, r3
 8102fd0:	f3bf 8f6f 	isb	sy
 8102fd4:	f3bf 8f4f 	dsb	sy
 8102fd8:	617b      	str	r3, [r7, #20]
 8102fda:	e7fe      	b.n	8102fda <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8102fdc:	68bb      	ldr	r3, [r7, #8]
 8102fde:	2b00      	cmp	r3, #0
 8102fe0:	d01f      	beq.n	8103022 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8102fe2:	2300      	movs	r3, #0
 8102fe4:	61fb      	str	r3, [r7, #28]
 8102fe6:	e012      	b.n	810300e <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8102fe8:	68ba      	ldr	r2, [r7, #8]
 8102fea:	69fb      	ldr	r3, [r7, #28]
 8102fec:	4413      	add	r3, r2
 8102fee:	7819      	ldrb	r1, [r3, #0]
 8102ff0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8102ff2:	69fb      	ldr	r3, [r7, #28]
 8102ff4:	4413      	add	r3, r2
 8102ff6:	3334      	adds	r3, #52	; 0x34
 8102ff8:	460a      	mov	r2, r1
 8102ffa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8102ffc:	68ba      	ldr	r2, [r7, #8]
 8102ffe:	69fb      	ldr	r3, [r7, #28]
 8103000:	4413      	add	r3, r2
 8103002:	781b      	ldrb	r3, [r3, #0]
 8103004:	2b00      	cmp	r3, #0
 8103006:	d006      	beq.n	8103016 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8103008:	69fb      	ldr	r3, [r7, #28]
 810300a:	3301      	adds	r3, #1
 810300c:	61fb      	str	r3, [r7, #28]
 810300e:	69fb      	ldr	r3, [r7, #28]
 8103010:	2b0f      	cmp	r3, #15
 8103012:	d9e9      	bls.n	8102fe8 <prvInitialiseNewTask+0x62>
 8103014:	e000      	b.n	8103018 <prvInitialiseNewTask+0x92>
			{
				break;
 8103016:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8103018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810301a:	2200      	movs	r2, #0
 810301c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8103020:	e003      	b.n	810302a <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8103022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103024:	2200      	movs	r2, #0
 8103026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 810302a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810302c:	2b37      	cmp	r3, #55	; 0x37
 810302e:	d901      	bls.n	8103034 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8103030:	2337      	movs	r3, #55	; 0x37
 8103032:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8103034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103036:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8103038:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 810303a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810303c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810303e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8103040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103042:	2200      	movs	r2, #0
 8103044:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8103046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103048:	3304      	adds	r3, #4
 810304a:	4618      	mov	r0, r3
 810304c:	f7fe ff54 	bl	8101ef8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8103050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103052:	3318      	adds	r3, #24
 8103054:	4618      	mov	r0, r3
 8103056:	f7fe ff4f 	bl	8101ef8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 810305a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810305c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810305e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8103060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103062:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8103066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103068:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 810306a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810306c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810306e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8103070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103072:	2200      	movs	r2, #0
 8103074:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8103076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103078:	2200      	movs	r2, #0
 810307a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 810307e:	683a      	ldr	r2, [r7, #0]
 8103080:	68f9      	ldr	r1, [r7, #12]
 8103082:	69b8      	ldr	r0, [r7, #24]
 8103084:	f7fe ffcc 	bl	8102020 <pxPortInitialiseStack>
 8103088:	4602      	mov	r2, r0
 810308a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810308c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 810308e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103090:	2b00      	cmp	r3, #0
 8103092:	d002      	beq.n	810309a <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8103094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103096:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8103098:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810309a:	bf00      	nop
 810309c:	3720      	adds	r7, #32
 810309e:	46bd      	mov	sp, r7
 81030a0:	bd80      	pop	{r7, pc}
	...

081030a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 81030a4:	b580      	push	{r7, lr}
 81030a6:	b082      	sub	sp, #8
 81030a8:	af00      	add	r7, sp, #0
 81030aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 81030ac:	f7ff f8de 	bl	810226c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 81030b0:	4b2d      	ldr	r3, [pc, #180]	; (8103168 <prvAddNewTaskToReadyList+0xc4>)
 81030b2:	681b      	ldr	r3, [r3, #0]
 81030b4:	3301      	adds	r3, #1
 81030b6:	4a2c      	ldr	r2, [pc, #176]	; (8103168 <prvAddNewTaskToReadyList+0xc4>)
 81030b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 81030ba:	4b2c      	ldr	r3, [pc, #176]	; (810316c <prvAddNewTaskToReadyList+0xc8>)
 81030bc:	681b      	ldr	r3, [r3, #0]
 81030be:	2b00      	cmp	r3, #0
 81030c0:	d109      	bne.n	81030d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 81030c2:	4a2a      	ldr	r2, [pc, #168]	; (810316c <prvAddNewTaskToReadyList+0xc8>)
 81030c4:	687b      	ldr	r3, [r7, #4]
 81030c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 81030c8:	4b27      	ldr	r3, [pc, #156]	; (8103168 <prvAddNewTaskToReadyList+0xc4>)
 81030ca:	681b      	ldr	r3, [r3, #0]
 81030cc:	2b01      	cmp	r3, #1
 81030ce:	d110      	bne.n	81030f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 81030d0:	f000 fc08 	bl	81038e4 <prvInitialiseTaskLists>
 81030d4:	e00d      	b.n	81030f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 81030d6:	4b26      	ldr	r3, [pc, #152]	; (8103170 <prvAddNewTaskToReadyList+0xcc>)
 81030d8:	681b      	ldr	r3, [r3, #0]
 81030da:	2b00      	cmp	r3, #0
 81030dc:	d109      	bne.n	81030f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 81030de:	4b23      	ldr	r3, [pc, #140]	; (810316c <prvAddNewTaskToReadyList+0xc8>)
 81030e0:	681b      	ldr	r3, [r3, #0]
 81030e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81030e4:	687b      	ldr	r3, [r7, #4]
 81030e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81030e8:	429a      	cmp	r2, r3
 81030ea:	d802      	bhi.n	81030f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 81030ec:	4a1f      	ldr	r2, [pc, #124]	; (810316c <prvAddNewTaskToReadyList+0xc8>)
 81030ee:	687b      	ldr	r3, [r7, #4]
 81030f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 81030f2:	4b20      	ldr	r3, [pc, #128]	; (8103174 <prvAddNewTaskToReadyList+0xd0>)
 81030f4:	681b      	ldr	r3, [r3, #0]
 81030f6:	3301      	adds	r3, #1
 81030f8:	4a1e      	ldr	r2, [pc, #120]	; (8103174 <prvAddNewTaskToReadyList+0xd0>)
 81030fa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 81030fc:	4b1d      	ldr	r3, [pc, #116]	; (8103174 <prvAddNewTaskToReadyList+0xd0>)
 81030fe:	681a      	ldr	r2, [r3, #0]
 8103100:	687b      	ldr	r3, [r7, #4]
 8103102:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8103104:	687b      	ldr	r3, [r7, #4]
 8103106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103108:	4b1b      	ldr	r3, [pc, #108]	; (8103178 <prvAddNewTaskToReadyList+0xd4>)
 810310a:	681b      	ldr	r3, [r3, #0]
 810310c:	429a      	cmp	r2, r3
 810310e:	d903      	bls.n	8103118 <prvAddNewTaskToReadyList+0x74>
 8103110:	687b      	ldr	r3, [r7, #4]
 8103112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103114:	4a18      	ldr	r2, [pc, #96]	; (8103178 <prvAddNewTaskToReadyList+0xd4>)
 8103116:	6013      	str	r3, [r2, #0]
 8103118:	687b      	ldr	r3, [r7, #4]
 810311a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810311c:	4613      	mov	r3, r2
 810311e:	009b      	lsls	r3, r3, #2
 8103120:	4413      	add	r3, r2
 8103122:	009b      	lsls	r3, r3, #2
 8103124:	4a15      	ldr	r2, [pc, #84]	; (810317c <prvAddNewTaskToReadyList+0xd8>)
 8103126:	441a      	add	r2, r3
 8103128:	687b      	ldr	r3, [r7, #4]
 810312a:	3304      	adds	r3, #4
 810312c:	4619      	mov	r1, r3
 810312e:	4610      	mov	r0, r2
 8103130:	f7fe feef 	bl	8101f12 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8103134:	f7ff f8c8 	bl	81022c8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8103138:	4b0d      	ldr	r3, [pc, #52]	; (8103170 <prvAddNewTaskToReadyList+0xcc>)
 810313a:	681b      	ldr	r3, [r3, #0]
 810313c:	2b00      	cmp	r3, #0
 810313e:	d00e      	beq.n	810315e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8103140:	4b0a      	ldr	r3, [pc, #40]	; (810316c <prvAddNewTaskToReadyList+0xc8>)
 8103142:	681b      	ldr	r3, [r3, #0]
 8103144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103146:	687b      	ldr	r3, [r7, #4]
 8103148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810314a:	429a      	cmp	r2, r3
 810314c:	d207      	bcs.n	810315e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 810314e:	4b0c      	ldr	r3, [pc, #48]	; (8103180 <prvAddNewTaskToReadyList+0xdc>)
 8103150:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8103154:	601a      	str	r2, [r3, #0]
 8103156:	f3bf 8f4f 	dsb	sy
 810315a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810315e:	bf00      	nop
 8103160:	3708      	adds	r7, #8
 8103162:	46bd      	mov	sp, r7
 8103164:	bd80      	pop	{r7, pc}
 8103166:	bf00      	nop
 8103168:	100047e0 	.word	0x100047e0
 810316c:	1000430c 	.word	0x1000430c
 8103170:	100047ec 	.word	0x100047ec
 8103174:	100047fc 	.word	0x100047fc
 8103178:	100047e8 	.word	0x100047e8
 810317c:	10004310 	.word	0x10004310
 8103180:	e000ed04 	.word	0xe000ed04

08103184 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8103184:	b580      	push	{r7, lr}
 8103186:	b084      	sub	sp, #16
 8103188:	af00      	add	r7, sp, #0
 810318a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 810318c:	2300      	movs	r3, #0
 810318e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8103190:	687b      	ldr	r3, [r7, #4]
 8103192:	2b00      	cmp	r3, #0
 8103194:	d016      	beq.n	81031c4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8103196:	4b13      	ldr	r3, [pc, #76]	; (81031e4 <vTaskDelay+0x60>)
 8103198:	681b      	ldr	r3, [r3, #0]
 810319a:	2b00      	cmp	r3, #0
 810319c:	d009      	beq.n	81031b2 <vTaskDelay+0x2e>
 810319e:	f04f 0350 	mov.w	r3, #80	; 0x50
 81031a2:	f383 8811 	msr	BASEPRI, r3
 81031a6:	f3bf 8f6f 	isb	sy
 81031aa:	f3bf 8f4f 	dsb	sy
 81031ae:	60bb      	str	r3, [r7, #8]
 81031b0:	e7fe      	b.n	81031b0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 81031b2:	f000 f87f 	bl	81032b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 81031b6:	2100      	movs	r1, #0
 81031b8:	6878      	ldr	r0, [r7, #4]
 81031ba:	f000 fcd7 	bl	8103b6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 81031be:	f000 f887 	bl	81032d0 <xTaskResumeAll>
 81031c2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 81031c4:	68fb      	ldr	r3, [r7, #12]
 81031c6:	2b00      	cmp	r3, #0
 81031c8:	d107      	bne.n	81031da <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 81031ca:	4b07      	ldr	r3, [pc, #28]	; (81031e8 <vTaskDelay+0x64>)
 81031cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81031d0:	601a      	str	r2, [r3, #0]
 81031d2:	f3bf 8f4f 	dsb	sy
 81031d6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 81031da:	bf00      	nop
 81031dc:	3710      	adds	r7, #16
 81031de:	46bd      	mov	sp, r7
 81031e0:	bd80      	pop	{r7, pc}
 81031e2:	bf00      	nop
 81031e4:	10004808 	.word	0x10004808
 81031e8:	e000ed04 	.word	0xe000ed04

081031ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 81031ec:	b580      	push	{r7, lr}
 81031ee:	b08a      	sub	sp, #40	; 0x28
 81031f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 81031f2:	2300      	movs	r3, #0
 81031f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 81031f6:	2300      	movs	r3, #0
 81031f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 81031fa:	463a      	mov	r2, r7
 81031fc:	1d39      	adds	r1, r7, #4
 81031fe:	f107 0308 	add.w	r3, r7, #8
 8103202:	4618      	mov	r0, r3
 8103204:	f7fe fc4e 	bl	8101aa4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8103208:	6839      	ldr	r1, [r7, #0]
 810320a:	687b      	ldr	r3, [r7, #4]
 810320c:	68ba      	ldr	r2, [r7, #8]
 810320e:	9202      	str	r2, [sp, #8]
 8103210:	9301      	str	r3, [sp, #4]
 8103212:	2300      	movs	r3, #0
 8103214:	9300      	str	r3, [sp, #0]
 8103216:	2300      	movs	r3, #0
 8103218:	460a      	mov	r2, r1
 810321a:	4920      	ldr	r1, [pc, #128]	; (810329c <vTaskStartScheduler+0xb0>)
 810321c:	4820      	ldr	r0, [pc, #128]	; (81032a0 <vTaskStartScheduler+0xb4>)
 810321e:	f7ff fe13 	bl	8102e48 <xTaskCreateStatic>
 8103222:	4602      	mov	r2, r0
 8103224:	4b1f      	ldr	r3, [pc, #124]	; (81032a4 <vTaskStartScheduler+0xb8>)
 8103226:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8103228:	4b1e      	ldr	r3, [pc, #120]	; (81032a4 <vTaskStartScheduler+0xb8>)
 810322a:	681b      	ldr	r3, [r3, #0]
 810322c:	2b00      	cmp	r3, #0
 810322e:	d002      	beq.n	8103236 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8103230:	2301      	movs	r3, #1
 8103232:	617b      	str	r3, [r7, #20]
 8103234:	e001      	b.n	810323a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8103236:	2300      	movs	r3, #0
 8103238:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 810323a:	697b      	ldr	r3, [r7, #20]
 810323c:	2b01      	cmp	r3, #1
 810323e:	d102      	bne.n	8103246 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8103240:	f000 fce8 	bl	8103c14 <xTimerCreateTimerTask>
 8103244:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8103246:	697b      	ldr	r3, [r7, #20]
 8103248:	2b01      	cmp	r3, #1
 810324a:	d115      	bne.n	8103278 <vTaskStartScheduler+0x8c>
 810324c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103250:	f383 8811 	msr	BASEPRI, r3
 8103254:	f3bf 8f6f 	isb	sy
 8103258:	f3bf 8f4f 	dsb	sy
 810325c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 810325e:	4b12      	ldr	r3, [pc, #72]	; (81032a8 <vTaskStartScheduler+0xbc>)
 8103260:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8103264:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8103266:	4b11      	ldr	r3, [pc, #68]	; (81032ac <vTaskStartScheduler+0xc0>)
 8103268:	2201      	movs	r2, #1
 810326a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 810326c:	4b10      	ldr	r3, [pc, #64]	; (81032b0 <vTaskStartScheduler+0xc4>)
 810326e:	2200      	movs	r2, #0
 8103270:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8103272:	f7fe ff5d 	bl	8102130 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8103276:	e00d      	b.n	8103294 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8103278:	697b      	ldr	r3, [r7, #20]
 810327a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 810327e:	d109      	bne.n	8103294 <vTaskStartScheduler+0xa8>
 8103280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103284:	f383 8811 	msr	BASEPRI, r3
 8103288:	f3bf 8f6f 	isb	sy
 810328c:	f3bf 8f4f 	dsb	sy
 8103290:	60fb      	str	r3, [r7, #12]
 8103292:	e7fe      	b.n	8103292 <vTaskStartScheduler+0xa6>
}
 8103294:	bf00      	nop
 8103296:	3718      	adds	r7, #24
 8103298:	46bd      	mov	sp, r7
 810329a:	bd80      	pop	{r7, pc}
 810329c:	0810433c 	.word	0x0810433c
 81032a0:	081038b5 	.word	0x081038b5
 81032a4:	10004804 	.word	0x10004804
 81032a8:	10004800 	.word	0x10004800
 81032ac:	100047ec 	.word	0x100047ec
 81032b0:	100047e4 	.word	0x100047e4

081032b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 81032b4:	b480      	push	{r7}
 81032b6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 81032b8:	4b04      	ldr	r3, [pc, #16]	; (81032cc <vTaskSuspendAll+0x18>)
 81032ba:	681b      	ldr	r3, [r3, #0]
 81032bc:	3301      	adds	r3, #1
 81032be:	4a03      	ldr	r2, [pc, #12]	; (81032cc <vTaskSuspendAll+0x18>)
 81032c0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 81032c2:	bf00      	nop
 81032c4:	46bd      	mov	sp, r7
 81032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81032ca:	4770      	bx	lr
 81032cc:	10004808 	.word	0x10004808

081032d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 81032d0:	b580      	push	{r7, lr}
 81032d2:	b084      	sub	sp, #16
 81032d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 81032d6:	2300      	movs	r3, #0
 81032d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 81032da:	2300      	movs	r3, #0
 81032dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 81032de:	4b41      	ldr	r3, [pc, #260]	; (81033e4 <xTaskResumeAll+0x114>)
 81032e0:	681b      	ldr	r3, [r3, #0]
 81032e2:	2b00      	cmp	r3, #0
 81032e4:	d109      	bne.n	81032fa <xTaskResumeAll+0x2a>
 81032e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 81032ea:	f383 8811 	msr	BASEPRI, r3
 81032ee:	f3bf 8f6f 	isb	sy
 81032f2:	f3bf 8f4f 	dsb	sy
 81032f6:	603b      	str	r3, [r7, #0]
 81032f8:	e7fe      	b.n	81032f8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 81032fa:	f7fe ffb7 	bl	810226c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 81032fe:	4b39      	ldr	r3, [pc, #228]	; (81033e4 <xTaskResumeAll+0x114>)
 8103300:	681b      	ldr	r3, [r3, #0]
 8103302:	3b01      	subs	r3, #1
 8103304:	4a37      	ldr	r2, [pc, #220]	; (81033e4 <xTaskResumeAll+0x114>)
 8103306:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8103308:	4b36      	ldr	r3, [pc, #216]	; (81033e4 <xTaskResumeAll+0x114>)
 810330a:	681b      	ldr	r3, [r3, #0]
 810330c:	2b00      	cmp	r3, #0
 810330e:	d162      	bne.n	81033d6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8103310:	4b35      	ldr	r3, [pc, #212]	; (81033e8 <xTaskResumeAll+0x118>)
 8103312:	681b      	ldr	r3, [r3, #0]
 8103314:	2b00      	cmp	r3, #0
 8103316:	d05e      	beq.n	81033d6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8103318:	e02f      	b.n	810337a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810331a:	4b34      	ldr	r3, [pc, #208]	; (81033ec <xTaskResumeAll+0x11c>)
 810331c:	68db      	ldr	r3, [r3, #12]
 810331e:	68db      	ldr	r3, [r3, #12]
 8103320:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8103322:	68fb      	ldr	r3, [r7, #12]
 8103324:	3318      	adds	r3, #24
 8103326:	4618      	mov	r0, r3
 8103328:	f7fe fe50 	bl	8101fcc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810332c:	68fb      	ldr	r3, [r7, #12]
 810332e:	3304      	adds	r3, #4
 8103330:	4618      	mov	r0, r3
 8103332:	f7fe fe4b 	bl	8101fcc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8103336:	68fb      	ldr	r3, [r7, #12]
 8103338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810333a:	4b2d      	ldr	r3, [pc, #180]	; (81033f0 <xTaskResumeAll+0x120>)
 810333c:	681b      	ldr	r3, [r3, #0]
 810333e:	429a      	cmp	r2, r3
 8103340:	d903      	bls.n	810334a <xTaskResumeAll+0x7a>
 8103342:	68fb      	ldr	r3, [r7, #12]
 8103344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103346:	4a2a      	ldr	r2, [pc, #168]	; (81033f0 <xTaskResumeAll+0x120>)
 8103348:	6013      	str	r3, [r2, #0]
 810334a:	68fb      	ldr	r3, [r7, #12]
 810334c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810334e:	4613      	mov	r3, r2
 8103350:	009b      	lsls	r3, r3, #2
 8103352:	4413      	add	r3, r2
 8103354:	009b      	lsls	r3, r3, #2
 8103356:	4a27      	ldr	r2, [pc, #156]	; (81033f4 <xTaskResumeAll+0x124>)
 8103358:	441a      	add	r2, r3
 810335a:	68fb      	ldr	r3, [r7, #12]
 810335c:	3304      	adds	r3, #4
 810335e:	4619      	mov	r1, r3
 8103360:	4610      	mov	r0, r2
 8103362:	f7fe fdd6 	bl	8101f12 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8103366:	68fb      	ldr	r3, [r7, #12]
 8103368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810336a:	4b23      	ldr	r3, [pc, #140]	; (81033f8 <xTaskResumeAll+0x128>)
 810336c:	681b      	ldr	r3, [r3, #0]
 810336e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103370:	429a      	cmp	r2, r3
 8103372:	d302      	bcc.n	810337a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8103374:	4b21      	ldr	r3, [pc, #132]	; (81033fc <xTaskResumeAll+0x12c>)
 8103376:	2201      	movs	r2, #1
 8103378:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 810337a:	4b1c      	ldr	r3, [pc, #112]	; (81033ec <xTaskResumeAll+0x11c>)
 810337c:	681b      	ldr	r3, [r3, #0]
 810337e:	2b00      	cmp	r3, #0
 8103380:	d1cb      	bne.n	810331a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8103382:	68fb      	ldr	r3, [r7, #12]
 8103384:	2b00      	cmp	r3, #0
 8103386:	d001      	beq.n	810338c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8103388:	f000 fb46 	bl	8103a18 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 810338c:	4b1c      	ldr	r3, [pc, #112]	; (8103400 <xTaskResumeAll+0x130>)
 810338e:	681b      	ldr	r3, [r3, #0]
 8103390:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8103392:	687b      	ldr	r3, [r7, #4]
 8103394:	2b00      	cmp	r3, #0
 8103396:	d010      	beq.n	81033ba <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8103398:	f000 f846 	bl	8103428 <xTaskIncrementTick>
 810339c:	4603      	mov	r3, r0
 810339e:	2b00      	cmp	r3, #0
 81033a0:	d002      	beq.n	81033a8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 81033a2:	4b16      	ldr	r3, [pc, #88]	; (81033fc <xTaskResumeAll+0x12c>)
 81033a4:	2201      	movs	r2, #1
 81033a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 81033a8:	687b      	ldr	r3, [r7, #4]
 81033aa:	3b01      	subs	r3, #1
 81033ac:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 81033ae:	687b      	ldr	r3, [r7, #4]
 81033b0:	2b00      	cmp	r3, #0
 81033b2:	d1f1      	bne.n	8103398 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 81033b4:	4b12      	ldr	r3, [pc, #72]	; (8103400 <xTaskResumeAll+0x130>)
 81033b6:	2200      	movs	r2, #0
 81033b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 81033ba:	4b10      	ldr	r3, [pc, #64]	; (81033fc <xTaskResumeAll+0x12c>)
 81033bc:	681b      	ldr	r3, [r3, #0]
 81033be:	2b00      	cmp	r3, #0
 81033c0:	d009      	beq.n	81033d6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 81033c2:	2301      	movs	r3, #1
 81033c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 81033c6:	4b0f      	ldr	r3, [pc, #60]	; (8103404 <xTaskResumeAll+0x134>)
 81033c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81033cc:	601a      	str	r2, [r3, #0]
 81033ce:	f3bf 8f4f 	dsb	sy
 81033d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 81033d6:	f7fe ff77 	bl	81022c8 <vPortExitCritical>

	return xAlreadyYielded;
 81033da:	68bb      	ldr	r3, [r7, #8]
}
 81033dc:	4618      	mov	r0, r3
 81033de:	3710      	adds	r7, #16
 81033e0:	46bd      	mov	sp, r7
 81033e2:	bd80      	pop	{r7, pc}
 81033e4:	10004808 	.word	0x10004808
 81033e8:	100047e0 	.word	0x100047e0
 81033ec:	100047a0 	.word	0x100047a0
 81033f0:	100047e8 	.word	0x100047e8
 81033f4:	10004310 	.word	0x10004310
 81033f8:	1000430c 	.word	0x1000430c
 81033fc:	100047f4 	.word	0x100047f4
 8103400:	100047f0 	.word	0x100047f0
 8103404:	e000ed04 	.word	0xe000ed04

08103408 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8103408:	b480      	push	{r7}
 810340a:	b083      	sub	sp, #12
 810340c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 810340e:	4b05      	ldr	r3, [pc, #20]	; (8103424 <xTaskGetTickCount+0x1c>)
 8103410:	681b      	ldr	r3, [r3, #0]
 8103412:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8103414:	687b      	ldr	r3, [r7, #4]
}
 8103416:	4618      	mov	r0, r3
 8103418:	370c      	adds	r7, #12
 810341a:	46bd      	mov	sp, r7
 810341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103420:	4770      	bx	lr
 8103422:	bf00      	nop
 8103424:	100047e4 	.word	0x100047e4

08103428 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8103428:	b580      	push	{r7, lr}
 810342a:	b086      	sub	sp, #24
 810342c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 810342e:	2300      	movs	r3, #0
 8103430:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8103432:	4b4e      	ldr	r3, [pc, #312]	; (810356c <xTaskIncrementTick+0x144>)
 8103434:	681b      	ldr	r3, [r3, #0]
 8103436:	2b00      	cmp	r3, #0
 8103438:	f040 8088 	bne.w	810354c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 810343c:	4b4c      	ldr	r3, [pc, #304]	; (8103570 <xTaskIncrementTick+0x148>)
 810343e:	681b      	ldr	r3, [r3, #0]
 8103440:	3301      	adds	r3, #1
 8103442:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8103444:	4a4a      	ldr	r2, [pc, #296]	; (8103570 <xTaskIncrementTick+0x148>)
 8103446:	693b      	ldr	r3, [r7, #16]
 8103448:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 810344a:	693b      	ldr	r3, [r7, #16]
 810344c:	2b00      	cmp	r3, #0
 810344e:	d11f      	bne.n	8103490 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8103450:	4b48      	ldr	r3, [pc, #288]	; (8103574 <xTaskIncrementTick+0x14c>)
 8103452:	681b      	ldr	r3, [r3, #0]
 8103454:	681b      	ldr	r3, [r3, #0]
 8103456:	2b00      	cmp	r3, #0
 8103458:	d009      	beq.n	810346e <xTaskIncrementTick+0x46>
 810345a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810345e:	f383 8811 	msr	BASEPRI, r3
 8103462:	f3bf 8f6f 	isb	sy
 8103466:	f3bf 8f4f 	dsb	sy
 810346a:	603b      	str	r3, [r7, #0]
 810346c:	e7fe      	b.n	810346c <xTaskIncrementTick+0x44>
 810346e:	4b41      	ldr	r3, [pc, #260]	; (8103574 <xTaskIncrementTick+0x14c>)
 8103470:	681b      	ldr	r3, [r3, #0]
 8103472:	60fb      	str	r3, [r7, #12]
 8103474:	4b40      	ldr	r3, [pc, #256]	; (8103578 <xTaskIncrementTick+0x150>)
 8103476:	681b      	ldr	r3, [r3, #0]
 8103478:	4a3e      	ldr	r2, [pc, #248]	; (8103574 <xTaskIncrementTick+0x14c>)
 810347a:	6013      	str	r3, [r2, #0]
 810347c:	4a3e      	ldr	r2, [pc, #248]	; (8103578 <xTaskIncrementTick+0x150>)
 810347e:	68fb      	ldr	r3, [r7, #12]
 8103480:	6013      	str	r3, [r2, #0]
 8103482:	4b3e      	ldr	r3, [pc, #248]	; (810357c <xTaskIncrementTick+0x154>)
 8103484:	681b      	ldr	r3, [r3, #0]
 8103486:	3301      	adds	r3, #1
 8103488:	4a3c      	ldr	r2, [pc, #240]	; (810357c <xTaskIncrementTick+0x154>)
 810348a:	6013      	str	r3, [r2, #0]
 810348c:	f000 fac4 	bl	8103a18 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8103490:	4b3b      	ldr	r3, [pc, #236]	; (8103580 <xTaskIncrementTick+0x158>)
 8103492:	681b      	ldr	r3, [r3, #0]
 8103494:	693a      	ldr	r2, [r7, #16]
 8103496:	429a      	cmp	r2, r3
 8103498:	d349      	bcc.n	810352e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810349a:	4b36      	ldr	r3, [pc, #216]	; (8103574 <xTaskIncrementTick+0x14c>)
 810349c:	681b      	ldr	r3, [r3, #0]
 810349e:	681b      	ldr	r3, [r3, #0]
 81034a0:	2b00      	cmp	r3, #0
 81034a2:	d104      	bne.n	81034ae <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 81034a4:	4b36      	ldr	r3, [pc, #216]	; (8103580 <xTaskIncrementTick+0x158>)
 81034a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 81034aa:	601a      	str	r2, [r3, #0]
					break;
 81034ac:	e03f      	b.n	810352e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81034ae:	4b31      	ldr	r3, [pc, #196]	; (8103574 <xTaskIncrementTick+0x14c>)
 81034b0:	681b      	ldr	r3, [r3, #0]
 81034b2:	68db      	ldr	r3, [r3, #12]
 81034b4:	68db      	ldr	r3, [r3, #12]
 81034b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 81034b8:	68bb      	ldr	r3, [r7, #8]
 81034ba:	685b      	ldr	r3, [r3, #4]
 81034bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 81034be:	693a      	ldr	r2, [r7, #16]
 81034c0:	687b      	ldr	r3, [r7, #4]
 81034c2:	429a      	cmp	r2, r3
 81034c4:	d203      	bcs.n	81034ce <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 81034c6:	4a2e      	ldr	r2, [pc, #184]	; (8103580 <xTaskIncrementTick+0x158>)
 81034c8:	687b      	ldr	r3, [r7, #4]
 81034ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 81034cc:	e02f      	b.n	810352e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 81034ce:	68bb      	ldr	r3, [r7, #8]
 81034d0:	3304      	adds	r3, #4
 81034d2:	4618      	mov	r0, r3
 81034d4:	f7fe fd7a 	bl	8101fcc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 81034d8:	68bb      	ldr	r3, [r7, #8]
 81034da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81034dc:	2b00      	cmp	r3, #0
 81034de:	d004      	beq.n	81034ea <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 81034e0:	68bb      	ldr	r3, [r7, #8]
 81034e2:	3318      	adds	r3, #24
 81034e4:	4618      	mov	r0, r3
 81034e6:	f7fe fd71 	bl	8101fcc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 81034ea:	68bb      	ldr	r3, [r7, #8]
 81034ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81034ee:	4b25      	ldr	r3, [pc, #148]	; (8103584 <xTaskIncrementTick+0x15c>)
 81034f0:	681b      	ldr	r3, [r3, #0]
 81034f2:	429a      	cmp	r2, r3
 81034f4:	d903      	bls.n	81034fe <xTaskIncrementTick+0xd6>
 81034f6:	68bb      	ldr	r3, [r7, #8]
 81034f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81034fa:	4a22      	ldr	r2, [pc, #136]	; (8103584 <xTaskIncrementTick+0x15c>)
 81034fc:	6013      	str	r3, [r2, #0]
 81034fe:	68bb      	ldr	r3, [r7, #8]
 8103500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103502:	4613      	mov	r3, r2
 8103504:	009b      	lsls	r3, r3, #2
 8103506:	4413      	add	r3, r2
 8103508:	009b      	lsls	r3, r3, #2
 810350a:	4a1f      	ldr	r2, [pc, #124]	; (8103588 <xTaskIncrementTick+0x160>)
 810350c:	441a      	add	r2, r3
 810350e:	68bb      	ldr	r3, [r7, #8]
 8103510:	3304      	adds	r3, #4
 8103512:	4619      	mov	r1, r3
 8103514:	4610      	mov	r0, r2
 8103516:	f7fe fcfc 	bl	8101f12 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810351a:	68bb      	ldr	r3, [r7, #8]
 810351c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810351e:	4b1b      	ldr	r3, [pc, #108]	; (810358c <xTaskIncrementTick+0x164>)
 8103520:	681b      	ldr	r3, [r3, #0]
 8103522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103524:	429a      	cmp	r2, r3
 8103526:	d3b8      	bcc.n	810349a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8103528:	2301      	movs	r3, #1
 810352a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810352c:	e7b5      	b.n	810349a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 810352e:	4b17      	ldr	r3, [pc, #92]	; (810358c <xTaskIncrementTick+0x164>)
 8103530:	681b      	ldr	r3, [r3, #0]
 8103532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103534:	4914      	ldr	r1, [pc, #80]	; (8103588 <xTaskIncrementTick+0x160>)
 8103536:	4613      	mov	r3, r2
 8103538:	009b      	lsls	r3, r3, #2
 810353a:	4413      	add	r3, r2
 810353c:	009b      	lsls	r3, r3, #2
 810353e:	440b      	add	r3, r1
 8103540:	681b      	ldr	r3, [r3, #0]
 8103542:	2b01      	cmp	r3, #1
 8103544:	d907      	bls.n	8103556 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8103546:	2301      	movs	r3, #1
 8103548:	617b      	str	r3, [r7, #20]
 810354a:	e004      	b.n	8103556 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 810354c:	4b10      	ldr	r3, [pc, #64]	; (8103590 <xTaskIncrementTick+0x168>)
 810354e:	681b      	ldr	r3, [r3, #0]
 8103550:	3301      	adds	r3, #1
 8103552:	4a0f      	ldr	r2, [pc, #60]	; (8103590 <xTaskIncrementTick+0x168>)
 8103554:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8103556:	4b0f      	ldr	r3, [pc, #60]	; (8103594 <xTaskIncrementTick+0x16c>)
 8103558:	681b      	ldr	r3, [r3, #0]
 810355a:	2b00      	cmp	r3, #0
 810355c:	d001      	beq.n	8103562 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 810355e:	2301      	movs	r3, #1
 8103560:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8103562:	697b      	ldr	r3, [r7, #20]
}
 8103564:	4618      	mov	r0, r3
 8103566:	3718      	adds	r7, #24
 8103568:	46bd      	mov	sp, r7
 810356a:	bd80      	pop	{r7, pc}
 810356c:	10004808 	.word	0x10004808
 8103570:	100047e4 	.word	0x100047e4
 8103574:	10004798 	.word	0x10004798
 8103578:	1000479c 	.word	0x1000479c
 810357c:	100047f8 	.word	0x100047f8
 8103580:	10004800 	.word	0x10004800
 8103584:	100047e8 	.word	0x100047e8
 8103588:	10004310 	.word	0x10004310
 810358c:	1000430c 	.word	0x1000430c
 8103590:	100047f0 	.word	0x100047f0
 8103594:	100047f4 	.word	0x100047f4

08103598 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8103598:	b480      	push	{r7}
 810359a:	b085      	sub	sp, #20
 810359c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 810359e:	4b27      	ldr	r3, [pc, #156]	; (810363c <vTaskSwitchContext+0xa4>)
 81035a0:	681b      	ldr	r3, [r3, #0]
 81035a2:	2b00      	cmp	r3, #0
 81035a4:	d003      	beq.n	81035ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 81035a6:	4b26      	ldr	r3, [pc, #152]	; (8103640 <vTaskSwitchContext+0xa8>)
 81035a8:	2201      	movs	r2, #1
 81035aa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 81035ac:	e040      	b.n	8103630 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 81035ae:	4b24      	ldr	r3, [pc, #144]	; (8103640 <vTaskSwitchContext+0xa8>)
 81035b0:	2200      	movs	r2, #0
 81035b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81035b4:	4b23      	ldr	r3, [pc, #140]	; (8103644 <vTaskSwitchContext+0xac>)
 81035b6:	681b      	ldr	r3, [r3, #0]
 81035b8:	60fb      	str	r3, [r7, #12]
 81035ba:	e00f      	b.n	81035dc <vTaskSwitchContext+0x44>
 81035bc:	68fb      	ldr	r3, [r7, #12]
 81035be:	2b00      	cmp	r3, #0
 81035c0:	d109      	bne.n	81035d6 <vTaskSwitchContext+0x3e>
 81035c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81035c6:	f383 8811 	msr	BASEPRI, r3
 81035ca:	f3bf 8f6f 	isb	sy
 81035ce:	f3bf 8f4f 	dsb	sy
 81035d2:	607b      	str	r3, [r7, #4]
 81035d4:	e7fe      	b.n	81035d4 <vTaskSwitchContext+0x3c>
 81035d6:	68fb      	ldr	r3, [r7, #12]
 81035d8:	3b01      	subs	r3, #1
 81035da:	60fb      	str	r3, [r7, #12]
 81035dc:	491a      	ldr	r1, [pc, #104]	; (8103648 <vTaskSwitchContext+0xb0>)
 81035de:	68fa      	ldr	r2, [r7, #12]
 81035e0:	4613      	mov	r3, r2
 81035e2:	009b      	lsls	r3, r3, #2
 81035e4:	4413      	add	r3, r2
 81035e6:	009b      	lsls	r3, r3, #2
 81035e8:	440b      	add	r3, r1
 81035ea:	681b      	ldr	r3, [r3, #0]
 81035ec:	2b00      	cmp	r3, #0
 81035ee:	d0e5      	beq.n	81035bc <vTaskSwitchContext+0x24>
 81035f0:	68fa      	ldr	r2, [r7, #12]
 81035f2:	4613      	mov	r3, r2
 81035f4:	009b      	lsls	r3, r3, #2
 81035f6:	4413      	add	r3, r2
 81035f8:	009b      	lsls	r3, r3, #2
 81035fa:	4a13      	ldr	r2, [pc, #76]	; (8103648 <vTaskSwitchContext+0xb0>)
 81035fc:	4413      	add	r3, r2
 81035fe:	60bb      	str	r3, [r7, #8]
 8103600:	68bb      	ldr	r3, [r7, #8]
 8103602:	685b      	ldr	r3, [r3, #4]
 8103604:	685a      	ldr	r2, [r3, #4]
 8103606:	68bb      	ldr	r3, [r7, #8]
 8103608:	605a      	str	r2, [r3, #4]
 810360a:	68bb      	ldr	r3, [r7, #8]
 810360c:	685a      	ldr	r2, [r3, #4]
 810360e:	68bb      	ldr	r3, [r7, #8]
 8103610:	3308      	adds	r3, #8
 8103612:	429a      	cmp	r2, r3
 8103614:	d104      	bne.n	8103620 <vTaskSwitchContext+0x88>
 8103616:	68bb      	ldr	r3, [r7, #8]
 8103618:	685b      	ldr	r3, [r3, #4]
 810361a:	685a      	ldr	r2, [r3, #4]
 810361c:	68bb      	ldr	r3, [r7, #8]
 810361e:	605a      	str	r2, [r3, #4]
 8103620:	68bb      	ldr	r3, [r7, #8]
 8103622:	685b      	ldr	r3, [r3, #4]
 8103624:	68db      	ldr	r3, [r3, #12]
 8103626:	4a09      	ldr	r2, [pc, #36]	; (810364c <vTaskSwitchContext+0xb4>)
 8103628:	6013      	str	r3, [r2, #0]
 810362a:	4a06      	ldr	r2, [pc, #24]	; (8103644 <vTaskSwitchContext+0xac>)
 810362c:	68fb      	ldr	r3, [r7, #12]
 810362e:	6013      	str	r3, [r2, #0]
}
 8103630:	bf00      	nop
 8103632:	3714      	adds	r7, #20
 8103634:	46bd      	mov	sp, r7
 8103636:	f85d 7b04 	ldr.w	r7, [sp], #4
 810363a:	4770      	bx	lr
 810363c:	10004808 	.word	0x10004808
 8103640:	100047f4 	.word	0x100047f4
 8103644:	100047e8 	.word	0x100047e8
 8103648:	10004310 	.word	0x10004310
 810364c:	1000430c 	.word	0x1000430c

08103650 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8103650:	b580      	push	{r7, lr}
 8103652:	b084      	sub	sp, #16
 8103654:	af00      	add	r7, sp, #0
 8103656:	6078      	str	r0, [r7, #4]
 8103658:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 810365a:	687b      	ldr	r3, [r7, #4]
 810365c:	2b00      	cmp	r3, #0
 810365e:	d109      	bne.n	8103674 <vTaskPlaceOnEventList+0x24>
 8103660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103664:	f383 8811 	msr	BASEPRI, r3
 8103668:	f3bf 8f6f 	isb	sy
 810366c:	f3bf 8f4f 	dsb	sy
 8103670:	60fb      	str	r3, [r7, #12]
 8103672:	e7fe      	b.n	8103672 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8103674:	4b07      	ldr	r3, [pc, #28]	; (8103694 <vTaskPlaceOnEventList+0x44>)
 8103676:	681b      	ldr	r3, [r3, #0]
 8103678:	3318      	adds	r3, #24
 810367a:	4619      	mov	r1, r3
 810367c:	6878      	ldr	r0, [r7, #4]
 810367e:	f7fe fc6c 	bl	8101f5a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8103682:	2101      	movs	r1, #1
 8103684:	6838      	ldr	r0, [r7, #0]
 8103686:	f000 fa71 	bl	8103b6c <prvAddCurrentTaskToDelayedList>
}
 810368a:	bf00      	nop
 810368c:	3710      	adds	r7, #16
 810368e:	46bd      	mov	sp, r7
 8103690:	bd80      	pop	{r7, pc}
 8103692:	bf00      	nop
 8103694:	1000430c 	.word	0x1000430c

08103698 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8103698:	b580      	push	{r7, lr}
 810369a:	b086      	sub	sp, #24
 810369c:	af00      	add	r7, sp, #0
 810369e:	60f8      	str	r0, [r7, #12]
 81036a0:	60b9      	str	r1, [r7, #8]
 81036a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 81036a4:	68fb      	ldr	r3, [r7, #12]
 81036a6:	2b00      	cmp	r3, #0
 81036a8:	d109      	bne.n	81036be <vTaskPlaceOnEventListRestricted+0x26>
 81036aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 81036ae:	f383 8811 	msr	BASEPRI, r3
 81036b2:	f3bf 8f6f 	isb	sy
 81036b6:	f3bf 8f4f 	dsb	sy
 81036ba:	617b      	str	r3, [r7, #20]
 81036bc:	e7fe      	b.n	81036bc <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 81036be:	4b0a      	ldr	r3, [pc, #40]	; (81036e8 <vTaskPlaceOnEventListRestricted+0x50>)
 81036c0:	681b      	ldr	r3, [r3, #0]
 81036c2:	3318      	adds	r3, #24
 81036c4:	4619      	mov	r1, r3
 81036c6:	68f8      	ldr	r0, [r7, #12]
 81036c8:	f7fe fc23 	bl	8101f12 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 81036cc:	687b      	ldr	r3, [r7, #4]
 81036ce:	2b00      	cmp	r3, #0
 81036d0:	d002      	beq.n	81036d8 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 81036d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 81036d6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 81036d8:	6879      	ldr	r1, [r7, #4]
 81036da:	68b8      	ldr	r0, [r7, #8]
 81036dc:	f000 fa46 	bl	8103b6c <prvAddCurrentTaskToDelayedList>
	}
 81036e0:	bf00      	nop
 81036e2:	3718      	adds	r7, #24
 81036e4:	46bd      	mov	sp, r7
 81036e6:	bd80      	pop	{r7, pc}
 81036e8:	1000430c 	.word	0x1000430c

081036ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 81036ec:	b580      	push	{r7, lr}
 81036ee:	b086      	sub	sp, #24
 81036f0:	af00      	add	r7, sp, #0
 81036f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81036f4:	687b      	ldr	r3, [r7, #4]
 81036f6:	68db      	ldr	r3, [r3, #12]
 81036f8:	68db      	ldr	r3, [r3, #12]
 81036fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 81036fc:	693b      	ldr	r3, [r7, #16]
 81036fe:	2b00      	cmp	r3, #0
 8103700:	d109      	bne.n	8103716 <xTaskRemoveFromEventList+0x2a>
 8103702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103706:	f383 8811 	msr	BASEPRI, r3
 810370a:	f3bf 8f6f 	isb	sy
 810370e:	f3bf 8f4f 	dsb	sy
 8103712:	60fb      	str	r3, [r7, #12]
 8103714:	e7fe      	b.n	8103714 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8103716:	693b      	ldr	r3, [r7, #16]
 8103718:	3318      	adds	r3, #24
 810371a:	4618      	mov	r0, r3
 810371c:	f7fe fc56 	bl	8101fcc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8103720:	4b1d      	ldr	r3, [pc, #116]	; (8103798 <xTaskRemoveFromEventList+0xac>)
 8103722:	681b      	ldr	r3, [r3, #0]
 8103724:	2b00      	cmp	r3, #0
 8103726:	d11d      	bne.n	8103764 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8103728:	693b      	ldr	r3, [r7, #16]
 810372a:	3304      	adds	r3, #4
 810372c:	4618      	mov	r0, r3
 810372e:	f7fe fc4d 	bl	8101fcc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8103732:	693b      	ldr	r3, [r7, #16]
 8103734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103736:	4b19      	ldr	r3, [pc, #100]	; (810379c <xTaskRemoveFromEventList+0xb0>)
 8103738:	681b      	ldr	r3, [r3, #0]
 810373a:	429a      	cmp	r2, r3
 810373c:	d903      	bls.n	8103746 <xTaskRemoveFromEventList+0x5a>
 810373e:	693b      	ldr	r3, [r7, #16]
 8103740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103742:	4a16      	ldr	r2, [pc, #88]	; (810379c <xTaskRemoveFromEventList+0xb0>)
 8103744:	6013      	str	r3, [r2, #0]
 8103746:	693b      	ldr	r3, [r7, #16]
 8103748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810374a:	4613      	mov	r3, r2
 810374c:	009b      	lsls	r3, r3, #2
 810374e:	4413      	add	r3, r2
 8103750:	009b      	lsls	r3, r3, #2
 8103752:	4a13      	ldr	r2, [pc, #76]	; (81037a0 <xTaskRemoveFromEventList+0xb4>)
 8103754:	441a      	add	r2, r3
 8103756:	693b      	ldr	r3, [r7, #16]
 8103758:	3304      	adds	r3, #4
 810375a:	4619      	mov	r1, r3
 810375c:	4610      	mov	r0, r2
 810375e:	f7fe fbd8 	bl	8101f12 <vListInsertEnd>
 8103762:	e005      	b.n	8103770 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8103764:	693b      	ldr	r3, [r7, #16]
 8103766:	3318      	adds	r3, #24
 8103768:	4619      	mov	r1, r3
 810376a:	480e      	ldr	r0, [pc, #56]	; (81037a4 <xTaskRemoveFromEventList+0xb8>)
 810376c:	f7fe fbd1 	bl	8101f12 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8103770:	693b      	ldr	r3, [r7, #16]
 8103772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103774:	4b0c      	ldr	r3, [pc, #48]	; (81037a8 <xTaskRemoveFromEventList+0xbc>)
 8103776:	681b      	ldr	r3, [r3, #0]
 8103778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810377a:	429a      	cmp	r2, r3
 810377c:	d905      	bls.n	810378a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 810377e:	2301      	movs	r3, #1
 8103780:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8103782:	4b0a      	ldr	r3, [pc, #40]	; (81037ac <xTaskRemoveFromEventList+0xc0>)
 8103784:	2201      	movs	r2, #1
 8103786:	601a      	str	r2, [r3, #0]
 8103788:	e001      	b.n	810378e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 810378a:	2300      	movs	r3, #0
 810378c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 810378e:	697b      	ldr	r3, [r7, #20]
}
 8103790:	4618      	mov	r0, r3
 8103792:	3718      	adds	r7, #24
 8103794:	46bd      	mov	sp, r7
 8103796:	bd80      	pop	{r7, pc}
 8103798:	10004808 	.word	0x10004808
 810379c:	100047e8 	.word	0x100047e8
 81037a0:	10004310 	.word	0x10004310
 81037a4:	100047a0 	.word	0x100047a0
 81037a8:	1000430c 	.word	0x1000430c
 81037ac:	100047f4 	.word	0x100047f4

081037b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 81037b0:	b480      	push	{r7}
 81037b2:	b083      	sub	sp, #12
 81037b4:	af00      	add	r7, sp, #0
 81037b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 81037b8:	4b06      	ldr	r3, [pc, #24]	; (81037d4 <vTaskInternalSetTimeOutState+0x24>)
 81037ba:	681a      	ldr	r2, [r3, #0]
 81037bc:	687b      	ldr	r3, [r7, #4]
 81037be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 81037c0:	4b05      	ldr	r3, [pc, #20]	; (81037d8 <vTaskInternalSetTimeOutState+0x28>)
 81037c2:	681a      	ldr	r2, [r3, #0]
 81037c4:	687b      	ldr	r3, [r7, #4]
 81037c6:	605a      	str	r2, [r3, #4]
}
 81037c8:	bf00      	nop
 81037ca:	370c      	adds	r7, #12
 81037cc:	46bd      	mov	sp, r7
 81037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81037d2:	4770      	bx	lr
 81037d4:	100047f8 	.word	0x100047f8
 81037d8:	100047e4 	.word	0x100047e4

081037dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 81037dc:	b580      	push	{r7, lr}
 81037de:	b088      	sub	sp, #32
 81037e0:	af00      	add	r7, sp, #0
 81037e2:	6078      	str	r0, [r7, #4]
 81037e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 81037e6:	687b      	ldr	r3, [r7, #4]
 81037e8:	2b00      	cmp	r3, #0
 81037ea:	d109      	bne.n	8103800 <xTaskCheckForTimeOut+0x24>
 81037ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 81037f0:	f383 8811 	msr	BASEPRI, r3
 81037f4:	f3bf 8f6f 	isb	sy
 81037f8:	f3bf 8f4f 	dsb	sy
 81037fc:	613b      	str	r3, [r7, #16]
 81037fe:	e7fe      	b.n	81037fe <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8103800:	683b      	ldr	r3, [r7, #0]
 8103802:	2b00      	cmp	r3, #0
 8103804:	d109      	bne.n	810381a <xTaskCheckForTimeOut+0x3e>
 8103806:	f04f 0350 	mov.w	r3, #80	; 0x50
 810380a:	f383 8811 	msr	BASEPRI, r3
 810380e:	f3bf 8f6f 	isb	sy
 8103812:	f3bf 8f4f 	dsb	sy
 8103816:	60fb      	str	r3, [r7, #12]
 8103818:	e7fe      	b.n	8103818 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 810381a:	f7fe fd27 	bl	810226c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 810381e:	4b1d      	ldr	r3, [pc, #116]	; (8103894 <xTaskCheckForTimeOut+0xb8>)
 8103820:	681b      	ldr	r3, [r3, #0]
 8103822:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8103824:	687b      	ldr	r3, [r7, #4]
 8103826:	685b      	ldr	r3, [r3, #4]
 8103828:	69ba      	ldr	r2, [r7, #24]
 810382a:	1ad3      	subs	r3, r2, r3
 810382c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 810382e:	683b      	ldr	r3, [r7, #0]
 8103830:	681b      	ldr	r3, [r3, #0]
 8103832:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8103836:	d102      	bne.n	810383e <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8103838:	2300      	movs	r3, #0
 810383a:	61fb      	str	r3, [r7, #28]
 810383c:	e023      	b.n	8103886 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 810383e:	687b      	ldr	r3, [r7, #4]
 8103840:	681a      	ldr	r2, [r3, #0]
 8103842:	4b15      	ldr	r3, [pc, #84]	; (8103898 <xTaskCheckForTimeOut+0xbc>)
 8103844:	681b      	ldr	r3, [r3, #0]
 8103846:	429a      	cmp	r2, r3
 8103848:	d007      	beq.n	810385a <xTaskCheckForTimeOut+0x7e>
 810384a:	687b      	ldr	r3, [r7, #4]
 810384c:	685b      	ldr	r3, [r3, #4]
 810384e:	69ba      	ldr	r2, [r7, #24]
 8103850:	429a      	cmp	r2, r3
 8103852:	d302      	bcc.n	810385a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8103854:	2301      	movs	r3, #1
 8103856:	61fb      	str	r3, [r7, #28]
 8103858:	e015      	b.n	8103886 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 810385a:	683b      	ldr	r3, [r7, #0]
 810385c:	681b      	ldr	r3, [r3, #0]
 810385e:	697a      	ldr	r2, [r7, #20]
 8103860:	429a      	cmp	r2, r3
 8103862:	d20b      	bcs.n	810387c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8103864:	683b      	ldr	r3, [r7, #0]
 8103866:	681a      	ldr	r2, [r3, #0]
 8103868:	697b      	ldr	r3, [r7, #20]
 810386a:	1ad2      	subs	r2, r2, r3
 810386c:	683b      	ldr	r3, [r7, #0]
 810386e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8103870:	6878      	ldr	r0, [r7, #4]
 8103872:	f7ff ff9d 	bl	81037b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8103876:	2300      	movs	r3, #0
 8103878:	61fb      	str	r3, [r7, #28]
 810387a:	e004      	b.n	8103886 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 810387c:	683b      	ldr	r3, [r7, #0]
 810387e:	2200      	movs	r2, #0
 8103880:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8103882:	2301      	movs	r3, #1
 8103884:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8103886:	f7fe fd1f 	bl	81022c8 <vPortExitCritical>

	return xReturn;
 810388a:	69fb      	ldr	r3, [r7, #28]
}
 810388c:	4618      	mov	r0, r3
 810388e:	3720      	adds	r7, #32
 8103890:	46bd      	mov	sp, r7
 8103892:	bd80      	pop	{r7, pc}
 8103894:	100047e4 	.word	0x100047e4
 8103898:	100047f8 	.word	0x100047f8

0810389c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 810389c:	b480      	push	{r7}
 810389e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 81038a0:	4b03      	ldr	r3, [pc, #12]	; (81038b0 <vTaskMissedYield+0x14>)
 81038a2:	2201      	movs	r2, #1
 81038a4:	601a      	str	r2, [r3, #0]
}
 81038a6:	bf00      	nop
 81038a8:	46bd      	mov	sp, r7
 81038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038ae:	4770      	bx	lr
 81038b0:	100047f4 	.word	0x100047f4

081038b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 81038b4:	b580      	push	{r7, lr}
 81038b6:	b082      	sub	sp, #8
 81038b8:	af00      	add	r7, sp, #0
 81038ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 81038bc:	f000 f852 	bl	8103964 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 81038c0:	4b06      	ldr	r3, [pc, #24]	; (81038dc <prvIdleTask+0x28>)
 81038c2:	681b      	ldr	r3, [r3, #0]
 81038c4:	2b01      	cmp	r3, #1
 81038c6:	d9f9      	bls.n	81038bc <prvIdleTask+0x8>
			{
				taskYIELD();
 81038c8:	4b05      	ldr	r3, [pc, #20]	; (81038e0 <prvIdleTask+0x2c>)
 81038ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81038ce:	601a      	str	r2, [r3, #0]
 81038d0:	f3bf 8f4f 	dsb	sy
 81038d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 81038d8:	e7f0      	b.n	81038bc <prvIdleTask+0x8>
 81038da:	bf00      	nop
 81038dc:	10004310 	.word	0x10004310
 81038e0:	e000ed04 	.word	0xe000ed04

081038e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 81038e4:	b580      	push	{r7, lr}
 81038e6:	b082      	sub	sp, #8
 81038e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 81038ea:	2300      	movs	r3, #0
 81038ec:	607b      	str	r3, [r7, #4]
 81038ee:	e00c      	b.n	810390a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 81038f0:	687a      	ldr	r2, [r7, #4]
 81038f2:	4613      	mov	r3, r2
 81038f4:	009b      	lsls	r3, r3, #2
 81038f6:	4413      	add	r3, r2
 81038f8:	009b      	lsls	r3, r3, #2
 81038fa:	4a12      	ldr	r2, [pc, #72]	; (8103944 <prvInitialiseTaskLists+0x60>)
 81038fc:	4413      	add	r3, r2
 81038fe:	4618      	mov	r0, r3
 8103900:	f7fe fada 	bl	8101eb8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8103904:	687b      	ldr	r3, [r7, #4]
 8103906:	3301      	adds	r3, #1
 8103908:	607b      	str	r3, [r7, #4]
 810390a:	687b      	ldr	r3, [r7, #4]
 810390c:	2b37      	cmp	r3, #55	; 0x37
 810390e:	d9ef      	bls.n	81038f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8103910:	480d      	ldr	r0, [pc, #52]	; (8103948 <prvInitialiseTaskLists+0x64>)
 8103912:	f7fe fad1 	bl	8101eb8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8103916:	480d      	ldr	r0, [pc, #52]	; (810394c <prvInitialiseTaskLists+0x68>)
 8103918:	f7fe face 	bl	8101eb8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 810391c:	480c      	ldr	r0, [pc, #48]	; (8103950 <prvInitialiseTaskLists+0x6c>)
 810391e:	f7fe facb 	bl	8101eb8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8103922:	480c      	ldr	r0, [pc, #48]	; (8103954 <prvInitialiseTaskLists+0x70>)
 8103924:	f7fe fac8 	bl	8101eb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8103928:	480b      	ldr	r0, [pc, #44]	; (8103958 <prvInitialiseTaskLists+0x74>)
 810392a:	f7fe fac5 	bl	8101eb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 810392e:	4b0b      	ldr	r3, [pc, #44]	; (810395c <prvInitialiseTaskLists+0x78>)
 8103930:	4a05      	ldr	r2, [pc, #20]	; (8103948 <prvInitialiseTaskLists+0x64>)
 8103932:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8103934:	4b0a      	ldr	r3, [pc, #40]	; (8103960 <prvInitialiseTaskLists+0x7c>)
 8103936:	4a05      	ldr	r2, [pc, #20]	; (810394c <prvInitialiseTaskLists+0x68>)
 8103938:	601a      	str	r2, [r3, #0]
}
 810393a:	bf00      	nop
 810393c:	3708      	adds	r7, #8
 810393e:	46bd      	mov	sp, r7
 8103940:	bd80      	pop	{r7, pc}
 8103942:	bf00      	nop
 8103944:	10004310 	.word	0x10004310
 8103948:	10004770 	.word	0x10004770
 810394c:	10004784 	.word	0x10004784
 8103950:	100047a0 	.word	0x100047a0
 8103954:	100047b4 	.word	0x100047b4
 8103958:	100047cc 	.word	0x100047cc
 810395c:	10004798 	.word	0x10004798
 8103960:	1000479c 	.word	0x1000479c

08103964 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8103964:	b580      	push	{r7, lr}
 8103966:	b082      	sub	sp, #8
 8103968:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 810396a:	e019      	b.n	81039a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 810396c:	f7fe fc7e 	bl	810226c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8103970:	4b0f      	ldr	r3, [pc, #60]	; (81039b0 <prvCheckTasksWaitingTermination+0x4c>)
 8103972:	68db      	ldr	r3, [r3, #12]
 8103974:	68db      	ldr	r3, [r3, #12]
 8103976:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8103978:	687b      	ldr	r3, [r7, #4]
 810397a:	3304      	adds	r3, #4
 810397c:	4618      	mov	r0, r3
 810397e:	f7fe fb25 	bl	8101fcc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8103982:	4b0c      	ldr	r3, [pc, #48]	; (81039b4 <prvCheckTasksWaitingTermination+0x50>)
 8103984:	681b      	ldr	r3, [r3, #0]
 8103986:	3b01      	subs	r3, #1
 8103988:	4a0a      	ldr	r2, [pc, #40]	; (81039b4 <prvCheckTasksWaitingTermination+0x50>)
 810398a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 810398c:	4b0a      	ldr	r3, [pc, #40]	; (81039b8 <prvCheckTasksWaitingTermination+0x54>)
 810398e:	681b      	ldr	r3, [r3, #0]
 8103990:	3b01      	subs	r3, #1
 8103992:	4a09      	ldr	r2, [pc, #36]	; (81039b8 <prvCheckTasksWaitingTermination+0x54>)
 8103994:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8103996:	f7fe fc97 	bl	81022c8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 810399a:	6878      	ldr	r0, [r7, #4]
 810399c:	f000 f80e 	bl	81039bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 81039a0:	4b05      	ldr	r3, [pc, #20]	; (81039b8 <prvCheckTasksWaitingTermination+0x54>)
 81039a2:	681b      	ldr	r3, [r3, #0]
 81039a4:	2b00      	cmp	r3, #0
 81039a6:	d1e1      	bne.n	810396c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 81039a8:	bf00      	nop
 81039aa:	3708      	adds	r7, #8
 81039ac:	46bd      	mov	sp, r7
 81039ae:	bd80      	pop	{r7, pc}
 81039b0:	100047b4 	.word	0x100047b4
 81039b4:	100047e0 	.word	0x100047e0
 81039b8:	100047c8 	.word	0x100047c8

081039bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 81039bc:	b580      	push	{r7, lr}
 81039be:	b084      	sub	sp, #16
 81039c0:	af00      	add	r7, sp, #0
 81039c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 81039c4:	687b      	ldr	r3, [r7, #4]
 81039c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 81039ca:	2b00      	cmp	r3, #0
 81039cc:	d108      	bne.n	81039e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 81039ce:	687b      	ldr	r3, [r7, #4]
 81039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81039d2:	4618      	mov	r0, r3
 81039d4:	f7fe f95c 	bl	8101c90 <vPortFree>
				vPortFree( pxTCB );
 81039d8:	6878      	ldr	r0, [r7, #4]
 81039da:	f7fe f959 	bl	8101c90 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 81039de:	e017      	b.n	8103a10 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 81039e0:	687b      	ldr	r3, [r7, #4]
 81039e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 81039e6:	2b01      	cmp	r3, #1
 81039e8:	d103      	bne.n	81039f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 81039ea:	6878      	ldr	r0, [r7, #4]
 81039ec:	f7fe f950 	bl	8101c90 <vPortFree>
	}
 81039f0:	e00e      	b.n	8103a10 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 81039f2:	687b      	ldr	r3, [r7, #4]
 81039f4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 81039f8:	2b02      	cmp	r3, #2
 81039fa:	d009      	beq.n	8103a10 <prvDeleteTCB+0x54>
 81039fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103a00:	f383 8811 	msr	BASEPRI, r3
 8103a04:	f3bf 8f6f 	isb	sy
 8103a08:	f3bf 8f4f 	dsb	sy
 8103a0c:	60fb      	str	r3, [r7, #12]
 8103a0e:	e7fe      	b.n	8103a0e <prvDeleteTCB+0x52>
	}
 8103a10:	bf00      	nop
 8103a12:	3710      	adds	r7, #16
 8103a14:	46bd      	mov	sp, r7
 8103a16:	bd80      	pop	{r7, pc}

08103a18 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8103a18:	b480      	push	{r7}
 8103a1a:	b083      	sub	sp, #12
 8103a1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8103a1e:	4b0c      	ldr	r3, [pc, #48]	; (8103a50 <prvResetNextTaskUnblockTime+0x38>)
 8103a20:	681b      	ldr	r3, [r3, #0]
 8103a22:	681b      	ldr	r3, [r3, #0]
 8103a24:	2b00      	cmp	r3, #0
 8103a26:	d104      	bne.n	8103a32 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8103a28:	4b0a      	ldr	r3, [pc, #40]	; (8103a54 <prvResetNextTaskUnblockTime+0x3c>)
 8103a2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8103a2e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8103a30:	e008      	b.n	8103a44 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8103a32:	4b07      	ldr	r3, [pc, #28]	; (8103a50 <prvResetNextTaskUnblockTime+0x38>)
 8103a34:	681b      	ldr	r3, [r3, #0]
 8103a36:	68db      	ldr	r3, [r3, #12]
 8103a38:	68db      	ldr	r3, [r3, #12]
 8103a3a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8103a3c:	687b      	ldr	r3, [r7, #4]
 8103a3e:	685b      	ldr	r3, [r3, #4]
 8103a40:	4a04      	ldr	r2, [pc, #16]	; (8103a54 <prvResetNextTaskUnblockTime+0x3c>)
 8103a42:	6013      	str	r3, [r2, #0]
}
 8103a44:	bf00      	nop
 8103a46:	370c      	adds	r7, #12
 8103a48:	46bd      	mov	sp, r7
 8103a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a4e:	4770      	bx	lr
 8103a50:	10004798 	.word	0x10004798
 8103a54:	10004800 	.word	0x10004800

08103a58 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8103a58:	b480      	push	{r7}
 8103a5a:	b083      	sub	sp, #12
 8103a5c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8103a5e:	4b0b      	ldr	r3, [pc, #44]	; (8103a8c <xTaskGetSchedulerState+0x34>)
 8103a60:	681b      	ldr	r3, [r3, #0]
 8103a62:	2b00      	cmp	r3, #0
 8103a64:	d102      	bne.n	8103a6c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8103a66:	2301      	movs	r3, #1
 8103a68:	607b      	str	r3, [r7, #4]
 8103a6a:	e008      	b.n	8103a7e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8103a6c:	4b08      	ldr	r3, [pc, #32]	; (8103a90 <xTaskGetSchedulerState+0x38>)
 8103a6e:	681b      	ldr	r3, [r3, #0]
 8103a70:	2b00      	cmp	r3, #0
 8103a72:	d102      	bne.n	8103a7a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8103a74:	2302      	movs	r3, #2
 8103a76:	607b      	str	r3, [r7, #4]
 8103a78:	e001      	b.n	8103a7e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8103a7a:	2300      	movs	r3, #0
 8103a7c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8103a7e:	687b      	ldr	r3, [r7, #4]
	}
 8103a80:	4618      	mov	r0, r3
 8103a82:	370c      	adds	r7, #12
 8103a84:	46bd      	mov	sp, r7
 8103a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a8a:	4770      	bx	lr
 8103a8c:	100047ec 	.word	0x100047ec
 8103a90:	10004808 	.word	0x10004808

08103a94 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8103a94:	b580      	push	{r7, lr}
 8103a96:	b086      	sub	sp, #24
 8103a98:	af00      	add	r7, sp, #0
 8103a9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8103a9c:	687b      	ldr	r3, [r7, #4]
 8103a9e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8103aa0:	2300      	movs	r3, #0
 8103aa2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8103aa4:	687b      	ldr	r3, [r7, #4]
 8103aa6:	2b00      	cmp	r3, #0
 8103aa8:	d054      	beq.n	8103b54 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8103aaa:	4b2d      	ldr	r3, [pc, #180]	; (8103b60 <xTaskPriorityDisinherit+0xcc>)
 8103aac:	681b      	ldr	r3, [r3, #0]
 8103aae:	693a      	ldr	r2, [r7, #16]
 8103ab0:	429a      	cmp	r2, r3
 8103ab2:	d009      	beq.n	8103ac8 <xTaskPriorityDisinherit+0x34>
 8103ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103ab8:	f383 8811 	msr	BASEPRI, r3
 8103abc:	f3bf 8f6f 	isb	sy
 8103ac0:	f3bf 8f4f 	dsb	sy
 8103ac4:	60fb      	str	r3, [r7, #12]
 8103ac6:	e7fe      	b.n	8103ac6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8103ac8:	693b      	ldr	r3, [r7, #16]
 8103aca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103acc:	2b00      	cmp	r3, #0
 8103ace:	d109      	bne.n	8103ae4 <xTaskPriorityDisinherit+0x50>
 8103ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103ad4:	f383 8811 	msr	BASEPRI, r3
 8103ad8:	f3bf 8f6f 	isb	sy
 8103adc:	f3bf 8f4f 	dsb	sy
 8103ae0:	60bb      	str	r3, [r7, #8]
 8103ae2:	e7fe      	b.n	8103ae2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8103ae4:	693b      	ldr	r3, [r7, #16]
 8103ae6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103ae8:	1e5a      	subs	r2, r3, #1
 8103aea:	693b      	ldr	r3, [r7, #16]
 8103aec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8103aee:	693b      	ldr	r3, [r7, #16]
 8103af0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103af2:	693b      	ldr	r3, [r7, #16]
 8103af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103af6:	429a      	cmp	r2, r3
 8103af8:	d02c      	beq.n	8103b54 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8103afa:	693b      	ldr	r3, [r7, #16]
 8103afc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103afe:	2b00      	cmp	r3, #0
 8103b00:	d128      	bne.n	8103b54 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8103b02:	693b      	ldr	r3, [r7, #16]
 8103b04:	3304      	adds	r3, #4
 8103b06:	4618      	mov	r0, r3
 8103b08:	f7fe fa60 	bl	8101fcc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8103b0c:	693b      	ldr	r3, [r7, #16]
 8103b0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8103b10:	693b      	ldr	r3, [r7, #16]
 8103b12:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8103b14:	693b      	ldr	r3, [r7, #16]
 8103b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b18:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8103b1c:	693b      	ldr	r3, [r7, #16]
 8103b1e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8103b20:	693b      	ldr	r3, [r7, #16]
 8103b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103b24:	4b0f      	ldr	r3, [pc, #60]	; (8103b64 <xTaskPriorityDisinherit+0xd0>)
 8103b26:	681b      	ldr	r3, [r3, #0]
 8103b28:	429a      	cmp	r2, r3
 8103b2a:	d903      	bls.n	8103b34 <xTaskPriorityDisinherit+0xa0>
 8103b2c:	693b      	ldr	r3, [r7, #16]
 8103b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b30:	4a0c      	ldr	r2, [pc, #48]	; (8103b64 <xTaskPriorityDisinherit+0xd0>)
 8103b32:	6013      	str	r3, [r2, #0]
 8103b34:	693b      	ldr	r3, [r7, #16]
 8103b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103b38:	4613      	mov	r3, r2
 8103b3a:	009b      	lsls	r3, r3, #2
 8103b3c:	4413      	add	r3, r2
 8103b3e:	009b      	lsls	r3, r3, #2
 8103b40:	4a09      	ldr	r2, [pc, #36]	; (8103b68 <xTaskPriorityDisinherit+0xd4>)
 8103b42:	441a      	add	r2, r3
 8103b44:	693b      	ldr	r3, [r7, #16]
 8103b46:	3304      	adds	r3, #4
 8103b48:	4619      	mov	r1, r3
 8103b4a:	4610      	mov	r0, r2
 8103b4c:	f7fe f9e1 	bl	8101f12 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8103b50:	2301      	movs	r3, #1
 8103b52:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8103b54:	697b      	ldr	r3, [r7, #20]
	}
 8103b56:	4618      	mov	r0, r3
 8103b58:	3718      	adds	r7, #24
 8103b5a:	46bd      	mov	sp, r7
 8103b5c:	bd80      	pop	{r7, pc}
 8103b5e:	bf00      	nop
 8103b60:	1000430c 	.word	0x1000430c
 8103b64:	100047e8 	.word	0x100047e8
 8103b68:	10004310 	.word	0x10004310

08103b6c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8103b6c:	b580      	push	{r7, lr}
 8103b6e:	b084      	sub	sp, #16
 8103b70:	af00      	add	r7, sp, #0
 8103b72:	6078      	str	r0, [r7, #4]
 8103b74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8103b76:	4b21      	ldr	r3, [pc, #132]	; (8103bfc <prvAddCurrentTaskToDelayedList+0x90>)
 8103b78:	681b      	ldr	r3, [r3, #0]
 8103b7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8103b7c:	4b20      	ldr	r3, [pc, #128]	; (8103c00 <prvAddCurrentTaskToDelayedList+0x94>)
 8103b7e:	681b      	ldr	r3, [r3, #0]
 8103b80:	3304      	adds	r3, #4
 8103b82:	4618      	mov	r0, r3
 8103b84:	f7fe fa22 	bl	8101fcc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8103b88:	687b      	ldr	r3, [r7, #4]
 8103b8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8103b8e:	d10a      	bne.n	8103ba6 <prvAddCurrentTaskToDelayedList+0x3a>
 8103b90:	683b      	ldr	r3, [r7, #0]
 8103b92:	2b00      	cmp	r3, #0
 8103b94:	d007      	beq.n	8103ba6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8103b96:	4b1a      	ldr	r3, [pc, #104]	; (8103c00 <prvAddCurrentTaskToDelayedList+0x94>)
 8103b98:	681b      	ldr	r3, [r3, #0]
 8103b9a:	3304      	adds	r3, #4
 8103b9c:	4619      	mov	r1, r3
 8103b9e:	4819      	ldr	r0, [pc, #100]	; (8103c04 <prvAddCurrentTaskToDelayedList+0x98>)
 8103ba0:	f7fe f9b7 	bl	8101f12 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8103ba4:	e026      	b.n	8103bf4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8103ba6:	68fa      	ldr	r2, [r7, #12]
 8103ba8:	687b      	ldr	r3, [r7, #4]
 8103baa:	4413      	add	r3, r2
 8103bac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8103bae:	4b14      	ldr	r3, [pc, #80]	; (8103c00 <prvAddCurrentTaskToDelayedList+0x94>)
 8103bb0:	681b      	ldr	r3, [r3, #0]
 8103bb2:	68ba      	ldr	r2, [r7, #8]
 8103bb4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8103bb6:	68ba      	ldr	r2, [r7, #8]
 8103bb8:	68fb      	ldr	r3, [r7, #12]
 8103bba:	429a      	cmp	r2, r3
 8103bbc:	d209      	bcs.n	8103bd2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8103bbe:	4b12      	ldr	r3, [pc, #72]	; (8103c08 <prvAddCurrentTaskToDelayedList+0x9c>)
 8103bc0:	681a      	ldr	r2, [r3, #0]
 8103bc2:	4b0f      	ldr	r3, [pc, #60]	; (8103c00 <prvAddCurrentTaskToDelayedList+0x94>)
 8103bc4:	681b      	ldr	r3, [r3, #0]
 8103bc6:	3304      	adds	r3, #4
 8103bc8:	4619      	mov	r1, r3
 8103bca:	4610      	mov	r0, r2
 8103bcc:	f7fe f9c5 	bl	8101f5a <vListInsert>
}
 8103bd0:	e010      	b.n	8103bf4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8103bd2:	4b0e      	ldr	r3, [pc, #56]	; (8103c0c <prvAddCurrentTaskToDelayedList+0xa0>)
 8103bd4:	681a      	ldr	r2, [r3, #0]
 8103bd6:	4b0a      	ldr	r3, [pc, #40]	; (8103c00 <prvAddCurrentTaskToDelayedList+0x94>)
 8103bd8:	681b      	ldr	r3, [r3, #0]
 8103bda:	3304      	adds	r3, #4
 8103bdc:	4619      	mov	r1, r3
 8103bde:	4610      	mov	r0, r2
 8103be0:	f7fe f9bb 	bl	8101f5a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8103be4:	4b0a      	ldr	r3, [pc, #40]	; (8103c10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8103be6:	681b      	ldr	r3, [r3, #0]
 8103be8:	68ba      	ldr	r2, [r7, #8]
 8103bea:	429a      	cmp	r2, r3
 8103bec:	d202      	bcs.n	8103bf4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8103bee:	4a08      	ldr	r2, [pc, #32]	; (8103c10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8103bf0:	68bb      	ldr	r3, [r7, #8]
 8103bf2:	6013      	str	r3, [r2, #0]
}
 8103bf4:	bf00      	nop
 8103bf6:	3710      	adds	r7, #16
 8103bf8:	46bd      	mov	sp, r7
 8103bfa:	bd80      	pop	{r7, pc}
 8103bfc:	100047e4 	.word	0x100047e4
 8103c00:	1000430c 	.word	0x1000430c
 8103c04:	100047cc 	.word	0x100047cc
 8103c08:	1000479c 	.word	0x1000479c
 8103c0c:	10004798 	.word	0x10004798
 8103c10:	10004800 	.word	0x10004800

08103c14 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8103c14:	b580      	push	{r7, lr}
 8103c16:	b08a      	sub	sp, #40	; 0x28
 8103c18:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8103c1a:	2300      	movs	r3, #0
 8103c1c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8103c1e:	f000 faff 	bl	8104220 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8103c22:	4b1c      	ldr	r3, [pc, #112]	; (8103c94 <xTimerCreateTimerTask+0x80>)
 8103c24:	681b      	ldr	r3, [r3, #0]
 8103c26:	2b00      	cmp	r3, #0
 8103c28:	d021      	beq.n	8103c6e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8103c2a:	2300      	movs	r3, #0
 8103c2c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8103c2e:	2300      	movs	r3, #0
 8103c30:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8103c32:	1d3a      	adds	r2, r7, #4
 8103c34:	f107 0108 	add.w	r1, r7, #8
 8103c38:	f107 030c 	add.w	r3, r7, #12
 8103c3c:	4618      	mov	r0, r3
 8103c3e:	f7fd ff4b 	bl	8101ad8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8103c42:	6879      	ldr	r1, [r7, #4]
 8103c44:	68bb      	ldr	r3, [r7, #8]
 8103c46:	68fa      	ldr	r2, [r7, #12]
 8103c48:	9202      	str	r2, [sp, #8]
 8103c4a:	9301      	str	r3, [sp, #4]
 8103c4c:	2302      	movs	r3, #2
 8103c4e:	9300      	str	r3, [sp, #0]
 8103c50:	2300      	movs	r3, #0
 8103c52:	460a      	mov	r2, r1
 8103c54:	4910      	ldr	r1, [pc, #64]	; (8103c98 <xTimerCreateTimerTask+0x84>)
 8103c56:	4811      	ldr	r0, [pc, #68]	; (8103c9c <xTimerCreateTimerTask+0x88>)
 8103c58:	f7ff f8f6 	bl	8102e48 <xTaskCreateStatic>
 8103c5c:	4602      	mov	r2, r0
 8103c5e:	4b10      	ldr	r3, [pc, #64]	; (8103ca0 <xTimerCreateTimerTask+0x8c>)
 8103c60:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8103c62:	4b0f      	ldr	r3, [pc, #60]	; (8103ca0 <xTimerCreateTimerTask+0x8c>)
 8103c64:	681b      	ldr	r3, [r3, #0]
 8103c66:	2b00      	cmp	r3, #0
 8103c68:	d001      	beq.n	8103c6e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8103c6a:	2301      	movs	r3, #1
 8103c6c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8103c6e:	697b      	ldr	r3, [r7, #20]
 8103c70:	2b00      	cmp	r3, #0
 8103c72:	d109      	bne.n	8103c88 <xTimerCreateTimerTask+0x74>
 8103c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103c78:	f383 8811 	msr	BASEPRI, r3
 8103c7c:	f3bf 8f6f 	isb	sy
 8103c80:	f3bf 8f4f 	dsb	sy
 8103c84:	613b      	str	r3, [r7, #16]
 8103c86:	e7fe      	b.n	8103c86 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8103c88:	697b      	ldr	r3, [r7, #20]
}
 8103c8a:	4618      	mov	r0, r3
 8103c8c:	3718      	adds	r7, #24
 8103c8e:	46bd      	mov	sp, r7
 8103c90:	bd80      	pop	{r7, pc}
 8103c92:	bf00      	nop
 8103c94:	1000483c 	.word	0x1000483c
 8103c98:	08104344 	.word	0x08104344
 8103c9c:	08103dd5 	.word	0x08103dd5
 8103ca0:	10004840 	.word	0x10004840

08103ca4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8103ca4:	b580      	push	{r7, lr}
 8103ca6:	b08a      	sub	sp, #40	; 0x28
 8103ca8:	af00      	add	r7, sp, #0
 8103caa:	60f8      	str	r0, [r7, #12]
 8103cac:	60b9      	str	r1, [r7, #8]
 8103cae:	607a      	str	r2, [r7, #4]
 8103cb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8103cb2:	2300      	movs	r3, #0
 8103cb4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8103cb6:	68fb      	ldr	r3, [r7, #12]
 8103cb8:	2b00      	cmp	r3, #0
 8103cba:	d109      	bne.n	8103cd0 <xTimerGenericCommand+0x2c>
 8103cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103cc0:	f383 8811 	msr	BASEPRI, r3
 8103cc4:	f3bf 8f6f 	isb	sy
 8103cc8:	f3bf 8f4f 	dsb	sy
 8103ccc:	623b      	str	r3, [r7, #32]
 8103cce:	e7fe      	b.n	8103cce <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8103cd0:	4b19      	ldr	r3, [pc, #100]	; (8103d38 <xTimerGenericCommand+0x94>)
 8103cd2:	681b      	ldr	r3, [r3, #0]
 8103cd4:	2b00      	cmp	r3, #0
 8103cd6:	d02a      	beq.n	8103d2e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8103cd8:	68bb      	ldr	r3, [r7, #8]
 8103cda:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8103cdc:	687b      	ldr	r3, [r7, #4]
 8103cde:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8103ce0:	68fb      	ldr	r3, [r7, #12]
 8103ce2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8103ce4:	68bb      	ldr	r3, [r7, #8]
 8103ce6:	2b05      	cmp	r3, #5
 8103ce8:	dc18      	bgt.n	8103d1c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8103cea:	f7ff feb5 	bl	8103a58 <xTaskGetSchedulerState>
 8103cee:	4603      	mov	r3, r0
 8103cf0:	2b02      	cmp	r3, #2
 8103cf2:	d109      	bne.n	8103d08 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8103cf4:	4b10      	ldr	r3, [pc, #64]	; (8103d38 <xTimerGenericCommand+0x94>)
 8103cf6:	6818      	ldr	r0, [r3, #0]
 8103cf8:	f107 0110 	add.w	r1, r7, #16
 8103cfc:	2300      	movs	r3, #0
 8103cfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8103d00:	f7fe fccc 	bl	810269c <xQueueGenericSend>
 8103d04:	6278      	str	r0, [r7, #36]	; 0x24
 8103d06:	e012      	b.n	8103d2e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8103d08:	4b0b      	ldr	r3, [pc, #44]	; (8103d38 <xTimerGenericCommand+0x94>)
 8103d0a:	6818      	ldr	r0, [r3, #0]
 8103d0c:	f107 0110 	add.w	r1, r7, #16
 8103d10:	2300      	movs	r3, #0
 8103d12:	2200      	movs	r2, #0
 8103d14:	f7fe fcc2 	bl	810269c <xQueueGenericSend>
 8103d18:	6278      	str	r0, [r7, #36]	; 0x24
 8103d1a:	e008      	b.n	8103d2e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8103d1c:	4b06      	ldr	r3, [pc, #24]	; (8103d38 <xTimerGenericCommand+0x94>)
 8103d1e:	6818      	ldr	r0, [r3, #0]
 8103d20:	f107 0110 	add.w	r1, r7, #16
 8103d24:	2300      	movs	r3, #0
 8103d26:	683a      	ldr	r2, [r7, #0]
 8103d28:	f7fe fdb2 	bl	8102890 <xQueueGenericSendFromISR>
 8103d2c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8103d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8103d30:	4618      	mov	r0, r3
 8103d32:	3728      	adds	r7, #40	; 0x28
 8103d34:	46bd      	mov	sp, r7
 8103d36:	bd80      	pop	{r7, pc}
 8103d38:	1000483c 	.word	0x1000483c

08103d3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8103d3c:	b580      	push	{r7, lr}
 8103d3e:	b088      	sub	sp, #32
 8103d40:	af02      	add	r7, sp, #8
 8103d42:	6078      	str	r0, [r7, #4]
 8103d44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8103d46:	4b22      	ldr	r3, [pc, #136]	; (8103dd0 <prvProcessExpiredTimer+0x94>)
 8103d48:	681b      	ldr	r3, [r3, #0]
 8103d4a:	68db      	ldr	r3, [r3, #12]
 8103d4c:	68db      	ldr	r3, [r3, #12]
 8103d4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8103d50:	697b      	ldr	r3, [r7, #20]
 8103d52:	3304      	adds	r3, #4
 8103d54:	4618      	mov	r0, r3
 8103d56:	f7fe f939 	bl	8101fcc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8103d5a:	697b      	ldr	r3, [r7, #20]
 8103d5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8103d60:	f003 0304 	and.w	r3, r3, #4
 8103d64:	2b00      	cmp	r3, #0
 8103d66:	d021      	beq.n	8103dac <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8103d68:	697b      	ldr	r3, [r7, #20]
 8103d6a:	699a      	ldr	r2, [r3, #24]
 8103d6c:	687b      	ldr	r3, [r7, #4]
 8103d6e:	18d1      	adds	r1, r2, r3
 8103d70:	687b      	ldr	r3, [r7, #4]
 8103d72:	683a      	ldr	r2, [r7, #0]
 8103d74:	6978      	ldr	r0, [r7, #20]
 8103d76:	f000 f8d1 	bl	8103f1c <prvInsertTimerInActiveList>
 8103d7a:	4603      	mov	r3, r0
 8103d7c:	2b00      	cmp	r3, #0
 8103d7e:	d01e      	beq.n	8103dbe <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8103d80:	2300      	movs	r3, #0
 8103d82:	9300      	str	r3, [sp, #0]
 8103d84:	2300      	movs	r3, #0
 8103d86:	687a      	ldr	r2, [r7, #4]
 8103d88:	2100      	movs	r1, #0
 8103d8a:	6978      	ldr	r0, [r7, #20]
 8103d8c:	f7ff ff8a 	bl	8103ca4 <xTimerGenericCommand>
 8103d90:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8103d92:	693b      	ldr	r3, [r7, #16]
 8103d94:	2b00      	cmp	r3, #0
 8103d96:	d112      	bne.n	8103dbe <prvProcessExpiredTimer+0x82>
 8103d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103d9c:	f383 8811 	msr	BASEPRI, r3
 8103da0:	f3bf 8f6f 	isb	sy
 8103da4:	f3bf 8f4f 	dsb	sy
 8103da8:	60fb      	str	r3, [r7, #12]
 8103daa:	e7fe      	b.n	8103daa <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8103dac:	697b      	ldr	r3, [r7, #20]
 8103dae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8103db2:	f023 0301 	bic.w	r3, r3, #1
 8103db6:	b2da      	uxtb	r2, r3
 8103db8:	697b      	ldr	r3, [r7, #20]
 8103dba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8103dbe:	697b      	ldr	r3, [r7, #20]
 8103dc0:	6a1b      	ldr	r3, [r3, #32]
 8103dc2:	6978      	ldr	r0, [r7, #20]
 8103dc4:	4798      	blx	r3
}
 8103dc6:	bf00      	nop
 8103dc8:	3718      	adds	r7, #24
 8103dca:	46bd      	mov	sp, r7
 8103dcc:	bd80      	pop	{r7, pc}
 8103dce:	bf00      	nop
 8103dd0:	10004834 	.word	0x10004834

08103dd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8103dd4:	b580      	push	{r7, lr}
 8103dd6:	b084      	sub	sp, #16
 8103dd8:	af00      	add	r7, sp, #0
 8103dda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8103ddc:	f107 0308 	add.w	r3, r7, #8
 8103de0:	4618      	mov	r0, r3
 8103de2:	f000 f857 	bl	8103e94 <prvGetNextExpireTime>
 8103de6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8103de8:	68bb      	ldr	r3, [r7, #8]
 8103dea:	4619      	mov	r1, r3
 8103dec:	68f8      	ldr	r0, [r7, #12]
 8103dee:	f000 f803 	bl	8103df8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8103df2:	f000 f8d5 	bl	8103fa0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8103df6:	e7f1      	b.n	8103ddc <prvTimerTask+0x8>

08103df8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8103df8:	b580      	push	{r7, lr}
 8103dfa:	b084      	sub	sp, #16
 8103dfc:	af00      	add	r7, sp, #0
 8103dfe:	6078      	str	r0, [r7, #4]
 8103e00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8103e02:	f7ff fa57 	bl	81032b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8103e06:	f107 0308 	add.w	r3, r7, #8
 8103e0a:	4618      	mov	r0, r3
 8103e0c:	f000 f866 	bl	8103edc <prvSampleTimeNow>
 8103e10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8103e12:	68bb      	ldr	r3, [r7, #8]
 8103e14:	2b00      	cmp	r3, #0
 8103e16:	d130      	bne.n	8103e7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8103e18:	683b      	ldr	r3, [r7, #0]
 8103e1a:	2b00      	cmp	r3, #0
 8103e1c:	d10a      	bne.n	8103e34 <prvProcessTimerOrBlockTask+0x3c>
 8103e1e:	687a      	ldr	r2, [r7, #4]
 8103e20:	68fb      	ldr	r3, [r7, #12]
 8103e22:	429a      	cmp	r2, r3
 8103e24:	d806      	bhi.n	8103e34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8103e26:	f7ff fa53 	bl	81032d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8103e2a:	68f9      	ldr	r1, [r7, #12]
 8103e2c:	6878      	ldr	r0, [r7, #4]
 8103e2e:	f7ff ff85 	bl	8103d3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8103e32:	e024      	b.n	8103e7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8103e34:	683b      	ldr	r3, [r7, #0]
 8103e36:	2b00      	cmp	r3, #0
 8103e38:	d008      	beq.n	8103e4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8103e3a:	4b13      	ldr	r3, [pc, #76]	; (8103e88 <prvProcessTimerOrBlockTask+0x90>)
 8103e3c:	681b      	ldr	r3, [r3, #0]
 8103e3e:	681b      	ldr	r3, [r3, #0]
 8103e40:	2b00      	cmp	r3, #0
 8103e42:	d101      	bne.n	8103e48 <prvProcessTimerOrBlockTask+0x50>
 8103e44:	2301      	movs	r3, #1
 8103e46:	e000      	b.n	8103e4a <prvProcessTimerOrBlockTask+0x52>
 8103e48:	2300      	movs	r3, #0
 8103e4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8103e4c:	4b0f      	ldr	r3, [pc, #60]	; (8103e8c <prvProcessTimerOrBlockTask+0x94>)
 8103e4e:	6818      	ldr	r0, [r3, #0]
 8103e50:	687a      	ldr	r2, [r7, #4]
 8103e52:	68fb      	ldr	r3, [r7, #12]
 8103e54:	1ad3      	subs	r3, r2, r3
 8103e56:	683a      	ldr	r2, [r7, #0]
 8103e58:	4619      	mov	r1, r3
 8103e5a:	f7fe ffc1 	bl	8102de0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8103e5e:	f7ff fa37 	bl	81032d0 <xTaskResumeAll>
 8103e62:	4603      	mov	r3, r0
 8103e64:	2b00      	cmp	r3, #0
 8103e66:	d10a      	bne.n	8103e7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8103e68:	4b09      	ldr	r3, [pc, #36]	; (8103e90 <prvProcessTimerOrBlockTask+0x98>)
 8103e6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8103e6e:	601a      	str	r2, [r3, #0]
 8103e70:	f3bf 8f4f 	dsb	sy
 8103e74:	f3bf 8f6f 	isb	sy
}
 8103e78:	e001      	b.n	8103e7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8103e7a:	f7ff fa29 	bl	81032d0 <xTaskResumeAll>
}
 8103e7e:	bf00      	nop
 8103e80:	3710      	adds	r7, #16
 8103e82:	46bd      	mov	sp, r7
 8103e84:	bd80      	pop	{r7, pc}
 8103e86:	bf00      	nop
 8103e88:	10004838 	.word	0x10004838
 8103e8c:	1000483c 	.word	0x1000483c
 8103e90:	e000ed04 	.word	0xe000ed04

08103e94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8103e94:	b480      	push	{r7}
 8103e96:	b085      	sub	sp, #20
 8103e98:	af00      	add	r7, sp, #0
 8103e9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8103e9c:	4b0e      	ldr	r3, [pc, #56]	; (8103ed8 <prvGetNextExpireTime+0x44>)
 8103e9e:	681b      	ldr	r3, [r3, #0]
 8103ea0:	681b      	ldr	r3, [r3, #0]
 8103ea2:	2b00      	cmp	r3, #0
 8103ea4:	d101      	bne.n	8103eaa <prvGetNextExpireTime+0x16>
 8103ea6:	2201      	movs	r2, #1
 8103ea8:	e000      	b.n	8103eac <prvGetNextExpireTime+0x18>
 8103eaa:	2200      	movs	r2, #0
 8103eac:	687b      	ldr	r3, [r7, #4]
 8103eae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8103eb0:	687b      	ldr	r3, [r7, #4]
 8103eb2:	681b      	ldr	r3, [r3, #0]
 8103eb4:	2b00      	cmp	r3, #0
 8103eb6:	d105      	bne.n	8103ec4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8103eb8:	4b07      	ldr	r3, [pc, #28]	; (8103ed8 <prvGetNextExpireTime+0x44>)
 8103eba:	681b      	ldr	r3, [r3, #0]
 8103ebc:	68db      	ldr	r3, [r3, #12]
 8103ebe:	681b      	ldr	r3, [r3, #0]
 8103ec0:	60fb      	str	r3, [r7, #12]
 8103ec2:	e001      	b.n	8103ec8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8103ec4:	2300      	movs	r3, #0
 8103ec6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8103ec8:	68fb      	ldr	r3, [r7, #12]
}
 8103eca:	4618      	mov	r0, r3
 8103ecc:	3714      	adds	r7, #20
 8103ece:	46bd      	mov	sp, r7
 8103ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103ed4:	4770      	bx	lr
 8103ed6:	bf00      	nop
 8103ed8:	10004834 	.word	0x10004834

08103edc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8103edc:	b580      	push	{r7, lr}
 8103ede:	b084      	sub	sp, #16
 8103ee0:	af00      	add	r7, sp, #0
 8103ee2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8103ee4:	f7ff fa90 	bl	8103408 <xTaskGetTickCount>
 8103ee8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8103eea:	4b0b      	ldr	r3, [pc, #44]	; (8103f18 <prvSampleTimeNow+0x3c>)
 8103eec:	681b      	ldr	r3, [r3, #0]
 8103eee:	68fa      	ldr	r2, [r7, #12]
 8103ef0:	429a      	cmp	r2, r3
 8103ef2:	d205      	bcs.n	8103f00 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8103ef4:	f000 f930 	bl	8104158 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8103ef8:	687b      	ldr	r3, [r7, #4]
 8103efa:	2201      	movs	r2, #1
 8103efc:	601a      	str	r2, [r3, #0]
 8103efe:	e002      	b.n	8103f06 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8103f00:	687b      	ldr	r3, [r7, #4]
 8103f02:	2200      	movs	r2, #0
 8103f04:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8103f06:	4a04      	ldr	r2, [pc, #16]	; (8103f18 <prvSampleTimeNow+0x3c>)
 8103f08:	68fb      	ldr	r3, [r7, #12]
 8103f0a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8103f0c:	68fb      	ldr	r3, [r7, #12]
}
 8103f0e:	4618      	mov	r0, r3
 8103f10:	3710      	adds	r7, #16
 8103f12:	46bd      	mov	sp, r7
 8103f14:	bd80      	pop	{r7, pc}
 8103f16:	bf00      	nop
 8103f18:	10004844 	.word	0x10004844

08103f1c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8103f1c:	b580      	push	{r7, lr}
 8103f1e:	b086      	sub	sp, #24
 8103f20:	af00      	add	r7, sp, #0
 8103f22:	60f8      	str	r0, [r7, #12]
 8103f24:	60b9      	str	r1, [r7, #8]
 8103f26:	607a      	str	r2, [r7, #4]
 8103f28:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8103f2a:	2300      	movs	r3, #0
 8103f2c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8103f2e:	68fb      	ldr	r3, [r7, #12]
 8103f30:	68ba      	ldr	r2, [r7, #8]
 8103f32:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8103f34:	68fb      	ldr	r3, [r7, #12]
 8103f36:	68fa      	ldr	r2, [r7, #12]
 8103f38:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8103f3a:	68ba      	ldr	r2, [r7, #8]
 8103f3c:	687b      	ldr	r3, [r7, #4]
 8103f3e:	429a      	cmp	r2, r3
 8103f40:	d812      	bhi.n	8103f68 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8103f42:	687a      	ldr	r2, [r7, #4]
 8103f44:	683b      	ldr	r3, [r7, #0]
 8103f46:	1ad2      	subs	r2, r2, r3
 8103f48:	68fb      	ldr	r3, [r7, #12]
 8103f4a:	699b      	ldr	r3, [r3, #24]
 8103f4c:	429a      	cmp	r2, r3
 8103f4e:	d302      	bcc.n	8103f56 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8103f50:	2301      	movs	r3, #1
 8103f52:	617b      	str	r3, [r7, #20]
 8103f54:	e01b      	b.n	8103f8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8103f56:	4b10      	ldr	r3, [pc, #64]	; (8103f98 <prvInsertTimerInActiveList+0x7c>)
 8103f58:	681a      	ldr	r2, [r3, #0]
 8103f5a:	68fb      	ldr	r3, [r7, #12]
 8103f5c:	3304      	adds	r3, #4
 8103f5e:	4619      	mov	r1, r3
 8103f60:	4610      	mov	r0, r2
 8103f62:	f7fd fffa 	bl	8101f5a <vListInsert>
 8103f66:	e012      	b.n	8103f8e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8103f68:	687a      	ldr	r2, [r7, #4]
 8103f6a:	683b      	ldr	r3, [r7, #0]
 8103f6c:	429a      	cmp	r2, r3
 8103f6e:	d206      	bcs.n	8103f7e <prvInsertTimerInActiveList+0x62>
 8103f70:	68ba      	ldr	r2, [r7, #8]
 8103f72:	683b      	ldr	r3, [r7, #0]
 8103f74:	429a      	cmp	r2, r3
 8103f76:	d302      	bcc.n	8103f7e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8103f78:	2301      	movs	r3, #1
 8103f7a:	617b      	str	r3, [r7, #20]
 8103f7c:	e007      	b.n	8103f8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8103f7e:	4b07      	ldr	r3, [pc, #28]	; (8103f9c <prvInsertTimerInActiveList+0x80>)
 8103f80:	681a      	ldr	r2, [r3, #0]
 8103f82:	68fb      	ldr	r3, [r7, #12]
 8103f84:	3304      	adds	r3, #4
 8103f86:	4619      	mov	r1, r3
 8103f88:	4610      	mov	r0, r2
 8103f8a:	f7fd ffe6 	bl	8101f5a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8103f8e:	697b      	ldr	r3, [r7, #20]
}
 8103f90:	4618      	mov	r0, r3
 8103f92:	3718      	adds	r7, #24
 8103f94:	46bd      	mov	sp, r7
 8103f96:	bd80      	pop	{r7, pc}
 8103f98:	10004838 	.word	0x10004838
 8103f9c:	10004834 	.word	0x10004834

08103fa0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8103fa0:	b580      	push	{r7, lr}
 8103fa2:	b08e      	sub	sp, #56	; 0x38
 8103fa4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8103fa6:	e0c6      	b.n	8104136 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8103fa8:	687b      	ldr	r3, [r7, #4]
 8103faa:	2b00      	cmp	r3, #0
 8103fac:	da17      	bge.n	8103fde <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8103fae:	1d3b      	adds	r3, r7, #4
 8103fb0:	3304      	adds	r3, #4
 8103fb2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8103fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103fb6:	2b00      	cmp	r3, #0
 8103fb8:	d109      	bne.n	8103fce <prvProcessReceivedCommands+0x2e>
 8103fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103fbe:	f383 8811 	msr	BASEPRI, r3
 8103fc2:	f3bf 8f6f 	isb	sy
 8103fc6:	f3bf 8f4f 	dsb	sy
 8103fca:	61fb      	str	r3, [r7, #28]
 8103fcc:	e7fe      	b.n	8103fcc <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8103fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103fd0:	681b      	ldr	r3, [r3, #0]
 8103fd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8103fd4:	6850      	ldr	r0, [r2, #4]
 8103fd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8103fd8:	6892      	ldr	r2, [r2, #8]
 8103fda:	4611      	mov	r1, r2
 8103fdc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8103fde:	687b      	ldr	r3, [r7, #4]
 8103fe0:	2b00      	cmp	r3, #0
 8103fe2:	f2c0 80a7 	blt.w	8104134 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8103fe6:	68fb      	ldr	r3, [r7, #12]
 8103fe8:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8103fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103fec:	695b      	ldr	r3, [r3, #20]
 8103fee:	2b00      	cmp	r3, #0
 8103ff0:	d004      	beq.n	8103ffc <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8103ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103ff4:	3304      	adds	r3, #4
 8103ff6:	4618      	mov	r0, r3
 8103ff8:	f7fd ffe8 	bl	8101fcc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8103ffc:	463b      	mov	r3, r7
 8103ffe:	4618      	mov	r0, r3
 8104000:	f7ff ff6c 	bl	8103edc <prvSampleTimeNow>
 8104004:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8104006:	687b      	ldr	r3, [r7, #4]
 8104008:	2b09      	cmp	r3, #9
 810400a:	f200 8094 	bhi.w	8104136 <prvProcessReceivedCommands+0x196>
 810400e:	a201      	add	r2, pc, #4	; (adr r2, 8104014 <prvProcessReceivedCommands+0x74>)
 8104010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104014:	0810403d 	.word	0x0810403d
 8104018:	0810403d 	.word	0x0810403d
 810401c:	0810403d 	.word	0x0810403d
 8104020:	081040af 	.word	0x081040af
 8104024:	081040c3 	.word	0x081040c3
 8104028:	0810410b 	.word	0x0810410b
 810402c:	0810403d 	.word	0x0810403d
 8104030:	0810403d 	.word	0x0810403d
 8104034:	081040af 	.word	0x081040af
 8104038:	081040c3 	.word	0x081040c3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 810403c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810403e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8104042:	f043 0301 	orr.w	r3, r3, #1
 8104046:	b2da      	uxtb	r2, r3
 8104048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810404a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 810404e:	68ba      	ldr	r2, [r7, #8]
 8104050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104052:	699b      	ldr	r3, [r3, #24]
 8104054:	18d1      	adds	r1, r2, r3
 8104056:	68bb      	ldr	r3, [r7, #8]
 8104058:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810405a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810405c:	f7ff ff5e 	bl	8103f1c <prvInsertTimerInActiveList>
 8104060:	4603      	mov	r3, r0
 8104062:	2b00      	cmp	r3, #0
 8104064:	d067      	beq.n	8104136 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8104066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104068:	6a1b      	ldr	r3, [r3, #32]
 810406a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810406c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 810406e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104070:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8104074:	f003 0304 	and.w	r3, r3, #4
 8104078:	2b00      	cmp	r3, #0
 810407a:	d05c      	beq.n	8104136 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 810407c:	68ba      	ldr	r2, [r7, #8]
 810407e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104080:	699b      	ldr	r3, [r3, #24]
 8104082:	441a      	add	r2, r3
 8104084:	2300      	movs	r3, #0
 8104086:	9300      	str	r3, [sp, #0]
 8104088:	2300      	movs	r3, #0
 810408a:	2100      	movs	r1, #0
 810408c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810408e:	f7ff fe09 	bl	8103ca4 <xTimerGenericCommand>
 8104092:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8104094:	6a3b      	ldr	r3, [r7, #32]
 8104096:	2b00      	cmp	r3, #0
 8104098:	d14d      	bne.n	8104136 <prvProcessReceivedCommands+0x196>
 810409a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810409e:	f383 8811 	msr	BASEPRI, r3
 81040a2:	f3bf 8f6f 	isb	sy
 81040a6:	f3bf 8f4f 	dsb	sy
 81040aa:	61bb      	str	r3, [r7, #24]
 81040ac:	e7fe      	b.n	81040ac <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 81040ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81040b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 81040b4:	f023 0301 	bic.w	r3, r3, #1
 81040b8:	b2da      	uxtb	r2, r3
 81040ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81040bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 81040c0:	e039      	b.n	8104136 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 81040c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81040c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 81040c8:	f043 0301 	orr.w	r3, r3, #1
 81040cc:	b2da      	uxtb	r2, r3
 81040ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81040d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 81040d4:	68ba      	ldr	r2, [r7, #8]
 81040d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81040d8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 81040da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81040dc:	699b      	ldr	r3, [r3, #24]
 81040de:	2b00      	cmp	r3, #0
 81040e0:	d109      	bne.n	81040f6 <prvProcessReceivedCommands+0x156>
 81040e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81040e6:	f383 8811 	msr	BASEPRI, r3
 81040ea:	f3bf 8f6f 	isb	sy
 81040ee:	f3bf 8f4f 	dsb	sy
 81040f2:	617b      	str	r3, [r7, #20]
 81040f4:	e7fe      	b.n	81040f4 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 81040f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81040f8:	699a      	ldr	r2, [r3, #24]
 81040fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81040fc:	18d1      	adds	r1, r2, r3
 81040fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8104102:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104104:	f7ff ff0a 	bl	8103f1c <prvInsertTimerInActiveList>
					break;
 8104108:	e015      	b.n	8104136 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 810410a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810410c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8104110:	f003 0302 	and.w	r3, r3, #2
 8104114:	2b00      	cmp	r3, #0
 8104116:	d103      	bne.n	8104120 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8104118:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810411a:	f7fd fdb9 	bl	8101c90 <vPortFree>
 810411e:	e00a      	b.n	8104136 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8104120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104122:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8104126:	f023 0301 	bic.w	r3, r3, #1
 810412a:	b2da      	uxtb	r2, r3
 810412c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810412e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8104132:	e000      	b.n	8104136 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8104134:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8104136:	4b07      	ldr	r3, [pc, #28]	; (8104154 <prvProcessReceivedCommands+0x1b4>)
 8104138:	681b      	ldr	r3, [r3, #0]
 810413a:	1d39      	adds	r1, r7, #4
 810413c:	2200      	movs	r2, #0
 810413e:	4618      	mov	r0, r3
 8104140:	f7fe fc3a 	bl	81029b8 <xQueueReceive>
 8104144:	4603      	mov	r3, r0
 8104146:	2b00      	cmp	r3, #0
 8104148:	f47f af2e 	bne.w	8103fa8 <prvProcessReceivedCommands+0x8>
	}
}
 810414c:	bf00      	nop
 810414e:	3730      	adds	r7, #48	; 0x30
 8104150:	46bd      	mov	sp, r7
 8104152:	bd80      	pop	{r7, pc}
 8104154:	1000483c 	.word	0x1000483c

08104158 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8104158:	b580      	push	{r7, lr}
 810415a:	b088      	sub	sp, #32
 810415c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 810415e:	e047      	b.n	81041f0 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8104160:	4b2d      	ldr	r3, [pc, #180]	; (8104218 <prvSwitchTimerLists+0xc0>)
 8104162:	681b      	ldr	r3, [r3, #0]
 8104164:	68db      	ldr	r3, [r3, #12]
 8104166:	681b      	ldr	r3, [r3, #0]
 8104168:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810416a:	4b2b      	ldr	r3, [pc, #172]	; (8104218 <prvSwitchTimerLists+0xc0>)
 810416c:	681b      	ldr	r3, [r3, #0]
 810416e:	68db      	ldr	r3, [r3, #12]
 8104170:	68db      	ldr	r3, [r3, #12]
 8104172:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8104174:	68fb      	ldr	r3, [r7, #12]
 8104176:	3304      	adds	r3, #4
 8104178:	4618      	mov	r0, r3
 810417a:	f7fd ff27 	bl	8101fcc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810417e:	68fb      	ldr	r3, [r7, #12]
 8104180:	6a1b      	ldr	r3, [r3, #32]
 8104182:	68f8      	ldr	r0, [r7, #12]
 8104184:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8104186:	68fb      	ldr	r3, [r7, #12]
 8104188:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 810418c:	f003 0304 	and.w	r3, r3, #4
 8104190:	2b00      	cmp	r3, #0
 8104192:	d02d      	beq.n	81041f0 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8104194:	68fb      	ldr	r3, [r7, #12]
 8104196:	699b      	ldr	r3, [r3, #24]
 8104198:	693a      	ldr	r2, [r7, #16]
 810419a:	4413      	add	r3, r2
 810419c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 810419e:	68ba      	ldr	r2, [r7, #8]
 81041a0:	693b      	ldr	r3, [r7, #16]
 81041a2:	429a      	cmp	r2, r3
 81041a4:	d90e      	bls.n	81041c4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 81041a6:	68fb      	ldr	r3, [r7, #12]
 81041a8:	68ba      	ldr	r2, [r7, #8]
 81041aa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 81041ac:	68fb      	ldr	r3, [r7, #12]
 81041ae:	68fa      	ldr	r2, [r7, #12]
 81041b0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 81041b2:	4b19      	ldr	r3, [pc, #100]	; (8104218 <prvSwitchTimerLists+0xc0>)
 81041b4:	681a      	ldr	r2, [r3, #0]
 81041b6:	68fb      	ldr	r3, [r7, #12]
 81041b8:	3304      	adds	r3, #4
 81041ba:	4619      	mov	r1, r3
 81041bc:	4610      	mov	r0, r2
 81041be:	f7fd fecc 	bl	8101f5a <vListInsert>
 81041c2:	e015      	b.n	81041f0 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 81041c4:	2300      	movs	r3, #0
 81041c6:	9300      	str	r3, [sp, #0]
 81041c8:	2300      	movs	r3, #0
 81041ca:	693a      	ldr	r2, [r7, #16]
 81041cc:	2100      	movs	r1, #0
 81041ce:	68f8      	ldr	r0, [r7, #12]
 81041d0:	f7ff fd68 	bl	8103ca4 <xTimerGenericCommand>
 81041d4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 81041d6:	687b      	ldr	r3, [r7, #4]
 81041d8:	2b00      	cmp	r3, #0
 81041da:	d109      	bne.n	81041f0 <prvSwitchTimerLists+0x98>
 81041dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 81041e0:	f383 8811 	msr	BASEPRI, r3
 81041e4:	f3bf 8f6f 	isb	sy
 81041e8:	f3bf 8f4f 	dsb	sy
 81041ec:	603b      	str	r3, [r7, #0]
 81041ee:	e7fe      	b.n	81041ee <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 81041f0:	4b09      	ldr	r3, [pc, #36]	; (8104218 <prvSwitchTimerLists+0xc0>)
 81041f2:	681b      	ldr	r3, [r3, #0]
 81041f4:	681b      	ldr	r3, [r3, #0]
 81041f6:	2b00      	cmp	r3, #0
 81041f8:	d1b2      	bne.n	8104160 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 81041fa:	4b07      	ldr	r3, [pc, #28]	; (8104218 <prvSwitchTimerLists+0xc0>)
 81041fc:	681b      	ldr	r3, [r3, #0]
 81041fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8104200:	4b06      	ldr	r3, [pc, #24]	; (810421c <prvSwitchTimerLists+0xc4>)
 8104202:	681b      	ldr	r3, [r3, #0]
 8104204:	4a04      	ldr	r2, [pc, #16]	; (8104218 <prvSwitchTimerLists+0xc0>)
 8104206:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8104208:	4a04      	ldr	r2, [pc, #16]	; (810421c <prvSwitchTimerLists+0xc4>)
 810420a:	697b      	ldr	r3, [r7, #20]
 810420c:	6013      	str	r3, [r2, #0]
}
 810420e:	bf00      	nop
 8104210:	3718      	adds	r7, #24
 8104212:	46bd      	mov	sp, r7
 8104214:	bd80      	pop	{r7, pc}
 8104216:	bf00      	nop
 8104218:	10004834 	.word	0x10004834
 810421c:	10004838 	.word	0x10004838

08104220 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8104220:	b580      	push	{r7, lr}
 8104222:	b082      	sub	sp, #8
 8104224:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8104226:	f7fe f821 	bl	810226c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 810422a:	4b15      	ldr	r3, [pc, #84]	; (8104280 <prvCheckForValidListAndQueue+0x60>)
 810422c:	681b      	ldr	r3, [r3, #0]
 810422e:	2b00      	cmp	r3, #0
 8104230:	d120      	bne.n	8104274 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8104232:	4814      	ldr	r0, [pc, #80]	; (8104284 <prvCheckForValidListAndQueue+0x64>)
 8104234:	f7fd fe40 	bl	8101eb8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8104238:	4813      	ldr	r0, [pc, #76]	; (8104288 <prvCheckForValidListAndQueue+0x68>)
 810423a:	f7fd fe3d 	bl	8101eb8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 810423e:	4b13      	ldr	r3, [pc, #76]	; (810428c <prvCheckForValidListAndQueue+0x6c>)
 8104240:	4a10      	ldr	r2, [pc, #64]	; (8104284 <prvCheckForValidListAndQueue+0x64>)
 8104242:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8104244:	4b12      	ldr	r3, [pc, #72]	; (8104290 <prvCheckForValidListAndQueue+0x70>)
 8104246:	4a10      	ldr	r2, [pc, #64]	; (8104288 <prvCheckForValidListAndQueue+0x68>)
 8104248:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 810424a:	2300      	movs	r3, #0
 810424c:	9300      	str	r3, [sp, #0]
 810424e:	4b11      	ldr	r3, [pc, #68]	; (8104294 <prvCheckForValidListAndQueue+0x74>)
 8104250:	4a11      	ldr	r2, [pc, #68]	; (8104298 <prvCheckForValidListAndQueue+0x78>)
 8104252:	2110      	movs	r1, #16
 8104254:	200a      	movs	r0, #10
 8104256:	f7fe f98b 	bl	8102570 <xQueueGenericCreateStatic>
 810425a:	4602      	mov	r2, r0
 810425c:	4b08      	ldr	r3, [pc, #32]	; (8104280 <prvCheckForValidListAndQueue+0x60>)
 810425e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8104260:	4b07      	ldr	r3, [pc, #28]	; (8104280 <prvCheckForValidListAndQueue+0x60>)
 8104262:	681b      	ldr	r3, [r3, #0]
 8104264:	2b00      	cmp	r3, #0
 8104266:	d005      	beq.n	8104274 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8104268:	4b05      	ldr	r3, [pc, #20]	; (8104280 <prvCheckForValidListAndQueue+0x60>)
 810426a:	681b      	ldr	r3, [r3, #0]
 810426c:	490b      	ldr	r1, [pc, #44]	; (810429c <prvCheckForValidListAndQueue+0x7c>)
 810426e:	4618      	mov	r0, r3
 8104270:	f7fe fd8e 	bl	8102d90 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8104274:	f7fe f828 	bl	81022c8 <vPortExitCritical>
}
 8104278:	bf00      	nop
 810427a:	46bd      	mov	sp, r7
 810427c:	bd80      	pop	{r7, pc}
 810427e:	bf00      	nop
 8104280:	1000483c 	.word	0x1000483c
 8104284:	1000480c 	.word	0x1000480c
 8104288:	10004820 	.word	0x10004820
 810428c:	10004834 	.word	0x10004834
 8104290:	10004838 	.word	0x10004838
 8104294:	100048e8 	.word	0x100048e8
 8104298:	10004848 	.word	0x10004848
 810429c:	0810434c 	.word	0x0810434c

081042a0 <__libc_init_array>:
 81042a0:	b570      	push	{r4, r5, r6, lr}
 81042a2:	4e0d      	ldr	r6, [pc, #52]	; (81042d8 <__libc_init_array+0x38>)
 81042a4:	4c0d      	ldr	r4, [pc, #52]	; (81042dc <__libc_init_array+0x3c>)
 81042a6:	1ba4      	subs	r4, r4, r6
 81042a8:	10a4      	asrs	r4, r4, #2
 81042aa:	2500      	movs	r5, #0
 81042ac:	42a5      	cmp	r5, r4
 81042ae:	d109      	bne.n	81042c4 <__libc_init_array+0x24>
 81042b0:	4e0b      	ldr	r6, [pc, #44]	; (81042e0 <__libc_init_array+0x40>)
 81042b2:	4c0c      	ldr	r4, [pc, #48]	; (81042e4 <__libc_init_array+0x44>)
 81042b4:	f000 f82c 	bl	8104310 <_init>
 81042b8:	1ba4      	subs	r4, r4, r6
 81042ba:	10a4      	asrs	r4, r4, #2
 81042bc:	2500      	movs	r5, #0
 81042be:	42a5      	cmp	r5, r4
 81042c0:	d105      	bne.n	81042ce <__libc_init_array+0x2e>
 81042c2:	bd70      	pop	{r4, r5, r6, pc}
 81042c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 81042c8:	4798      	blx	r3
 81042ca:	3501      	adds	r5, #1
 81042cc:	e7ee      	b.n	81042ac <__libc_init_array+0xc>
 81042ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 81042d2:	4798      	blx	r3
 81042d4:	3501      	adds	r5, #1
 81042d6:	e7f2      	b.n	81042be <__libc_init_array+0x1e>
 81042d8:	081043ac 	.word	0x081043ac
 81042dc:	081043ac 	.word	0x081043ac
 81042e0:	081043ac 	.word	0x081043ac
 81042e4:	081043b0 	.word	0x081043b0

081042e8 <memcpy>:
 81042e8:	b510      	push	{r4, lr}
 81042ea:	1e43      	subs	r3, r0, #1
 81042ec:	440a      	add	r2, r1
 81042ee:	4291      	cmp	r1, r2
 81042f0:	d100      	bne.n	81042f4 <memcpy+0xc>
 81042f2:	bd10      	pop	{r4, pc}
 81042f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 81042f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 81042fc:	e7f7      	b.n	81042ee <memcpy+0x6>

081042fe <memset>:
 81042fe:	4402      	add	r2, r0
 8104300:	4603      	mov	r3, r0
 8104302:	4293      	cmp	r3, r2
 8104304:	d100      	bne.n	8104308 <memset+0xa>
 8104306:	4770      	bx	lr
 8104308:	f803 1b01 	strb.w	r1, [r3], #1
 810430c:	e7f9      	b.n	8104302 <memset+0x4>
	...

08104310 <_init>:
 8104310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8104312:	bf00      	nop
 8104314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8104316:	bc08      	pop	{r3}
 8104318:	469e      	mov	lr, r3
 810431a:	4770      	bx	lr

0810431c <_fini>:
 810431c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810431e:	bf00      	nop
 8104320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8104322:	bc08      	pop	{r3}
 8104324:	469e      	mov	lr, r3
 8104326:	4770      	bx	lr
