<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> * Academic License - for use in teaching, academic research, and meeting</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> * course requirements at degree granting institutions only.  Not for</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> * government, commercial, or other organizational use.</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> * File: bdot_controller_lib.c</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> *</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> * Code generated for Simulink model 'bdot_controller_lib'.</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> * Model version                  : 1.28</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> * Simulink Coder version         : 8.11 (R2016b) 25-Aug-2016</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> * C/C++ source code generated on : Mon Aug 28 19:59:51 2017</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> *</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> * Target selection: ert.tlc</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> * Embedded hardware selection: Texas Instruments-&gt;MSP430</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * Code generation objectives:</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> *    1. Execution efficiency</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="ct"> *    2. RAM efficiency</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="ct"> * Validation result: Not run</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="ct"> */</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="pp">#include "bdot_controller_lib.h"</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="ct">/* Block signals and states (auto storage) */</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><a id="25c1" class="tk">DW</a> <a id="25c4" class="tk">rtDW</a>;</td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="ct">/* External inputs (root inport signals with auto storage) */</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><a id="28c1" class="tk">ExtU</a> <a id="28c6" class="tk">rtU</a>;</td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="ct">/* External outputs (root outports fed by signals with auto storage) */</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><a id="31c1" class="tk">ExtY</a> <a id="31c6" class="tk">rtY</a>;</td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="ct">/* Real-time model */</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td><a id="34c1" class="tk">RT_MODEL</a> <a id="34c10" class="tk">rtM_</a>;</td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><a id="35c1" class="tk">RT_MODEL</a> <a id="35c10" class="tk">*</a><span class="kw">const</span> <a id="35c17" class="tk">rtM</a> = <a id="35c23" class="tk">&amp;</a><a id="35c24" class="tk">rtM_</a>;</td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="ct">/* Model step function for TID0 */</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="kw">void</span> <a id="38c6" class="tk">bdot_controller_lib_step0</a>(<span class="kw">void</span>)   <span class="ct">/* Sample time: [0.025s, 0.0s] */</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="br">{</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td>  <span class="ct">/* Update the flag to indicate when data transfers from</span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="ct">   *  Sample time: [0.025s, 0.0s] to Sample time: [0.1s, 0.0s]  */</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td>  (<a id="42c4" class="tk">rtM</a>-&gt;<a id="42c9" class="tk">Timing</a>.<a id="42c16" class="tk">RateInteraction</a>.<a id="42c32" class="tk">TID0_1</a>)<a id="42c39" class="tk">++</a>;</td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td>  <span class="kw">if</span> ((<a id="43c8" class="tk">rtM</a>-&gt;<a id="43c13" class="tk">Timing</a>.<a id="43c20" class="tk">RateInteraction</a>.<a id="43c36" class="tk">TID0_1</a>) <a id="43c44" class="tk">&gt;</a> 3) <span class="br">{</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td>    <a id="44c5" class="tk">rtM</a>-&gt;<a id="44c10" class="tk">Timing</a>.<a id="44c17" class="tk">RateInteraction</a>.<a id="44c33" class="tk">TID0_1</a> = 0;</td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td>  <span class="br">}</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td>  <span class="ct">/* RateTransition: '<a class="ct blk" blk_line="47">&lt;S1&gt;/Rate Transition3</a>' incorporates:</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="ct">   *  Inport: '<a class="ct blk" blk_line="48">&lt;Root&gt;/MT_on</a>'</span></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="ct">   */</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td>  <span class="kw">if</span> (<a id="50c7" class="tk">!</a>(<a id="50c9" class="tk">rtDW</a>.<a id="50c14" class="tk">RateTransition3_semaphoreTaken</a> <a id="50c45" class="tk">!=</a> 0)) <span class="br">{</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td>    <a id="51c5" class="tk">rtDW</a>.<a id="51c10" class="tk">RateTransition3_Buffer0</a> = <a id="51c36" class="tk">rtU</a>.<a id="51c40" class="tk">MT_on</a>;</td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td>  <span class="br">}</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td>  <span class="ct">/* End of RateTransition: '<a class="ct blk" blk_line="54">&lt;S1&gt;/Rate Transition3</a>' */</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td>  <span class="ct">/* RateTransition: '<a class="ct blk" blk_line="56">&lt;S1&gt;/Rate Transition2</a>' incorporates:</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><span class="ct">   *  Inport: '<a class="ct blk" blk_line="57">&lt;Root&gt;/B_meas_valid</a>'</span></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="ct">   */</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td>  <span class="kw">if</span> (<a id="59c7" class="tk">!</a>(<a id="59c9" class="tk">rtDW</a>.<a id="59c14" class="tk">RateTransition2_semaphoreTaken</a> <a id="59c45" class="tk">!=</a> 0)) <span class="br">{</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td>    <a id="60c5" class="tk">rtDW</a>.<a id="60c10" class="tk">RateTransition2_Buffer0</a> = <a id="60c36" class="tk">rtU</a>.<a id="60c40" class="tk">B_meas_valid</a>;</td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td>  <span class="br">}</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td>  <span class="ct">/* End of RateTransition: '<a class="ct blk" blk_line="63">&lt;S1&gt;/Rate Transition2</a>' */</span></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td>  <span class="ct">/* RateTransition: '<a class="ct blk" blk_line="65">&lt;S1&gt;/Rate Transition1</a>' */</span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td>  <span class="kw">if</span> (<a id="66c7" class="tk">rtM</a>-&gt;<a id="66c12" class="tk">Timing</a>.<a id="66c19" class="tk">RateInteraction</a>.<a id="66c35" class="tk">TID0_1</a> <a id="66c42" class="tk">==</a> 1) <span class="br">{</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td>    <span class="ct">/* Outport: '<a class="ct blk" blk_line="67">&lt;Root&gt;/Dig_val</a>' */</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td>    <a id="68c5" class="tk">rtY</a>.<a id="68c9" class="tk">Dig_val</a>[0] = <a id="68c22" class="tk">rtDW</a>.<a id="68c27" class="tk">RateTransition1_Buffer0</a>[0];</td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td>    <a id="69c5" class="tk">rtY</a>.<a id="69c9" class="tk">Dig_val</a>[1] = <a id="69c22" class="tk">rtDW</a>.<a id="69c27" class="tk">RateTransition1_Buffer0</a>[1];</td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td>    <a id="70c5" class="tk">rtY</a>.<a id="70c9" class="tk">Dig_val</a>[2] = <a id="70c22" class="tk">rtDW</a>.<a id="70c27" class="tk">RateTransition1_Buffer0</a>[2];</td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td>  <span class="br">}</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td>  <span class="ct">/* End of RateTransition: '<a class="ct blk" blk_line="73">&lt;S1&gt;/Rate Transition1</a>' */</span></td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td>  <span class="ct">/* RateTransition: '<a class="ct blk" blk_line="75">&lt;S1&gt;/Rate Transition4</a>' incorporates:</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td><span class="ct">   *  Inport: '<a class="ct blk" blk_line="76">&lt;Root&gt;/B_body_in_T</a>'</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="ct">   */</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td>  <span class="kw">if</span> (<a id="78c7" class="tk">!</a>(<a id="78c9" class="tk">rtDW</a>.<a id="78c14" class="tk">RateTransition4_semaphoreTaken</a> <a id="78c45" class="tk">!=</a> 0)) <span class="br">{</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td>    <a id="79c5" class="tk">rtDW</a>.<a id="79c10" class="tk">RateTransition4_Buffer0</a>[0] = <a id="79c39" class="tk">rtU</a>.<a id="79c43" class="tk">B_body_in_T</a>[0];</td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td>    <a id="80c5" class="tk">rtDW</a>.<a id="80c10" class="tk">RateTransition4_Buffer0</a>[1] = <a id="80c39" class="tk">rtU</a>.<a id="80c43" class="tk">B_body_in_T</a>[1];</td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td>    <a id="81c5" class="tk">rtDW</a>.<a id="81c10" class="tk">RateTransition4_Buffer0</a>[2] = <a id="81c39" class="tk">rtU</a>.<a id="81c43" class="tk">B_body_in_T</a>[2];</td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td>  <span class="br">}</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td>  <span class="ct">/* End of RateTransition: '<a class="ct blk" blk_line="84">&lt;S1&gt;/Rate Transition4</a>' */</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="br">}</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="ct">/* Model step function for TID1 */</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="kw">void</span> <a id="88c6" class="tk">bdot_controller_lib_step1</a>(<span class="kw">void</span>)   <span class="ct">/* Sample time: [0.1s, 0.0s] */</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="br">{</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td>  <a id="90c3" class="tk">int16_T</a> <a id="90c11" class="tk">k</a>;</td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td>  <a id="91c3" class="tk">real_T</a> <a id="91c10" class="tk">rtb_RateTransition3</a>;</td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td>  <a id="92c3" class="tk">boolean_T</a> <a id="92c13" class="tk">rtb_LogicalOperator1</a>;</td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td>  <a id="93c3" class="tk">real_T</a> <a id="93c10" class="tk">rtb_RateTransition2</a>;</td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td>  <a id="94c3" class="tk">real_T</a> <a id="94c10" class="tk">rtb_Sum</a>[3];</td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td>  <a id="95c3" class="tk">real_T</a> <a id="95c10" class="tk">rtb_MultiportSwitch1</a>[3];</td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td>  <a id="96c3" class="tk">real_T</a> <a id="96c10" class="tk">rtb_MultiportSwitch2</a>[3];</td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td>  <a id="97c3" class="tk">real_T</a> <a id="97c10" class="tk">rtb_RateTransition4</a>[3];</td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td>  <a id="98c3" class="tk">real_T</a> <a id="98c10" class="tk">Product</a>[3];</td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td>  <a id="99c3" class="tk">real_T</a> <a id="99c10" class="tk">u0</a>;</td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td>  <span class="ct">/* RateTransition: '<a class="ct blk" blk_line="101">&lt;S1&gt;/Rate Transition3</a>' */</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td>  <a id="102c3" class="tk">rtDW</a>.<a id="102c8" class="tk">RateTransition3_semaphoreTaken</a> = 1;</td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td>  <a id="103c3" class="tk">rtb_RateTransition3</a> = <a id="103c25" class="tk">rtDW</a>.<a id="103c30" class="tk">RateTransition3_Buffer0</a>;</td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td>  <a id="104c3" class="tk">rtDW</a>.<a id="104c8" class="tk">RateTransition3_semaphoreTaken</a> = 0;</td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td>  <span class="ct">/* Logic: '<a class="ct blk" blk_line="106">&lt;S1&gt;/Logical Operator1</a>' */</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td>  <a id="107c3" class="tk">rtb_LogicalOperator1</a> = <a id="107c26" class="tk">!</a>(<a id="107c28" class="tk">rtb_RateTransition3</a> <a id="107c48" class="tk">!=</a> 0.0);</td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td>  <span class="ct">/* RateTransition: '<a class="ct blk" blk_line="109">&lt;S1&gt;/Rate Transition2</a>' */</span></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td>  <a id="110c3" class="tk">rtDW</a>.<a id="110c8" class="tk">RateTransition2_semaphoreTaken</a> = 1;</td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td>  <a id="111c3" class="tk">rtb_RateTransition2</a> = <a id="111c25" class="tk">rtDW</a>.<a id="111c30" class="tk">RateTransition2_Buffer0</a>;</td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td>  <a id="112c3" class="tk">rtDW</a>.<a id="112c8" class="tk">RateTransition2_semaphoreTaken</a> = 0;</td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td>  <span class="ct">/* SampleTimeMath: '<a class="ct blk" blk_line="114">&lt;S2&gt;/TSamp</a>' incorporates:</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><span class="ct">   *  DiscreteTransferFcn: '<a class="ct blk" blk_line="115">&lt;S1&gt;/Discrete Transfer Fcn</a>'</span></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="ct">   *  Update for DiscreteTransferFcn: '<a class="ct blk" blk_line="116">&lt;S1&gt;/Discrete Transfer Fcn</a>'</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><span class="ct">   *</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td><span class="ct">   * About '<a class="ct blk" blk_line="118">&lt;S2&gt;/TSamp</a>':</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="ct">   *  y = u * K where K = 1 / ( w * Ts )</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><span class="ct">   */</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td>  <a id="121c3" class="tk">rtb_Sum</a>[0] = 0.060898632575707344 <a id="121c37" class="tk">*</a> <a id="121c39" class="tk">rtDW</a>.<a id="121c44" class="tk">DiscreteTransferFcn_states</a>[0L] <a id="121c75" class="tk">*</a> 10.0;</td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td>  <a id="122c3" class="tk">rtb_Sum</a>[1] = 0.060898632575707344 <a id="122c37" class="tk">*</a> <a id="122c39" class="tk">rtDW</a>.<a id="122c44" class="tk">DiscreteTransferFcn_states</a>[1L] <a id="122c75" class="tk">*</a> 10.0;</td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td>  <a id="123c3" class="tk">rtb_Sum</a>[2] = 0.060898632575707344 <a id="123c37" class="tk">*</a> <a id="123c39" class="tk">rtDW</a>.<a id="123c44" class="tk">DiscreteTransferFcn_states</a>[2L] <a id="123c75" class="tk">*</a> 10.0;</td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td>  <span class="ct">/* MultiPortSwitch: '<a class="ct blk" blk_line="125">&lt;S1&gt;/Multiport Switch1</a>' incorporates:</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="ct">   *  Logic: '<a class="ct blk" blk_line="126">&lt;S1&gt;/Logical Operator</a>'</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td><span class="ct">   *  Sum: '<a class="ct blk" blk_line="127">&lt;S2&gt;/Diff</a>'</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="128">&lt;S1&gt;/Unit Delay</a>'</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="129">&lt;S2&gt;/UD</a>'</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><span class="ct">   *</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td><span class="ct">   * Block description for '<a class="ct blk" blk_line="131">&lt;S2&gt;/Diff</a>':</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="ct">   *</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><span class="ct">   *  Add in CPU</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><span class="ct">   *</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td><span class="ct">   * Block description for '<a class="ct blk" blk_line="135">&lt;S2&gt;/UD</a>':</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td><span class="ct">   *</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="ct">   *  Store in Global RAM</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="ct">   */</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td>  <span class="kw">if</span> (<a id="139c7" class="tk">!</a>(<a id="139c9" class="tk">rtb_LogicalOperator1</a> <a id="139c30" class="tk">&amp;&amp;</a> (<a id="139c34" class="tk">rtb_RateTransition2</a> <a id="139c54" class="tk">!=</a> 0.0))) <span class="br">{</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td>    <a id="140c5" class="tk">rtb_MultiportSwitch1</a>[0] = <a id="140c31" class="tk">rtDW</a>.<a id="140c36" class="tk">UnitDelay_DSTATE</a>[0];</td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td>    <a id="141c5" class="tk">rtb_MultiportSwitch1</a>[1] = <a id="141c31" class="tk">rtDW</a>.<a id="141c36" class="tk">UnitDelay_DSTATE</a>[1];</td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td>    <a id="142c5" class="tk">rtb_MultiportSwitch1</a>[2] = <a id="142c31" class="tk">rtDW</a>.<a id="142c36" class="tk">UnitDelay_DSTATE</a>[2];</td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td>    <a id="144c5" class="tk">rtb_MultiportSwitch1</a>[0] = <a id="144c31" class="tk">rtb_Sum</a>[0] <a id="144c42" class="tk">-</a> <a id="144c44" class="tk">rtDW</a>.<a id="144c49" class="tk">UD_DSTATE</a>[0];</td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td>    <a id="145c5" class="tk">rtb_MultiportSwitch1</a>[1] = <a id="145c31" class="tk">rtb_Sum</a>[1] <a id="145c42" class="tk">-</a> <a id="145c44" class="tk">rtDW</a>.<a id="145c49" class="tk">UD_DSTATE</a>[1];</td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td>    <a id="146c5" class="tk">rtb_MultiportSwitch1</a>[2] = <a id="146c31" class="tk">rtb_Sum</a>[2] <a id="146c42" class="tk">-</a> <a id="146c44" class="tk">rtDW</a>.<a id="146c49" class="tk">UD_DSTATE</a>[2];</td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td>  <span class="br">}</span></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td>  <span class="ct">/* End of MultiPortSwitch: '<a class="ct blk" blk_line="149">&lt;S1&gt;/Multiport Switch1</a>' */</span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td>  <span class="ct">/* MultiPortSwitch: '<a class="ct blk" blk_line="151">&lt;S1&gt;/Multiport Switch2</a>' incorporates:</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><span class="ct">   *  Gain: '<a class="ct blk" blk_line="152">&lt;S1&gt;/To DigVal1</a>'</span></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td><span class="ct">   */</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td>  <span class="kw">if</span> (<a id="154c7" class="tk">!</a><a id="154c8" class="tk">rtb_LogicalOperator1</a>) <span class="br">{</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td>    <a id="155c5" class="tk">rtb_MultiportSwitch2</a>[0] = 0.0;</td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td>    <a id="156c5" class="tk">rtb_MultiportSwitch2</a>[1] = 0.0;</td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>    <a id="157c5" class="tk">rtb_MultiportSwitch2</a>[2] = 0.0;</td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td>    <span class="ct">/* Gain: '<a class="ct blk" blk_line="159">&lt;S1&gt;/Control Gain</a>' */</span></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td>    <a id="160c5" class="tk">u0</a> = <a id="160c10" class="tk">-</a>75000.0 <a id="160c19" class="tk">*</a> <a id="160c21" class="tk">rtb_MultiportSwitch1</a>[0];</td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td>    <span class="ct">/* Saturate: '<a class="ct blk" blk_line="162">&lt;S1&gt;/Saturation</a>' */</span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td>    <span class="kw">if</span> (<a id="163c9" class="tk">u0</a> <a id="163c12" class="tk">&gt;</a> 0.15) <span class="br">{</span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>      <a id="164c7" class="tk">u0</a> = 0.15;</td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td>      <span class="kw">if</span> (<a id="166c11" class="tk">u0</a> <a id="166c14" class="tk">&lt;</a> <a id="166c16" class="tk">-</a>0.15) <span class="br">{</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td>        <a id="167c9" class="tk">u0</a> = <a id="167c14" class="tk">-</a>0.15;</td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td>      <span class="br">}</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td>    <span class="br">}</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td>    <a id="171c5" class="tk">rtb_MultiportSwitch2</a>[0] = 1700.0000000000002 <a id="171c50" class="tk">*</a> <a id="171c52" class="tk">u0</a>;</td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td>    <span class="ct">/* Gain: '<a class="ct blk" blk_line="173">&lt;S1&gt;/Control Gain</a>' incorporates:</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="174">&lt;S1&gt;/To DigVal1</a>'</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="ct">     */</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td>    <a id="176c5" class="tk">u0</a> = <a id="176c10" class="tk">-</a>75000.0 <a id="176c19" class="tk">*</a> <a id="176c21" class="tk">rtb_MultiportSwitch1</a>[1];</td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td>    <span class="ct">/* Saturate: '<a class="ct blk" blk_line="178">&lt;S1&gt;/Saturation</a>' */</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td>    <span class="kw">if</span> (<a id="179c9" class="tk">u0</a> <a id="179c12" class="tk">&gt;</a> 0.15) <span class="br">{</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td>      <a id="180c7" class="tk">u0</a> = 0.15;</td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td>      <span class="kw">if</span> (<a id="182c11" class="tk">u0</a> <a id="182c14" class="tk">&lt;</a> <a id="182c16" class="tk">-</a>0.15) <span class="br">{</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td>        <a id="183c9" class="tk">u0</a> = <a id="183c14" class="tk">-</a>0.15;</td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td>      <span class="br">}</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td>    <span class="br">}</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td>    <a id="187c5" class="tk">rtb_MultiportSwitch2</a>[1] = 1700.0000000000002 <a id="187c50" class="tk">*</a> <a id="187c52" class="tk">u0</a>;</td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td>    <span class="ct">/* Gain: '<a class="ct blk" blk_line="189">&lt;S1&gt;/Control Gain</a>' incorporates:</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td><span class="ct">     *  Gain: '<a class="ct blk" blk_line="190">&lt;S1&gt;/To DigVal1</a>'</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td><span class="ct">     */</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td>    <a id="192c5" class="tk">u0</a> = <a id="192c10" class="tk">-</a>75000.0 <a id="192c19" class="tk">*</a> <a id="192c21" class="tk">rtb_MultiportSwitch1</a>[2];</td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td>    <span class="ct">/* Saturate: '<a class="ct blk" blk_line="194">&lt;S1&gt;/Saturation</a>' */</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>    <span class="kw">if</span> (<a id="195c9" class="tk">u0</a> <a id="195c12" class="tk">&gt;</a> 0.15) <span class="br">{</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td>      <a id="196c7" class="tk">u0</a> = 0.15;</td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>      <span class="kw">if</span> (<a id="198c11" class="tk">u0</a> <a id="198c14" class="tk">&lt;</a> <a id="198c16" class="tk">-</a>0.15) <span class="br">{</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>        <a id="199c9" class="tk">u0</a> = <a id="199c14" class="tk">-</a>0.15;</td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td>      <span class="br">}</span></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>    <span class="br">}</span></td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>    <a id="203c5" class="tk">rtb_MultiportSwitch2</a>[2] = 1700.0000000000002 <a id="203c50" class="tk">*</a> <a id="203c52" class="tk">u0</a>;</td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>  <span class="br">}</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td>  <span class="ct">/* End of MultiPortSwitch: '<a class="ct blk" blk_line="206">&lt;S1&gt;/Multiport Switch2</a>' */</span></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td>  <span class="ct">/* RateTransition: '<a class="ct blk" blk_line="208">&lt;S1&gt;/Rate Transition4</a>' */</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>  <a id="209c3" class="tk">rtDW</a>.<a id="209c8" class="tk">RateTransition4_semaphoreTaken</a> = 1;</td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td>  <a id="210c3" class="tk">rtb_RateTransition4</a>[0] = <a id="210c28" class="tk">rtDW</a>.<a id="210c33" class="tk">RateTransition4_Buffer0</a>[0];</td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td>  <a id="211c3" class="tk">rtb_RateTransition4</a>[1] = <a id="211c28" class="tk">rtDW</a>.<a id="211c33" class="tk">RateTransition4_Buffer0</a>[1];</td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td>  <a id="212c3" class="tk">rtb_RateTransition4</a>[2] = <a id="212c28" class="tk">rtDW</a>.<a id="212c33" class="tk">RateTransition4_Buffer0</a>[2];</td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td>  <a id="213c3" class="tk">rtDW</a>.<a id="213c8" class="tk">RateTransition4_semaphoreTaken</a> = 0;</td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>  <span class="kw">for</span> (<a id="214c8" class="tk">k</a> = 0; <a id="214c15" class="tk">k</a> <a id="214c17" class="tk">&lt;</a> 3; <a id="214c22" class="tk">k</a><a id="214c23" class="tk">++</a>) <span class="br">{</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td>    <span class="ct">/* Product: '<a class="ct blk" blk_line="215">&lt;S3&gt;/Product</a>' incorporates:</span></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="216">&lt;S3&gt;/Constant1</a>'</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td><span class="ct">     *  DiscreteTransferFcn: '<a class="ct blk" blk_line="217">&lt;S1&gt;/Discrete Transfer Fcn</a>'</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td><span class="ct">     *  Update for DiscreteTransferFcn: '<a class="ct blk" blk_line="218">&lt;S1&gt;/Discrete Transfer Fcn</a>'</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td><span class="ct">     *  Sum: '<a class="ct blk" blk_line="219">&lt;S3&gt;/Sum</a>'</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td><span class="ct">     */</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>    <a id="221c5" class="tk">Product</a>[<a id="221c13" class="tk">k</a>] = 0.0;</td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td>    <a id="222c5" class="tk">Product</a>[<a id="222c13" class="tk">k</a>] <a id="222c16" class="tk">+=</a> <a id="222c19" class="tk">rtConstP</a>.<a id="222c28" class="tk">Constant1_Value</a>[<a id="222c44" class="tk">k</a>] <a id="222c47" class="tk">*</a> <a id="222c49" class="tk">rtb_RateTransition4</a>[0];</td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td>    <a id="223c5" class="tk">Product</a>[<a id="223c13" class="tk">k</a>] <a id="223c16" class="tk">+=</a> <a id="223c19" class="tk">rtConstP</a>.<a id="223c28" class="tk">Constant1_Value</a>[<a id="223c44" class="tk">k</a> <a id="223c46" class="tk">+</a> 3] <a id="223c51" class="tk">*</a> <a id="223c53" class="tk">rtb_RateTransition4</a>[1];</td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td>    <a id="224c5" class="tk">Product</a>[<a id="224c13" class="tk">k</a>] <a id="224c16" class="tk">+=</a> <a id="224c19" class="tk">rtConstP</a>.<a id="224c28" class="tk">Constant1_Value</a>[<a id="224c44" class="tk">k</a> <a id="224c46" class="tk">+</a> 6] <a id="224c51" class="tk">*</a> <a id="224c53" class="tk">rtb_RateTransition4</a>[2];</td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td>    <span class="ct">/* Update for UnitDelay: '<a class="ct blk" blk_line="226">&lt;S1&gt;/Unit Delay</a>' incorporates:</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td><span class="ct">     *  DiscreteTransferFcn: '<a class="ct blk" blk_line="227">&lt;S1&gt;/Discrete Transfer Fcn</a>'</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td><span class="ct">     *  Update for DiscreteTransferFcn: '<a class="ct blk" blk_line="228">&lt;S1&gt;/Discrete Transfer Fcn</a>'</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td><span class="ct">     */</span></td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td>    <a id="230c5" class="tk">rtDW</a>.<a id="230c10" class="tk">UnitDelay_DSTATE</a>[<a id="230c27" class="tk">k</a>] = <a id="230c32" class="tk">rtb_MultiportSwitch1</a>[<a id="230c53" class="tk">k</a>];</td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td>    <span class="ct">/* Update for DiscreteTransferFcn: '<a class="ct blk" blk_line="232">&lt;S1&gt;/Discrete Transfer Fcn</a>' */</span></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td>    <a id="233c5" class="tk">rtDW</a>.<a id="233c10" class="tk">DiscreteTransferFcn_states</a>[(<a id="233c38" class="tk">int32_T</a>)<a id="233c46" class="tk">k</a>] = <a id="233c51" class="tk">Product</a>[(<a id="233c60" class="tk">int32_T</a>)<a id="233c68" class="tk">k</a>] <a id="233c71" class="tk">-</a></td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td>      <a id="234c7" class="tk">-</a>0.93910136742429262 <a id="234c28" class="tk">*</a> <a id="234c30" class="tk">rtDW</a>.<a id="234c35" class="tk">DiscreteTransferFcn_states</a>[(<a id="234c63" class="tk">int32_T</a>)<a id="234c71" class="tk">k</a>];</td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>    <span class="ct">/* Update for UnitDelay: '<a class="ct blk" blk_line="236">&lt;S2&gt;/UD</a>' incorporates:</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td><span class="ct">     *  DiscreteTransferFcn: '<a class="ct blk" blk_line="237">&lt;S1&gt;/Discrete Transfer Fcn</a>'</span></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td><span class="ct">     *  Update for DiscreteTransferFcn: '<a class="ct blk" blk_line="238">&lt;S1&gt;/Discrete Transfer Fcn</a>'</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td><span class="ct">     *</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td><span class="ct">     * Block description for '<a class="ct blk" blk_line="240">&lt;S2&gt;/UD</a>':</span></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td><span class="ct">     *</span></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td><span class="ct">     *  Store in Global RAM</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td><span class="ct">     */</span></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td>    <a id="244c5" class="tk">rtDW</a>.<a id="244c10" class="tk">UD_DSTATE</a>[<a id="244c20" class="tk">k</a>] = <a id="244c25" class="tk">rtb_Sum</a>[<a id="244c33" class="tk">k</a>];</td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td>    <span class="ct">/* Update for RateTransition: '<a class="ct blk" blk_line="246">&lt;S1&gt;/Rate Transition1</a>' incorporates:</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td><span class="ct">     *  DiscreteTransferFcn: '<a class="ct blk" blk_line="247">&lt;S1&gt;/Discrete Transfer Fcn</a>'</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td><span class="ct">     *  Update for DiscreteTransferFcn: '<a class="ct blk" blk_line="248">&lt;S1&gt;/Discrete Transfer Fcn</a>'</span></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td><span class="ct">     */</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td>    <a id="250c5" class="tk">rtDW</a>.<a id="250c10" class="tk">RateTransition1_Buffer0</a>[<a id="250c34" class="tk">k</a>] = <a id="250c39" class="tk">rtb_MultiportSwitch2</a>[<a id="250c60" class="tk">k</a>];</td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td>  <span class="br">}</span></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td><span class="br">}</span></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td><span class="ct">/* Model initialize function */</span></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td><span class="kw">void</span> <a id="255c6" class="tk">bdot_controller_lib_initialize</a>(<span class="kw">void</span>)</td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td><span class="br">{</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td>  <span class="ct">/* (no initialization code required) */</span></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td><span class="br">}</span></td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td><span class="ct">/* Model terminate function */</span></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td><span class="kw">void</span> <a id="261c6" class="tk">bdot_controller_lib_terminate</a>(<span class="kw">void</span>)</td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td><span class="br">{</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td>  <span class="ct">/* (no terminate code required) */</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td><span class="br">}</span></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td></td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td><span class="ct">/*</span></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td><span class="ct"> * File trailer for generated code.</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td><span class="ct"> *</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td><span class="ct"> * [EOF]</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td><span class="ct"> */</span></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
