I 000045 55 2106          1524841251897 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524841251898 2018.04.27 19:30:51)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9bdefedb8eee4afbeedade2eabfbcbfbebfb0beba)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 1 -1
	)
)
I 000045 55 2310          1524841576388 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524841576389 2018.04.27 19:36:16)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d393c38616a602b393e29666e3b383b3a3b343a3e)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__56(_architecture 1 0 56 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000045 55 2310          1524841578726 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524841578727 2018.04.27 19:36:18)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 65613465683238736166713e3663606362636c6266)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__56(_architecture 1 0 56 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000045 55 2310          1524841993798 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524841993799 2018.04.27 19:43:13)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cbc5c89e919c96ddcfcedf9098cdcecdcccdc2ccc8)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__56(_architecture 1 0 56 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3533          1524843455086 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524843455087 2018.04.27 20:07:35)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ecbfbcbfb7bbb1faeceef8b7bfeae9eaebeae5ebef)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)(4)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524843455090 2018.04.27 20:07:35)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ecbfbbbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000045 55 2310          1524843458237 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524843458238 2018.04.27 20:07:38)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 41134b4348161c574544551a124744474647484642)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__56(_architecture 1 0 56 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3533          1524843458411 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524843458412 2018.04.27 20:07:38)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code edbfe7beb1bab0fbedeff9b6beebe8ebeaebe4eaee)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)(4)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524843458415 2018.04.27 20:07:38)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code edbfe0bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000056 55 3533          1524843589458 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524843589459 2018.04.27 20:09:49)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d381d981d8848ec5d3d1c78880d5d6d5d4d5dad4d0)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4666723172467343360)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)(4)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524843589462 2018.04.27 20:09:49)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d381de81d58584c4d7d2c18987d586d5d0d5dbd685)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000045 55 2310          1524843590315 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524843590316 2018.04.27 20:09:50)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2f7d782b717872392b2a3b747c292a29282926282c)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__56(_architecture 1 0 56 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3533          1524843590439 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524843590440 2018.04.27 20:09:50)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code acfefbfbf7fbf1baacaeb8f7ffaaa9aaabaaa5abaf)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4666723172467343360)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)(4)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524843590443 2018.04.27 20:09:50)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code acfefcfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000045 55 2310          1524843613292 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524843613293 2018.04.27 20:10:13)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e8ebedbbe8bfb5feecedfcb3bbeeedeeefeee1efeb)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__56(_architecture 1 0 56 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3533          1524843613431 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524843613432 2018.04.27 20:10:13)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 74777075782329627476602f2772717273727d7377)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4607182418800017408)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)(4)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524843613435 2018.04.27 20:10:13)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 74777775752223637075662e2072217277727c7122)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000045 55 2310          1524843665272 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524843665273 2018.04.27 20:11:05)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f8fefaa8f8afa5eefcfdeca3abfefdfefffef1fffb)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__56(_architecture 1 0 56 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3563          1524843665427 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524843665428 2018.04.27 20:11:05)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9492959b98c3c982949680cfc792919293929d9397)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4607182418800017408)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)(4)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524843665431 2018.04.27 20:11:05)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9492929b95c2c383909586cec092c19297929c91c2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000045 55 2310          1524843674692 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524843674693 2018.04.27 20:11:14)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c6c2c393c8919bd0c2c3d29d95c0c3c0c1c0cfc1c5)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__56(_architecture 1 0 56 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3563          1524843674820 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524843674821 2018.04.27 20:11:14)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4347474148141e55434157181045464544454a4440)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)(4)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524843674824 2018.04.27 20:11:14)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4347404145151454474251191745164540454b4615)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000045 55 2310          1524843744492 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524843744493 2018.04.27 20:12:24)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6b686f6b313c367d6f6e7f30386d6e6d6c6d626c68)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__56(_architecture 1 0 56 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3560          1524843744616 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524843744617 2018.04.27 20:12:24)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e8ebecbbe8bfb5fee8eafcb3bbeeedeeefeee1efeb)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524843744620 2018.04.27 20:12:24)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e8ebebbbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000056 55               1524845927444 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524845927445 2018.04.27 20:48:47)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 949a919b98c3c982949680cfc792919293929d9397)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
I 000056 55 3560          1524845943302 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524845943303 2018.04.27 20:49:03)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d4808988d0da91878593dcd481828180818e8084)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524845943306 2018.04.27 20:49:03)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d4878985d1d090838695ddd381d28184818f82d1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000056 55               1524845944673 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524845944674 2018.04.27 20:49:04)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e6b5ecb5e8b1bbf0e6e4f2bdb5e0e3e0e1e0efe1e5)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
I 000045 55 2310          1524845956270 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524845956271 2018.04.27 20:49:16)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3037343538676d263435246b633635363736393733)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__56(_architecture 1 0 56 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3560          1524845956423 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524845956424 2018.04.27 20:49:16)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cccbc899979b91daccced8979fcac9cacbcac5cbcf)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524845956427 2018.04.27 20:49:16)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cccbcf999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000045 55 2407          1524847813067 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524847813068 2018.04.27 21:20:13)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4d4f1d4f111a105b494959161e4b484b4a4b444a4e)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal out_temp ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__57(_architecture 1 0 57 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000045 55 2407          1524847815721 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524847815722 2018.04.27 21:20:15)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code adaca8faf1faf0bba9a9b9f6feaba8abaaaba4aaae)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal out_temp ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)))))
			(line__57(_architecture 1 0 57 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3560          1524847815847 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524847815848 2018.04.27 21:20:15)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2a2b2e2e737d773c2a283e71792c2f2c2d2c232d29)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524847815851 2018.04.27 21:20:15)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2a2b292e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000045 55 2413          1524847951513 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524847951514 2018.04.27 21:22:31)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1212181518454f04161006494114171415141b1511)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal out_temp ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)(8)))))
			(line__59(_architecture 1 0 59 (_process (_target(6)(8))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3560          1524847951628 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524847951629 2018.04.27 21:22:31)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8f8f8581d1d8d2998f8d9bd4dc898a89888986888c)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524847951632 2018.04.27 21:22:31)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8f8f8281dcd9d8988b8e9dd5db89da898c89878ad9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
I 000045 55 2413          1524848011225 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524848011226 2018.04.27 21:23:31)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5958585a580e044f5d5b4d020a5f5c5f5e5f505e5a)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal out_temp ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)(8)))))
			(line__59(_architecture 1 0 59 (_process (_target(6)(8))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
I 000056 55 3590          1524848011349 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524848011350 2018.04.27 21:23:31)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d6d7d784d8818bc0d6d4c28d85d0d3d0d1d0dfd1d5)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
I 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524848011353 2018.04.27 21:23:31)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d6d7d084d58081c1d2d7c48c82d083d0d5d0ded380)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
V 000045 55 2413          1524848064607 srsb
(_unit VHDL (shiftregistersixteenbits 0 30 (srsb 0 43 ))
	(_version v80)
	(_time 1524848064608 2018.04.27 21:24:24)
	(_source (\./src/ShiftRegisterSixteenBits.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d8dcd98ad88f85cedcdacc838bdedddedfded1dfdb)
	(_entity
		(_time 1524841139974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~122 0 38 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal z ~STD_LOGIC_VECTOR{15~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal out_temp ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4)(5))(_read(7)(8)))))
			(line__59(_architecture 1 0 59 (_process (_target(6)(8))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . srsb 2 -1
	)
)
V 000056 55 3567          1524848064736 TB_ARCHITECTURE
(_unit VHDL (shiftregistersixteenbits_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1524848064737 2018.04.27 21:24:24)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 65616565683238736567713e3663606362636c6266)
	(_entity
		(_time 1524843443044)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(ShiftRegisterSixteenBits
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component ShiftRegisterSixteenBits )
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((Load)(Load))
			((ShR)(ShR))
			((ShL)(ShL))
			((DataIn)(DataIn))
			((Output)(Output))
		)
		(_use (_entity . ShiftRegisterSixteenBits)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal ShR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ShL ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Output ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4636737291354636288)))))
		(_process
			(Clk_process(_architecture 0 0 53 (_process (_wait_for)(_target(0)))))
			(Reset_process(_architecture 1 0 61 (_process (_wait_for)(_target(1)))))
			(Load_process(_architecture 2 0 69 (_process (_wait_for)(_target(2)))))
			(ShR_process(_architecture 3 0 77 (_process (_wait_for)(_target(3)))))
			(ShL_process(_architecture 4 0 85 (_process (_wait_for)(_target(4)))))
			(DataIn_process(_architecture 5 0 93 (_process (_wait_for)(_target(5))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 6 -1
	)
)
V 000057 55 488 0 testbench_for_shiftregistersixteenbits
(_configuration VHDL (testbench_for_shiftregistersixteenbits 0 104 (shiftregistersixteenbits_tb))
	(_version v80)
	(_time 1524848064740 2018.04.27 21:24:24)
	(_source (\./src/TestBench/shiftregistersixteenbits_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 65616265653332726164773f3163306366636d6033)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . ShiftRegisterSixteenBits srsb
			)
		)
	)
)
