/*
 * Copyright (c) 2024 Your Name
 * SPDX-License-Identifier: Apache-2.0
 */

`default_nettype none

module tt_um_yjulian_mima #(
    parameter ADDR_WIDTH = 20,
    parameter DATA_WIDTH = 24,
    parameter IMM_WIDTH = 16
) (
    input  wire [7:0] ui_in,    // Dedicated inputs
    output wire [7:0] uo_out,   // Dedicated outputs
    input  wire [7:0] uio_in,   // IOs: Input path
    output wire [7:0] uio_out,  // IOs: Output path
    output wire [7:0] uio_oe,   // IOs: Enable path (active high: 0=input, 1=output)
    input  wire       ena,      // always 1 when the design is powered, so you can ignore it
    input  wire       clk,      // clock
    input  wire       rst_n     // reset_n - low to reset
);

  // All output pins must be assigned. If not used, assign to 0.
  assign uo_out  = ui_in + uio_in;  // Example: ou_out is the sum of ui_in and uio_in
  assign uio_out = 0;
  assign uio_oe  = 0;

  // List all unused inputs to prevent warnings
  wire _unused = &{ena, clk, rst_n, 1'b0};

  wire [23:0] X;
  wire [23:0] Y;
  wire [23:0] Z;
  wire [3:0] alu_op;
  wire flag_neg;
  wire flag_zero;

  // ALU-Instanz
  mima_alu #(
      .ADDR_WIDTH(ADDR_WIDTH),
      .DATA_WIDTH(DATA_WIDTH)
  ) alu (
      .clk(clk),
      .OP(alu_op),
      .X(X),
      .Y(Y),
      .Z(Z),
      .flag_neg(flag_neg),
      .flag_zero(flag_zero)
  );

endmodule
