# 4.2 What's Inside a Router?

Router architecture overview
high-level view of generic router architecture:

![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/2f8d7ebde3cc437caa877982680d203b.png#pic_center)

analogy view of generic router architecture:


## 4.2.1 Input Port Processing and Destination-Based Forwarding


![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/6830b78935e34df895fae84565edbc2b.png#pic_center)

Input port functions
physical layer: bit-level reception
link layer:e.g., Ethernet(chapter 6)

decentralized switching:
- using header field values, lookup output port using forwarding table in input port memory (“match plus action”)
- goal: complete input port processing at ‘line speed’
- input port queuing: if datagrams arrive faster than forwarding rate into switch fabric

destination-based forwarding: forward based only on destination IP address (traditional)
generalized forwarding: forward based on any set of header field values


Destination-based forwarding

Longest prefix matching

when looking for forwarding table entry for given destination address, use longest address prefix that matches destination address.


we’ll see why longest prefix matching is used shortly, when we study addressing

longest prefix matching: often performed using ternary content addressable memories (TCAMs)
•content addressable: present address to TCAM: retrieve address in one clock cycle, regardless of table size
•Cisco Catalyst:  ~1M routing table entries in TCAM


## 4.2.2 Switching


Switching fabrics
transfer packet from input link to appropriate output link

switching rate: rate at which packets can be transfer from inputs to outputs
•often measured as multiple of input/output line rate
•N inputs: switching rate N times line rate desirable

three major types of switching fabrics:


![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/42b22b2e1d694e33a2e2ae9aaf248672.png#pic_center)

Switching via memory
first generation routers:
- traditional computers with switching under direct control of CPU
- packet copied to system’s memory
- speed limited by memory bandwidth (2 bus crossings per datagram)

Switching via a bus
- datagram from input port memory to output port memory via a shared bus
- bus contention:  switching speed limited by bus bandwidth
- 32 Gbps bus, Cisco 5600: sufficient speed for access routers

Switching via interconnection network
- Crossbar, Clos networks, other interconnection nets initially developed to connect processors in multiprocessor
- multistage switch: nxn switch from multiple stages of smaller switches
- exploiting parallelism:
	- fragment datagram into fixed length cells on entry
	- switch cells through the fabric, reassemble datagram at exit

- scaling, using multiple switching “planes” in parallel:
	- speedup, scaleup via parallelism

- Cisco CRS router:
	- basic unit: 8 switching planes
	- each plane: 3-stage interconnection network
	- up to 100’s Tbps switching capacity



## 4.2.3 Output Port Processing


![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/24497f29b1d44eb98e0bff17c2e348f4.png#pic_center)




## 4.2.4 Where Does Queuing Occur?
### Input queueing

Input port queuing
- If switch fabric slower than input ports combined -> queueing may occur at input queues
	- queueing delay and loss due to input buffer overflow!
- Head-of-the-Line (HOL) blocking: queued datagram at front of queue prevents others in queue from moving forward

![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/eb926b41e40f4f3eaff4f3efa5a6bb7c.png#pic_center)



### Output Queueing

Output port queuing

- Buffering required when datagrams arrive from fabric faster than link transmission rate. Drop policy: which datagrams to drop if no free buffers?
	- Datagrams can be lost due to congestion, lack of buffers
- Scheduling discipline chooses among queued datagrams for transmission
	- Priority scheduling – who gets best performance, network neutrality

- buffering when arrival rate via switch exceeds output line speed
- queueing (delay) and loss due to output port buffer overflow!



![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/7b5ab73c6f2448488245bf398684142a.png#pic_center)



### How Much Buffering Is "Enough?"

How much buffering?
略


![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/5bc5875b98d54578b9ae48889913932e.png#pic_center)
## 4.2.5 Packet Scheduling



### First-in-First-Out(FIFO)




![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/51b55860455f4ad287b4392f2a1553ef.png#pic_center)
![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/18de03607a77422a94effcc7820b2a33.png#pic_center)
### Priority Queuing
![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/ec429d1bfde54a37bf291f006ef1863a.png#pic_center)
![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/1b1c2bc2e9684b089bc5d5088d7cf37c.png#pic_center)
### Round Robin and Weighted Fair Queuing(WFQ)
![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/eb392309cad840aa9dfb44fd2f75a7ac.png#pic_center)
![在这里插入图片描述](https://i-blog.csdnimg.cn/direct/faaf397951434ae78ff807fa9a962efa.png#pic_center)
