// Seed: 2775509682
module module_0 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wor id_4
);
  tri0 id_6;
  ;
  assign id_3 = id_2;
  wire id_7;
  always force id_0 = 1;
  assign id_6 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output wand id_2,
    output logic id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    output logic id_7
);
  always @(-1)
    if (1'b0) begin : LABEL_0
      wait (1);
      if (1) begin : LABEL_1
        id_7 <= {1{1'b0}};
      end else id_3 = -1 ** -1 - 1;
    end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
