[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 60000000
Number of CPUs: 4
Page size: 4096

Off-chip DRAM Size: 64 GiB Channels: 4 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 3 instructions: 10000004 cycles: 4720467 heartbeat IPC: 2.118 cumulative IPC: 2.118 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 2 instructions: 10000001 cycles: 4722916 heartbeat IPC: 2.117 cumulative IPC: 2.117 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 1 instructions: 10000001 cycles: 4723246 heartbeat IPC: 2.117 cumulative IPC: 2.117 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 4723793 heartbeat IPC: 2.117 cumulative IPC: 2.117 (Simulation time: 00 hr 02 min 21 sec)
Warmup finished CPU 3 instructions: 20000002 cycles: 9811147 cumulative IPC: 2.038 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 3 instructions: 20000007 cycles: 9811148 heartbeat IPC: 1.964 cumulative IPC: 2.038 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9821728 heartbeat IPC: 1.962 cumulative IPC: 2.036 (Simulation time: 00 hr 05 min 03 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 9821728 cumulative IPC: 2.036 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 2 instructions: 20000002 cycles: 9823309 heartbeat IPC: 1.961 cumulative IPC: 2.036 (Simulation time: 00 hr 05 min 04 sec)
Warmup finished CPU 2 instructions: 20000002 cycles: 9823309 cumulative IPC: 2.036 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 1 instructions: 20000001 cycles: 9825194 heartbeat IPC: 1.96 cumulative IPC: 2.036 (Simulation time: 00 hr 05 min 04 sec)
Warmup finished CPU 1 instructions: 20000001 cycles: 9825194 cumulative IPC: 2.036 (Simulation time: 00 hr 05 min 04 sec)
Warmup complete CPU 3 instructions: 20026847 cycles: 9825194 cumulative IPC: 2.038 (Simulation time: 00 hr 05 min 04 sec)
Warmup complete CPU 2 instructions: 20004007 cycles: 9825194 cumulative IPC: 2.036 (Simulation time: 00 hr 05 min 04 sec)
Warmup complete CPU 1 instructions: 20000001 cycles: 9825194 cumulative IPC: 2.036 (Simulation time: 00 hr 05 min 04 sec)
Warmup complete CPU 0 instructions: 20007124 cycles: 9825194 cumulative IPC: 2.036 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 3 instructions: 30000009 cycles: 71450408 heartbeat IPC: 0.1622 cumulative IPC: 0.1618 (Simulation time: 00 hr 20 min 50 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 71548465 heartbeat IPC: 0.162 cumulative IPC: 0.1619 (Simulation time: 00 hr 20 min 52 sec)
Heartbeat CPU 2 instructions: 30000004 cycles: 71570807 heartbeat IPC: 0.1619 cumulative IPC: 0.1619 (Simulation time: 00 hr 20 min 52 sec)
Heartbeat CPU 1 instructions: 30000004 cycles: 71576446 heartbeat IPC: 0.1619 cumulative IPC: 0.1619 (Simulation time: 00 hr 20 min 52 sec)
Heartbeat CPU 3 instructions: 40000011 cycles: 108981121 heartbeat IPC: 0.2664 cumulative IPC: 0.2014 (Simulation time: 00 hr 30 min 16 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 109052656 heartbeat IPC: 0.2666 cumulative IPC: 0.2015 (Simulation time: 00 hr 30 min 17 sec)
Heartbeat CPU 2 instructions: 40000004 cycles: 109074784 heartbeat IPC: 0.2666 cumulative IPC: 0.2015 (Simulation time: 00 hr 30 min 18 sec)
Heartbeat CPU 1 instructions: 40000004 cycles: 109076999 heartbeat IPC: 0.2667 cumulative IPC: 0.2015 (Simulation time: 00 hr 30 min 18 sec)
Heartbeat CPU 3 instructions: 50000013 cycles: 148770328 heartbeat IPC: 0.2513 cumulative IPC: 0.2157 (Simulation time: 00 hr 40 min 25 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 148856658 heartbeat IPC: 0.2512 cumulative IPC: 0.2157 (Simulation time: 00 hr 40 min 26 sec)
Heartbeat CPU 1 instructions: 50000008 cycles: 148873139 heartbeat IPC: 0.2513 cumulative IPC: 0.2158 (Simulation time: 00 hr 40 min 27 sec)
Heartbeat CPU 2 instructions: 50000008 cycles: 148879329 heartbeat IPC: 0.2512 cumulative IPC: 0.2157 (Simulation time: 00 hr 40 min 27 sec)
Heartbeat CPU 3 instructions: 60000017 cycles: 188777205 heartbeat IPC: 0.25 cumulative IPC: 0.2234 (Simulation time: 00 hr 50 min 36 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 188870586 heartbeat IPC: 0.2499 cumulative IPC: 0.2234 (Simulation time: 00 hr 50 min 38 sec)
Heartbeat CPU 1 instructions: 60000012 cycles: 188892037 heartbeat IPC: 0.2499 cumulative IPC: 0.2234 (Simulation time: 00 hr 50 min 38 sec)
Heartbeat CPU 2 instructions: 60000012 cycles: 188911389 heartbeat IPC: 0.2498 cumulative IPC: 0.2233 (Simulation time: 00 hr 50 min 38 sec)
Heartbeat CPU 3 instructions: 70000020 cycles: 225513050 heartbeat IPC: 0.2722 cumulative IPC: 0.2317 (Simulation time: 00 hr 59 min 37 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 225596901 heartbeat IPC: 0.2723 cumulative IPC: 0.2317 (Simulation time: 00 hr 59 min 38 sec)
Heartbeat CPU 2 instructions: 70000013 cycles: 225625812 heartbeat IPC: 0.2724 cumulative IPC: 0.2317 (Simulation time: 00 hr 59 min 38 sec)
Heartbeat CPU 1 instructions: 70000013 cycles: 225630517 heartbeat IPC: 0.2722 cumulative IPC: 0.2317 (Simulation time: 00 hr 59 min 38 sec)
Heartbeat CPU 3 instructions: 80000020 cycles: 275977224 heartbeat IPC: 0.1982 cumulative IPC: 0.2253 (Simulation time: 01 hr 11 min 47 sec)
Simulation finished CPU 3 instructions: 60000000 cycles: 266225157 cumulative IPC: 0.2254 (Simulation time: 01 hr 11 min 48 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 276058774 heartbeat IPC: 0.1982 cumulative IPC: 0.2253 (Simulation time: 01 hr 11 min 48 sec)
Simulation finished CPU 0 instructions: 60000003 cycles: 266252633 cumulative IPC: 0.2253 (Simulation time: 01 hr 11 min 48 sec)
Heartbeat CPU 2 instructions: 80000014 cycles: 276088312 heartbeat IPC: 0.1982 cumulative IPC: 0.2253 (Simulation time: 01 hr 11 min 48 sec)
Simulation finished CPU 2 instructions: 60000003 cycles: 266274748 cumulative IPC: 0.2253 (Simulation time: 01 hr 11 min 49 sec)
Simulation finished CPU 1 instructions: 60000002 cycles: 266278052 cumulative IPC: 0.2253 (Simulation time: 01 hr 11 min 49 sec)
Simulation complete CPU 3 instructions: 60023326 cycles: 266278052 cumulative IPC: 0.2254 (Simulation time: 01 hr 11 min 49 sec)
Simulation complete CPU 2 instructions: 60001352 cycles: 266278052 cumulative IPC: 0.2253 (Simulation time: 01 hr 11 min 49 sec)
Simulation complete CPU 1 instructions: 60000002 cycles: 266278052 cumulative IPC: 0.2253 (Simulation time: 01 hr 11 min 49 sec)
Simulation complete CPU 0 instructions: 60008896 cycles: 266278052 cumulative IPC: 0.2254 (Simulation time: 01 hr 11 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/605.mcf_s-472B.champsimtrace.xz
CPU 1 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/605.mcf_s-472B.champsimtrace.xz
CPU 2 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/605.mcf_s-472B.champsimtrace.xz
CPU 3 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/605.mcf_s-472B.champsimtrace.xz

Total Simulation Statistics (not including warmup)

CPU 3 cumulative IPC: 0.2254 instructions: 60023326 cycles: 266278052
CPU 3 Branch Prediction Accuracy: 98.31% MPKI: 1.971 Average ROB Occupancy at Mispredict: 137.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.971
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.2253 instructions: 60001352 cycles: 266278052
CPU 2 Branch Prediction Accuracy: 98.31% MPKI: 1.97 Average ROB Occupancy at Mispredict: 137.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.97
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.2253 instructions: 60000002 cycles: 266278052
CPU 1 Branch Prediction Accuracy: 98.31% MPKI: 1.97 Average ROB Occupancy at Mispredict: 137.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.97
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 0 cumulative IPC: 0.2254 instructions: 60008896 cycles: 266278052
CPU 0 Branch Prediction Accuracy: 98.31% MPKI: 1.97 Average ROB Occupancy at Mispredict: 137.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.97
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu3->cpu3_STLB TOTAL        ACCESS:     168351 HIT:      84300 MISS:      84051 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:     168351 HIT:      84300 MISS:      84051 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 337.3 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    3633661 HIT:     383072 MISS:    3250589 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    3045317 HIT:      42187 MISS:    3003130 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:     158967 HIT:       9491 MISS:     149476 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:     330221 HIT:     328712 MISS:       1509 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:      99156 HIT:       2682 MISS:      96474 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 225.8 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:   10981640 HIT:   10981640 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I LOAD         ACCESS:   10981640 HIT:   10981640 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   30036784 HIT:   25684744 MISS:    4352040 MSHR_MERGE:    1048596
cpu3->cpu3_L1D LOAD         ACCESS:   15767275 HIT:   12103532 MISS:    3663743 MSHR_MERGE:     618426
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:   14101344 HIT:   13512228 MISS:     589116 MSHR_MERGE:     430145
cpu3->cpu3_L1D TRANSLATION  ACCESS:     168165 HIT:      68984 MISS:      99181 MSHR_MERGE:         25
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 231.2 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:    9923820 HIT:    9923820 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB LOAD         ACCESS:    9923820 HIT:    9923820 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   27752068 HIT:   27456523 MISS:     295545 MSHR_MERGE:     127194
cpu3->cpu3_DTLB LOAD         ACCESS:   27752068 HIT:   27456523 MISS:     295545 MSHR_MERGE:     127194
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 173.9 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:     168362 HIT:      84301 MISS:      84061 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:     168362 HIT:      84301 MISS:      84061 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 337.6 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    3633649 HIT:     382990 MISS:    3250659 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    3045229 HIT:      42180 MISS:    3003049 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:     158936 HIT:       9499 MISS:     149437 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:     330317 HIT:     328625 MISS:       1692 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:      99167 HIT:       2686 MISS:      96481 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 225.9 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:   10974608 HIT:   10974608 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I LOAD         ACCESS:   10974608 HIT:   10974608 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   30026141 HIT:   25674825 MISS:    4351316 MSHR_MERGE:    1047981
cpu2->cpu2_L1D LOAD         ACCESS:   15763338 HIT:   12100669 MISS:    3662669 MSHR_MERGE:     617439
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:   14094618 HIT:   13505155 MISS:     589463 MSHR_MERGE:     430525
cpu2->cpu2_L1D TRANSLATION  ACCESS:     168185 HIT:      69001 MISS:      99184 MSHR_MERGE:         17
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 231.3 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:    9918037 HIT:    9918037 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB LOAD         ACCESS:    9918037 HIT:    9918037 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   27742773 HIT:   27447709 MISS:     295064 MSHR_MERGE:     126702
cpu2->cpu2_DTLB LOAD         ACCESS:   27742773 HIT:   27447709 MISS:     295064 MSHR_MERGE:     126702
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 174 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:     168349 HIT:      84296 MISS:      84053 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:     168349 HIT:      84296 MISS:      84053 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 336.7 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    3633640 HIT:     382827 MISS:    3250813 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    3045221 HIT:      42012 MISS:    3003209 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:     158933 HIT:       9517 MISS:     149416 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:     330327 HIT:     328611 MISS:       1716 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:      99159 HIT:       2687 MISS:      96472 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 226 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:   10974523 HIT:   10974523 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I LOAD         ACCESS:   10974523 HIT:   10974523 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   30025192 HIT:   25674167 MISS:    4351025 MSHR_MERGE:    1047709
cpu1->cpu1_L1D LOAD         ACCESS:   15763598 HIT:   12100552 MISS:    3663046 MSHR_MERGE:     617825
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:   14093425 HIT:   13504630 MISS:     588795 MSHR_MERGE:     429859
cpu1->cpu1_L1D TRANSLATION  ACCESS:     168169 HIT:      68985 MISS:      99184 MSHR_MERGE:         25
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 231.4 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:    9918204 HIT:    9918204 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB LOAD         ACCESS:    9918204 HIT:    9918204 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   27740732 HIT:   27445496 MISS:     295236 MSHR_MERGE:     126887
cpu1->cpu1_DTLB LOAD         ACCESS:   27740732 HIT:   27445496 MISS:     295236 MSHR_MERGE:     126887
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 173.6 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:     168379 HIT:      84320 MISS:      84059 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     168379 HIT:      84320 MISS:      84059 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 337 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3633772 HIT:     383132 MISS:    3250640 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3045328 HIT:      42297 MISS:    3003031 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     158952 HIT:       9482 MISS:     149470 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     330333 HIT:     328677 MISS:       1656 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      99159 HIT:       2676 MISS:      96483 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 225.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10978856 HIT:   10978856 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   10978856 HIT:   10978856 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30031414 HIT:   25678983 MISS:    4352431 MSHR_MERGE:    1048991
cpu0->cpu0_L1D LOAD         ACCESS:   15766287 HIT:   12102430 MISS:    3663857 MSHR_MERGE:     618529
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14096946 HIT:   13507551 MISS:     589395 MSHR_MERGE:     430442
cpu0->cpu0_L1D TRANSLATION  ACCESS:     168181 HIT:      69002 MISS:      99179 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 231.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    9922951 HIT:    9922951 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    9922951 HIT:    9922951 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27749036 HIT:   27453864 MISS:     295172 MSHR_MERGE:     126793
cpu0->cpu0_DTLB LOAD         ACCESS:   27749036 HIT:   27453864 MISS:     295172 MSHR_MERGE:     126793
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 173.7 cycles
cpu0->LLC TOTAL        ACCESS:    3542971 HIT:      94531 MISS:    3448440 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3003031 HIT:       1471 MISS:    3001560 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     149470 HIT:         89 MISS:     149381 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     293987 HIT:      92930 MISS:     201057 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      96483 HIT:         41 MISS:      96442 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 793.4 cycles
cpu1->LLC TOTAL        ACCESS:    3543189 HIT:      97501 MISS:    3445688 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    3003209 HIT:       1678 MISS:    3001531 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:     149416 HIT:         62 MISS:     149354 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:     294092 HIT:      95726 MISS:     198366 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:      96472 HIT:         35 MISS:      96437 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 794 cycles
cpu2->LLC TOTAL        ACCESS:    3543224 HIT:      93440 MISS:    3449784 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    3003049 HIT:       1709 MISS:    3001340 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:     149437 HIT:         77 MISS:     149360 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:     294257 HIT:      91616 MISS:     202641 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:      96481 HIT:         38 MISS:      96443 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 793.1 cycles
cpu3->LLC TOTAL        ACCESS:    3542786 HIT:     102013 MISS:    3440773 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    3003130 HIT:       1529 MISS:    3001601 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:     149476 HIT:         73 MISS:     149403 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:     293706 HIT:     100366 MISS:     193340 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:      96474 HIT:         45 MISS:      96429 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 795.2 cycles

Region of Interest Statistics

CPU 3 cumulative IPC: 0.2254 instructions: 60000000 cycles: 266225157
CPU 3 Branch Prediction Accuracy: 98.31% MPKI: 1.971 Average ROB Occupancy at Mispredict: 137.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.971
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.2253 instructions: 60000003 cycles: 266274748
CPU 2 Branch Prediction Accuracy: 98.31% MPKI: 1.97 Average ROB Occupancy at Mispredict: 137.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.97
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.2253 instructions: 60000002 cycles: 266278052
CPU 1 Branch Prediction Accuracy: 98.31% MPKI: 1.97 Average ROB Occupancy at Mispredict: 137.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.97
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 0 cumulative IPC: 0.2253 instructions: 60000003 cycles: 266252633
CPU 0 Branch Prediction Accuracy: 98.31% MPKI: 1.97 Average ROB Occupancy at Mispredict: 137.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.97
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu3->cpu3_STLB TOTAL        ACCESS:     168351 HIT:      84300 MISS:      84051 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:     168351 HIT:      84300 MISS:      84051 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 337.3 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    3633661 HIT:     383072 MISS:    3250589 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    3045317 HIT:      42187 MISS:    3003130 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:     158967 HIT:       9491 MISS:     149476 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:     330221 HIT:     328712 MISS:       1509 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:      99156 HIT:       2682 MISS:      96474 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 225.8 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:   10981640 HIT:   10981640 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I LOAD         ACCESS:   10981640 HIT:   10981640 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   30036784 HIT:   25684744 MISS:    4352040 MSHR_MERGE:    1048596
cpu3->cpu3_L1D LOAD         ACCESS:   15767275 HIT:   12103532 MISS:    3663743 MSHR_MERGE:     618426
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:   14101344 HIT:   13512228 MISS:     589116 MSHR_MERGE:     430145
cpu3->cpu3_L1D TRANSLATION  ACCESS:     168165 HIT:      68984 MISS:      99181 MSHR_MERGE:         25
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 231.2 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:    9923820 HIT:    9923820 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB LOAD         ACCESS:    9923820 HIT:    9923820 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   27752068 HIT:   27456523 MISS:     295545 MSHR_MERGE:     127194
cpu3->cpu3_DTLB LOAD         ACCESS:   27752068 HIT:   27456523 MISS:     295545 MSHR_MERGE:     127194
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 173.9 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:     168362 HIT:      84301 MISS:      84061 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:     168362 HIT:      84301 MISS:      84061 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 337.6 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    3633649 HIT:     382990 MISS:    3250659 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    3045229 HIT:      42180 MISS:    3003049 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:     158936 HIT:       9499 MISS:     149437 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:     330317 HIT:     328625 MISS:       1692 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:      99167 HIT:       2686 MISS:      96481 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 225.9 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:   10974608 HIT:   10974608 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I LOAD         ACCESS:   10974608 HIT:   10974608 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   30026141 HIT:   25674825 MISS:    4351316 MSHR_MERGE:    1047981
cpu2->cpu2_L1D LOAD         ACCESS:   15763338 HIT:   12100669 MISS:    3662669 MSHR_MERGE:     617439
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:   14094618 HIT:   13505155 MISS:     589463 MSHR_MERGE:     430525
cpu2->cpu2_L1D TRANSLATION  ACCESS:     168185 HIT:      69001 MISS:      99184 MSHR_MERGE:         17
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 231.3 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:    9918037 HIT:    9918037 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB LOAD         ACCESS:    9918037 HIT:    9918037 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   27742773 HIT:   27447709 MISS:     295064 MSHR_MERGE:     126702
cpu2->cpu2_DTLB LOAD         ACCESS:   27742773 HIT:   27447709 MISS:     295064 MSHR_MERGE:     126702
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 174 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:     168349 HIT:      84296 MISS:      84053 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:     168349 HIT:      84296 MISS:      84053 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 336.7 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    3633640 HIT:     382827 MISS:    3250813 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    3045221 HIT:      42012 MISS:    3003209 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:     158933 HIT:       9517 MISS:     149416 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:     330327 HIT:     328611 MISS:       1716 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:      99159 HIT:       2687 MISS:      96472 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 226 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:   10974523 HIT:   10974523 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I LOAD         ACCESS:   10974523 HIT:   10974523 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   30025192 HIT:   25674167 MISS:    4351025 MSHR_MERGE:    1047709
cpu1->cpu1_L1D LOAD         ACCESS:   15763598 HIT:   12100552 MISS:    3663046 MSHR_MERGE:     617825
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:   14093425 HIT:   13504630 MISS:     588795 MSHR_MERGE:     429859
cpu1->cpu1_L1D TRANSLATION  ACCESS:     168169 HIT:      68985 MISS:      99184 MSHR_MERGE:         25
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 231.4 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:    9918204 HIT:    9918204 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB LOAD         ACCESS:    9918204 HIT:    9918204 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   27740732 HIT:   27445496 MISS:     295236 MSHR_MERGE:     126887
cpu1->cpu1_DTLB LOAD         ACCESS:   27740732 HIT:   27445496 MISS:     295236 MSHR_MERGE:     126887
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 173.6 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:     168379 HIT:      84320 MISS:      84059 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     168379 HIT:      84320 MISS:      84059 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 337 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3633772 HIT:     383132 MISS:    3250640 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3045328 HIT:      42297 MISS:    3003031 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     158952 HIT:       9482 MISS:     149470 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     330333 HIT:     328677 MISS:       1656 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      99159 HIT:       2676 MISS:      96483 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 225.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10978856 HIT:   10978856 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   10978856 HIT:   10978856 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30031414 HIT:   25678983 MISS:    4352431 MSHR_MERGE:    1048991
cpu0->cpu0_L1D LOAD         ACCESS:   15766287 HIT:   12102430 MISS:    3663857 MSHR_MERGE:     618529
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14096946 HIT:   13507551 MISS:     589395 MSHR_MERGE:     430442
cpu0->cpu0_L1D TRANSLATION  ACCESS:     168181 HIT:      69002 MISS:      99179 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 231.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    9922951 HIT:    9922951 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    9922951 HIT:    9922951 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27749036 HIT:   27453864 MISS:     295172 MSHR_MERGE:     126793
cpu0->cpu0_DTLB LOAD         ACCESS:   27749036 HIT:   27453864 MISS:     295172 MSHR_MERGE:     126793
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 173.7 cycles
cpu0->LLC TOTAL        ACCESS:    3542971 HIT:      94531 MISS:    3448440 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3003031 HIT:       1471 MISS:    3001560 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     149470 HIT:         89 MISS:     149381 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     293987 HIT:      92930 MISS:     201057 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      96483 HIT:         41 MISS:      96442 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 793.4 cycles
cpu1->LLC TOTAL        ACCESS:    3543189 HIT:      97501 MISS:    3445688 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    3003209 HIT:       1678 MISS:    3001531 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:     149416 HIT:         62 MISS:     149354 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:     294092 HIT:      95726 MISS:     198366 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:      96472 HIT:         35 MISS:      96437 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 794 cycles
cpu2->LLC TOTAL        ACCESS:    3543224 HIT:      93440 MISS:    3449784 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    3003049 HIT:       1709 MISS:    3001340 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:     149437 HIT:         77 MISS:     149360 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:     294257 HIT:      91616 MISS:     202641 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:      96481 HIT:         38 MISS:      96443 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 793.1 cycles
cpu3->LLC TOTAL        ACCESS:    3542786 HIT:     102013 MISS:    3440773 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    3003130 HIT:       1529 MISS:    3001601 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:     149476 HIT:         73 MISS:     149403 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:     293706 HIT:     100366 MISS:     193340 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:      96474 HIT:         45 MISS:      96429 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 795.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1282
  ROW_BUFFER_MISS:    3247426
  AVG DBUS CONGESTED CYCLE: 9.714
Channel 0 WQ ROW_BUFFER_HIT:      73748
  ROW_BUFFER_MISS:     220571
  FULL:          0
Channel 0 REFRESHES ISSUED:      22190

Channel 1 RQ ROW_BUFFER_HIT:       1288
  ROW_BUFFER_MISS:    3243923
  AVG DBUS CONGESTED CYCLE: 9.757
Channel 1 WQ ROW_BUFFER_HIT:      73702
  ROW_BUFFER_MISS:     220590
  FULL:          0
Channel 1 REFRESHES ISSUED:      22190

Channel 2 RQ ROW_BUFFER_HIT:       1392
  ROW_BUFFER_MISS:    3244376
  AVG DBUS CONGESTED CYCLE: 9.625
Channel 2 WQ ROW_BUFFER_HIT:      73714
  ROW_BUFFER_MISS:     221207
  FULL:          0
Channel 2 REFRESHES ISSUED:      22190

Channel 3 RQ ROW_BUFFER_HIT:       1466
  ROW_BUFFER_MISS:    3247760
  AVG DBUS CONGESTED CYCLE: 9.597
Channel 3 WQ ROW_BUFFER_HIT:      72954
  ROW_BUFFER_MISS:     222233
  FULL:          0
Channel 3 REFRESHES ISSUED:      22190
