// Seed: 1695496019
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wand id_2;
  input wire id_1;
  assign id_2 = 1;
  final $unsigned(32);
  ;
endmodule
module module_1 #(
    parameter id_2  = 32'd24,
    parameter id_32 = 32'd19,
    parameter id_4  = 32'd96,
    parameter id_6  = 32'd67
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output logic [7:0] id_8;
  input wire id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire [id_6  #  (
      .  id_4(  1  ),
      .  id_2(  -1  )
) : 1 'b0 -  id_2] id_9;
  wire id_10;
  logic id_11 = 'b0;
  assign id_8[-1] = id_3 ? 1 : 1;
  logic [7:0]
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      _id_32,
      id_33,
      id_34,
      id_35,
      id_36;
  always @(posedge 1) begin : LABEL_0
    id_22[-1] <= -1;
  end
  logic [-1 : -1 'd0] id_37;
  ;
  logic [  1 'b0 : id_32] id_38;
  wire  [-1 'b0 : -1 'b0] id_39;
  module_0 modCall_1 (
      id_38,
      id_38,
      id_21,
      id_38
  );
  assign modCall_1.id_2 = 0;
endmodule
