# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../axi_quad_spi_0_ex.gen/sources_1/ip/axi_quad_spi_0/sim/axi_quad_spi_0.vhd" \
"../../../../imports/axi_quad_spi_0_exdes.vhd" \
"../../../../imports/memory_model.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../imports/axi_quad_spi_0_exdes_tb.vhd" \

# Do not sort compile order
nosort
