ENGR 468 Milestone #2 
Written by

Bonnie Kim
Daara Abbassi-Mohadjel
Dayana Palma
Graeme Paul
Andres Vaca

The Modules Included:
decode.v
decoder_tb.v

fsm.v
fsm_tb.v

ram_rw_16x128.v
ram_rw_16x128_tb.v

reg_file_8x16.v
mux_3x8.v
regfile_tb.v

ram_control.v
program_counter.v

**Simulation results for the Decoder, Register Bank, RAM, and FSM can be found commented under the TESTBENCH block for the Verilog module.



Additional file which is used to test the RAM:
instructions.txt