// Seed: 3738602719
`default_nettype id_7
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(negedge id_2) begin
    id_7(id_7, id_2, 1, 1'b0);
    id_2 <= 1;
  end
  logic id_8;
  type_10(
      id_3, 1 + 1'b0, 1
  );
endmodule
