
(rules PCB r2-DevKit
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout on)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 9132)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.8)
      (against_preferred_direction_trace_costs 3.0)
    )
    (layer_rule Inner1.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.9)
    )
    (layer_rule Inner2.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.2)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.8)
      (against_preferred_direction_trace_costs 2.7)
    )
  )
  (rule
    (width 160.0)
    (clear 160.2)
    (clear 80.0 (type smd_to_turn_gap))
    (clear 40.0 (type smd_smd))
  )
  (padstack "Via[0-3]_510:330_um"
    (shape
      (circle F.Cu 510.0 0.0 0.0)
    )
    (shape
      (circle Inner1.Cu 510.0 0.0 0.0)
    )
    (shape
      (circle Inner2.Cu 510.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 510.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-3]_510:330_um" "Via[0-3]_510:330_um" default
  )
  (via 
    "Via[0-3]_510:330_um-kicad_default" "Via[0-3]_510:330_um" "kicad_default"
  )
  (via 
    "Via[0-3]_510:330_um-GND" "Via[0-3]_510:330_um" GND
  )
  (via 
    "Via[0-3]_510:330_um-High-Current" "Via[0-3]_510:330_um" "High-Current"
  )
  (via 
    "Via[0-3]_510:330_um-VCC" "Via[0-3]_510:330_um" VCC
  )
  (via_rule
    default "Via[0-3]_510:330_um"
  )
  (via_rule
    "kicad_default" "Via[0-3]_510:330_um-kicad_default"
  )
  (via_rule
    GND "Via[0-3]_510:330_um-GND"
  )
  (via_rule
    "High-Current" "Via[0-3]_510:330_um-High-Current"
  )
  (via_rule
    VCC "Via[0-3]_510:330_um-VCC"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 160.0)
    )
    (circuit 
      (use_layer F.Cu Inner1.Cu Inner2.Cu B.Cu)
    )
  )
  (class "kicad_default"
    GND /VCC0 /VCC1 "/~LED_INT" "/I2C_SDA_LV" "/I2C_SCL_LV" "Net-(CON1-Pad4)" "Net-(CON1-Pad3)"
    "Net-(CON1-Pad2)" "/USB_D+" "/USB_D-" "Net-(D1-Pad2)" /TMS /TCK /TDO /TDI
    "Net-(D2-Pad2)" "Net-(D3-Pad2)" "/PMU_STAT" /ALERT /~SHUTDOWN /ISEL "/I2C_SDA" "/I2C_SCL"
    "/~LED_RESET_HV" "/~LED_INT_HV" "/~LED_RESET" "/IRQ_WAKEUP" "/SPI1_MISO" "/SPI1_MOSI" "/SPI1_CLK" "/SPI2_MOSI"
    "/SPI2_CS" "/SPI2_CLK" "/~CPLD_RESET" "/CPLD_OE" "/CPLD_EXT_CLK" "/SPI1_CS_0" /~REQ "/PIN_0"
    "/CHIP_PU" "/LED_GND" /~2V5 "Net-(J9-Pad3)" "Net-(J9-Pad5)" "Net-(J9-Pad7)" "Net-(J9-Pad9)" "Net-(J9-Pad11)"
    "Net-(J9-Pad13)" "/CPLD_GPIO_0" "Net-(J9-Pad1)" "Net-(J9-Pad15)" "Net-(J9-Pad17)" "Net-(J9-Pad19)" "Net-(J9-Pad21)" "Net-(J9-Pad23)"
    "Net-(J9-Pad25)" "Net-(J9-Pad27)" "Net-(J9-Pad29)" "Net-(J11-Pad4)" "Net-(J11-Pad6)" "Net-(J8-Pad6)" "Net-(J8-Pad7)" "Net-(J8-Pad8)"
    "Net-(P2-Pad5)" "Net-(P2-Pad8)" "Net-(P2-Pad11)" "Net-(U1-PadB1)" "Net-(U1-PadC2)" "Net-(U1-PadB2)" "Net-(J3-Pad1)" "Net-(J3-Pad3)"
    "Net-(J3-Pad5)" "Net-(J3-Pad7)" "Net-(J3-Pad9)" "Net-(J3-Pad11)" "Net-(J3-Pad13)" "Net-(J3-Pad15)" "Net-(J3-Pad17)" "Net-(J3-Pad19)"
    "Net-(J3-Pad21)" "Net-(J3-Pad23)" "Net-(J9-Pad2)" "Net-(J9-Pad4)" "Net-(J9-Pad6)" "Net-(J9-Pad8)" "Net-(J9-Pad10)" "Net-(J9-Pad12)"
    "Net-(J9-Pad14)" "Net-(J9-Pad16)" "Net-(J9-Pad18)" "Net-(J9-Pad20)" "Net-(J9-Pad22)" "Net-(J9-Pad24)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 160.0)
    )
    (circuit 
      (use_layer F.Cu Inner1.Cu Inner2.Cu B.Cu)
    )
  )
  (class GND
    (clearance_class GND)
    (via_rule GND)
    (rule
      (width 160.0)
    )
    (circuit 
      (use_layer F.Cu Inner1.Cu Inner2.Cu B.Cu)
    )
  )
  (class "High-Current"
    /Vbatt /VCCUSB /Vlipo "Net-(J10-Pad1)"
    (clearance_class "High-Current")
    (via_rule High-Current)
    (rule
      (width 450.0)
    )
    (circuit 
      (use_layer F.Cu Inner1.Cu Inner2.Cu B.Cu)
    )
  )
  (class VCC
    (clearance_class VCC)
    (via_rule VCC)
    (rule
      (width 160.0)
    )
    (circuit 
      (use_layer F.Cu Inner1.Cu Inner2.Cu B.Cu)
    )
  )
)