//! This module defines capabilities related to paging, and their
//! operations.
use core::{convert::Infallible, fmt::Debug, marker::PhantomData, ops::Deref};

use bitflags::bitflags;

use crate::{
    addr::{Identity, VirtualConst, Vpn},
    syscalls::{self, SyscallNumber},
};

use super::{CapError, CapResult, Capability, CapabilityType, Captr};

/// The page capability corresponds to a page of physical memory that
/// can be mapped into a page table. The [`PagingLevel`] determines
/// the size of the page (see that type's documentation for more
/// information). Note that, as the paging level determines the size
/// of the object, the paging level cannot be changed after creation.
///
/// See [`PageCaptr`] for operations on this capability.
#[derive(Copy, Clone, Debug)]
#[repr(C)]
pub struct Page<L: PagingLevel>(Captr, PhantomData<L>);

impl<L: PagingLevel> Deref for Page<L> {
    type Target = Captr;
    fn deref(&self) -> &Captr {
        &self.0
    }
}

impl<L: PagingLevel> Capability for Page<L> {
    const CAPABILITY_TYPE: CapabilityType = CapabilityType::Page;

    fn from_captr(c: Captr) -> Self {
        Self(c, PhantomData)
    }
}

impl<L: PagingLevel> Page<L> {
    /// Create a new page at the given paging level.
    ///
    /// # Errors
    ///
    /// TODO
    pub fn create() -> CapResult<Self> {
        // SAFETY: page_create is always safe.
        let res = unsafe { syscalls::ecall1(SyscallNumber::PageCreate, L::PAGE_SIZE_LOG2 as u64) };

        res.map(|x| x as usize)
            .map(Captr::from_raw)
            .map(Self::from_captr)
            .map_err(CapError::from)
    }
}

/// The page table capability corresponds to a page table that can be
/// used for address translation. The [`PagingLevel`] determines which
/// part of the address translation hierarchy this page table
/// occupies.
///
/// See [`Captr<PageTable>`][Captr#impl-Captr<PageTable>] for
/// operations on this capability.
#[derive(Copy, Clone, Debug)]
#[repr(C)]
pub struct PageTable(Captr);

/// Page tables are divided into different "levels", where each level
/// determines which part of the address translation hierarchy the
/// page/page table corresponds to.
///
/// On RISC-V, with the Sv39 paging strategy, there are three levels:
/// - [`BasePage`]: Level 0, 4KiB (`1 << 12` bytes) in size
/// - [`MegaPage`]: Level 1, 2MiB (`1 << 21` bytes) in size
/// - [`GigaPage`]: Level 2, 1GiB (`1 << 30` bytes) in size
///
/// The paging level determines the smallest unit of memory that a
/// given page table can map. Each level can address a maximum of 512
/// (`1 << 9`) pages.
///
/// Note that the upper half of memory (`0xFFFF_FFC0_0000_0000` to
/// `0xFFFF_FFFF_FFFF_FFFF`, inclusive)[^1] is reserved for kernel
/// use. This leaves the memory range `0x0000_0000_0000_0000` to
/// `0x0000_0040_0000_0000` for use by userspace applications. This is
/// certainly enough for all applications that river will be used for,
/// being almost 128GiB of virtual memory.
///
/// [^1]: Addresses in river are canonicalized, meaning that if the
///   topmost bit of "usable" address space is set, the rest of the
///   bits must be set. i.e.:
///   ```ignore
///   if addr & (1 << 38) != 0 {
///       addr |= usize::MAX << 38
///   }
///   ```
///   Note that we use Sv39 (i.e., the topmost usable bit is bit 38,
///   the 39'th bit).
pub trait PagingLevel: Copy + Clone + Debug + super::private::Sealed {
    /// The base-2 logarithm of this paging level's page size in
    /// bytes.
    const PAGE_SIZE_LOG2: usize;
}

/// An enum representing [`PagingLevel`]s at runtime.
#[derive(Copy, Clone, Debug, PartialEq, Eq)]
pub enum PageSize {
    /// Regular-sized pages. See [`BasePage`].
    Base,
    /// Megapages. See [`MegaPage`].
    Mega,
    /// Gigapages. See [`GigaPage`].
    Giga,
}

/// Gigapages are 1GiB (`1 << 30` bytes) in size. This is the base
/// unit of the level 0 page table.
#[derive(Copy, Clone, Debug)]
pub struct GigaPage(#[doc(hidden)] Infallible);
impl PagingLevel for GigaPage {
    const PAGE_SIZE_LOG2: usize = MegaPage::PAGE_SIZE_LOG2 + 9;
}

/// Megapages are 2MiB (`1 << 21` bytes) in size. This is the base
/// unit of the level 1 page table.
#[derive(Copy, Clone, Debug)]
pub struct MegaPage(#[doc(hidden)] Infallible);
impl PagingLevel for MegaPage {
    const PAGE_SIZE_LOG2: usize = BasePage::PAGE_SIZE_LOG2 + 9;
}

/// Base pages are 4KiB (`1 << 12` bytes) in size. This is the base
/// unit of the level 2 page table.
#[derive(Copy, Clone, Debug)]
pub struct BasePage(#[doc(hidden)] Infallible);
impl PagingLevel for BasePage {
    const PAGE_SIZE_LOG2: usize = 12;
}

/// Paging level not known at compile-time. Used only in the kernel.
#[cfg(any(doc, feature = "kernel"))]
#[derive(Copy, Clone, Debug)]
pub struct DynLevel(#[doc(hidden)] Infallible);
#[cfg(any(doc, feature = "kernel"))]
impl PagingLevel for DynLevel {
    const PAGE_SIZE_LOG2: usize = 0;
}

impl Deref for PageTable {
    type Target = Captr;
    fn deref(&self) -> &Captr {
        &self.0
    }
}

impl Capability for PageTable {
    const CAPABILITY_TYPE: CapabilityType = CapabilityType::PgTbl;

    fn from_captr(c: Captr) -> Self {
        Self(c)
    }
}

impl PageTable {
    /// Create a new page table.
    ///
    /// # Errors
    ///
    /// TODO
    pub fn create() -> CapResult<Self> {
        // SAFETY: pgtbl_create is always safe.
        let res = unsafe { syscalls::ecall0(SyscallNumber::PageTableCreate) };

        res.map(|x| x as usize)
            .map(Captr::from_raw)
            .map(Self::from_captr)
            .map_err(CapError::from)
    }
}

#[rustfmt::skip]
bitflags! {
    /// Flags corresponding to access rights for a page by any process
    /// using the page table.
    pub struct PageTableFlags: u8 {
	/// This page is readable, i.e. it can be used for load
	/// instructions.
        const READ = 1 << 1;
	/// This page is writable, i.e. it can be used for store
	/// instructions.
        const WRITE = 1 << 2;
	/// This page is executable, i.e. it can be used for
	/// instruction fetches.
        const EXECUTE = 1 << 3;
	/// This page is readable and writable.
        const RW = Self::READ.bits | Self::WRITE.bits;
	/// This page is readable and executable.
        const RX = Self::READ.bits | Self::EXECUTE.bits;
	/// This page is readable, writable, and executable.
	const RWX = Self::READ.bits | Self::WRITE.bits | Self::EXECUTE.bits;
    }
}

impl From<u64> for PageTableFlags {
    fn from(value: u64) -> Self {
        Self::from_bits_truncate(value as u8)
    }
}

impl From<PageTableFlags> for u64 {
    fn from(value: PageTableFlags) -> Self {
        value.bits as u64
    }
}

impl<L: PagingLevel> Page<L> {
    /// Map a page of a given level into its corresponding page
    /// table. This makes the processor use the provided physical page
    /// for the region specified by the [`Vpn`] in the table.
    ///
    /// # Limitations
    ///
    /// If the [`PagingLevel`] is [`GigaPage`] (L0 table), the [`Vpn`]
    /// must correspond to the lower half of virtual memory, i.e. it
    /// cannot be `128` or higher.
    ///
    /// # Errors
    ///
    /// TODO
    pub fn map(
        self,
        into: PageTable,
        vaddr: VirtualConst<u8, Identity>,
        flags: PageTableFlags,
    ) -> CapResult<()> {
        syscalls::paging::page_map(self.into_raw(), into.into_raw(), vaddr, flags)
    }
}

impl PageTable {
    /// Unmap the region specified by the [`Vpn`] in this page table.
    ///
    /// # Errors
    ///
    /// TODO
    pub fn unmap(self, _vpn: Vpn) -> CapResult<()> {
        todo!()
    }
}
