Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jun 23 22:45:09 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                              Logical Path                                                              | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                Start Point Pin                |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
| Path #1   | 10.000      | 9.842      | 2.416(25%)  | 7.426(75%) | -0.053     | 0.147 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][30]/D |
| Path #2   | 10.000      | 9.866      | 2.440(25%)  | 7.426(75%) | -0.053     | 0.164 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][30]/D |
| Path #3   | 10.000      | 9.750      | 2.416(25%)  | 7.334(75%) | -0.051     | 0.195 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][30]/D  |
| Path #4   | 10.000      | 9.738      | 2.416(25%)  | 7.322(75%) | -0.051     | 0.206 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][30]/D  |
| Path #5   | 10.000      | 9.732      | 2.416(25%)  | 7.316(75%) | -0.051     | 0.211 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][30]/D  |
| Path #6   | 10.000      | 9.720      | 2.416(25%)  | 7.304(75%) | -0.051     | 0.222 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][30]/D  |
| Path #7   | 10.000      | 9.745      | 2.411(25%)  | 7.334(75%) | -0.051     | 0.244 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][30]/D  |
| Path #8   | 10.000      | 9.734      | 2.412(25%)  | 7.322(75%) | -0.051     | 0.254 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][30]/D  |
| Path #9   | 10.000      | 9.726      | 2.410(25%)  | 7.316(75%) | -0.051     | 0.263 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][30]/D  |
| Path #10  | 10.000      | 9.714      | 2.410(25%)  | 7.304(75%) | -0.051     | 0.274 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][30]/D  |
| Path #11  | 10.000      | 9.563      | 2.416(26%)  | 7.147(74%) | -0.055     | 0.427 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][30]/D  |
| Path #12  | 10.000      | 9.552      | 2.416(26%)  | 7.136(74%) | -0.055     | 0.434 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][30]/D |
| Path #13  | 10.000      | 9.556      | 2.409(26%)  | 7.147(74%) | -0.055     | 0.471 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][30]/D  |
| Path #14  | 10.000      | 9.544      | 2.408(26%)  | 7.136(74%) | -0.055     | 0.483 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(142)-LUT6-(2)-LUT6-(37)-LUT2-(1)-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(14)-LUT3-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][30]/D |
| Path #15  | 10.000      | 9.309      | 3.288(36%)  | 6.021(64%) | -0.135     | 0.550 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_zero_flag_reg/D        |
| Path #16  | 10.000      | 9.316      | 3.329(36%)  | 5.987(64%) | -0.052     | 0.628 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][24]/D |
| Path #17  | 10.000      | 9.315      | 3.329(36%)  | 5.986(64%) | -0.052     | 0.630 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][24]/D |
| Path #18  | 10.000      | 9.312      | 3.329(36%)  | 5.983(64%) | -0.051     | 0.630 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][24]/D  |
| Path #19  | 10.000      | 9.287      | 3.329(36%)  | 5.958(64%) | -0.054     | 0.655 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][24]/D  |
| Path #20  | 10.000      | 9.325      | 3.329(36%)  | 5.996(64%) | -0.051     | 0.667 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][24]/D  |
| Path #21  | 10.000      | 9.144      | 3.188(35%)  | 5.956(65%) | -0.059     | 0.680 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][30]/D |
| Path #22  | 10.000      | 9.308      | 3.329(36%)  | 5.979(64%) | -0.051     | 0.684 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][24]/D  |
| Path #23  | 10.000      | 9.257      | 3.329(36%)  | 5.928(64%) | -0.050     | 0.687 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][24]/D  |
| Path #24  | 10.000      | 9.142      | 3.188(35%)  | 5.954(65%) | -0.059     | 0.697 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][30]/D |
| Path #25  | 10.000      | 9.211      | 3.329(37%)  | 5.882(63%) | -0.051     | 0.734 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][24]/D  |
| Path #26  | 10.000      | 9.204      | 3.329(37%)  | 5.875(63%) | -0.051     | 0.739 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][24]/D |
| Path #27  | 10.000      | 9.190      | 3.329(37%)  | 5.861(63%) | -0.054     | 0.750 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][24]/D  |
| Path #28  | 10.000      | 9.181      | 3.329(37%)  | 5.852(63%) | -0.051     | 0.763 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][24]/D  |
| Path #29  | 10.000      | 9.076      | 2.651(30%)  | 6.425(70%) | -0.056     | 0.771 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(2)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][28]/D |
| Path #30  | 10.000      | 9.073      | 2.966(33%)  | 6.107(67%) | -0.062     | 0.785 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(2)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][31]/D |
| Path #31  | 10.000      | 9.201      | 3.329(37%)  | 5.872(63%) | -0.054     | 0.787 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][24]/D |
| Path #32  | 10.000      | 9.195      | 3.207(35%)  | 5.988(65%) | -0.053     | 0.798 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][27]/D  |
| Path #33  | 10.000      | 9.133      | 3.207(36%)  | 5.926(64%) | -0.051     | 0.811 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][27]/D  |
| Path #34  | 10.000      | 9.122      | 3.141(35%)  | 5.981(65%) | -0.055     | 0.816 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-LUT6-(1)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][31]/D  |
| Path #35  | 10.000      | 9.123      | 3.207(36%)  | 5.916(64%) | -0.050     | 0.820 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][27]/D  |
| Path #36  | 10.000      | 9.123      | 3.207(36%)  | 5.916(64%) | -0.050     | 0.823 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][27]/D  |
| Path #37  | 10.000      | 9.120      | 3.207(36%)  | 5.913(64%) | -0.050     | 0.825 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][27]/D  |
| Path #38  | 10.000      | 9.120      | 3.207(36%)  | 5.913(64%) | -0.050     | 0.825 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][27]/D  |
| Path #39  | 10.000      | 9.131      | 3.110(35%)  | 6.021(65%) | -0.025     | 0.837 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(13)-LUT5-(2)-LUT3-(1)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][5]/D  |
| Path #40  | 10.000      | 9.114      | 2.990(33%)  | 6.124(67%) | -0.041     | 0.839 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][9]/D  |
| Path #41  | 10.000      | 8.999      | 2.966(33%)  | 6.033(67%) | -0.060     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(2)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][31]/D |
| Path #42  | 10.000      | 9.099      | 3.329(37%)  | 5.770(63%) | -0.051     | 0.846 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][24]/D  |
| Path #43  | 10.000      | 9.157      | 3.136(35%)  | 6.021(65%) | -0.025     | 0.857 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(13)-LUT5-(2)-LUT3-(1)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][5]/D  |
| Path #44  | 10.000      | 9.079      | 3.207(36%)  | 5.872(64%) | -0.051     | 0.867 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][27]/D  |
| Path #45  | 10.000      | 6.529      | 1.689(26%)  | 4.840(74%) | -2.462     | 0.874 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(32)-LUT6-(1)-LUT6-(2)-LUT4-(6)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[15][1]/D  |
| Path #46  | 10.000      | 9.064      | 3.207(36%)  | 5.857(64%) | -0.051     | 0.879 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][27]/D |
| Path #47  | 10.000      | 9.054      | 3.207(36%)  | 5.847(64%) | -0.051     | 0.888 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][27]/D  |
| Path #48  | 10.000      | 9.055      | 2.990(34%)  | 6.065(66%) | -0.041     | 0.899 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][9]/D   |
| Path #49  | 10.000      | 8.929      | 3.247(37%)  | 5.682(63%) | -0.052     | 0.903 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-MUXF7-LUT6-(2)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][27]/D |
| Path #50  | 10.000      | 8.929      | 2.767(31%)  | 6.162(69%) | -0.058     | 0.911 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(2)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][29]/D |
| Path #51  | 10.000      | 9.077      | 3.329(37%)  | 5.748(63%) | -0.051     | 0.913 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT5-(14)-LUT3-(1)-FDRE/D         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][24]/D  |
| Path #52  | 10.000      | 8.911      | 3.247(37%)  | 5.664(63%) | -0.055     | 0.932 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT6-(1)-MUXF7-LUT6-(2)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][27]/D |
| Path #53  | 10.000      | 9.001      | 3.141(35%)  | 5.860(65%) | -0.058     | 0.934 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-LUT6-(1)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][31]/D |
| Path #54  | 10.000      | 8.900      | 2.862(33%)  | 6.038(67%) | -0.057     | 0.941 | 0.035             | Safely Timed       | Same Clock        | 10           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][25]/D |
| Path #55  | 10.000      | 9.000      | 3.207(36%)  | 5.793(64%) | -0.054     | 0.942 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][27]/D |
| Path #56  | 10.000      | 8.996      | 3.207(36%)  | 5.789(64%) | -0.054     | 0.944 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][27]/D |
| Path #57  | 10.000      | 8.993      | 3.141(35%)  | 5.852(65%) | -0.058     | 0.944 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-LUT6-(1)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][31]/D  |
| Path #58  | 10.000      | 8.908      | 2.790(32%)  | 6.118(68%) | -0.053     | 0.946 | 0.035             | Safely Timed       | Same Clock        | 10           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(2)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][26]/D |
| Path #59  | 10.000      | 8.914      | 2.651(30%)  | 6.263(70%) | -0.058     | 0.948 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(2)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][28]/D |
| Path #60  | 10.000      | 8.985      | 3.141(35%)  | 5.844(65%) | -0.055     | 0.956 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-LUT6-(1)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][31]/D  |
| Path #61  | 10.000      | 8.983      | 3.141(35%)  | 5.842(65%) | -0.055     | 0.958 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-LUT6-(1)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][31]/D  |
| Path #62  | 10.000      | 8.972      | 2.990(34%)  | 5.982(66%) | -0.043     | 0.980 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][9]/D   |
| Path #63  | 10.000      | 9.008      | 3.207(36%)  | 5.801(64%) | -0.052     | 0.982 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][27]/D  |
| Path #64  | 10.000      | 6.416      | 1.687(27%)  | 4.729(73%) | -2.465     | 0.983 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(32)-LUT6-(1)-LUT6-(2)-LUT4-(6)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[15][2]/D  |
| Path #65  | 10.000      | 8.964      | 2.990(34%)  | 5.974(66%) | -0.043     | 0.988 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][9]/D   |
| Path #66  | 10.000      | 8.960      | 2.990(34%)  | 5.970(66%) | -0.043     | 0.990 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][9]/D  |
| Path #67  | 10.000      | 8.958      | 2.990(34%)  | 5.968(66%) | -0.043     | 0.993 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][9]/D   |
| Path #68  | 10.000      | 8.949      | 3.207(36%)  | 5.742(64%) | -0.051     | 0.994 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][27]/D |
| Path #69  | 10.000      | 8.955      | 2.990(34%)  | 5.965(66%) | -0.043     | 0.998 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][9]/D   |
| Path #70  | 10.000      | 8.946      | 3.207(36%)  | 5.739(64%) | -0.051     | 0.999 | 0.035             | Safely Timed       | Same Clock        | 11           | 9      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(2)-LUT4-(1)-LUT6-(14)-LUT6-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][27]/D  |
| Path #71  | 10.000      | 6.393      | 1.687(27%)  | 4.706(73%) | -2.461     | 1.010 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(32)-LUT6-(1)-LUT6-(2)-LUT4-(6)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[15][20]/D |
| Path #72  | 10.000      | 8.953      | 3.110(35%)  | 5.843(65%) | -0.024     | 1.017 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(13)-LUT5-(2)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][8]/D  |
| Path #73  | 10.000      | 6.371      | 1.687(27%)  | 4.684(73%) | -2.462     | 1.031 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(32)-LUT6-(1)-LUT6-(2)-LUT4-(6)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[15][8]/D  |
| Path #74  | 10.000      | 8.914      | 3.035(35%)  | 5.879(65%) | -0.051     | 1.032 | 0.035             | Safely Timed       | Same Clock        | 9            | 6      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][29]/D  |
| Path #75  | 10.000      | 8.899      | 3.141(36%)  | 5.758(64%) | -0.060     | 1.034 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-LUT6-(1)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][31]/D  |
| Path #76  | 10.000      | 8.909      | 3.035(35%)  | 5.874(65%) | -0.051     | 1.036 | 0.035             | Safely Timed       | Same Clock        | 9            | 6      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][29]/D  |
| Path #77  | 10.000      | 8.896      | 3.141(36%)  | 5.755(64%) | -0.055     | 1.044 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-LUT6-(1)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][31]/D  |
| Path #78  | 10.000      | 8.777      | 2.767(32%)  | 6.010(68%) | -0.060     | 1.046 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(2)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][29]/D |
| Path #79  | 10.000      | 6.393      | 1.804(29%)  | 4.589(71%) | -2.462     | 1.052 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(32)-LUT2-(7)-LUT6-(1)-LUT6-(1)-LUT5-(4)-LUT4-(4)-LUT6-(16)-LUT3-(1)-FDRE/D                                                     | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][1]/D   |
| Path #80  | 10.000      | 8.753      | 2.980(35%)  | 5.773(65%) | -0.048     | 1.056 | 0.035             | Safely Timed       | Same Clock        | 12           | 11     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][13]/D |
| Path #81  | 10.000      | 8.882      | 3.141(36%)  | 5.741(64%) | -0.055     | 1.059 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-LUT6-(1)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][31]/D  |
| Path #82  | 10.000      | 8.878      | 3.141(36%)  | 5.737(64%) | -0.055     | 1.061 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-LUT6-(1)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][31]/D  |
| Path #83  | 10.000      | 8.814      | 3.137(36%)  | 5.677(64%) | -0.059     | 1.061 | 0.035             | Safely Timed       | Same Clock        | 10           | 8      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-MUXF7-LUT6-(2)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][21]/D |
| Path #84  | 10.000      | 6.340      | 1.582(25%)  | 4.758(75%) | -2.461     | 1.067 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(32)-LUT2-(7)-LUT6-(1)-LUT6-(1)-LUT5-(4)-LUT3-(6)-LUT6-(16)-LUT6-(1)-FDRE/D                                                     | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[2][7]/D   |
| Path #85  | 10.000      | 6.330      | 1.687(27%)  | 4.643(73%) | -2.464     | 1.071 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(32)-LUT6-(1)-LUT6-(2)-LUT4-(6)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[15][0]/D  |
| Path #86  | 10.000      | 8.908      | 3.188(36%)  | 5.720(64%) | -0.057     | 1.081 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(14)-LUT6-(1)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][25]/D |
| Path #87  | 10.000      | 8.929      | 2.990(34%)  | 5.939(66%) | -0.027     | 1.085 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][9]/D   |
| Path #88  | 10.000      | 8.862      | 2.990(34%)  | 5.872(66%) | -0.041     | 1.091 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][9]/D   |
| Path #89  | 10.000      | 6.266      | 1.582(26%)  | 4.684(74%) | -2.462     | 1.092 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(32)-LUT2-(7)-LUT6-(1)-LUT6-(1)-LUT5-(4)-LUT3-(6)-LUT6-(16)-LUT3-(1)-FDRE/D                                                     | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[2][1]/D   |
| Path #90  | 10.000      | 8.892      | 3.141(36%)  | 5.751(64%) | -0.057     | 1.092 | 0.035             | Safely Timed       | Same Clock        | 10           | 7      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(14)-LUT6-(1)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][31]/D  |
| Path #91  | 10.000      | 8.859      | 2.990(34%)  | 5.869(66%) | -0.041     | 1.096 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][9]/D   |
| Path #92  | 10.000      | 8.742      | 3.137(36%)  | 5.605(64%) | -0.056     | 1.100 | 0.035             | Safely Timed       | Same Clock        | 10           | 8      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-MUXF7-LUT6-(2)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][21]/D |
| Path #93  | 10.000      | 6.256      | 1.582(26%)  | 4.674(74%) | -2.462     | 1.100 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(32)-LUT2-(7)-LUT6-(1)-LUT6-(1)-LUT5-(4)-LUT3-(6)-LUT6-(16)-LUT6-(1)-FDRE/D                                                     | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][7]/D   |
| Path #94  | 10.000      | 6.254      | 1.582(26%)  | 4.672(74%) | -2.461     | 1.105 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(32)-LUT2-(7)-LUT6-(1)-LUT6-(1)-LUT5-(4)-LUT3-(6)-LUT6-(16)-LUT6-(1)-FDRE/D                                                     | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][6]/D   |
| Path #95  | 10.000      | 8.845      | 2.990(34%)  | 5.855(66%) | -0.043     | 1.105 | 0.035             | Safely Timed       | Same Clock        | 12           | 10     | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(12)-LUT3-(1)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][9]/D   |
| Path #96  | 10.000      | 8.879      | 3.072(35%)  | 5.807(65%) | -0.055     | 1.111 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(14)-LUT6-(1)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][29]/D |
| Path #97  | 10.000      | 8.821      | 3.188(37%)  | 5.633(63%) | -0.058     | 1.114 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(142)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(14)-LUT6-(1)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][25]/D  |
| Path #98  | 10.000      | 6.289      | 1.687(27%)  | 4.602(73%) | -2.461     | 1.115 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(32)-LUT6-(1)-LUT6-(2)-LUT4-(6)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                              | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[15][6]/D  |
| Path #99  | 10.000      | 8.758      | 2.656(31%)  | 6.102(69%) | -0.044     | 1.118 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(142)-LUT6-(1)-MUXF7-LUT3-(31)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(2)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 142         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][20]/D |
| Path #100 | 10.000      | 6.287      | 1.582(26%)  | 4.705(74%) | -2.461     | 1.122 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(32)-LUT2-(7)-LUT6-(1)-LUT6-(1)-LUT5-(4)-LUT3-(6)-LUT6-(16)-LUT6-(1)-FDRE/D                                                     | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[2][3]/D   |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+----+----+---+---+-----+-----+-----+-----+----+----+----+----+----+----+----+
|  End Point Clock  | Requirement |  0 |  1 | 2 | 3 |  4  |  5  |  6  |  7  |  8 |  9 | 10 | 11 | 12 | 13 | 14 |
+-------------------+-------------+----+----+---+---+-----+-----+-----+-----+----+----+----+----+----+----+----+
| (none)            | 5.000ns     |  1 |  0 | 0 | 0 |   0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     | 22 | 17 | 6 | 0 |   0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| mem_refclk        | 2.812ns     |  1 |  0 | 0 | 0 |   0 |   0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    |  0 |  8 | 0 | 6 | 133 | 167 | 126 | 167 | 29 | 51 | 77 | 54 | 84 | 42 |  9 |
+-------------------+-------------+----+----+---+---+-----+-----+-----+-----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


