module attributes {amdgpu.code_object_version = 6 : i32, llvm.target_triple = "amdgcn-amd-amdhsa--gfx950"} {
  gpu.binary @amdisa_kernels  [#gpu.object<#rocdl.target<chip = "gfx950">, assembly = "\09.amdgcn_target \22amdgcn-amd-amdhsa--gfx950\22\0A\09.amdhsa_code_object_version 6\0A\09.text\0A\09.globl\09amdisa_kernel\0A\09.p2align\098\0A\09.type\09amdisa_kernel,@function\0Aamdisa_kernel:\0A\09;;#ASMSTART\0A\09.LBB0:\0Av_mbcnt_lo_u32_b32 v0, -1, 0\0Av_mbcnt_hi_u32_b32 v10, -1, v0\0Av_mov_b64_e32 v[4:5], 0\0Av_readfirstlane_b32 s2, v10\0A\0A\09;;#ASMEND\0A\09s_endpgm\0A\09.section\09.rodata,\22a\22,@progbits\0A\09.p2align\096, 0x0\0A\09.amdhsa_kernel amdisa_kernel\0A\09\09.amdhsa_group_segment_fixed_size 0\0A\09\09.amdhsa_private_segment_fixed_size 0\0A\09\09.amdhsa_kernarg_size 0\0A\09\09.amdhsa_user_sgpr_count 0\0A\09\09.amdhsa_user_sgpr_dispatch_ptr 0\0A\09\09.amdhsa_user_sgpr_queue_ptr 0\0A\09\09.amdhsa_user_sgpr_kernarg_segment_ptr 0\0A\09\09.amdhsa_user_sgpr_dispatch_id 0\0A\09\09.amdhsa_user_sgpr_kernarg_preload_length 0\0A\09\09.amdhsa_user_sgpr_kernarg_preload_offset 0\0A\09\09.amdhsa_user_sgpr_private_segment_size 0\0A\09\09.amdhsa_uses_dynamic_stack 0\0A\09\09.amdhsa_enable_private_segment 0\0A\09\09.amdhsa_system_sgpr_workgroup_id_x 1\0A\09\09.amdhsa_system_sgpr_workgroup_id_y 0\0A\09\09.amdhsa_system_sgpr_workgroup_id_z 0\0A\09\09.amdhsa_system_sgpr_workgroup_info 0\0A\09\09.amdhsa_system_vgpr_workitem_id 0\0A\09\09.amdhsa_next_free_vgpr 1\0A\09\09.amdhsa_next_free_sgpr 0\0A\09\09.amdhsa_accum_offset 4\0A\09\09.amdhsa_reserve_vcc 0\0A\09\09.amdhsa_float_round_mode_32 0\0A\09\09.amdhsa_float_round_mode_16_64 0\0A\09\09.amdhsa_float_denorm_mode_32 3\0A\09\09.amdhsa_float_denorm_mode_16_64 3\0A\09\09.amdhsa_dx10_clamp 1\0A\09\09.amdhsa_ieee_mode 1\0A\09\09.amdhsa_fp16_overflow 0\0A\09\09.amdhsa_tg_split 0\0A\09\09.amdhsa_exception_fp_ieee_invalid_op 0\0A\09\09.amdhsa_exception_fp_denorm_src 0\0A\09\09.amdhsa_exception_fp_ieee_div_zero 0\0A\09\09.amdhsa_exception_fp_ieee_overflow 0\0A\09\09.amdhsa_exception_fp_ieee_underflow 0\0A\09\09.amdhsa_exception_fp_ieee_inexact 0\0A\09\09.amdhsa_exception_int_div_zero 0\0A\09.end_amdhsa_kernel\0A\09.text\0A.Lfunc_end0:\0A\09.size\09amdisa_kernel, .Lfunc_end0-amdisa_kernel\0A\0A\09.set amdisa_kernel.num_vgpr, 0\0A\09.set amdisa_kernel.num_agpr, 0\0A\09.set amdisa_kernel.numbered_sgpr, 0\0A\09.set amdisa_kernel.num_named_barrier, 0\0A\09.set amdisa_kernel.private_seg_size, 0\0A\09.set amdisa_kernel.uses_vcc, 0\0A\09.set amdisa_kernel.uses_flat_scratch, 0\0A\09.set amdisa_kernel.has_dyn_sized_stack, 0\0A\09.set amdisa_kernel.has_recursion, 0\0A\09.set amdisa_kernel.has_indirect_call, 0\0A\09.p2alignl 6, 3212836864\0A\09.fill 256, 4, 3212836864\0A\09.section\09.AMDGPU.gpr_maximums,\22\22,@progbits\0A\09.set amdgpu.max_num_vgpr, 0\0A\09.set amdgpu.max_num_agpr, 0\0A\09.set amdgpu.max_num_sgpr, 0\0A\09.text\0A\09.section\09\22.note.GNU-stack\22,\22\22,@progbits\0A\09.amdgpu_metadata\0A---\0Aamdhsa.kernels:\0A  - .agpr_count:     0\0A    .args:           []\0A    .group_segment_fixed_size: 0\0A    .kernarg_segment_align: 4\0A    .kernarg_segment_size: 0\0A    .max_flat_workgroup_size: 256\0A    .name:           amdisa_kernel\0A    .private_segment_fixed_size: 0\0A    .sgpr_count:     6\0A    .sgpr_spill_count: 0\0A    .symbol:         amdisa_kernel.kd\0A    .uniform_work_group_size: 1\0A    .uses_dynamic_stack: false\0A    .vgpr_count:     0\0A    .vgpr_spill_count: 0\0A    .wavefront_size: 64\0Aamdhsa.target:   amdgcn-amd-amdhsa--gfx950\0Aamdhsa.version:\0A  - 1\0A  - 2\0A...\0A\0A\09.end_amdgpu_metadata\0A">]
}

