# Preemptive Round-Robin Scheduler (ARM Cortex-M0+) â€” MSPM0G3507 (Assembly)

A tiny **preemptive scheduler** written in **ARM assembly** for a **Cortex-M0+** MCU (TI MSPM0G3507).  
It runs **3 independent tasks** in a **round-robin** order using the **SysTick interrupt** for periodic preemption.

âœ… Each task toggles a different GPIO pin: **PB22, PB26, PB27**  
âœ… Context switch saves/restores registers **R4â€“R11** manually  
âœ… Hardware automatically stacks **R0â€“R3, R12, LR, PC, xPSR** (Cortex-M feature)

---

## Architecture

![System Architecture](./media/architecture.png)

---

## Demo

- ðŸŽ¥ Working demo video: `./media/demo.mp4` (or add your YouTube link here)
- ðŸŽ¬ Demo GIF: `./media/demo.gif`
- ðŸ“ˆ Logic analyzer output: `./media/logic_analyzer.png`

> You should see three different square waves on PB22/PB26/PB27 (different delays inside each task).

---

## What is inside?

### Why a scheduler?
Normally one `while(1)` loop runs forever.  
A scheduler makes multiple â€œtasksâ€ *appear* to run at the same time by quickly switching between them.

### What â€œpreemptiveâ€ means
Even if Task1 is inside a long delay loop, SysTick can interrupt it and switch to Task2/Task3.

---

## How the task linked-list works (Round Robin)

Each task has a **TCB (Task Control Block)**:

- `TCB.sp`  â†’ saved stack pointer (PSP) for that task  
- `TCB.next` â†’ pointer to the next taskâ€™s TCB

So we create a ring:

```mermaid
flowchart LR
  T1[TCB1\nsp = Stack1\nnext = TCB2] --> T2[TCB2\nsp = Stack2\nnext = TCB3]
  T2 --> T3[TCB3\nsp = Stack3\nnext = TCB1]
  T3 --> T1
  C[CurrentTCB] --> T1
