
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 2.17

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: read_data2[23]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data2[23] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ read_data2[23]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
     1    0.00    0.05    0.29    0.29 ^ read_data2[23]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         net91 (net)
                  0.05    0.00    0.29 ^ output91/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    0.35 ^ output91/X (sky130_fd_sc_hd__clkbuf_1)
                                         read_data2[23] (net)
                  0.02    0.00    0.35 ^ read_data2[23] (out)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: registers[19][30]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__buf_2)
     4    0.03    0.16    0.18    0.38 ^ input5/X (sky130_fd_sc_hd__buf_2)
                                         net5 (net)
                  0.16    0.00    0.38 ^ _4270_/A (sky130_fd_sc_hd__buf_8)
    10    0.12    0.20    0.24    0.62 ^ _4270_/X (sky130_fd_sc_hd__buf_8)
                                         _1122_ (net)
                  0.20    0.00    0.62 ^ _4286_/A (sky130_fd_sc_hd__nand4_4)
     7    0.09    0.41    0.36    0.98 v _4286_/Y (sky130_fd_sc_hd__nand4_4)
                                         _1134_ (net)
                  0.41    0.01    0.99 v _4287_/A (sky130_fd_sc_hd__buf_8)
    10    0.12    0.10    0.33    1.32 v _4287_/X (sky130_fd_sc_hd__buf_8)
                                         _1135_ (net)
                  0.10    0.00    1.32 v _4302_/A1 (sky130_fd_sc_hd__o21ai_4)
    32    0.21    1.39    1.09    2.41 ^ _4302_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _0021_ (net)
                  1.39    0.01    2.42 ^ registers[19][30]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.42   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ registers[19][30]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.40    4.60   library setup time
                                  4.60   data required time
-----------------------------------------------------------------------------
                                  4.60   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: registers[19][30]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__buf_2)
     4    0.03    0.16    0.18    0.38 ^ input5/X (sky130_fd_sc_hd__buf_2)
                                         net5 (net)
                  0.16    0.00    0.38 ^ _4270_/A (sky130_fd_sc_hd__buf_8)
    10    0.12    0.20    0.24    0.62 ^ _4270_/X (sky130_fd_sc_hd__buf_8)
                                         _1122_ (net)
                  0.20    0.00    0.62 ^ _4286_/A (sky130_fd_sc_hd__nand4_4)
     7    0.09    0.41    0.36    0.98 v _4286_/Y (sky130_fd_sc_hd__nand4_4)
                                         _1134_ (net)
                  0.41    0.01    0.99 v _4287_/A (sky130_fd_sc_hd__buf_8)
    10    0.12    0.10    0.33    1.32 v _4287_/X (sky130_fd_sc_hd__buf_8)
                                         _1135_ (net)
                  0.10    0.00    1.32 v _4302_/A1 (sky130_fd_sc_hd__o21ai_4)
    32    0.21    1.39    1.09    2.41 ^ _4302_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _0021_ (net)
                  1.39    0.01    2.42 ^ registers[19][30]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.42   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ registers[19][30]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.40    4.60   library setup time
                                  4.60   data required time
-----------------------------------------------------------------------------
                                  4.60   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_4316_/Y                                1.49    1.54   -0.04 (VIOLATED)
registers[28][30]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][2]$_SDFFCE_PN0P_/DE       1.50    1.54   -0.04 (VIOLATED)
registers[28][28]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][3]$_SDFFCE_PN0P_/DE       1.50    1.54   -0.04 (VIOLATED)
registers[28][5]$_SDFFCE_PN0P_/DE       1.50    1.54   -0.04 (VIOLATED)
registers[28][29]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][27]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][25]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][15]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][18]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][16]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][26]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][13]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][14]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][17]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][31]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][4]$_SDFFCE_PN0P_/DE       1.50    1.54   -0.04 (VIOLATED)
registers[28][11]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][6]$_SDFFCE_PN0P_/DE       1.50    1.54   -0.04 (VIOLATED)
registers[28][24]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][7]$_SDFFCE_PN0P_/DE       1.50    1.54   -0.04 (VIOLATED)
registers[28][23]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][12]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][20]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][8]$_SDFFCE_PN0P_/DE       1.50    1.54   -0.04 (VIOLATED)
registers[28][0]$_SDFFCE_PN0P_/DE       1.50    1.54   -0.04 (VIOLATED)
registers[28][10]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][22]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][19]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][1]$_SDFFCE_PN0P_/DE       1.50    1.54   -0.04 (VIOLATED)
registers[28][21]$_SDFFCE_PN0P_/DE      1.50    1.54   -0.04 (VIOLATED)
registers[28][9]$_SDFFCE_PN0P_/DE       1.50    1.54   -0.04 (VIOLATED)
_4319_/Y                                1.49    1.50   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_4316_/Y                                0.22    0.24   -0.01 (VIOLATED)
_4319_/Y                                0.22    0.23   -0.00 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.04381817206740379

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
1.4943389892578125

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0293

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-0.010967545211315155

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22431400418281555

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0489

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 34

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: registers[9][17]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[17]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ registers[9][17]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.41    0.41 v registers[9][17]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.56    0.97 v _4543_/X (sky130_fd_sc_hd__mux4_1)
   0.21    1.18 ^ _4545_/Y (sky130_fd_sc_hd__mux2i_2)
   0.28    1.46 ^ _4549_/X (sky130_fd_sc_hd__a221o_2)
   0.08    1.54 v _4550_/Y (sky130_fd_sc_hd__a31oi_2)
   0.00    1.54 v read_data1[17]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
           1.54   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ read_data1[17]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.28    4.72   library setup time
           4.72   data required time
---------------------------------------------------------
           4.72   data required time
          -1.54   data arrival time
---------------------------------------------------------
           3.18   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: registers[19][15]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data2[15]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ registers[19][15]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.31    0.31 ^ registers[19][15]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.22    0.53 ^ _5129_/X (sky130_fd_sc_hd__mux4_1)
   0.08    0.61 v _2567_/Y (sky130_fd_sc_hd__o21ai_0)
   0.17    0.79 ^ _2579_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    0.79 ^ read_data2[15]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
           0.79   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ read_data2[15]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
  -0.13   -0.13   library hold time
          -0.13   data required time
---------------------------------------------------------
          -0.13   data required time
          -0.79   data arrival time
---------------------------------------------------------
           0.92   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4232

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
2.1722

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
89.641796

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-02   2.30e-04   1.04e-08   1.10e-02  78.9%
Combinational          1.24e-03   1.69e-03   1.27e-08   2.93e-03  21.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.20e-02   1.92e-03   2.32e-08   1.39e-02 100.0%
                          86.2%      13.8%       0.0%
