
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cff0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000026c4  0800d100  0800d100  0001d100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f7c4  0800f7c4  0001f7c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800f7cc  0800f7cc  0001f7cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f7d4  0800f7d4  0001f7d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009e0  20000000  0800f7d8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001040  200009e0  080101b8  000209e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001a20  080101b8  00021a20  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001b66b  00000000  00000000  00020a09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000494e  00000000  00000000  0003c074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001698  00000000  00000000  000409c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000014d0  00000000  00000000  00042060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000081b7  00000000  00000000  00043530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000194c4  00000000  00000000  0004b6e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00083664  00000000  00000000  00064bab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000e820f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007394  00000000  00000000  000e8264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009e0 	.word	0x200009e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d0e8 	.word	0x0800d0e8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009e4 	.word	0x200009e4
 800014c:	0800d0e8 	.word	0x0800d0e8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <initAnim>:
}

/*
 * @brief Initialise les animations dans des tableaux
 */
void initAnim(){
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	//idle_t idle = {&idle0, &idle1, &idle2, &idle3};	//initialisation de la structure d'animation idle
	//run_t run = {&run0, &run1, &run2, &run3};	//initialisation de la structure d'animation run
	run[0] = &run0;
 8000e24:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <initAnim+0x24>)
 8000e26:	4a08      	ldr	r2, [pc, #32]	; (8000e48 <initAnim+0x28>)
 8000e28:	601a      	str	r2, [r3, #0]
	run[1] = &run1;
 8000e2a:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <initAnim+0x24>)
 8000e2c:	4a07      	ldr	r2, [pc, #28]	; (8000e4c <initAnim+0x2c>)
 8000e2e:	605a      	str	r2, [r3, #4]
	run[2] = &run2;
 8000e30:	4b04      	ldr	r3, [pc, #16]	; (8000e44 <initAnim+0x24>)
 8000e32:	4a07      	ldr	r2, [pc, #28]	; (8000e50 <initAnim+0x30>)
 8000e34:	609a      	str	r2, [r3, #8]
	run[3] = &run3;
 8000e36:	4b03      	ldr	r3, [pc, #12]	; (8000e44 <initAnim+0x24>)
 8000e38:	4a06      	ldr	r2, [pc, #24]	; (8000e54 <initAnim+0x34>)
 8000e3a:	60da      	str	r2, [r3, #12]
	fall[0];
	shoot[0];
	damaged[0];
	death[0];
	*/
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bc80      	pop	{r7}
 8000e42:	4770      	bx	lr
 8000e44:	200009fc 	.word	0x200009fc
 8000e48:	0800d678 	.word	0x0800d678
 8000e4c:	0800dc54 	.word	0x0800dc54
 8000e50:	0800e230 	.word	0x0800e230
 8000e54:	0800e80c 	.word	0x0800e80c

08000e58 <process_display_ms>:

/*
 * @brief Met Ã  jour l'affichage
 */
void process_display_ms(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
	static volatile uint32_t t_FPS = 30;
	if(t_FPS)
 8000e5c:	4b09      	ldr	r3, [pc, #36]	; (8000e84 <process_display_ms+0x2c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d004      	beq.n	8000e6e <process_display_ms+0x16>
		t_FPS--;
 8000e64:	4b07      	ldr	r3, [pc, #28]	; (8000e84 <process_display_ms+0x2c>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	3b01      	subs	r3, #1
 8000e6a:	4a06      	ldr	r2, [pc, #24]	; (8000e84 <process_display_ms+0x2c>)
 8000e6c:	6013      	str	r3, [r2, #0]
	if(t_FPS <= 0){
 8000e6e:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <process_display_ms+0x2c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d104      	bne.n	8000e80 <process_display_ms+0x28>
		t_FPS = 30;
 8000e76:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <process_display_ms+0x2c>)
 8000e78:	221e      	movs	r2, #30
 8000e7a:	601a      	str	r2, [r3, #0]
		display_update();
 8000e7c:	f000 f88a 	bl	8000f94 <display_update>
	}
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000000 	.word	0x20000000

08000e88 <process_updatePlayer_ms>:

/*
 * @brief Met Ã  jour la position du joueur
 */
void process_updatePlayer_ms(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
	static volatile uint32_t t_input = 0;
	if(t_input)
 8000e8c:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <process_updatePlayer_ms+0x2c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d004      	beq.n	8000e9e <process_updatePlayer_ms+0x16>
		t_input--;
 8000e94:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <process_updatePlayer_ms+0x2c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	3b01      	subs	r3, #1
 8000e9a:	4a06      	ldr	r2, [pc, #24]	; (8000eb4 <process_updatePlayer_ms+0x2c>)
 8000e9c:	6013      	str	r3, [r2, #0]
	if(t_input <= 0){
 8000e9e:	4b05      	ldr	r3, [pc, #20]	; (8000eb4 <process_updatePlayer_ms+0x2c>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d104      	bne.n	8000eb0 <process_updatePlayer_ms+0x28>
		t_input = 20;
 8000ea6:	4b03      	ldr	r3, [pc, #12]	; (8000eb4 <process_updatePlayer_ms+0x2c>)
 8000ea8:	2214      	movs	r2, #20
 8000eaa:	601a      	str	r2, [r3, #0]
		updatePlayer();
 8000eac:	f000 fad8 	bl	8001460 <updatePlayer>
	}
}
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20000a0c 	.word	0x20000a0c

08000eb8 <process_updateCD_ms>:

/*
 * @brief Met Ã  jour les cooldowns du joueur
 */
void process_updateCD_ms(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
	static volatile uint16_t t_jumpCD = 0;
	static volatile uint16_t t_shootCD = 0;
	if(getCooldown()->hasJumped){
 8000ebc:	f000 f8d8 	bl	8001070 <getCooldown>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d018      	beq.n	8000efa <process_updateCD_ms+0x42>
		if(t_jumpCD < getCooldown()->jumpCD)
 8000ec8:	f000 f8d2 	bl	8001070 <getCooldown>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	885a      	ldrh	r2, [r3, #2]
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <process_updateCD_ms+0x48>)
 8000ed2:	881b      	ldrh	r3, [r3, #0]
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d907      	bls.n	8000eea <process_updateCD_ms+0x32>
			t_jumpCD++;
 8000eda:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <process_updateCD_ms+0x48>)
 8000edc:	881b      	ldrh	r3, [r3, #0]
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <process_updateCD_ms+0x48>)
 8000ee6:	801a      	strh	r2, [r3, #0]
			getCooldown()->hasShot = false;
			t_shootCD = 0;
		}
	}
	*/
}
 8000ee8:	e007      	b.n	8000efa <process_updateCD_ms+0x42>
			getCooldown()->hasJumped = false;
 8000eea:	f000 f8c1 	bl	8001070 <getCooldown>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	701a      	strb	r2, [r3, #0]
			t_jumpCD = 0;
 8000ef4:	4b02      	ldr	r3, [pc, #8]	; (8000f00 <process_updateCD_ms+0x48>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	801a      	strh	r2, [r3, #0]
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000a10 	.word	0x20000a10

08000f04 <main>:

int main(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premiï¿½re ï¿½tape de la fonction main().
 	HAL_Init();
 8000f08:	f002 fea6 	bl	8003c58 <HAL_Init>
	//SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);

	//On ajoute la fonction process_ms ï¿½ la liste des fonctions appelï¿½es automatiquement chaque ms par la routine d'interruption du pï¿½riphï¿½rique SYSTICK
	//Systick_add_callback_function(&process_ms);

	UART_init(UART2_ID,115200);
 8000f0c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000f10:	2001      	movs	r0, #1
 8000f12:	f001 fd81 	bl	8002a18 <UART_init>
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000f16:	2201      	movs	r2, #1
 8000f18:	2101      	movs	r1, #1
 8000f1a:	2001      	movs	r0, #1
 8000f1c:	f001 f95a 	bl	80021d4 <SYS_set_std_usart>

	//Initialisation de l'ADC
	ADC_init();
 8000f20:	f000 fbcc 	bl	80016bc <ADC_init>

	//Initialisation de l'Ã¯Â¿Â½cran tft
	ILI9341_Init();
 8000f24:	f002 fb38 	bl	8003598 <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 8000f28:	2003      	movs	r0, #3
 8000f2a:	f002 fdb7 	bl	8003a9c <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8000f2e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000f32:	f002 fd3d 	bl	80039b0 <ILI9341_Fill>
	//initialisation du tactile
	XPT2046_init();
 8000f36:	f002 fe2b 	bl	8003b90 <XPT2046_init>

		static int16_t static_x,static_y;
		int16_t x, y;

		static state_e state = INIT;
		switch(state)
 8000f3a:	4b12      	ldr	r3, [pc, #72]	; (8000f84 <main+0x80>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d019      	beq.n	8000f76 <main+0x72>
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	dc19      	bgt.n	8000f7a <main+0x76>
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d002      	beq.n	8000f50 <main+0x4c>
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d017      	beq.n	8000f7e <main+0x7a>
				//updatePlayer();

				break;

			default:
				break;
 8000f4e:	e014      	b.n	8000f7a <main+0x76>
				initMap();		//Initialisation de la map
 8000f50:	f000 f828 	bl	8000fa4 <initMap>
				initPlayer();	//Initialisation du joueur
 8000f54:	f000 f8ae 	bl	80010b4 <initPlayer>
				initAnim();		//Inialisation des animations
 8000f58:	f7ff ff62 	bl	8000e20 <initAnim>
				Systick_add_callback_function(&process_display_ms);
 8000f5c:	480a      	ldr	r0, [pc, #40]	; (8000f88 <main+0x84>)
 8000f5e:	f002 faf1 	bl	8003544 <Systick_add_callback_function>
				Systick_add_callback_function(&process_updatePlayer_ms);
 8000f62:	480a      	ldr	r0, [pc, #40]	; (8000f8c <main+0x88>)
 8000f64:	f002 faee 	bl	8003544 <Systick_add_callback_function>
				Systick_add_callback_function(&process_updateCD_ms);
 8000f68:	4809      	ldr	r0, [pc, #36]	; (8000f90 <main+0x8c>)
 8000f6a:	f002 faeb 	bl	8003544 <Systick_add_callback_function>
				state = PLAY;
 8000f6e:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <main+0x80>)
 8000f70:	2202      	movs	r2, #2
 8000f72:	701a      	strb	r2, [r3, #0]
				break;
 8000f74:	e004      	b.n	8000f80 <main+0x7c>
				break;
 8000f76:	bf00      	nop
 8000f78:	e7df      	b.n	8000f3a <main+0x36>
				break;
 8000f7a:	bf00      	nop
 8000f7c:	e7dd      	b.n	8000f3a <main+0x36>
				break;
 8000f7e:	bf00      	nop
	while(1){
 8000f80:	e7db      	b.n	8000f3a <main+0x36>
 8000f82:	bf00      	nop
 8000f84:	20000a12 	.word	0x20000a12
 8000f88:	08000e59 	.word	0x08000e59
 8000f8c:	08000e89 	.word	0x08000e89
 8000f90:	08000eb9 	.word	0x08000eb9

08000f94 <display_update>:

/*
 * @brief Affiche les Ã©lÃ©ments du jeu
 */
void display_update(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
	// background
	// obstacles
	drawGround();
 8000f98:	f000 fac2 	bl	8001520 <drawGround>
	// player
	drawPlayer();
 8000f9c:	f000 f9d8 	bl	8001350 <drawPlayer>
	// enemies
	// bullets 
}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <initMap>:
};

/*
 * @brief 	Initialize the virtual map
 */
void initMap(void){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
    settings.width = 320;
 8000faa:	4b29      	ldr	r3, [pc, #164]	; (8001050 <initMap+0xac>)
 8000fac:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000fb0:	801a      	strh	r2, [r3, #0]
    settings.height = 240;
 8000fb2:	4b27      	ldr	r3, [pc, #156]	; (8001050 <initMap+0xac>)
 8000fb4:	22f0      	movs	r2, #240	; 0xf0
 8000fb6:	805a      	strh	r2, [r3, #2]
    for(uint16_t y=0; y<settings.height/10; y++){
 8000fb8:	2300      	movs	r3, #0
 8000fba:	80fb      	strh	r3, [r7, #6]
 8000fbc:	e034      	b.n	8001028 <initMap+0x84>
        for(uint16_t x=0; x<settings.width/10; x++){
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	80bb      	strh	r3, [r7, #4]
 8000fc2:	e024      	b.n	800100e <initMap+0x6a>
            if(map[y][x] == 1){
 8000fc4:	88fa      	ldrh	r2, [r7, #6]
 8000fc6:	88bb      	ldrh	r3, [r7, #4]
 8000fc8:	4922      	ldr	r1, [pc, #136]	; (8001054 <initMap+0xb0>)
 8000fca:	0152      	lsls	r2, r2, #5
 8000fcc:	4413      	add	r3, r2
 8000fce:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d018      	beq.n	8001008 <initMap+0x64>
                //createTile(x*10,y*10,10,10);
            }
            else if(map[y][x] == 5){
 8000fd6:	88fa      	ldrh	r2, [r7, #6]
 8000fd8:	88bb      	ldrh	r3, [r7, #4]
 8000fda:	491e      	ldr	r1, [pc, #120]	; (8001054 <initMap+0xb0>)
 8000fdc:	0152      	lsls	r2, r2, #5
 8000fde:	4413      	add	r3, r2
 8000fe0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000fe4:	2b05      	cmp	r3, #5
 8000fe6:	d10f      	bne.n	8001008 <initMap+0x64>
                setPosPlayer(x*10, y*10);
 8000fe8:	88bb      	ldrh	r3, [r7, #4]
 8000fea:	461a      	mov	r2, r3
 8000fec:	0092      	lsls	r2, r2, #2
 8000fee:	4413      	add	r3, r2
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	b29a      	uxth	r2, r3
 8000ff4:	88fb      	ldrh	r3, [r7, #6]
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	0089      	lsls	r1, r1, #2
 8000ffa:	440b      	add	r3, r1
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	4619      	mov	r1, r3
 8001002:	4610      	mov	r0, r2
 8001004:	f000 f83e 	bl	8001084 <setPosPlayer>
        for(uint16_t x=0; x<settings.width/10; x++){
 8001008:	88bb      	ldrh	r3, [r7, #4]
 800100a:	3301      	adds	r3, #1
 800100c:	80bb      	strh	r3, [r7, #4]
 800100e:	4b10      	ldr	r3, [pc, #64]	; (8001050 <initMap+0xac>)
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	4a11      	ldr	r2, [pc, #68]	; (8001058 <initMap+0xb4>)
 8001014:	fba2 2303 	umull	r2, r3, r2, r3
 8001018:	08db      	lsrs	r3, r3, #3
 800101a:	b29b      	uxth	r3, r3
 800101c:	88ba      	ldrh	r2, [r7, #4]
 800101e:	429a      	cmp	r2, r3
 8001020:	d3d0      	bcc.n	8000fc4 <initMap+0x20>
    for(uint16_t y=0; y<settings.height/10; y++){
 8001022:	88fb      	ldrh	r3, [r7, #6]
 8001024:	3301      	adds	r3, #1
 8001026:	80fb      	strh	r3, [r7, #6]
 8001028:	4b09      	ldr	r3, [pc, #36]	; (8001050 <initMap+0xac>)
 800102a:	885b      	ldrh	r3, [r3, #2]
 800102c:	4a0a      	ldr	r2, [pc, #40]	; (8001058 <initMap+0xb4>)
 800102e:	fba2 2303 	umull	r2, r3, r2, r3
 8001032:	08db      	lsrs	r3, r3, #3
 8001034:	b29b      	uxth	r3, r3
 8001036:	88fa      	ldrh	r2, [r7, #6]
 8001038:	429a      	cmp	r2, r3
 800103a:	d3c0      	bcc.n	8000fbe <initMap+0x1a>
            }
        }
    }
    createTile(30,200,100,15);
 800103c:	230f      	movs	r3, #15
 800103e:	2264      	movs	r2, #100	; 0x64
 8001040:	21c8      	movs	r1, #200	; 0xc8
 8001042:	201e      	movs	r0, #30
 8001044:	f000 fa12 	bl	800146c <createTile>
}
 8001048:	bf00      	nop
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	200019fc 	.word	0x200019fc
 8001054:	0800ede8 	.word	0x0800ede8
 8001058:	cccccccd 	.word	0xcccccccd

0800105c <getMapSettings>:

settings_t * getMapSettings(void){
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
    return &settings;
 8001060:	4b02      	ldr	r3, [pc, #8]	; (800106c <getMapSettings+0x10>)
}
 8001062:	4618      	mov	r0, r3
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	200019fc 	.word	0x200019fc

08001070 <getCooldown>:
/*
 * @brief 	Getter for the cooldowns of the player
 * @retval 	cooldown_t
 */
cooldown_t * getCooldown(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
	return &cooldown;
 8001074:	4b02      	ldr	r3, [pc, #8]	; (8001080 <getCooldown+0x10>)
}
 8001076:	4618      	mov	r0, r3
 8001078:	46bd      	mov	sp, r7
 800107a:	bc80      	pop	{r7}
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	20000a34 	.word	0x20000a34

08001084 <setPosPlayer>:
 * @brief 	Set the position of the player
 * @param 	x: x position
 * @param 	y: y position
 */
void setPosPlayer(uint16_t x, uint16_t y)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	460a      	mov	r2, r1
 800108e:	80fb      	strh	r3, [r7, #6]
 8001090:	4613      	mov	r3, r2
 8001092:	80bb      	strh	r3, [r7, #4]
	player.pos_x = x;
 8001094:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <setPosPlayer+0x2c>)
 800109a:	805a      	strh	r2, [r3, #2]
	player.pos_y = y;
 800109c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80010a0:	4b03      	ldr	r3, [pc, #12]	; (80010b0 <setPosPlayer+0x2c>)
 80010a2:	809a      	strh	r2, [r3, #4]
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	20000a14 	.word	0x20000a14

080010b4 <initPlayer>:

/*
 * @brief 	Initialise les attributs du joueurs
 */
void initPlayer(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
	//Init player
	player.prev_pos_x = player.pos_x;
 80010b8:	4b28      	ldr	r3, [pc, #160]	; (800115c <initPlayer+0xa8>)
 80010ba:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80010be:	4b27      	ldr	r3, [pc, #156]	; (800115c <initPlayer+0xa8>)
 80010c0:	80da      	strh	r2, [r3, #6]
	player.prev_pos_y = player.pos_y;
 80010c2:	4b26      	ldr	r3, [pc, #152]	; (800115c <initPlayer+0xa8>)
 80010c4:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80010c8:	4b24      	ldr	r3, [pc, #144]	; (800115c <initPlayer+0xa8>)
 80010ca:	811a      	strh	r2, [r3, #8]
	player.width = 25;
 80010cc:	4b23      	ldr	r3, [pc, #140]	; (800115c <initPlayer+0xa8>)
 80010ce:	2219      	movs	r2, #25
 80010d0:	729a      	strb	r2, [r3, #10]
	player.height = 30;
 80010d2:	4b22      	ldr	r3, [pc, #136]	; (800115c <initPlayer+0xa8>)
 80010d4:	221e      	movs	r2, #30
 80010d6:	72da      	strb	r2, [r3, #11]
	player.speed_x = 0;
 80010d8:	4b20      	ldr	r3, [pc, #128]	; (800115c <initPlayer+0xa8>)
 80010da:	2200      	movs	r2, #0
 80010dc:	731a      	strb	r2, [r3, #12]
	player.speed_y = 0;
 80010de:	4b1f      	ldr	r3, [pc, #124]	; (800115c <initPlayer+0xa8>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	735a      	strb	r2, [r3, #13]
	player.health = 50;
 80010e4:	4b1d      	ldr	r3, [pc, #116]	; (800115c <initPlayer+0xa8>)
 80010e6:	2232      	movs	r2, #50	; 0x32
 80010e8:	739a      	strb	r2, [r3, #14]
	//Init hitbox
	player.hitbox_pos[0] = (int16_t)(player.pos_x + 5);
 80010ea:	4b1c      	ldr	r3, [pc, #112]	; (800115c <initPlayer+0xa8>)
 80010ec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	3305      	adds	r3, #5
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	4b18      	ldr	r3, [pc, #96]	; (800115c <initPlayer+0xa8>)
 80010fa:	821a      	strh	r2, [r3, #16]
	player.hitbox_pos[1] = (int16_t)(player.pos_y + 10);
 80010fc:	4b17      	ldr	r3, [pc, #92]	; (800115c <initPlayer+0xa8>)
 80010fe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001102:	b29b      	uxth	r3, r3
 8001104:	330a      	adds	r3, #10
 8001106:	b29b      	uxth	r3, r3
 8001108:	b21a      	sxth	r2, r3
 800110a:	4b14      	ldr	r3, [pc, #80]	; (800115c <initPlayer+0xa8>)
 800110c:	825a      	strh	r2, [r3, #18]
	player.hitbox_width = (int8_t)(player.width - 10);
 800110e:	4b13      	ldr	r3, [pc, #76]	; (800115c <initPlayer+0xa8>)
 8001110:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001114:	b2db      	uxtb	r3, r3
 8001116:	3b0a      	subs	r3, #10
 8001118:	b2db      	uxtb	r3, r3
 800111a:	b25a      	sxtb	r2, r3
 800111c:	4b0f      	ldr	r3, [pc, #60]	; (800115c <initPlayer+0xa8>)
 800111e:	751a      	strb	r2, [r3, #20]
	player.hitbox_height = (int8_t)(player.height - 10);
 8001120:	4b0e      	ldr	r3, [pc, #56]	; (800115c <initPlayer+0xa8>)
 8001122:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8001126:	b2db      	uxtb	r3, r3
 8001128:	3b0a      	subs	r3, #10
 800112a:	b2db      	uxtb	r3, r3
 800112c:	b25a      	sxtb	r2, r3
 800112e:	4b0b      	ldr	r3, [pc, #44]	; (800115c <initPlayer+0xa8>)
 8001130:	755a      	strb	r2, [r3, #21]
	//Init physical status
	physStatus.onGround, physStatus.onCeiling, physStatus.onLeft, physStatus.onRight = false;
 8001132:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <initPlayer+0xac>)
 8001134:	2200      	movs	r2, #0
 8001136:	70da      	strb	r2, [r3, #3]
	//Init cooldowns
	cooldown.hasJumped, cooldown.hasShot = false;
 8001138:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <initPlayer+0xb0>)
 800113a:	2200      	movs	r2, #0
 800113c:	711a      	strb	r2, [r3, #4]
	cooldown.jumpCD = 100;
 800113e:	4b09      	ldr	r3, [pc, #36]	; (8001164 <initPlayer+0xb0>)
 8001140:	2264      	movs	r2, #100	; 0x64
 8001142:	805a      	strh	r2, [r3, #2]
	cooldown.shootCD =500;
 8001144:	4b07      	ldr	r3, [pc, #28]	; (8001164 <initPlayer+0xb0>)
 8001146:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800114a:	80da      	strh	r2, [r3, #6]
	//Init player status
	playerStatus = IDLE;
 800114c:	4b06      	ldr	r3, [pc, #24]	; (8001168 <initPlayer+0xb4>)
 800114e:	2200      	movs	r2, #0
 8001150:	701a      	strb	r2, [r3, #0]
}
 8001152:	bf00      	nop
 8001154:	46bd      	mov	sp, r7
 8001156:	bc80      	pop	{r7}
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	20000a14 	.word	0x20000a14
 8001160:	20000a2c 	.word	0x20000a2c
 8001164:	20000a34 	.word	0x20000a34
 8001168:	20000a30 	.word	0x20000a30

0800116c <update_playerMovement>:

/*
 * @brief 	Method to update player position
 */
void update_playerMovement(void)
{
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 	uint16_t X = (uint16_t)ADC_getValue(ADC_JOYSTICK_X_CHANNEL);
 8001172:	2001      	movs	r0, #1
 8001174:	f000 fb46 	bl	8001804 <ADC_getValue>
 8001178:	4603      	mov	r3, r0
 800117a:	80fb      	strh	r3, [r7, #6]
	if(X < 2000)
 800117c:	88fb      	ldrh	r3, [r7, #6]
 800117e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001182:	d216      	bcs.n	80011b2 <update_playerMovement+0x46>
	{
		player.hitbox_pos[0] += (int16_t)((4095-X)*8/4095);
 8001184:	4b5c      	ldr	r3, [pc, #368]	; (80012f8 <update_playerMovement+0x18c>)
 8001186:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800118a:	b29a      	uxth	r2, r3
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 8001192:	330f      	adds	r3, #15
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	4959      	ldr	r1, [pc, #356]	; (80012fc <update_playerMovement+0x190>)
 8001198:	fb81 0103 	smull	r0, r1, r1, r3
 800119c:	4419      	add	r1, r3
 800119e:	12c9      	asrs	r1, r1, #11
 80011a0:	17db      	asrs	r3, r3, #31
 80011a2:	1acb      	subs	r3, r1, r3
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	4413      	add	r3, r2
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	4b52      	ldr	r3, [pc, #328]	; (80012f8 <update_playerMovement+0x18c>)
 80011ae:	821a      	strh	r2, [r3, #16]
 80011b0:	e017      	b.n	80011e2 <update_playerMovement+0x76>
	}
	else if(X > 2120)
 80011b2:	88fb      	ldrh	r3, [r7, #6]
 80011b4:	f640 0248 	movw	r2, #2120	; 0x848
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d912      	bls.n	80011e2 <update_playerMovement+0x76>
	{
		player.hitbox_pos[0] -= (int16_t)(X*8/4095);	//FAUDRAIT PAS METTRE CA DANS joystick.c ?????
 80011bc:	4b4e      	ldr	r3, [pc, #312]	; (80012f8 <update_playerMovement+0x18c>)
 80011be:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80011c2:	b29a      	uxth	r2, r3
 80011c4:	88fb      	ldrh	r3, [r7, #6]
 80011c6:	00db      	lsls	r3, r3, #3
 80011c8:	494c      	ldr	r1, [pc, #304]	; (80012fc <update_playerMovement+0x190>)
 80011ca:	fb81 0103 	smull	r0, r1, r1, r3
 80011ce:	4419      	add	r1, r3
 80011d0:	12c9      	asrs	r1, r1, #11
 80011d2:	17db      	asrs	r3, r3, #31
 80011d4:	1acb      	subs	r3, r1, r3
 80011d6:	b29b      	uxth	r3, r3
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	b29b      	uxth	r3, r3
 80011dc:	b21a      	sxth	r2, r3
 80011de:	4b46      	ldr	r3, [pc, #280]	; (80012f8 <update_playerMovement+0x18c>)
 80011e0:	821a      	strh	r2, [r3, #16]
	}
	if(!physStatus.onGround && player.hitbox_pos[1] + player.hitbox_height < 240)
 80011e2:	4b47      	ldr	r3, [pc, #284]	; (8001300 <update_playerMovement+0x194>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	f083 0301 	eor.w	r3, r3, #1
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d00c      	beq.n	800120a <update_playerMovement+0x9e>
 80011f0:	4b41      	ldr	r3, [pc, #260]	; (80012f8 <update_playerMovement+0x18c>)
 80011f2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80011f6:	461a      	mov	r2, r3
 80011f8:	4b3f      	ldr	r3, [pc, #252]	; (80012f8 <update_playerMovement+0x18c>)
 80011fa:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80011fe:	4413      	add	r3, r2
 8001200:	2bef      	cmp	r3, #239	; 0xef
 8001202:	dc02      	bgt.n	800120a <update_playerMovement+0x9e>
	{
		applyGravity();
 8001204:	f000 f882 	bl	800130c <applyGravity>
 8001208:	e00c      	b.n	8001224 <update_playerMovement+0xb8>
	}
	else
	{
		player.speed_y = 0;
 800120a:	4b3b      	ldr	r3, [pc, #236]	; (80012f8 <update_playerMovement+0x18c>)
 800120c:	2200      	movs	r2, #0
 800120e:	735a      	strb	r2, [r3, #13]
		player.hitbox_pos[1] = 240 - player.hitbox_height;
 8001210:	4b39      	ldr	r3, [pc, #228]	; (80012f8 <update_playerMovement+0x18c>)
 8001212:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001216:	b29b      	uxth	r3, r3
 8001218:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 800121c:	b29b      	uxth	r3, r3
 800121e:	b21a      	sxth	r2, r3
 8001220:	4b35      	ldr	r3, [pc, #212]	; (80012f8 <update_playerMovement+0x18c>)
 8001222:	825a      	strh	r2, [r3, #18]
	}
	//Jump
	if(!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_BP_JUMP) && !cooldown.hasJumped)
 8001224:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001228:	4836      	ldr	r0, [pc, #216]	; (8001304 <update_playerMovement+0x198>)
 800122a:	f003 fe63 	bl	8004ef4 <HAL_GPIO_ReadPin>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d108      	bne.n	8001246 <update_playerMovement+0xda>
 8001234:	4b34      	ldr	r3, [pc, #208]	; (8001308 <update_playerMovement+0x19c>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	f083 0301 	eor.w	r3, r3, #1
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <update_playerMovement+0xda>
	{
		jump();
 8001242:	f000 f875 	bl	8001330 <jump>
	}
	player.hitbox_pos[1] += player.speed_y;
 8001246:	4b2c      	ldr	r3, [pc, #176]	; (80012f8 <update_playerMovement+0x18c>)
 8001248:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800124c:	b29a      	uxth	r2, r3
 800124e:	4b2a      	ldr	r3, [pc, #168]	; (80012f8 <update_playerMovement+0x18c>)
 8001250:	f993 300d 	ldrsb.w	r3, [r3, #13]
 8001254:	b29b      	uxth	r3, r3
 8001256:	4413      	add	r3, r2
 8001258:	b29b      	uxth	r3, r3
 800125a:	b21a      	sxth	r2, r3
 800125c:	4b26      	ldr	r3, [pc, #152]	; (80012f8 <update_playerMovement+0x18c>)
 800125e:	825a      	strh	r2, [r3, #18]
	//Limites
	if(player.hitbox_pos[0] < 0)
 8001260:	4b25      	ldr	r3, [pc, #148]	; (80012f8 <update_playerMovement+0x18c>)
 8001262:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001266:	2b00      	cmp	r3, #0
 8001268:	da03      	bge.n	8001272 <update_playerMovement+0x106>
		player.hitbox_pos[0] = 0;
 800126a:	4b23      	ldr	r3, [pc, #140]	; (80012f8 <update_playerMovement+0x18c>)
 800126c:	2200      	movs	r2, #0
 800126e:	821a      	strh	r2, [r3, #16]
 8001270:	e01a      	b.n	80012a8 <update_playerMovement+0x13c>
	else if(player.hitbox_pos[0] + player.hitbox_width > getMapSettings()->width)
 8001272:	4b21      	ldr	r3, [pc, #132]	; (80012f8 <update_playerMovement+0x18c>)
 8001274:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001278:	461a      	mov	r2, r3
 800127a:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <update_playerMovement+0x18c>)
 800127c:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001280:	18d4      	adds	r4, r2, r3
 8001282:	f7ff feeb 	bl	800105c <getMapSettings>
 8001286:	4603      	mov	r3, r0
 8001288:	881b      	ldrh	r3, [r3, #0]
 800128a:	429c      	cmp	r4, r3
 800128c:	dd0c      	ble.n	80012a8 <update_playerMovement+0x13c>
		player.hitbox_pos[0] = getMapSettings()->width - player.hitbox_width;
 800128e:	f7ff fee5 	bl	800105c <getMapSettings>
 8001292:	4603      	mov	r3, r0
 8001294:	881a      	ldrh	r2, [r3, #0]
 8001296:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <update_playerMovement+0x18c>)
 8001298:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800129c:	b29b      	uxth	r3, r3
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <update_playerMovement+0x18c>)
 80012a6:	821a      	strh	r2, [r3, #16]
	if(player.hitbox_pos[1] < 0)
 80012a8:	4b13      	ldr	r3, [pc, #76]	; (80012f8 <update_playerMovement+0x18c>)
 80012aa:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	da03      	bge.n	80012ba <update_playerMovement+0x14e>
		player.hitbox_pos[1] = 0;
 80012b2:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <update_playerMovement+0x18c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	825a      	strh	r2, [r3, #18]
	else if(player.hitbox_pos[1] + player.hitbox_height > getMapSettings()->height)
		player.hitbox_pos[1] = getMapSettings()->height - player.hitbox_height;
} 
 80012b8:	e01a      	b.n	80012f0 <update_playerMovement+0x184>
	else if(player.hitbox_pos[1] + player.hitbox_height > getMapSettings()->height)
 80012ba:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <update_playerMovement+0x18c>)
 80012bc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80012c0:	461a      	mov	r2, r3
 80012c2:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <update_playerMovement+0x18c>)
 80012c4:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80012c8:	18d4      	adds	r4, r2, r3
 80012ca:	f7ff fec7 	bl	800105c <getMapSettings>
 80012ce:	4603      	mov	r3, r0
 80012d0:	885b      	ldrh	r3, [r3, #2]
 80012d2:	429c      	cmp	r4, r3
 80012d4:	dd0c      	ble.n	80012f0 <update_playerMovement+0x184>
		player.hitbox_pos[1] = getMapSettings()->height - player.hitbox_height;
 80012d6:	f7ff fec1 	bl	800105c <getMapSettings>
 80012da:	4603      	mov	r3, r0
 80012dc:	885a      	ldrh	r2, [r3, #2]
 80012de:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <update_playerMovement+0x18c>)
 80012e0:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	b21a      	sxth	r2, r3
 80012ec:	4b02      	ldr	r3, [pc, #8]	; (80012f8 <update_playerMovement+0x18c>)
 80012ee:	825a      	strh	r2, [r3, #18]
} 
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd90      	pop	{r4, r7, pc}
 80012f8:	20000a14 	.word	0x20000a14
 80012fc:	80080081 	.word	0x80080081
 8001300:	20000a2c 	.word	0x20000a2c
 8001304:	40010800 	.word	0x40010800
 8001308:	20000a34 	.word	0x20000a34

0800130c <applyGravity>:

/*
 * @brief 	Apply gravity to the player
 */
void applyGravity(void){
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
	player.speed_y += 3;
 8001310:	4b06      	ldr	r3, [pc, #24]	; (800132c <applyGravity+0x20>)
 8001312:	f993 300d 	ldrsb.w	r3, [r3, #13]
 8001316:	b2db      	uxtb	r3, r3
 8001318:	3303      	adds	r3, #3
 800131a:	b2db      	uxtb	r3, r3
 800131c:	b25a      	sxtb	r2, r3
 800131e:	4b03      	ldr	r3, [pc, #12]	; (800132c <applyGravity+0x20>)
 8001320:	735a      	strb	r2, [r3, #13]
}
 8001322:	bf00      	nop
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	20000a14 	.word	0x20000a14

08001330 <jump>:

/*
 * @brief 	Make the player jump when the cooldown is over
 */
void jump(void){
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
	cooldown.hasJumped = true;
 8001334:	4b04      	ldr	r3, [pc, #16]	; (8001348 <jump+0x18>)
 8001336:	2201      	movs	r2, #1
 8001338:	701a      	strb	r2, [r3, #0]
	player.speed_y = -20;
 800133a:	4b04      	ldr	r3, [pc, #16]	; (800134c <jump+0x1c>)
 800133c:	22ec      	movs	r2, #236	; 0xec
 800133e:	735a      	strb	r2, [r3, #13]
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr
 8001348:	20000a34 	.word	0x20000a34
 800134c:	20000a14 	.word	0x20000a14

08001350 <drawPlayer>:

/*
 * @brief 	Draw the player
 * @param 	offset: offset of the virtual map
 */
void drawPlayer(){
 8001350:	b590      	push	{r4, r7, lr}
 8001352:	b085      	sub	sp, #20
 8001354:	af02      	add	r7, sp, #8
	ILI9341_DrawFilledRectangle(player.prev_pos_x, player.prev_pos_y, player.prev_pos_x + player.width, player.prev_pos_y + player.height, ILI9341_COLOR_WHITE);
	ILI9341_putImage(player.pos_x, player.pos_y,25,30,getAnim(RUN),750);
	incrementIndexAnim();
	*/
	//Efface l'ancienne image du joueur
	ILI9341_DrawFilledRectangle(player.prev_pos_x, player.prev_pos_y, player.prev_pos_x + player.width, player.prev_pos_y + player.height, ILI9341_COLOR_WHITE);
 8001356:	4b41      	ldr	r3, [pc, #260]	; (800145c <drawPlayer+0x10c>)
 8001358:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800135c:	b298      	uxth	r0, r3
 800135e:	4b3f      	ldr	r3, [pc, #252]	; (800145c <drawPlayer+0x10c>)
 8001360:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001364:	b299      	uxth	r1, r3
 8001366:	4b3d      	ldr	r3, [pc, #244]	; (800145c <drawPlayer+0x10c>)
 8001368:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800136c:	b29a      	uxth	r2, r3
 800136e:	4b3b      	ldr	r3, [pc, #236]	; (800145c <drawPlayer+0x10c>)
 8001370:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001374:	b29b      	uxth	r3, r3
 8001376:	4413      	add	r3, r2
 8001378:	b29c      	uxth	r4, r3
 800137a:	4b38      	ldr	r3, [pc, #224]	; (800145c <drawPlayer+0x10c>)
 800137c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001380:	b29a      	uxth	r2, r3
 8001382:	4b36      	ldr	r3, [pc, #216]	; (800145c <drawPlayer+0x10c>)
 8001384:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8001388:	b29b      	uxth	r3, r3
 800138a:	4413      	add	r3, r2
 800138c:	b29b      	uxth	r3, r3
 800138e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001392:	9200      	str	r2, [sp, #0]
 8001394:	4622      	mov	r2, r4
 8001396:	f002 fbc3 	bl	8003b20 <ILI9341_DrawFilledRectangle>
	//Affiche la nouvelle
	int16_t posX = player.hitbox_pos[0]-5;
 800139a:	4b30      	ldr	r3, [pc, #192]	; (800145c <drawPlayer+0x10c>)
 800139c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	3b05      	subs	r3, #5
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	80fb      	strh	r3, [r7, #6]
	int16_t posY = player.hitbox_pos[1]-10;
 80013a8:	4b2c      	ldr	r3, [pc, #176]	; (800145c <drawPlayer+0x10c>)
 80013aa:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80013ae:	b29b      	uxth	r3, r3
 80013b0:	3b0a      	subs	r3, #10
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	80bb      	strh	r3, [r7, #4]
	if(posX < 0 || posY < 0){
 80013b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	db03      	blt.n	80013c6 <drawPlayer+0x76>
 80013be:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	da09      	bge.n	80013da <drawPlayer+0x8a>
		posX = (posX<0)?0:posX;
 80013c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80013ce:	80fb      	strh	r3, [r7, #6]
		posY = (posY<0)?0:posY;
 80013d0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80013d8:	80bb      	strh	r3, [r7, #4]
	}
	ILI9341_DrawFilledRectangle(posX, posY, posX + player.width, posY + player.height, ILI9341_COLOR_BLUE);
 80013da:	88f8      	ldrh	r0, [r7, #6]
 80013dc:	88b9      	ldrh	r1, [r7, #4]
 80013de:	4b1f      	ldr	r3, [pc, #124]	; (800145c <drawPlayer+0x10c>)
 80013e0:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	4413      	add	r3, r2
 80013ea:	b29c      	uxth	r4, r3
 80013ec:	4b1b      	ldr	r3, [pc, #108]	; (800145c <drawPlayer+0x10c>)
 80013ee:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	88bb      	ldrh	r3, [r7, #4]
 80013f6:	4413      	add	r3, r2
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	221f      	movs	r2, #31
 80013fc:	9200      	str	r2, [sp, #0]
 80013fe:	4622      	mov	r2, r4
 8001400:	f002 fb8e 	bl	8003b20 <ILI9341_DrawFilledRectangle>
	ILI9341_DrawFilledRectangle(player.hitbox_pos[0], player.hitbox_pos[1], player.hitbox_pos[0] + player.hitbox_width, player.hitbox_pos[1] + player.hitbox_height, ILI9341_COLOR_RED);
 8001404:	4b15      	ldr	r3, [pc, #84]	; (800145c <drawPlayer+0x10c>)
 8001406:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800140a:	b298      	uxth	r0, r3
 800140c:	4b13      	ldr	r3, [pc, #76]	; (800145c <drawPlayer+0x10c>)
 800140e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001412:	b299      	uxth	r1, r3
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <drawPlayer+0x10c>)
 8001416:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800141a:	b29a      	uxth	r2, r3
 800141c:	4b0f      	ldr	r3, [pc, #60]	; (800145c <drawPlayer+0x10c>)
 800141e:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001422:	b29b      	uxth	r3, r3
 8001424:	4413      	add	r3, r2
 8001426:	b29c      	uxth	r4, r3
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <drawPlayer+0x10c>)
 800142a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800142e:	b29a      	uxth	r2, r3
 8001430:	4b0a      	ldr	r3, [pc, #40]	; (800145c <drawPlayer+0x10c>)
 8001432:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001436:	b29b      	uxth	r3, r3
 8001438:	4413      	add	r3, r2
 800143a:	b29b      	uxth	r3, r3
 800143c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001440:	9200      	str	r2, [sp, #0]
 8001442:	4622      	mov	r2, r4
 8001444:	f002 fb6c 	bl	8003b20 <ILI9341_DrawFilledRectangle>
	player.prev_pos_x = posX;
 8001448:	4a04      	ldr	r2, [pc, #16]	; (800145c <drawPlayer+0x10c>)
 800144a:	88fb      	ldrh	r3, [r7, #6]
 800144c:	80d3      	strh	r3, [r2, #6]
	player.prev_pos_y = posY;
 800144e:	4a03      	ldr	r2, [pc, #12]	; (800145c <drawPlayer+0x10c>)
 8001450:	88bb      	ldrh	r3, [r7, #4]
 8001452:	8113      	strh	r3, [r2, #8]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	bd90      	pop	{r4, r7, pc}
 800145c:	20000a14 	.word	0x20000a14

08001460 <updatePlayer>:

/*
 * @brief 	Update the player
 */
void updatePlayer(void){
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	update_playerMovement();
 8001464:	f7ff fe82 	bl	800116c <update_playerMovement>
	//checkCollision();
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}

0800146c <createTile>:
 * @param 	x: x position of the tile
 * @param 	y: y position of the tile
 * @param 	width: width of the tile
 * @param 	height: height of the tile
 */
void createTile(uint16_t x, uint16_t y, uint16_t width, uint16_t height){
 800146c:	b490      	push	{r4, r7}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	4604      	mov	r4, r0
 8001474:	4608      	mov	r0, r1
 8001476:	4611      	mov	r1, r2
 8001478:	461a      	mov	r2, r3
 800147a:	4623      	mov	r3, r4
 800147c:	80fb      	strh	r3, [r7, #6]
 800147e:	4603      	mov	r3, r0
 8001480:	80bb      	strh	r3, [r7, #4]
 8001482:	460b      	mov	r3, r1
 8001484:	807b      	strh	r3, [r7, #2]
 8001486:	4613      	mov	r3, r2
 8001488:	803b      	strh	r3, [r7, #0]
    tiles[++indexTile] = (tile_t){width, height, {x, y}, {x, y}};
 800148a:	4b23      	ldr	r3, [pc, #140]	; (8001518 <createTile+0xac>)
 800148c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001490:	b29b      	uxth	r3, r3
 8001492:	3301      	adds	r3, #1
 8001494:	b29b      	uxth	r3, r3
 8001496:	b21a      	sxth	r2, r3
 8001498:	4b1f      	ldr	r3, [pc, #124]	; (8001518 <createTile+0xac>)
 800149a:	801a      	strh	r2, [r3, #0]
 800149c:	4b1e      	ldr	r3, [pc, #120]	; (8001518 <createTile+0xac>)
 800149e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a2:	491e      	ldr	r1, [pc, #120]	; (800151c <createTile+0xb0>)
 80014a4:	461a      	mov	r2, r3
 80014a6:	0052      	lsls	r2, r2, #1
 80014a8:	441a      	add	r2, r3
 80014aa:	0092      	lsls	r2, r2, #2
 80014ac:	440a      	add	r2, r1
 80014ae:	8879      	ldrh	r1, [r7, #2]
 80014b0:	8011      	strh	r1, [r2, #0]
 80014b2:	491a      	ldr	r1, [pc, #104]	; (800151c <createTile+0xb0>)
 80014b4:	461a      	mov	r2, r3
 80014b6:	0052      	lsls	r2, r2, #1
 80014b8:	441a      	add	r2, r3
 80014ba:	0092      	lsls	r2, r2, #2
 80014bc:	440a      	add	r2, r1
 80014be:	3202      	adds	r2, #2
 80014c0:	8839      	ldrh	r1, [r7, #0]
 80014c2:	8011      	strh	r1, [r2, #0]
 80014c4:	4915      	ldr	r1, [pc, #84]	; (800151c <createTile+0xb0>)
 80014c6:	461a      	mov	r2, r3
 80014c8:	0052      	lsls	r2, r2, #1
 80014ca:	441a      	add	r2, r3
 80014cc:	0092      	lsls	r2, r2, #2
 80014ce:	440a      	add	r2, r1
 80014d0:	3204      	adds	r2, #4
 80014d2:	88f9      	ldrh	r1, [r7, #6]
 80014d4:	8011      	strh	r1, [r2, #0]
 80014d6:	4911      	ldr	r1, [pc, #68]	; (800151c <createTile+0xb0>)
 80014d8:	461a      	mov	r2, r3
 80014da:	0052      	lsls	r2, r2, #1
 80014dc:	441a      	add	r2, r3
 80014de:	0092      	lsls	r2, r2, #2
 80014e0:	440a      	add	r2, r1
 80014e2:	3206      	adds	r2, #6
 80014e4:	88b9      	ldrh	r1, [r7, #4]
 80014e6:	8011      	strh	r1, [r2, #0]
 80014e8:	490c      	ldr	r1, [pc, #48]	; (800151c <createTile+0xb0>)
 80014ea:	461a      	mov	r2, r3
 80014ec:	0052      	lsls	r2, r2, #1
 80014ee:	441a      	add	r2, r3
 80014f0:	0092      	lsls	r2, r2, #2
 80014f2:	440a      	add	r2, r1
 80014f4:	3208      	adds	r2, #8
 80014f6:	88f9      	ldrh	r1, [r7, #6]
 80014f8:	8011      	strh	r1, [r2, #0]
 80014fa:	4908      	ldr	r1, [pc, #32]	; (800151c <createTile+0xb0>)
 80014fc:	461a      	mov	r2, r3
 80014fe:	0052      	lsls	r2, r2, #1
 8001500:	441a      	add	r2, r3
 8001502:	0093      	lsls	r3, r2, #2
 8001504:	461a      	mov	r2, r3
 8001506:	188b      	adds	r3, r1, r2
 8001508:	330a      	adds	r3, #10
 800150a:	88ba      	ldrh	r2, [r7, #4]
 800150c:	801a      	strh	r2, [r3, #0]
}
 800150e:	bf00      	nop
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bc90      	pop	{r4, r7}
 8001516:	4770      	bx	lr
 8001518:	20000004 	.word	0x20000004
 800151c:	20000a3c 	.word	0x20000a3c

08001520 <drawGround>:
 * @param 	x: x position of the tile
 * @param 	y: y position of the tile
 * @param 	width: width of the tile
 * @param 	height: height of the tile
 */
void drawGround(void){
 8001520:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001522:	b085      	sub	sp, #20
 8001524:	af02      	add	r7, sp, #8
    for(uint16_t i=0; i<=indexTile; i++){
 8001526:	2300      	movs	r3, #0
 8001528:	80fb      	strh	r3, [r7, #6]
 800152a:	e041      	b.n	80015b0 <drawGround+0x90>
        //Efface l'ancienne image de la tuile
		//ILI9341_DrawFilledRectangle(tiles[i].prev_pos[0], tiles[i].prev_pos[1], tiles[i].prev_pos[0]+tiles[i].width, tiles[i].prev_pos[1]+tiles[i].height, ILI9341_COLOR_WHITE);
		//Affiche la nouvelle
        ILI9341_DrawFilledRectangle(tiles[i].pos[0], tiles[i].pos[1], tiles[i].pos[0]+tiles[i].width, tiles[i].pos[1]+tiles[i].height, ILI9341_COLOR_BLACK);
 800152c:	88fa      	ldrh	r2, [r7, #6]
 800152e:	4926      	ldr	r1, [pc, #152]	; (80015c8 <drawGround+0xa8>)
 8001530:	4613      	mov	r3, r2
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	4413      	add	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	3304      	adds	r3, #4
 800153c:	8818      	ldrh	r0, [r3, #0]
 800153e:	88fa      	ldrh	r2, [r7, #6]
 8001540:	4921      	ldr	r1, [pc, #132]	; (80015c8 <drawGround+0xa8>)
 8001542:	4613      	mov	r3, r2
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	4413      	add	r3, r2
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	440b      	add	r3, r1
 800154c:	3306      	adds	r3, #6
 800154e:	881c      	ldrh	r4, [r3, #0]
 8001550:	88fa      	ldrh	r2, [r7, #6]
 8001552:	491d      	ldr	r1, [pc, #116]	; (80015c8 <drawGround+0xa8>)
 8001554:	4613      	mov	r3, r2
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	4413      	add	r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	440b      	add	r3, r1
 800155e:	3304      	adds	r3, #4
 8001560:	8819      	ldrh	r1, [r3, #0]
 8001562:	88fa      	ldrh	r2, [r7, #6]
 8001564:	4d18      	ldr	r5, [pc, #96]	; (80015c8 <drawGround+0xa8>)
 8001566:	4613      	mov	r3, r2
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	4413      	add	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	442b      	add	r3, r5
 8001570:	881b      	ldrh	r3, [r3, #0]
 8001572:	440b      	add	r3, r1
 8001574:	b29d      	uxth	r5, r3
 8001576:	88fa      	ldrh	r2, [r7, #6]
 8001578:	4913      	ldr	r1, [pc, #76]	; (80015c8 <drawGround+0xa8>)
 800157a:	4613      	mov	r3, r2
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	4413      	add	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	440b      	add	r3, r1
 8001584:	3306      	adds	r3, #6
 8001586:	8819      	ldrh	r1, [r3, #0]
 8001588:	88fa      	ldrh	r2, [r7, #6]
 800158a:	4e0f      	ldr	r6, [pc, #60]	; (80015c8 <drawGround+0xa8>)
 800158c:	4613      	mov	r3, r2
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	4413      	add	r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	4433      	add	r3, r6
 8001596:	3302      	adds	r3, #2
 8001598:	881b      	ldrh	r3, [r3, #0]
 800159a:	440b      	add	r3, r1
 800159c:	b29b      	uxth	r3, r3
 800159e:	2200      	movs	r2, #0
 80015a0:	9200      	str	r2, [sp, #0]
 80015a2:	462a      	mov	r2, r5
 80015a4:	4621      	mov	r1, r4
 80015a6:	f002 fabb 	bl	8003b20 <ILI9341_DrawFilledRectangle>
    for(uint16_t i=0; i<=indexTile; i++){
 80015aa:	88fb      	ldrh	r3, [r7, #6]
 80015ac:	3301      	adds	r3, #1
 80015ae:	80fb      	strh	r3, [r7, #6]
 80015b0:	88fb      	ldrh	r3, [r7, #6]
 80015b2:	4a06      	ldr	r2, [pc, #24]	; (80015cc <drawGround+0xac>)
 80015b4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80015b8:	4293      	cmp	r3, r2
 80015ba:	ddb7      	ble.n	800152c <drawGround+0xc>
    }
}
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000a3c 	.word	0x20000a3c
 80015cc:	20000004 	.word	0x20000004

080015d0 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'exécution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesurées (adc_converted_value)
 * @post	Chaque canal non utilisé comme analogique a un champ à -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numérique. Chaque canal non utilisé verra sa case à -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 80015d6:	2300      	movs	r3, #0
 80015d8:	73fb      	strb	r3, [r7, #15]
 80015da:	e006      	b.n	80015ea <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
 80015de:	4a34      	ldr	r2, [pc, #208]	; (80016b0 <PORTS_adc_init+0xe0>)
 80015e0:	21ff      	movs	r1, #255	; 0xff
 80015e2:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 80015e4:	7bfb      	ldrb	r3, [r7, #15]
 80015e6:	3301      	adds	r3, #1
 80015e8:	73fb      	strb	r3, [r7, #15]
 80015ea:	7bfb      	ldrb	r3, [r7, #15]
 80015ec:	2b12      	cmp	r3, #18
 80015ee:	d9f5      	bls.n	80015dc <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80015f0:	2307      	movs	r3, #7
 80015f2:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 80015f8:	2301      	movs	r3, #1
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	2300      	movs	r3, #0
 80015fe:	2203      	movs	r2, #3
 8001600:	2101      	movs	r1, #1
 8001602:	482c      	ldr	r0, [pc, #176]	; (80016b4 <PORTS_adc_init+0xe4>)
 8001604:	f000 fa0e 	bl	8001a24 <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	b25a      	sxtb	r2, r3
 800160c:	4b28      	ldr	r3, [pc, #160]	; (80016b0 <PORTS_adc_init+0xe0>)
 800160e:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3301      	adds	r3, #1
 8001614:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 8001616:	2300      	movs	r3, #0
 8001618:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 800161a:	463b      	mov	r3, r7
 800161c:	4619      	mov	r1, r3
 800161e:	4826      	ldr	r0, [pc, #152]	; (80016b8 <PORTS_adc_init+0xe8>)
 8001620:	f002 fd7c 	bl	800411c <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8001624:	2301      	movs	r3, #1
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	2300      	movs	r3, #0
 800162a:	2203      	movs	r2, #3
 800162c:	2102      	movs	r1, #2
 800162e:	4821      	ldr	r0, [pc, #132]	; (80016b4 <PORTS_adc_init+0xe4>)
 8001630:	f000 f9f8 	bl	8001a24 <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	b25a      	sxtb	r2, r3
 8001638:	4b1d      	ldr	r3, [pc, #116]	; (80016b0 <PORTS_adc_init+0xe0>)
 800163a:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	3301      	adds	r3, #1
 8001640:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 8001642:	2301      	movs	r3, #1
 8001644:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001646:	463b      	mov	r3, r7
 8001648:	4619      	mov	r1, r3
 800164a:	481b      	ldr	r0, [pc, #108]	; (80016b8 <PORTS_adc_init+0xe8>)
 800164c:	f002 fd66 	bl	800411c <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN2
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8001650:	2301      	movs	r3, #1
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	2300      	movs	r3, #0
 8001656:	2203      	movs	r2, #3
 8001658:	2104      	movs	r1, #4
 800165a:	4816      	ldr	r0, [pc, #88]	; (80016b4 <PORTS_adc_init+0xe4>)
 800165c:	f000 f9e2 	bl	8001a24 <BSP_GPIO_PinCfg>
		adc_id[ADC_2] = (int8_t)sConfig.Rank;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	b25a      	sxtb	r2, r3
 8001664:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <PORTS_adc_init+0xe0>)
 8001666:	709a      	strb	r2, [r3, #2]
		sConfig.Rank++;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3301      	adds	r3, #1
 800166c:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_2;
 800166e:	2302      	movs	r3, #2
 8001670:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8001672:	463b      	mov	r3, r7
 8001674:	4619      	mov	r1, r3
 8001676:	4810      	ldr	r0, [pc, #64]	; (80016b8 <PORTS_adc_init+0xe8>)
 8001678:	f002 fd50 	bl	800411c <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN3
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 800167c:	2301      	movs	r3, #1
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	2300      	movs	r3, #0
 8001682:	2203      	movs	r2, #3
 8001684:	2108      	movs	r1, #8
 8001686:	480b      	ldr	r0, [pc, #44]	; (80016b4 <PORTS_adc_init+0xe4>)
 8001688:	f000 f9cc 	bl	8001a24 <BSP_GPIO_PinCfg>
		adc_id[ADC_3] = (int8_t)sConfig.Rank;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	b25a      	sxtb	r2, r3
 8001690:	4b07      	ldr	r3, [pc, #28]	; (80016b0 <PORTS_adc_init+0xe0>)
 8001692:	70da      	strb	r2, [r3, #3]
		sConfig.Rank++;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3301      	adds	r3, #1
 8001698:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_3;
 800169a:	2303      	movs	r3, #3
 800169c:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 800169e:	463b      	mov	r3, r7
 80016a0:	4619      	mov	r1, r3
 80016a2:	4805      	ldr	r0, [pc, #20]	; (80016b8 <PORTS_adc_init+0xe8>)
 80016a4:	f002 fd3a 	bl	800411c <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_17;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif

}
 80016a8:	bf00      	nop
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	200013e8 	.word	0x200013e8
 80016b4:	40010800 	.word	0x40010800
 80016b8:	200013fc 	.word	0x200013fc

080016bc <ADC_init>:
 * @brief	Cette fonction initialise le périphérique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'exécution de cette fonction, des conversions analogiques sont menées en permanence par l'ADC... et mettent à jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 80016c2:	4b4a      	ldr	r3, [pc, #296]	; (80017ec <ADC_init+0x130>)
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	4a49      	ldr	r2, [pc, #292]	; (80017ec <ADC_init+0x130>)
 80016c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016cc:	6193      	str	r3, [r2, #24]
 80016ce:	4b47      	ldr	r3, [pc, #284]	; (80017ec <ADC_init+0x130>)
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 80016da:	4b44      	ldr	r3, [pc, #272]	; (80017ec <ADC_init+0x130>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016e2:	4a42      	ldr	r2, [pc, #264]	; (80017ec <ADC_init+0x130>)
 80016e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016e8:	6053      	str	r3, [r2, #4]

	//Déclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette période de mesure !)
 80016ea:	2200      	movs	r2, #0
 80016ec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016f0:	2002      	movs	r0, #2
 80016f2:	f000 ff41 	bl	8002578 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 80016f6:	2002      	movs	r0, #2
 80016f8:	f001 f886 	bl	8002808 <TIMER_get_phandler>
 80016fc:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 80016fe:	2330      	movs	r3, #48	; 0x30
 8001700:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001702:	2380      	movs	r3, #128	; 0x80
 8001704:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8001706:	f107 030c 	add.w	r3, r7, #12
 800170a:	4619      	mov	r1, r3
 800170c:	6978      	ldr	r0, [r7, #20]
 800170e:	f004 ff49 	bl	80065a4 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 8001712:	2140      	movs	r1, #64	; 0x40
 8001714:	6978      	ldr	r0, [r7, #20]
 8001716:	f004 febc 	bl	8006492 <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800171a:	4b35      	ldr	r3, [pc, #212]	; (80017f0 <ADC_init+0x134>)
 800171c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001720:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 8001722:	4b33      	ldr	r3, [pc, #204]	; (80017f0 <ADC_init+0x134>)
 8001724:	4a33      	ldr	r2, [pc, #204]	; (80017f4 <ADC_init+0x138>)
 8001726:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8001728:	4b31      	ldr	r3, [pc, #196]	; (80017f0 <ADC_init+0x134>)
 800172a:	2200      	movs	r2, #0
 800172c:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 800172e:	4b30      	ldr	r3, [pc, #192]	; (80017f0 <ADC_init+0x134>)
 8001730:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001734:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 8001736:	4b2e      	ldr	r3, [pc, #184]	; (80017f0 <ADC_init+0x134>)
 8001738:	2200      	movs	r2, #0
 800173a:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 800173c:	4b2c      	ldr	r3, [pc, #176]	; (80017f0 <ADC_init+0x134>)
 800173e:	2204      	movs	r2, #4
 8001740:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8001742:	4b2b      	ldr	r3, [pc, #172]	; (80017f0 <ADC_init+0x134>)
 8001744:	2200      	movs	r2, #0
 8001746:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8001748:	4b29      	ldr	r3, [pc, #164]	; (80017f0 <ADC_init+0x134>)
 800174a:	2200      	movs	r2, #0
 800174c:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 800174e:	4828      	ldr	r0, [pc, #160]	; (80017f0 <ADC_init+0x134>)
 8001750:	f002 fb08 	bl	8003d64 <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 8001754:	f7ff ff3c 	bl	80015d0 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001758:	4b24      	ldr	r3, [pc, #144]	; (80017ec <ADC_init+0x130>)
 800175a:	695b      	ldr	r3, [r3, #20]
 800175c:	4a23      	ldr	r2, [pc, #140]	; (80017ec <ADC_init+0x130>)
 800175e:	f043 0301 	orr.w	r3, r3, #1
 8001762:	6153      	str	r3, [r2, #20]
 8001764:	4b21      	ldr	r3, [pc, #132]	; (80017ec <ADC_init+0x130>)
 8001766:	695b      	ldr	r3, [r3, #20]
 8001768:	f003 0301 	and.w	r3, r3, #1
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 8001770:	4b21      	ldr	r3, [pc, #132]	; (80017f8 <ADC_init+0x13c>)
 8001772:	4a22      	ldr	r2, [pc, #136]	; (80017fc <ADC_init+0x140>)
 8001774:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 8001776:	4b20      	ldr	r3, [pc, #128]	; (80017f8 <ADC_init+0x13c>)
 8001778:	2200      	movs	r2, #0
 800177a:	629a      	str	r2, [r3, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 800177c:	4b1e      	ldr	r3, [pc, #120]	; (80017f8 <ADC_init+0x13c>)
 800177e:	2200      	movs	r2, #0
 8001780:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 8001782:	4b1d      	ldr	r3, [pc, #116]	; (80017f8 <ADC_init+0x13c>)
 8001784:	2200      	movs	r2, #0
 8001786:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au périphérique DMA qu'il doit copier des données d'un périphérique vers la mémoire.
 8001788:	4b1b      	ldr	r3, [pc, #108]	; (80017f8 <ADC_init+0x13c>)
 800178a:	2200      	movs	r2, #0
 800178c:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des données n'est pas incrémentée (il se sert dans le même registre de l'ADC pour chaque nouvelle donnée)
 800178e:	4b1a      	ldr	r3, [pc, #104]	; (80017f8 <ADC_init+0x13c>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des données est  incrémentée (il range les données en mémoire dans un tableau)
 8001794:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <ADC_init+0x13c>)
 8001796:	2280      	movs	r2, #128	; 0x80
 8001798:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800179a:	4b17      	ldr	r3, [pc, #92]	; (80017f8 <ADC_init+0x13c>)
 800179c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017a0:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017a2:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <ADC_init+0x13c>)
 80017a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017a8:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 80017aa:	4b13      	ldr	r3, [pc, #76]	; (80017f8 <ADC_init+0x13c>)
 80017ac:	2220      	movs	r2, #32
 80017ae:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 80017b0:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <ADC_init+0x13c>)
 80017b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017b6:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 80017b8:	480f      	ldr	r0, [pc, #60]	; (80017f8 <ADC_init+0x13c>)
 80017ba:	f002 ffb3 	bl	8004724 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 80017be:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <ADC_init+0x134>)
 80017c0:	4a0d      	ldr	r2, [pc, #52]	; (80017f8 <ADC_init+0x13c>)
 80017c2:	621a      	str	r2, [r3, #32]
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <ADC_init+0x13c>)
 80017c6:	4a0a      	ldr	r2, [pc, #40]	; (80017f0 <ADC_init+0x134>)
 80017c8:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2100      	movs	r1, #0
 80017ce:	200b      	movs	r0, #11
 80017d0:	f002 ff65 	bl	800469e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption à chaque fin de remplissage DMA... décommentez cette ligne.
 80017d4:	200b      	movs	r0, #11
 80017d6:	f002 ff7e 	bl	80046d6 <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 80017da:	2204      	movs	r2, #4
 80017dc:	4908      	ldr	r1, [pc, #32]	; (8001800 <ADC_init+0x144>)
 80017de:	4804      	ldr	r0, [pc, #16]	; (80017f0 <ADC_init+0x134>)
 80017e0:	f002 fba2 	bl	8003f28 <HAL_ADC_Start_DMA>

}
 80017e4:	bf00      	nop
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40021000 	.word	0x40021000
 80017f0:	200013fc 	.word	0x200013fc
 80017f4:	40012400 	.word	0x40012400
 80017f8:	2000142c 	.word	0x2000142c
 80017fc:	40020008 	.word	0x40020008
 8001800:	2000139c 	.word	0x2000139c

08001804 <ADC_getValue>:
* @param	channel : un canal de ADC_0 à ADC_15
* @retval 	un entier signé sur 16 bits, correspondant à la valeur demandée, pouvant aller de 0 à 4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas été initialisé (le define USE_ADCx correspondant est commenté)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	4a0d      	ldr	r2, [pc, #52]	; (8001848 <ADC_getValue+0x44>)
 8001812:	56d3      	ldrsb	r3, [r2, r3]
 8001814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001818:	d002      	beq.n	8001820 <ADC_getValue+0x1c>
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	2b12      	cmp	r3, #18
 800181e:	d907      	bls.n	8001830 <ADC_getValue+0x2c>
	{
		printf("Lecture de la valeur du canal analogique numérique %d : non utilisé ou non initialisé !\n", channel);
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	4619      	mov	r1, r3
 8001824:	4809      	ldr	r0, [pc, #36]	; (800184c <ADC_getValue+0x48>)
 8001826:	f005 fddd 	bl	80073e4 <printf>
		return -1;
 800182a:	f04f 33ff 	mov.w	r3, #4294967295
 800182e:	e007      	b.n	8001840 <ADC_getValue+0x3c>
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	4a05      	ldr	r2, [pc, #20]	; (8001848 <ADC_getValue+0x44>)
 8001834:	56d3      	ldrsb	r3, [r2, r3]
 8001836:	461a      	mov	r2, r3
 8001838:	4b05      	ldr	r3, [pc, #20]	; (8001850 <ADC_getValue+0x4c>)
 800183a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800183e:	b21b      	sxth	r3, r3
}
 8001840:	4618      	mov	r0, r3
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200013e8 	.word	0x200013e8
 800184c:	0800d138 	.word	0x0800d138
 8001850:	2000139c 	.word	0x2000139c

08001854 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001858:	4b07      	ldr	r3, [pc, #28]	; (8001878 <DMA1_Channel1_IRQHandler+0x24>)
 800185a:	2201      	movs	r2, #1
 800185c:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 800185e:	4807      	ldr	r0, [pc, #28]	; (800187c <DMA1_Channel1_IRQHandler+0x28>)
 8001860:	f003 f890 	bl	8004984 <HAL_DMA_IRQHandler>
	if(callback_function)
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <DMA1_Channel1_IRQHandler+0x2c>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d002      	beq.n	8001872 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 800186c:	4b04      	ldr	r3, [pc, #16]	; (8001880 <DMA1_Channel1_IRQHandler+0x2c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4798      	blx	r3
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20001474 	.word	0x20001474
 800187c:	2000142c 	.word	0x2000142c
 8001880:	20001470 	.word	0x20001470

08001884 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	2201      	movs	r2, #1
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001898:	4b10      	ldr	r3, [pc, #64]	; (80018dc <EXTI_call+0x58>)
 800189a:	695a      	ldr	r2, [r3, #20]
 800189c:	89fb      	ldrh	r3, [r7, #14]
 800189e:	4013      	ands	r3, r2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d016      	beq.n	80018d2 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 80018a4:	4a0d      	ldr	r2, [pc, #52]	; (80018dc <EXTI_call+0x58>)
 80018a6:	89fb      	ldrh	r3, [r7, #14]
 80018a8:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80018aa:	4b0d      	ldr	r3, [pc, #52]	; (80018e0 <EXTI_call+0x5c>)
 80018ac:	881a      	ldrh	r2, [r3, #0]
 80018ae:	89fb      	ldrh	r3, [r7, #14]
 80018b0:	4013      	ands	r3, r2
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d00c      	beq.n	80018d2 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	4a0a      	ldr	r2, [pc, #40]	; (80018e4 <EXTI_call+0x60>)
 80018bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d006      	beq.n	80018d2 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	4a07      	ldr	r2, [pc, #28]	; (80018e4 <EXTI_call+0x60>)
 80018c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018cc:	89fa      	ldrh	r2, [r7, #14]
 80018ce:	4610      	mov	r0, r2
 80018d0:	4798      	blx	r3
		}
	}
}
 80018d2:	bf00      	nop
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40010400 	.word	0x40010400
 80018e0:	200014b8 	.word	0x200014b8
 80018e4:	20001478 	.word	0x20001478

080018e8 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80018ec:	2000      	movs	r0, #0
 80018ee:	f7ff ffc9 	bl	8001884 <EXTI_call>
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80018fa:	2001      	movs	r0, #1
 80018fc:	f7ff ffc2 	bl	8001884 <EXTI_call>
}
 8001900:	bf00      	nop
 8001902:	bd80      	pop	{r7, pc}

08001904 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001908:	2002      	movs	r0, #2
 800190a:	f7ff ffbb 	bl	8001884 <EXTI_call>
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}

08001912 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001916:	2003      	movs	r0, #3
 8001918:	f7ff ffb4 	bl	8001884 <EXTI_call>
}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}

08001920 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001924:	2004      	movs	r0, #4
 8001926:	f7ff ffad 	bl	8001884 <EXTI_call>
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}

0800192e <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001932:	2005      	movs	r0, #5
 8001934:	f7ff ffa6 	bl	8001884 <EXTI_call>
	EXTI_call(6);
 8001938:	2006      	movs	r0, #6
 800193a:	f7ff ffa3 	bl	8001884 <EXTI_call>
	EXTI_call(7);
 800193e:	2007      	movs	r0, #7
 8001940:	f7ff ffa0 	bl	8001884 <EXTI_call>
	EXTI_call(8);
 8001944:	2008      	movs	r0, #8
 8001946:	f7ff ff9d 	bl	8001884 <EXTI_call>
	EXTI_call(9);
 800194a:	2009      	movs	r0, #9
 800194c:	f7ff ff9a 	bl	8001884 <EXTI_call>
}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}

08001954 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001958:	200a      	movs	r0, #10
 800195a:	f7ff ff93 	bl	8001884 <EXTI_call>
	EXTI_call(11);
 800195e:	200b      	movs	r0, #11
 8001960:	f7ff ff90 	bl	8001884 <EXTI_call>
	EXTI_call(12);
 8001964:	200c      	movs	r0, #12
 8001966:	f7ff ff8d 	bl	8001884 <EXTI_call>
	EXTI_call(13);
 800196a:	200d      	movs	r0, #13
 800196c:	f7ff ff8a 	bl	8001884 <EXTI_call>
	EXTI_call(14);
 8001970:	200e      	movs	r0, #14
 8001972:	f7ff ff87 	bl	8001884 <EXTI_call>
	EXTI_call(15);
 8001976:	200f      	movs	r0, #15
 8001978:	f7ff ff84 	bl	8001884 <EXTI_call>
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}

08001980 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001980:	b480      	push	{r7}
 8001982:	b087      	sub	sp, #28
 8001984:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001986:	4b26      	ldr	r3, [pc, #152]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	4a25      	ldr	r2, [pc, #148]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 800198c:	f043 0304 	orr.w	r3, r3, #4
 8001990:	6193      	str	r3, [r2, #24]
 8001992:	4b23      	ldr	r3, [pc, #140]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	f003 0304 	and.w	r3, r3, #4
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800199e:	4b20      	ldr	r3, [pc, #128]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	4a1f      	ldr	r2, [pc, #124]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019a4:	f043 0308 	orr.w	r3, r3, #8
 80019a8:	6193      	str	r3, [r2, #24]
 80019aa:	4b1d      	ldr	r3, [pc, #116]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	f003 0308 	and.w	r3, r3, #8
 80019b2:	613b      	str	r3, [r7, #16]
 80019b4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80019b6:	4b1a      	ldr	r3, [pc, #104]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019b8:	699b      	ldr	r3, [r3, #24]
 80019ba:	4a19      	ldr	r2, [pc, #100]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019bc:	f043 0310 	orr.w	r3, r3, #16
 80019c0:	6193      	str	r3, [r2, #24]
 80019c2:	4b17      	ldr	r3, [pc, #92]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	f003 0310 	and.w	r3, r3, #16
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80019ce:	4b14      	ldr	r3, [pc, #80]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019d0:	699b      	ldr	r3, [r3, #24]
 80019d2:	4a13      	ldr	r2, [pc, #76]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019d4:	f043 0320 	orr.w	r3, r3, #32
 80019d8:	6193      	str	r3, [r2, #24]
 80019da:	4b11      	ldr	r3, [pc, #68]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	f003 0320 	and.w	r3, r3, #32
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80019e6:	4b0e      	ldr	r3, [pc, #56]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	4a0d      	ldr	r2, [pc, #52]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019f0:	6193      	str	r3, [r2, #24]
 80019f2:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 80019f4:	699b      	ldr	r3, [r3, #24]
 80019f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019fa:	607b      	str	r3, [r7, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 80019fe:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	4a07      	ldr	r2, [pc, #28]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 8001a04:	f043 0301 	orr.w	r3, r3, #1
 8001a08:	6193      	str	r3, [r2, #24]
 8001a0a:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <BSP_GPIO_Enable+0xa0>)
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	603b      	str	r3, [r7, #0]
 8001a14:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarquée si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, réactivez ceci... mais éviter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui nécessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilisé)
#endif
}
 8001a16:	bf00      	nop
 8001a18:	371c      	adds	r7, #28
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr
 8001a20:	40021000 	.word	0x40021000

08001a24 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b088      	sub	sp, #32
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
 8001a30:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a40:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001a42:	f107 0310 	add.w	r3, r7, #16
 8001a46:	4619      	mov	r1, r3
 8001a48:	68f8      	ldr	r0, [r7, #12]
 8001a4a:	f003 f8cf 	bl	8004bec <HAL_GPIO_Init>
}
 8001a4e:	bf00      	nop
 8001a50:	3720      	adds	r7, #32
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
	...

08001a58 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a5c:	f3bf 8f4f 	dsb	sy
}
 8001a60:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001a62:	4b06      	ldr	r3, [pc, #24]	; (8001a7c <__NVIC_SystemReset+0x24>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001a6a:	4904      	ldr	r1, [pc, #16]	; (8001a7c <__NVIC_SystemReset+0x24>)
 8001a6c:	4b04      	ldr	r3, [pc, #16]	; (8001a80 <__NVIC_SystemReset+0x28>)
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a72:	f3bf 8f4f 	dsb	sy
}
 8001a76:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <__NVIC_SystemReset+0x20>
 8001a7c:	e000ed00 	.word	0xe000ed00
 8001a80:	05fa0004 	.word	0x05fa0004

08001a84 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilisé (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08a      	sub	sp, #40	; 0x28
 8001a88:	af02      	add	r7, sp, #8
 8001a8a:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a80      	ldr	r2, [pc, #512]	; (8001c90 <SPI_Init+0x20c>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d00a      	beq.n	8001aaa <SPI_Init+0x26>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4a7f      	ldr	r2, [pc, #508]	; (8001c94 <SPI_Init+0x210>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d006      	beq.n	8001aaa <SPI_Init+0x26>
 8001a9c:	4a7e      	ldr	r2, [pc, #504]	; (8001c98 <SPI_Init+0x214>)
 8001a9e:	211e      	movs	r1, #30
 8001aa0:	487e      	ldr	r0, [pc, #504]	; (8001c9c <SPI_Init+0x218>)
 8001aa2:	f005 fc9f 	bl	80073e4 <printf>
 8001aa6:	f7ff ffd7 	bl	8001a58 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a79      	ldr	r2, [pc, #484]	; (8001c94 <SPI_Init+0x210>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	bf0c      	ite	eq
 8001ab2:	2301      	moveq	r3, #1
 8001ab4:	2300      	movne	r3, #0
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8001aba:	7ffb      	ldrb	r3, [r7, #31]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d130      	bne.n	8001b22 <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8001ac0:	4b77      	ldr	r3, [pc, #476]	; (8001ca0 <SPI_Init+0x21c>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	4a76      	ldr	r2, [pc, #472]	; (8001ca0 <SPI_Init+0x21c>)
 8001ac6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001aca:	6193      	str	r3, [r2, #24]
 8001acc:	4b74      	ldr	r3, [pc, #464]	; (8001ca0 <SPI_Init+0x21c>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ad4:	61bb      	str	r3, [r7, #24]
 8001ad6:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad8:	4b71      	ldr	r3, [pc, #452]	; (8001ca0 <SPI_Init+0x21c>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	4a70      	ldr	r2, [pc, #448]	; (8001ca0 <SPI_Init+0x21c>)
 8001ade:	f043 0304 	orr.w	r3, r3, #4
 8001ae2:	6193      	str	r3, [r2, #24]
 8001ae4:	4b6e      	ldr	r3, [pc, #440]	; (8001ca0 <SPI_Init+0x21c>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	f003 0304 	and.w	r3, r3, #4
 8001aec:	617b      	str	r3, [r7, #20]
 8001aee:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001af0:	2303      	movs	r3, #3
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	2301      	movs	r3, #1
 8001af6:	2202      	movs	r2, #2
 8001af8:	2120      	movs	r1, #32
 8001afa:	486a      	ldr	r0, [pc, #424]	; (8001ca4 <SPI_Init+0x220>)
 8001afc:	f7ff ff92 	bl	8001a24 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001b00:	2303      	movs	r3, #3
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	2301      	movs	r3, #1
 8001b06:	2200      	movs	r2, #0
 8001b08:	2140      	movs	r1, #64	; 0x40
 8001b0a:	4866      	ldr	r0, [pc, #408]	; (8001ca4 <SPI_Init+0x220>)
 8001b0c:	f7ff ff8a 	bl	8001a24 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001b10:	2303      	movs	r3, #3
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	2301      	movs	r3, #1
 8001b16:	2202      	movs	r2, #2
 8001b18:	2180      	movs	r1, #128	; 0x80
 8001b1a:	4862      	ldr	r0, [pc, #392]	; (8001ca4 <SPI_Init+0x220>)
 8001b1c:	f7ff ff82 	bl	8001a24 <BSP_GPIO_PinCfg>
 8001b20:	e032      	b.n	8001b88 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8001b22:	4b5f      	ldr	r3, [pc, #380]	; (8001ca0 <SPI_Init+0x21c>)
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	4a5e      	ldr	r2, [pc, #376]	; (8001ca0 <SPI_Init+0x21c>)
 8001b28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b2c:	61d3      	str	r3, [r2, #28]
 8001b2e:	4b5c      	ldr	r3, [pc, #368]	; (8001ca0 <SPI_Init+0x21c>)
 8001b30:	69db      	ldr	r3, [r3, #28]
 8001b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b36:	613b      	str	r3, [r7, #16]
 8001b38:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b3a:	4b59      	ldr	r3, [pc, #356]	; (8001ca0 <SPI_Init+0x21c>)
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	4a58      	ldr	r2, [pc, #352]	; (8001ca0 <SPI_Init+0x21c>)
 8001b40:	f043 0308 	orr.w	r3, r3, #8
 8001b44:	6193      	str	r3, [r2, #24]
 8001b46:	4b56      	ldr	r3, [pc, #344]	; (8001ca0 <SPI_Init+0x21c>)
 8001b48:	699b      	ldr	r3, [r3, #24]
 8001b4a:	f003 0308 	and.w	r3, r3, #8
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001b52:	2303      	movs	r3, #3
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	2301      	movs	r3, #1
 8001b58:	2202      	movs	r2, #2
 8001b5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b5e:	4852      	ldr	r0, [pc, #328]	; (8001ca8 <SPI_Init+0x224>)
 8001b60:	f7ff ff60 	bl	8001a24 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001b64:	2303      	movs	r3, #3
 8001b66:	9300      	str	r3, [sp, #0]
 8001b68:	2301      	movs	r3, #1
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b70:	484d      	ldr	r0, [pc, #308]	; (8001ca8 <SPI_Init+0x224>)
 8001b72:	f7ff ff57 	bl	8001a24 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001b76:	2303      	movs	r3, #3
 8001b78:	9300      	str	r3, [sp, #0]
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b82:	4849      	ldr	r0, [pc, #292]	; (8001ca8 <SPI_Init+0x224>)
 8001b84:	f7ff ff4e 	bl	8001a24 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8001b88:	7ffb      	ldrb	r3, [r7, #31]
 8001b8a:	4a48      	ldr	r2, [pc, #288]	; (8001cac <SPI_Init+0x228>)
 8001b8c:	2158      	movs	r1, #88	; 0x58
 8001b8e:	fb01 f303 	mul.w	r3, r1, r3
 8001b92:	4413      	add	r3, r2
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b98:	7ffb      	ldrb	r3, [r7, #31]
 8001b9a:	4a44      	ldr	r2, [pc, #272]	; (8001cac <SPI_Init+0x228>)
 8001b9c:	2158      	movs	r1, #88	; 0x58
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	4413      	add	r3, r2
 8001ba4:	331c      	adds	r3, #28
 8001ba6:	2210      	movs	r2, #16
 8001ba8:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8001baa:	7ffb      	ldrb	r3, [r7, #31]
 8001bac:	4a3f      	ldr	r2, [pc, #252]	; (8001cac <SPI_Init+0x228>)
 8001bae:	2158      	movs	r1, #88	; 0x58
 8001bb0:	fb01 f303 	mul.w	r3, r1, r3
 8001bb4:	4413      	add	r3, r2
 8001bb6:	3314      	adds	r3, #20
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bbc:	7ffb      	ldrb	r3, [r7, #31]
 8001bbe:	4a3b      	ldr	r2, [pc, #236]	; (8001cac <SPI_Init+0x228>)
 8001bc0:	2158      	movs	r1, #88	; 0x58
 8001bc2:	fb01 f303 	mul.w	r3, r1, r3
 8001bc6:	4413      	add	r3, r2
 8001bc8:	3310      	adds	r3, #16
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bce:	7ffb      	ldrb	r3, [r7, #31]
 8001bd0:	4a36      	ldr	r2, [pc, #216]	; (8001cac <SPI_Init+0x228>)
 8001bd2:	2158      	movs	r1, #88	; 0x58
 8001bd4:	fb01 f303 	mul.w	r3, r1, r3
 8001bd8:	4413      	add	r3, r2
 8001bda:	3328      	adds	r3, #40	; 0x28
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8001be0:	7ffb      	ldrb	r3, [r7, #31]
 8001be2:	4a32      	ldr	r2, [pc, #200]	; (8001cac <SPI_Init+0x228>)
 8001be4:	2158      	movs	r1, #88	; 0x58
 8001be6:	fb01 f303 	mul.w	r3, r1, r3
 8001bea:	4413      	add	r3, r2
 8001bec:	332c      	adds	r3, #44	; 0x2c
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001bf2:	7ffb      	ldrb	r3, [r7, #31]
 8001bf4:	4a2d      	ldr	r2, [pc, #180]	; (8001cac <SPI_Init+0x228>)
 8001bf6:	2158      	movs	r1, #88	; 0x58
 8001bf8:	fb01 f303 	mul.w	r3, r1, r3
 8001bfc:	4413      	add	r3, r2
 8001bfe:	330c      	adds	r3, #12
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8001c04:	7ffb      	ldrb	r3, [r7, #31]
 8001c06:	4a29      	ldr	r2, [pc, #164]	; (8001cac <SPI_Init+0x228>)
 8001c08:	2158      	movs	r1, #88	; 0x58
 8001c0a:	fb01 f303 	mul.w	r3, r1, r3
 8001c0e:	4413      	add	r3, r2
 8001c10:	3308      	adds	r3, #8
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c16:	7ffb      	ldrb	r3, [r7, #31]
 8001c18:	4a24      	ldr	r2, [pc, #144]	; (8001cac <SPI_Init+0x228>)
 8001c1a:	2158      	movs	r1, #88	; 0x58
 8001c1c:	fb01 f303 	mul.w	r3, r1, r3
 8001c20:	4413      	add	r3, r2
 8001c22:	3320      	adds	r3, #32
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8001c28:	7ffb      	ldrb	r3, [r7, #31]
 8001c2a:	4a20      	ldr	r2, [pc, #128]	; (8001cac <SPI_Init+0x228>)
 8001c2c:	2158      	movs	r1, #88	; 0x58
 8001c2e:	fb01 f303 	mul.w	r3, r1, r3
 8001c32:	4413      	add	r3, r2
 8001c34:	3304      	adds	r3, #4
 8001c36:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c3a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8001c3c:	7ffb      	ldrb	r3, [r7, #31]
 8001c3e:	4a1b      	ldr	r2, [pc, #108]	; (8001cac <SPI_Init+0x228>)
 8001c40:	2158      	movs	r1, #88	; 0x58
 8001c42:	fb01 f303 	mul.w	r3, r1, r3
 8001c46:	4413      	add	r3, r2
 8001c48:	3318      	adds	r3, #24
 8001c4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c4e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8001c50:	7ffb      	ldrb	r3, [r7, #31]
 8001c52:	4a16      	ldr	r2, [pc, #88]	; (8001cac <SPI_Init+0x228>)
 8001c54:	2158      	movs	r1, #88	; 0x58
 8001c56:	fb01 f303 	mul.w	r3, r1, r3
 8001c5a:	4413      	add	r3, r2
 8001c5c:	3324      	adds	r3, #36	; 0x24
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8001c62:	7ffb      	ldrb	r3, [r7, #31]
 8001c64:	4a11      	ldr	r2, [pc, #68]	; (8001cac <SPI_Init+0x228>)
 8001c66:	2158      	movs	r1, #88	; 0x58
 8001c68:	fb01 f303 	mul.w	r3, r1, r3
 8001c6c:	4413      	add	r3, r2
 8001c6e:	3351      	adds	r3, #81	; 0x51
 8001c70:	2200      	movs	r2, #0
 8001c72:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8001c74:	7ffb      	ldrb	r3, [r7, #31]
 8001c76:	2258      	movs	r2, #88	; 0x58
 8001c78:	fb02 f303 	mul.w	r3, r2, r3
 8001c7c:	4a0b      	ldr	r2, [pc, #44]	; (8001cac <SPI_Init+0x228>)
 8001c7e:	4413      	add	r3, r2
 8001c80:	4618      	mov	r0, r3
 8001c82:	f004 fb3d 	bl	8006300 <HAL_SPI_Init>
}
 8001c86:	bf00      	nop
 8001c88:	3720      	adds	r7, #32
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40013000 	.word	0x40013000
 8001c94:	40003800 	.word	0x40003800
 8001c98:	0800d194 	.word	0x0800d194
 8001c9c:	0800d1b4 	.word	0x0800d1b4
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	40010800 	.word	0x40010800
 8001ca8:	40010c00 	.word	0x40010c00
 8001cac:	200014bc 	.word	0x200014bc

08001cb0 <SPI_ReadNoRegister>:
 * @brief Cette fonction sert à recevoir une donnée sur l'un des bus SPI.
 * @param SPIx est le SPI à lire.
 * @retval cette fonction retourne la donnée lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a14      	ldr	r2, [pc, #80]	; (8001d0c <SPI_ReadNoRegister+0x5c>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d00a      	beq.n	8001cd6 <SPI_ReadNoRegister+0x26>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a13      	ldr	r2, [pc, #76]	; (8001d10 <SPI_ReadNoRegister+0x60>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d006      	beq.n	8001cd6 <SPI_ReadNoRegister+0x26>
 8001cc8:	4a12      	ldr	r2, [pc, #72]	; (8001d14 <SPI_ReadNoRegister+0x64>)
 8001cca:	2164      	movs	r1, #100	; 0x64
 8001ccc:	4812      	ldr	r0, [pc, #72]	; (8001d18 <SPI_ReadNoRegister+0x68>)
 8001cce:	f005 fb89 	bl	80073e4 <printf>
 8001cd2:	f7ff fec1 	bl	8001a58 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a0d      	ldr	r2, [pc, #52]	; (8001d10 <SPI_ReadNoRegister+0x60>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	bf0c      	ite	eq
 8001cde:	2301      	moveq	r3, #1
 8001ce0:	2300      	movne	r3, #0
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
 8001cec:	2258      	movs	r2, #88	; 0x58
 8001cee:	fb02 f303 	mul.w	r3, r2, r3
 8001cf2:	4a0a      	ldr	r2, [pc, #40]	; (8001d1c <SPI_ReadNoRegister+0x6c>)
 8001cf4:	1898      	adds	r0, r3, r2
 8001cf6:	f107 010e 	add.w	r1, r7, #14
 8001cfa:	2364      	movs	r3, #100	; 0x64
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f003 feac 	bl	8005a5a <HAL_SPI_Receive>
	return data;
 8001d02:	7bbb      	ldrb	r3, [r7, #14]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40013000 	.word	0x40013000
 8001d10:	40003800 	.word	0x40003800
 8001d14:	0800d194 	.word	0x0800d194
 8001d18:	0800d1b4 	.word	0x0800d1b4
 8001d1c:	200014bc 	.word	0x200014bc

08001d20 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert à envoyer une donnée sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donnée.
 * @param data est la donnée à envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4a12      	ldr	r2, [pc, #72]	; (8001d78 <SPI_WriteNoRegister+0x58>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d00a      	beq.n	8001d4a <SPI_WriteNoRegister+0x2a>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a11      	ldr	r2, [pc, #68]	; (8001d7c <SPI_WriteNoRegister+0x5c>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d006      	beq.n	8001d4a <SPI_WriteNoRegister+0x2a>
 8001d3c:	4a10      	ldr	r2, [pc, #64]	; (8001d80 <SPI_WriteNoRegister+0x60>)
 8001d3e:	217f      	movs	r1, #127	; 0x7f
 8001d40:	4810      	ldr	r0, [pc, #64]	; (8001d84 <SPI_WriteNoRegister+0x64>)
 8001d42:	f005 fb4f 	bl	80073e4 <printf>
 8001d46:	f7ff fe87 	bl	8001a58 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a0b      	ldr	r2, [pc, #44]	; (8001d7c <SPI_WriteNoRegister+0x5c>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	bf0c      	ite	eq
 8001d52:	2301      	moveq	r3, #1
 8001d54:	2300      	movne	r3, #0
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	2258      	movs	r2, #88	; 0x58
 8001d5e:	fb02 f303 	mul.w	r3, r2, r3
 8001d62:	4a09      	ldr	r2, [pc, #36]	; (8001d88 <SPI_WriteNoRegister+0x68>)
 8001d64:	1898      	adds	r0, r3, r2
 8001d66:	1cf9      	adds	r1, r7, #3
 8001d68:	2364      	movs	r3, #100	; 0x64
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f003 fd15 	bl	800579a <HAL_SPI_Transmit>
}
 8001d70:	bf00      	nop
 8001d72:	3710      	adds	r7, #16
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40013000 	.word	0x40013000
 8001d7c:	40003800 	.word	0x40003800
 8001d80:	0800d194 	.word	0x0800d194
 8001d84:	0800d1b4 	.word	0x0800d1b4
 8001d88:	200014bc 	.word	0x200014bc

08001d8c <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les données.
 * @param *data est la donnée à envoyer.
 * @param count est le nombre de données à envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	4613      	mov	r3, r2
 8001d98:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4a12      	ldr	r2, [pc, #72]	; (8001de8 <SPI_WriteMultiNoRegister+0x5c>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d00a      	beq.n	8001db8 <SPI_WriteMultiNoRegister+0x2c>
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	4a11      	ldr	r2, [pc, #68]	; (8001dec <SPI_WriteMultiNoRegister+0x60>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d006      	beq.n	8001db8 <SPI_WriteMultiNoRegister+0x2c>
 8001daa:	4a11      	ldr	r2, [pc, #68]	; (8001df0 <SPI_WriteMultiNoRegister+0x64>)
 8001dac:	218c      	movs	r1, #140	; 0x8c
 8001dae:	4811      	ldr	r0, [pc, #68]	; (8001df4 <SPI_WriteMultiNoRegister+0x68>)
 8001db0:	f005 fb18 	bl	80073e4 <printf>
 8001db4:	f7ff fe50 	bl	8001a58 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	4a0c      	ldr	r2, [pc, #48]	; (8001dec <SPI_WriteMultiNoRegister+0x60>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	bf0c      	ite	eq
 8001dc0:	2301      	moveq	r3, #1
 8001dc2:	2300      	movne	r3, #0
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8001dc8:	7dfb      	ldrb	r3, [r7, #23]
 8001dca:	2258      	movs	r2, #88	; 0x58
 8001dcc:	fb02 f303 	mul.w	r3, r2, r3
 8001dd0:	4a09      	ldr	r2, [pc, #36]	; (8001df8 <SPI_WriteMultiNoRegister+0x6c>)
 8001dd2:	1898      	adds	r0, r3, r2
 8001dd4:	88fa      	ldrh	r2, [r7, #6]
 8001dd6:	2364      	movs	r3, #100	; 0x64
 8001dd8:	68b9      	ldr	r1, [r7, #8]
 8001dda:	f003 fcde 	bl	800579a <HAL_SPI_Transmit>
}
 8001dde:	bf00      	nop
 8001de0:	3718      	adds	r7, #24
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40013000 	.word	0x40013000
 8001dec:	40003800 	.word	0x40003800
 8001df0:	0800d194 	.word	0x0800d194
 8001df4:	0800d1b4 	.word	0x0800d1b4
 8001df8:	200014bc 	.word	0x200014bc

08001dfc <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut régler la taille des données.
 * @param DataSize est la taille des données :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	460b      	mov	r3, r1
 8001e06:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	bf14      	ite	ne
 8001e14:	2301      	movne	r3, #1
 8001e16:	2300      	moveq	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4a1e      	ldr	r2, [pc, #120]	; (8001e98 <TM_SPI_SetDataSize+0x9c>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	bf0c      	ite	eq
 8001e24:	2301      	moveq	r3, #1
 8001e26:	2300      	movne	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8001e38:	78fb      	ldrb	r3, [r7, #3]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d110      	bne.n	8001e60 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8001e3e:	7bbb      	ldrb	r3, [r7, #14]
 8001e40:	4a16      	ldr	r2, [pc, #88]	; (8001e9c <TM_SPI_SetDataSize+0xa0>)
 8001e42:	2158      	movs	r1, #88	; 0x58
 8001e44:	fb01 f303 	mul.w	r3, r1, r3
 8001e48:	4413      	add	r3, r2
 8001e4a:	330c      	adds	r3, #12
 8001e4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e50:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	601a      	str	r2, [r3, #0]
 8001e5e:	e00e      	b.n	8001e7e <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001e60:	7bbb      	ldrb	r3, [r7, #14]
 8001e62:	4a0e      	ldr	r2, [pc, #56]	; (8001e9c <TM_SPI_SetDataSize+0xa0>)
 8001e64:	2158      	movs	r1, #88	; 0x58
 8001e66:	fb01 f303 	mul.w	r3, r1, r3
 8001e6a:	4413      	add	r3, r2
 8001e6c:	330c      	adds	r3, #12
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bc80      	pop	{r7}
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	40003800 	.word	0x40003800
 8001e9c:	200014bc 	.word	0x200014bc

08001ea0 <SPI_Cmd>:
 * @brief Permet d'envoyer une commande sur le bus SPI.
 * @param SPIx le SPI dont sur lequel on veut envoyer la commande.
 * @param NewState etat a envoyer comme commande au SPI
 */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001eac:	78fb      	ldrb	r3, [r7, #3]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d006      	beq.n	8001ec0 <SPI_Cmd+0x20>
  {
    /* Enable the selected SPI peripheral */
	 SPIx->CR1 |= SPI_CR1_SPE;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
	 SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8001ebe:	e006      	b.n	8001ece <SPI_Cmd+0x2e>
	 SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8001ec8:	4013      	ands	r3, r2
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6013      	str	r3, [r2, #0]
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr

08001ed8 <SPI_setBaudRate>:
 * @param SPIx le SPI dont on veut modifier le baudRate.
 * @param BaudRate choisi, voir SPI_BAUDRATEPRESCALER_x où x vaut 2, 4, 8, 16, 32, 64, 128, 256
 * @pre SPI_Init(SPIx) must be called before
 */
void SPI_setBaudRate(SPI_TypeDef* SPIx, uint16_t SPI_BaudRatePrescaler)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	807b      	strh	r3, [r7, #2]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4a12      	ldr	r2, [pc, #72]	; (8001f30 <SPI_setBaudRate+0x58>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	bf0c      	ite	eq
 8001eec:	2301      	moveq	r3, #1
 8001eee:	2300      	movne	r3, #0
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	73fb      	strb	r3, [r7, #15]
	SPI_Cmd(SPIx, DISABLE);
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff ffd2 	bl	8001ea0 <SPI_Cmd>
	hSPI[id].Init.BaudRatePrescaler = SPI_BaudRatePrescaler;
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
 8001efe:	887a      	ldrh	r2, [r7, #2]
 8001f00:	490c      	ldr	r1, [pc, #48]	; (8001f34 <SPI_setBaudRate+0x5c>)
 8001f02:	2058      	movs	r0, #88	; 0x58
 8001f04:	fb00 f303 	mul.w	r3, r0, r3
 8001f08:	440b      	add	r3, r1
 8001f0a:	331c      	adds	r3, #28
 8001f0c:	601a      	str	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8001f0e:	7bfb      	ldrb	r3, [r7, #15]
 8001f10:	2258      	movs	r2, #88	; 0x58
 8001f12:	fb02 f303 	mul.w	r3, r2, r3
 8001f16:	4a07      	ldr	r2, [pc, #28]	; (8001f34 <SPI_setBaudRate+0x5c>)
 8001f18:	4413      	add	r3, r2
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f004 f9f0 	bl	8006300 <HAL_SPI_Init>
	SPI_Cmd(SPIx, ENABLE);
 8001f20:	2101      	movs	r1, #1
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7ff ffbc 	bl	8001ea0 <SPI_Cmd>
}
 8001f28:	bf00      	nop
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40003800 	.word	0x40003800
 8001f34:	200014bc 	.word	0x200014bc

08001f38 <SPI_getBaudrate>:

uint32_t SPI_getBaudrate(SPI_TypeDef* SPIx)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a0a      	ldr	r2, [pc, #40]	; (8001f6c <SPI_getBaudrate+0x34>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	bf0c      	ite	eq
 8001f48:	2301      	moveq	r3, #1
 8001f4a:	2300      	movne	r3, #0
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	73fb      	strb	r3, [r7, #15]
	return hSPI[id].Init.BaudRatePrescaler;
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
 8001f52:	4a07      	ldr	r2, [pc, #28]	; (8001f70 <SPI_getBaudrate+0x38>)
 8001f54:	2158      	movs	r1, #88	; 0x58
 8001f56:	fb01 f303 	mul.w	r3, r1, r3
 8001f5a:	4413      	add	r3, r2
 8001f5c:	331c      	adds	r3, #28
 8001f5e:	681b      	ldr	r3, [r3, #0]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40003800 	.word	0x40003800
 8001f70:	200014bc 	.word	0x200014bc

08001f74 <__NVIC_SystemReset>:
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001f78:	f3bf 8f4f 	dsb	sy
}
 8001f7c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001f7e:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <__NVIC_SystemReset+0x24>)
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001f86:	4904      	ldr	r1, [pc, #16]	; (8001f98 <__NVIC_SystemReset+0x24>)
 8001f88:	4b04      	ldr	r3, [pc, #16]	; (8001f9c <__NVIC_SystemReset+0x28>)
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f8e:	f3bf 8f4f 	dsb	sy
}
 8001f92:	bf00      	nop
    __NOP();
 8001f94:	bf00      	nop
 8001f96:	e7fd      	b.n	8001f94 <__NVIC_SystemReset+0x20>
 8001f98:	e000ed00 	.word	0xe000ed00
 8001f9c:	05fa0004 	.word	0x05fa0004

08001fa0 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des périphériques GPIO
 8001fa4:	f7ff fcec 	bl	8001980 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas être correctement reset
	GPIOA->CRL = 0x44444444;
 8001fa8:	4b25      	ldr	r3, [pc, #148]	; (8002040 <HAL_MspInit+0xa0>)
 8001faa:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fae:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001fb0:	4b23      	ldr	r3, [pc, #140]	; (8002040 <HAL_MspInit+0xa0>)
 8001fb2:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fb6:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001fb8:	4b21      	ldr	r3, [pc, #132]	; (8002040 <HAL_MspInit+0xa0>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8001fbe:	4b20      	ldr	r3, [pc, #128]	; (8002040 <HAL_MspInit+0xa0>)
 8001fc0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fc4:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001fc6:	4b1f      	ldr	r3, [pc, #124]	; (8002044 <HAL_MspInit+0xa4>)
 8001fc8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fcc:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8001fce:	4b1d      	ldr	r3, [pc, #116]	; (8002044 <HAL_MspInit+0xa4>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001fd4:	4b1b      	ldr	r3, [pc, #108]	; (8002044 <HAL_MspInit+0xa4>)
 8001fd6:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fda:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001fdc:	4b19      	ldr	r3, [pc, #100]	; (8002044 <HAL_MspInit+0xa4>)
 8001fde:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fe2:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001fe4:	4b18      	ldr	r3, [pc, #96]	; (8002048 <HAL_MspInit+0xa8>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001fea:	4b17      	ldr	r3, [pc, #92]	; (8002048 <HAL_MspInit+0xa8>)
 8001fec:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001ff0:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8001ff2:	4b15      	ldr	r3, [pc, #84]	; (8002048 <HAL_MspInit+0xa8>)
 8001ff4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001ff8:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001ffa:	4b13      	ldr	r3, [pc, #76]	; (8002048 <HAL_MspInit+0xa8>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8002000:	4b12      	ldr	r3, [pc, #72]	; (800204c <HAL_MspInit+0xac>)
 8002002:	2200      	movs	r2, #0
 8002004:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8002006:	4b11      	ldr	r3, [pc, #68]	; (800204c <HAL_MspInit+0xac>)
 8002008:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800200c:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 800200e:	4b0f      	ldr	r3, [pc, #60]	; (800204c <HAL_MspInit+0xac>)
 8002010:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002014:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8002016:	4b0d      	ldr	r3, [pc, #52]	; (800204c <HAL_MspInit+0xac>)
 8002018:	2200      	movs	r2, #0
 800201a:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <HAL_MspInit+0xb0>)
 800201e:	2200      	movs	r2, #0
 8002020:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8002022:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <HAL_MspInit+0xb0>)
 8002024:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002028:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 800202a:	4b09      	ldr	r3, [pc, #36]	; (8002050 <HAL_MspInit+0xb0>)
 800202c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002030:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8002032:	4b07      	ldr	r3, [pc, #28]	; (8002050 <HAL_MspInit+0xb0>)
 8002034:	2200      	movs	r2, #0
 8002036:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8002038:	f000 f813 	bl	8002062 <SYS_ClockConfig>
}
 800203c:	bf00      	nop
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40010800 	.word	0x40010800
 8002044:	40010c00 	.word	0x40010c00
 8002048:	40011000 	.word	0x40011000
 800204c:	40011400 	.word	0x40011400
 8002050:	40011800 	.word	0x40011800

08002054 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002058:	2003      	movs	r0, #3
 800205a:	f002 fb15 	bl	8004688 <HAL_NVIC_SetPriorityGrouping>
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}

08002062 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= désactivé
 * 	LSI (low speed internal)		= désactivé
 *
 */
void SYS_ClockConfig(void)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b090      	sub	sp, #64	; 0x40
 8002066:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8002068:	f107 0318 	add.w	r3, r7, #24
 800206c:	2228      	movs	r2, #40	; 0x28
 800206e:	2100      	movs	r1, #0
 8002070:	4618      	mov	r0, r3
 8002072:	f005 f9a3 	bl	80073bc <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8002076:	2302      	movs	r3, #2
 8002078:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800207a:	2300      	movs	r3, #0
 800207c:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800207e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002082:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002084:	2302      	movs	r3, #2
 8002086:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002088:	2310      	movs	r3, #16
 800208a:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 800208c:	2301      	movs	r3, #1
 800208e:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8002090:	2300      	movs	r3, #0
 8002092:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002094:	2300      	movs	r3, #0
 8002096:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002098:	f107 0318 	add.w	r3, r7, #24
 800209c:	4618      	mov	r0, r3
 800209e:	f002 ff59 	bl	8004f54 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80020a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020aa:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80020ac:	2300      	movs	r3, #0
 80020ae:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020b0:	2302      	movs	r3, #2
 80020b2:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80020b4:	230f      	movs	r3, #15
 80020b6:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80020b8:	1d3b      	adds	r3, r7, #4
 80020ba:	2102      	movs	r1, #2
 80020bc:	4618      	mov	r0, r3
 80020be:	f003 f9c9 	bl	8005454 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la fréquence d'horloge système.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80020c2:	f001 f981 	bl	80033c8 <SystemCoreClockUpdate>
}
 80020c6:	bf00      	nop
 80020c8:	3740      	adds	r7, #64	; 0x40
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80020d8:	2204      	movs	r2, #4
 80020da:	4902      	ldr	r1, [pc, #8]	; (80020e4 <_exit+0x14>)
 80020dc:	2001      	movs	r0, #1
 80020de:	f000 f8db 	bl	8002298 <_write>
	while (1) {
 80020e2:	e7fe      	b.n	80020e2 <_exit+0x12>
 80020e4:	0800d1f0 	.word	0x0800d1f0

080020e8 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020f8:	605a      	str	r2, [r3, #4]
	return 0;
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr

08002106 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8002106:	b480      	push	{r7}
 8002108:	af00      	add	r7, sp, #0
	return 1;
 800210a:	2301      	movs	r3, #1
}
 800210c:	4618      	mov	r0, r3
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr

08002114 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800211e:	f004 fed9 	bl	8006ed4 <__errno>
 8002122:	4603      	mov	r3, r0
 8002124:	2216      	movs	r2, #22
 8002126:	601a      	str	r2, [r3, #0]
	return (-1);
 8002128:	f04f 33ff 	mov.w	r3, #4294967295
}
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800213c:	4b11      	ldr	r3, [pc, #68]	; (8002184 <_sbrk+0x50>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d102      	bne.n	800214a <_sbrk+0x16>
		heap_end = &end;
 8002144:	4b0f      	ldr	r3, [pc, #60]	; (8002184 <_sbrk+0x50>)
 8002146:	4a10      	ldr	r2, [pc, #64]	; (8002188 <_sbrk+0x54>)
 8002148:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800214a:	4b0e      	ldr	r3, [pc, #56]	; (8002184 <_sbrk+0x50>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002150:	4b0c      	ldr	r3, [pc, #48]	; (8002184 <_sbrk+0x50>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4413      	add	r3, r2
 8002158:	466a      	mov	r2, sp
 800215a:	4293      	cmp	r3, r2
 800215c:	d907      	bls.n	800216e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800215e:	f004 feb9 	bl	8006ed4 <__errno>
 8002162:	4603      	mov	r3, r0
 8002164:	220c      	movs	r2, #12
 8002166:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002168:	f04f 33ff 	mov.w	r3, #4294967295
 800216c:	e006      	b.n	800217c <_sbrk+0x48>
	}

	heap_end += incr;
 800216e:	4b05      	ldr	r3, [pc, #20]	; (8002184 <_sbrk+0x50>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	4a03      	ldr	r2, [pc, #12]	; (8002184 <_sbrk+0x50>)
 8002178:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800217a:	68fb      	ldr	r3, [r7, #12]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20001574 	.word	0x20001574
 8002188:	20001a20 	.word	0x20001a20

0800218c <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002196:	f004 fe9d 	bl	8006ed4 <__errno>
 800219a:	4603      	mov	r3, r0
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80021a0:	6838      	ldr	r0, [r7, #0]
 80021a2:	f7ff ffc7 	bl	8002134 <_sbrk>
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ae:	d10b      	bne.n	80021c8 <_sbrk_r+0x3c>
 80021b0:	f004 fe90 	bl	8006ed4 <__errno>
 80021b4:	4603      	mov	r3, r0
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d005      	beq.n	80021c8 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80021bc:	f004 fe8a 	bl	8006ed4 <__errno>
 80021c0:	4603      	mov	r3, r0
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	601a      	str	r2, [r3, #0]
  return ret;
 80021c8:	68fb      	ldr	r3, [r7, #12]
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	71fb      	strb	r3, [r7, #7]
 80021de:	460b      	mov	r3, r1
 80021e0:	71bb      	strb	r3, [r7, #6]
 80021e2:	4613      	mov	r3, r2
 80021e4:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 80021e6:	4b08      	ldr	r3, [pc, #32]	; (8002208 <SYS_set_std_usart+0x34>)
 80021e8:	4a08      	ldr	r2, [pc, #32]	; (800220c <SYS_set_std_usart+0x38>)
 80021ea:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 80021ec:	4a08      	ldr	r2, [pc, #32]	; (8002210 <SYS_set_std_usart+0x3c>)
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 80021f2:	4a08      	ldr	r2, [pc, #32]	; (8002214 <SYS_set_std_usart+0x40>)
 80021f4:	79bb      	ldrb	r3, [r7, #6]
 80021f6:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 80021f8:	4a07      	ldr	r2, [pc, #28]	; (8002218 <SYS_set_std_usart+0x44>)
 80021fa:	797b      	ldrb	r3, [r7, #5]
 80021fc:	7013      	strb	r3, [r2, #0]
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr
 8002208:	20001570 	.word	0x20001570
 800220c:	e5e0e5e0 	.word	0xe5e0e5e0
 8002210:	2000156e 	.word	0x2000156e
 8002214:	2000156c 	.word	0x2000156c
 8002218:	2000156d 	.word	0x2000156d

0800221c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 800221c:	b580      	push	{r7, lr}
 800221e:	b088      	sub	sp, #32
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002228:	2300      	movs	r3, #0
 800222a:	61bb      	str	r3, [r7, #24]
	switch (file) {
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d122      	bne.n	8002278 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
 8002236:	e01a      	b.n	800226e <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002238:	bf00      	nop
 800223a:	4b16      	ldr	r3, [pc, #88]	; (8002294 <_read+0x78>)
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	4618      	mov	r0, r3
 8002240:	f000 fcba 	bl	8002bb8 <UART_data_ready>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d0f7      	beq.n	800223a <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800224a:	4b12      	ldr	r3, [pc, #72]	; (8002294 <_read+0x78>)
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	4618      	mov	r0, r3
 8002250:	f000 fcd0 	bl	8002bf4 <UART_get_next_byte>
 8002254:	4603      	mov	r3, r0
 8002256:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	60ba      	str	r2, [r7, #8]
 800225e:	7dfa      	ldrb	r2, [r7, #23]
 8002260:	701a      	strb	r2, [r3, #0]
				num++;
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	3301      	adds	r3, #1
 8002266:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	3301      	adds	r3, #1
 800226c:	61fb      	str	r3, [r7, #28]
 800226e:	69fa      	ldr	r2, [r7, #28]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	429a      	cmp	r2, r3
 8002274:	dbe0      	blt.n	8002238 <_read+0x1c>
			}
			break;
 8002276:	e007      	b.n	8002288 <_read+0x6c>
		default:
			errno = EBADF;
 8002278:	f004 fe2c 	bl	8006ed4 <__errno>
 800227c:	4603      	mov	r3, r0
 800227e:	2209      	movs	r2, #9
 8002280:	601a      	str	r2, [r3, #0]
			return -1;
 8002282:	f04f 33ff 	mov.w	r3, #4294967295
 8002286:	e000      	b.n	800228a <_read+0x6e>
	}
	return num;
 8002288:	69bb      	ldr	r3, [r7, #24]
}
 800228a:	4618      	mov	r0, r3
 800228c:	3720      	adds	r7, #32
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	2000156e 	.word	0x2000156e

08002298 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d003      	beq.n	80022b2 <_write+0x1a>
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d014      	beq.n	80022da <_write+0x42>
 80022b0:	e027      	b.n	8002302 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80022b2:	2300      	movs	r3, #0
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	e00b      	b.n	80022d0 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80022b8:	4b18      	ldr	r3, [pc, #96]	; (800231c <_write+0x84>)
 80022ba:	7818      	ldrb	r0, [r3, #0]
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	1c5a      	adds	r2, r3, #1
 80022c0:	60ba      	str	r2, [r7, #8]
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	4619      	mov	r1, r3
 80022c6:	f000 fcf1 	bl	8002cac <UART_putc>
			for (n = 0; n < len; n++)
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	3301      	adds	r3, #1
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	dbef      	blt.n	80022b8 <_write+0x20>
#endif
			}
			break;
 80022d8:	e01b      	b.n	8002312 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80022da:	2300      	movs	r3, #0
 80022dc:	617b      	str	r3, [r7, #20]
 80022de:	e00b      	b.n	80022f8 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80022e0:	4b0f      	ldr	r3, [pc, #60]	; (8002320 <_write+0x88>)
 80022e2:	7818      	ldrb	r0, [r3, #0]
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	1c5a      	adds	r2, r3, #1
 80022e8:	60ba      	str	r2, [r7, #8]
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	4619      	mov	r1, r3
 80022ee:	f000 fcdd 	bl	8002cac <UART_putc>
			for (n = 0; n < len; n++)
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	3301      	adds	r3, #1
 80022f6:	617b      	str	r3, [r7, #20]
 80022f8:	697a      	ldr	r2, [r7, #20]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	dbef      	blt.n	80022e0 <_write+0x48>
#endif
			}
			break;
 8002300:	e007      	b.n	8002312 <_write+0x7a>
		default:
			errno = EBADF;
 8002302:	f004 fde7 	bl	8006ed4 <__errno>
 8002306:	4603      	mov	r3, r0
 8002308:	2209      	movs	r2, #9
 800230a:	601a      	str	r2, [r3, #0]
			return -1;
 800230c:	f04f 33ff 	mov.w	r3, #4294967295
 8002310:	e000      	b.n	8002314 <_write+0x7c>
	}
	return len;
 8002312:	687b      	ldr	r3, [r7, #4]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	2000156c 	.word	0x2000156c
 8002320:	2000156d 	.word	0x2000156d

08002324 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002324:	b40f      	push	{r0, r1, r2, r3}
 8002326:	b580      	push	{r7, lr}
 8002328:	b0c2      	sub	sp, #264	; 0x108
 800232a:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 800232c:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002330:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prépare la chaine à envoyer.
 8002334:	4638      	mov	r0, r7
 8002336:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800233a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800233e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002342:	f007 fd89 	bl	8009e58 <vsnprintf>
 8002346:	4603      	mov	r3, r0
 8002348:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 800234c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002350:	2bff      	cmp	r3, #255	; 0xff
 8002352:	d902      	bls.n	800235a <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002354:	23ff      	movs	r3, #255	; 0xff
 8002356:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800235a:	463b      	mov	r3, r7
 800235c:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002360:	4619      	mov	r1, r3
 8002362:	2001      	movs	r0, #1
 8002364:	f000 fce4 	bl	8002d30 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002368:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 800236c:	4618      	mov	r0, r3
 800236e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002372:	46bd      	mov	sp, r7
 8002374:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002378:	b004      	add	sp, #16
 800237a:	4770      	bx	lr

0800237c <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002386:	4b51      	ldr	r3, [pc, #324]	; (80024cc <dump_trap_info+0x150>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a51      	ldr	r2, [pc, #324]	; (80024d0 <dump_trap_info+0x154>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d001      	beq.n	8002394 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002390:	f7ff fdf0 	bl	8001f74 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002394:	f3ef 8305 	mrs	r3, IPSR
 8002398:	60fb      	str	r3, [r7, #12]
  return(result);
 800239a:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 800239c:	b2db      	uxtb	r3, r3
 800239e:	4619      	mov	r1, r3
 80023a0:	484c      	ldr	r0, [pc, #304]	; (80024d4 <dump_trap_info+0x158>)
 80023a2:	f7ff ffbf 	bl	8002324 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	f003 0308 	and.w	r3, r3, #8
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d003      	beq.n	80023b8 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80023b0:	4849      	ldr	r0, [pc, #292]	; (80024d8 <dump_trap_info+0x15c>)
 80023b2:	f7ff ffb7 	bl	8002324 <dump_printf>
 80023b6:	e002      	b.n	80023be <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80023b8:	4848      	ldr	r0, [pc, #288]	; (80024dc <dump_trap_info+0x160>)
 80023ba:	f7ff ffb3 	bl	8002324 <dump_printf>

	int offset, i;
	offset = 0;
 80023be:	2300      	movs	r3, #0
 80023c0:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80023c2:	4847      	ldr	r0, [pc, #284]	; (80024e0 <dump_trap_info+0x164>)
 80023c4:	f7ff ffae 	bl	8002324 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	4413      	add	r3, r2
 80023d0:	6819      	ldr	r1, [r3, #0]
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	3301      	adds	r3, #1
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	4413      	add	r3, r2
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	461a      	mov	r2, r3
 80023e0:	4840      	ldr	r0, [pc, #256]	; (80024e4 <dump_trap_info+0x168>)
 80023e2:	f7ff ff9f 	bl	8002324 <dump_printf>
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	3302      	adds	r3, #2
 80023ea:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	4413      	add	r3, r2
 80023f4:	6819      	ldr	r1, [r3, #0]
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	3301      	adds	r3, #1
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	4413      	add	r3, r2
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	461a      	mov	r2, r3
 8002404:	4838      	ldr	r0, [pc, #224]	; (80024e8 <dump_trap_info+0x16c>)
 8002406:	f7ff ff8d 	bl	8002324 <dump_printf>
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	3302      	adds	r3, #2
 800240e:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	1c5a      	adds	r2, r3, #1
 8002414:	617a      	str	r2, [r7, #20]
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	4413      	add	r3, r2
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4619      	mov	r1, r3
 8002420:	4832      	ldr	r0, [pc, #200]	; (80024ec <dump_trap_info+0x170>)
 8002422:	f7ff ff7f 	bl	8002324 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	1c5a      	adds	r2, r3, #1
 800242a:	617a      	str	r2, [r7, #20]
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	4413      	add	r3, r2
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4619      	mov	r1, r3
 8002436:	482e      	ldr	r0, [pc, #184]	; (80024f0 <dump_trap_info+0x174>)
 8002438:	f7ff ff74 	bl	8002324 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	1c5a      	adds	r2, r3, #1
 8002440:	617a      	str	r2, [r7, #20]
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	4413      	add	r3, r2
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4619      	mov	r1, r3
 800244c:	4829      	ldr	r0, [pc, #164]	; (80024f4 <dump_trap_info+0x178>)
 800244e:	f7ff ff69 	bl	8002324 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	1c5a      	adds	r2, r3, #1
 8002456:	617a      	str	r2, [r7, #20]
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	4413      	add	r3, r2
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4619      	mov	r1, r3
 8002462:	4825      	ldr	r0, [pc, #148]	; (80024f8 <dump_trap_info+0x17c>)
 8002464:	f7ff ff5e 	bl	8002324 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002468:	4824      	ldr	r0, [pc, #144]	; (80024fc <dump_trap_info+0x180>)
 800246a:	f7ff ff5b 	bl	8002324 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800246e:	2300      	movs	r3, #0
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	e019      	b.n	80024a8 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	3301      	adds	r3, #1
 8002478:	f003 0303 	and.w	r3, r3, #3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d105      	bne.n	800248c <dump_trap_info+0x110>
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d002      	beq.n	800248c <dump_trap_info+0x110>
			dump_printf("\n");
 8002486:	481e      	ldr	r0, [pc, #120]	; (8002500 <dump_trap_info+0x184>)
 8002488:	f7ff ff4c 	bl	8002324 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	1c5a      	adds	r2, r3, #1
 8002490:	617a      	str	r2, [r7, #20]
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	4413      	add	r3, r2
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4619      	mov	r1, r3
 800249c:	4819      	ldr	r0, [pc, #100]	; (8002504 <dump_trap_info+0x188>)
 800249e:	f7ff ff41 	bl	8002324 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	3301      	adds	r3, #1
 80024a6:	613b      	str	r3, [r7, #16]
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	2b1f      	cmp	r3, #31
 80024ac:	dc06      	bgt.n	80024bc <dump_trap_info+0x140>
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	4413      	add	r3, r2
 80024b6:	4a14      	ldr	r2, [pc, #80]	; (8002508 <dump_trap_info+0x18c>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d3db      	bcc.n	8002474 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80024bc:	4810      	ldr	r0, [pc, #64]	; (8002500 <dump_trap_info+0x184>)
 80024be:	f7ff ff31 	bl	8002324 <dump_printf>
	dump_printf("END of Fault Handler\n");
 80024c2:	4812      	ldr	r0, [pc, #72]	; (800250c <dump_trap_info+0x190>)
 80024c4:	f7ff ff2e 	bl	8002324 <dump_printf>
	while(1);
 80024c8:	e7fe      	b.n	80024c8 <dump_trap_info+0x14c>
 80024ca:	bf00      	nop
 80024cc:	20001570 	.word	0x20001570
 80024d0:	e5e0e5e0 	.word	0xe5e0e5e0
 80024d4:	0800d234 	.word	0x0800d234
 80024d8:	0800d254 	.word	0x0800d254
 80024dc:	0800d26c 	.word	0x0800d26c
 80024e0:	0800d288 	.word	0x0800d288
 80024e4:	0800d29c 	.word	0x0800d29c
 80024e8:	0800d2bc 	.word	0x0800d2bc
 80024ec:	0800d2dc 	.word	0x0800d2dc
 80024f0:	0800d2ec 	.word	0x0800d2ec
 80024f4:	0800d300 	.word	0x0800d300
 80024f8:	0800d314 	.word	0x0800d314
 80024fc:	0800d328 	.word	0x0800d328
 8002500:	0800d338 	.word	0x0800d338
 8002504:	0800d33c 	.word	0x0800d33c
 8002508:	20005000 	.word	0x20005000
 800250c:	0800d348 	.word	0x0800d348

08002510 <BusFault_Handler>:

//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8002510:	f01e 0f04 	tst.w	lr, #4
 8002514:	bf0c      	ite	eq
 8002516:	f3ef 8008 	mrseq	r0, MSP
 800251a:	f3ef 8009 	mrsne	r0, PSP
 800251e:	4671      	mov	r1, lr
 8002520:	f7ff bf2c 	b.w	800237c <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002524:	bf00      	nop
	...

08002528 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 800252c:	4802      	ldr	r0, [pc, #8]	; (8002538 <NMI_Handler+0x10>)
 800252e:	f7ff fef9 	bl	8002324 <dump_printf>
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	0800d360 	.word	0x0800d360

0800253c <SVC_Handler>:

void SVC_Handler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002540:	4802      	ldr	r0, [pc, #8]	; (800254c <SVC_Handler+0x10>)
 8002542:	f7ff feef 	bl	8002324 <dump_printf>
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	0800d374 	.word	0x0800d374

08002550 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002554:	4802      	ldr	r0, [pc, #8]	; (8002560 <DebugMon_Handler+0x10>)
 8002556:	f7ff fee5 	bl	8002324 <dump_printf>
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	0800d394 	.word	0x0800d394

08002564 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002568:	4802      	ldr	r0, [pc, #8]	; (8002574 <PendSV_Handler+0x10>)
 800256a:	f7ff fedb 	bl	8002324 <dump_printf>
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	0800d3b0 	.word	0x0800d3b0

08002578 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activés, ses interruptions autorisées, et son décompte lancé.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002578:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800257c:	b090      	sub	sp, #64	; 0x40
 800257e:	af00      	add	r7, sp, #0
 8002580:	4603      	mov	r3, r0
 8002582:	60b9      	str	r1, [r7, #8]
 8002584:	607a      	str	r2, [r7, #4]
 8002586:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demandé.
	switch(timer_id)
 8002588:	7bfb      	ldrb	r3, [r7, #15]
 800258a:	2b03      	cmp	r3, #3
 800258c:	d83e      	bhi.n	800260c <TIMER_run_us+0x94>
 800258e:	a201      	add	r2, pc, #4	; (adr r2, 8002594 <TIMER_run_us+0x1c>)
 8002590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002594:	080025a5 	.word	0x080025a5
 8002598:	080025bf 	.word	0x080025bf
 800259c:	080025d9 	.word	0x080025d9
 80025a0:	080025f3 	.word	0x080025f3
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80025a4:	4b94      	ldr	r3, [pc, #592]	; (80027f8 <TIMER_run_us+0x280>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	4a93      	ldr	r2, [pc, #588]	; (80027f8 <TIMER_run_us+0x280>)
 80025aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80025ae:	6193      	str	r3, [r2, #24]
 80025b0:	4b91      	ldr	r3, [pc, #580]	; (80027f8 <TIMER_run_us+0x280>)
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025b8:	61fb      	str	r3, [r7, #28]
 80025ba:	69fb      	ldr	r3, [r7, #28]
			break;
 80025bc:	e027      	b.n	800260e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80025be:	4b8e      	ldr	r3, [pc, #568]	; (80027f8 <TIMER_run_us+0x280>)
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	4a8d      	ldr	r2, [pc, #564]	; (80027f8 <TIMER_run_us+0x280>)
 80025c4:	f043 0301 	orr.w	r3, r3, #1
 80025c8:	61d3      	str	r3, [r2, #28]
 80025ca:	4b8b      	ldr	r3, [pc, #556]	; (80027f8 <TIMER_run_us+0x280>)
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	61bb      	str	r3, [r7, #24]
 80025d4:	69bb      	ldr	r3, [r7, #24]
			break;
 80025d6:	e01a      	b.n	800260e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80025d8:	4b87      	ldr	r3, [pc, #540]	; (80027f8 <TIMER_run_us+0x280>)
 80025da:	69db      	ldr	r3, [r3, #28]
 80025dc:	4a86      	ldr	r2, [pc, #536]	; (80027f8 <TIMER_run_us+0x280>)
 80025de:	f043 0302 	orr.w	r3, r3, #2
 80025e2:	61d3      	str	r3, [r2, #28]
 80025e4:	4b84      	ldr	r3, [pc, #528]	; (80027f8 <TIMER_run_us+0x280>)
 80025e6:	69db      	ldr	r3, [r3, #28]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	697b      	ldr	r3, [r7, #20]
			break;
 80025f0:	e00d      	b.n	800260e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80025f2:	4b81      	ldr	r3, [pc, #516]	; (80027f8 <TIMER_run_us+0x280>)
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	4a80      	ldr	r2, [pc, #512]	; (80027f8 <TIMER_run_us+0x280>)
 80025f8:	f043 0304 	orr.w	r3, r3, #4
 80025fc:	61d3      	str	r3, [r2, #28]
 80025fe:	4b7e      	ldr	r3, [pc, #504]	; (80027f8 <TIMER_run_us+0x280>)
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	f003 0304 	and.w	r3, r3, #4
 8002606:	613b      	str	r3, [r7, #16]
 8002608:	693b      	ldr	r3, [r7, #16]
			break;
 800260a:	e000      	b.n	800260e <TIMER_run_us+0x96>
		default:
			break;
 800260c:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance à notre gestionnaire (Handle)
 800260e:	7bfa      	ldrb	r2, [r7, #15]
 8002610:	7bfb      	ldrb	r3, [r7, #15]
 8002612:	497a      	ldr	r1, [pc, #488]	; (80027fc <TIMER_run_us+0x284>)
 8002614:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002618:	4979      	ldr	r1, [pc, #484]	; (8002800 <TIMER_run_us+0x288>)
 800261a:	019b      	lsls	r3, r3, #6
 800261c:	440b      	add	r3, r1
 800261e:	601a      	str	r2, [r3, #0]

	//On détermine la fréquence des évènements comptés par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002620:	7bfb      	ldrb	r3, [r7, #15]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10d      	bne.n	8002642 <TIMER_run_us+0xca>
	{
		//Fréquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002626:	f003 f87d 	bl	8005724 <HAL_RCC_GetPCLK2Freq>
 800262a:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800262c:	4b72      	ldr	r3, [pc, #456]	; (80027f8 <TIMER_run_us+0x280>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	0adb      	lsrs	r3, r3, #11
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	2b00      	cmp	r3, #0
 8002638:	d010      	beq.n	800265c <TIMER_run_us+0xe4>
			freq *= 2;
 800263a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002640:	e00c      	b.n	800265c <TIMER_run_us+0xe4>
	}
	else
	{
		//Fréquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8002642:	f003 f85b 	bl	80056fc <HAL_RCC_GetPCLK1Freq>
 8002646:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002648:	4b6b      	ldr	r3, [pc, #428]	; (80027f8 <TIMER_run_us+0x280>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	0a1b      	lsrs	r3, r3, #8
 800264e:	f003 0307 	and.w	r3, r3, #7
 8002652:	2b00      	cmp	r3, #0
 8002654:	d002      	beq.n	800265c <TIMER_run_us+0xe4>
			freq *= 2;
 8002656:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800265c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800265e:	461a      	mov	r2, r3
 8002660:	f04f 0300 	mov.w	r3, #0
 8002664:	a162      	add	r1, pc, #392	; (adr r1, 80027f0 <TIMER_run_us+0x278>)
 8002666:	e9d1 0100 	ldrd	r0, r1, [r1]
 800266a:	f7fe fa0d 	bl	8000a88 <__aeabi_ldivmod>
 800266e:	4602      	mov	r2, r0
 8002670:	460b      	mov	r3, r1
 8002672:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	461c      	mov	r4, r3
 800267a:	f04f 0500 	mov.w	r5, #0
 800267e:	4622      	mov	r2, r4
 8002680:	462b      	mov	r3, r5
 8002682:	f04f 0000 	mov.w	r0, #0
 8002686:	f04f 0100 	mov.w	r1, #0
 800268a:	0159      	lsls	r1, r3, #5
 800268c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002690:	0150      	lsls	r0, r2, #5
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	1b12      	subs	r2, r2, r4
 8002698:	eb63 0305 	sbc.w	r3, r3, r5
 800269c:	f04f 0000 	mov.w	r0, #0
 80026a0:	f04f 0100 	mov.w	r1, #0
 80026a4:	0259      	lsls	r1, r3, #9
 80026a6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80026aa:	0250      	lsls	r0, r2, #9
 80026ac:	4602      	mov	r2, r0
 80026ae:	460b      	mov	r3, r1
 80026b0:	1912      	adds	r2, r2, r4
 80026b2:	eb45 0303 	adc.w	r3, r5, r3
 80026b6:	f04f 0000 	mov.w	r0, #0
 80026ba:	f04f 0100 	mov.w	r1, #0
 80026be:	0199      	lsls	r1, r3, #6
 80026c0:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80026c4:	0190      	lsls	r0, r2, #6
 80026c6:	1a80      	subs	r0, r0, r2
 80026c8:	eb61 0103 	sbc.w	r1, r1, r3
 80026cc:	eb10 0804 	adds.w	r8, r0, r4
 80026d0:	eb41 0905 	adc.w	r9, r1, r5
 80026d4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026d8:	4640      	mov	r0, r8
 80026da:	4649      	mov	r1, r9
 80026dc:	f7fe fa24 	bl	8000b28 <__aeabi_uldivmod>
 80026e0:	4602      	mov	r2, r0
 80026e2:	460b      	mov	r3, r1
 80026e4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 80026e8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	bf08      	it	eq
 80026f0:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80026f4:	d329      	bcc.n	800274a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 80026f6:	2301      	movs	r3, #1
 80026f8:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 80026fa:	e00e      	b.n	800271a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 80026fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8002702:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002706:	f04f 0200 	mov.w	r2, #0
 800270a:	f04f 0300 	mov.w	r3, #0
 800270e:	0842      	lsrs	r2, r0, #1
 8002710:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002714:	084b      	lsrs	r3, r1, #1
 8002716:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 800271a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800271e:	2b00      	cmp	r3, #0
 8002720:	bf08      	it	eq
 8002722:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002726:	d2e9      	bcs.n	80026fc <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit être enregistré avec un offset de -1.
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800272c:	3a01      	subs	r2, #1
 800272e:	4934      	ldr	r1, [pc, #208]	; (8002800 <TIMER_run_us+0x288>)
 8002730:	019b      	lsls	r3, r3, #6
 8002732:	440b      	add	r3, r1
 8002734:	3304      	adds	r3, #4
 8002736:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 à period-1
 8002738:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800273a:	7bfb      	ldrb	r3, [r7, #15]
 800273c:	3a01      	subs	r2, #1
 800273e:	4930      	ldr	r1, [pc, #192]	; (8002800 <TIMER_run_us+0x288>)
 8002740:	019b      	lsls	r3, r3, #6
 8002742:	440b      	add	r3, r1
 8002744:	330c      	adds	r3, #12
 8002746:	601a      	str	r2, [r3, #0]
 8002748:	e00e      	b.n	8002768 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 800274a:	7bfb      	ldrb	r3, [r7, #15]
 800274c:	4a2c      	ldr	r2, [pc, #176]	; (8002800 <TIMER_run_us+0x288>)
 800274e:	019b      	lsls	r3, r3, #6
 8002750:	4413      	add	r3, r2
 8002752:	3304      	adds	r3, #4
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8002758:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800275a:	7bfb      	ldrb	r3, [r7, #15]
 800275c:	3a01      	subs	r2, #1
 800275e:	4928      	ldr	r1, [pc, #160]	; (8002800 <TIMER_run_us+0x288>)
 8002760:	019b      	lsls	r3, r3, #6
 8002762:	440b      	add	r3, r1
 8002764:	330c      	adds	r3, #12
 8002766:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002768:	7bfb      	ldrb	r3, [r7, #15]
 800276a:	4a25      	ldr	r2, [pc, #148]	; (8002800 <TIMER_run_us+0x288>)
 800276c:	019b      	lsls	r3, r3, #6
 800276e:	4413      	add	r3, r2
 8002770:	3310      	adds	r3, #16
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	4a21      	ldr	r2, [pc, #132]	; (8002800 <TIMER_run_us+0x288>)
 800277a:	019b      	lsls	r3, r3, #6
 800277c:	4413      	add	r3, r2
 800277e:	3308      	adds	r3, #8
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]

	// On applique les paramètres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002784:	7bfb      	ldrb	r3, [r7, #15]
 8002786:	019b      	lsls	r3, r3, #6
 8002788:	4a1d      	ldr	r2, [pc, #116]	; (8002800 <TIMER_run_us+0x288>)
 800278a:	4413      	add	r3, r2
 800278c:	4618      	mov	r0, r3
 800278e:	f003 fe29 	bl	80063e4 <HAL_TIM_Base_Init>

	if(enable_irq)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d011      	beq.n	80027bc <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8002798:	7bfb      	ldrb	r3, [r7, #15]
 800279a:	4618      	mov	r0, r3
 800279c:	f000 f8b0 	bl	8002900 <clear_it_status>
		// On fixe les priorités des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	4a18      	ldr	r2, [pc, #96]	; (8002804 <TIMER_run_us+0x28c>)
 80027a4:	56d3      	ldrsb	r3, [r2, r3]
 80027a6:	2201      	movs	r2, #1
 80027a8:	2104      	movs	r1, #4
 80027aa:	4618      	mov	r0, r3
 80027ac:	f001 ff77 	bl	800469e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80027b0:	7bfb      	ldrb	r3, [r7, #15]
 80027b2:	4a14      	ldr	r2, [pc, #80]	; (8002804 <TIMER_run_us+0x28c>)
 80027b4:	56d3      	ldrsb	r3, [r2, r3]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f001 ff8d 	bl	80046d6 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	019b      	lsls	r3, r3, #6
 80027c0:	4a0f      	ldr	r2, [pc, #60]	; (8002800 <TIMER_run_us+0x288>)
 80027c2:	4413      	add	r3, r2
 80027c4:	4618      	mov	r0, r3
 80027c6:	f003 fe41 	bl	800644c <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80027ca:	7bfb      	ldrb	r3, [r7, #15]
 80027cc:	4a0c      	ldr	r2, [pc, #48]	; (8002800 <TIMER_run_us+0x288>)
 80027ce:	019b      	lsls	r3, r3, #6
 80027d0:	4413      	add	r3, r2
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
 80027d8:	4909      	ldr	r1, [pc, #36]	; (8002800 <TIMER_run_us+0x288>)
 80027da:	019b      	lsls	r3, r3, #6
 80027dc:	440b      	add	r3, r1
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f042 0201 	orr.w	r2, r2, #1
 80027e4:	601a      	str	r2, [r3, #0]
}
 80027e6:	bf00      	nop
 80027e8:	3740      	adds	r7, #64	; 0x40
 80027ea:	46bd      	mov	sp, r7
 80027ec:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80027f0:	d4a51000 	.word	0xd4a51000
 80027f4:	000000e8 	.word	0x000000e8
 80027f8:	40021000 	.word	0x40021000
 80027fc:	20000008 	.word	0x20000008
 8002800:	20001578 	.word	0x20001578
 8002804:	0800f3e8 	.word	0x0800f3e8

08002808 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Récupération de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8002812:	79fb      	ldrb	r3, [r7, #7]
 8002814:	019b      	lsls	r3, r3, #6
 8002816:	4a03      	ldr	r2, [pc, #12]	; (8002824 <TIMER_get_phandler+0x1c>)
 8002818:	4413      	add	r3, r2
}
 800281a:	4618      	mov	r0, r3
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr
 8002824:	20001578 	.word	0x20001578

08002828 <TIMER1_user_handler_it>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER1_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0

}
 800282c:	bf00      	nop
 800282e:	46bd      	mov	sp, r7
 8002830:	bc80      	pop	{r7}
 8002832:	4770      	bx	lr

08002834 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0

}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr

08002840 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0

}
 8002844:	bf00      	nop
 8002846:	46bd      	mov	sp, r7
 8002848:	bc80      	pop	{r7}
 800284a:	4770      	bx	lr

0800284c <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0

}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr

08002858 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 800285c:	4b07      	ldr	r3, [pc, #28]	; (800287c <TIM1_UP_IRQHandler+0x24>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	2b01      	cmp	r3, #1
 8002868:	d106      	bne.n	8002878 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800286a:	4b04      	ldr	r3, [pc, #16]	; (800287c <TIM1_UP_IRQHandler+0x24>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f06f 0201 	mvn.w	r2, #1
 8002872:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8002874:	f7ff ffd8 	bl	8002828 <TIMER1_user_handler_it>
	}
}
 8002878:	bf00      	nop
 800287a:	bd80      	pop	{r7, pc}
 800287c:	20001578 	.word	0x20001578

08002880 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8002884:	4b07      	ldr	r3, [pc, #28]	; (80028a4 <TIM2_IRQHandler+0x24>)
 8002886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b01      	cmp	r3, #1
 8002890:	d106      	bne.n	80028a0 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002892:	4b04      	ldr	r3, [pc, #16]	; (80028a4 <TIM2_IRQHandler+0x24>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	f06f 0201 	mvn.w	r2, #1
 800289a:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800289c:	f7ff ffca 	bl	8002834 <TIMER2_user_handler_it>
	}
}
 80028a0:	bf00      	nop
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20001578 	.word	0x20001578

080028a8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80028ac:	4b08      	ldr	r3, [pc, #32]	; (80028d0 <TIM3_IRQHandler+0x28>)
 80028ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d107      	bne.n	80028cc <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80028bc:	4b04      	ldr	r3, [pc, #16]	; (80028d0 <TIM3_IRQHandler+0x28>)
 80028be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028c2:	f06f 0201 	mvn.w	r2, #1
 80028c6:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80028c8:	f7ff ffba 	bl	8002840 <TIMER3_user_handler_it>
	}
}
 80028cc:	bf00      	nop
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	20001578 	.word	0x20001578

080028d4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80028d8:	4b08      	ldr	r3, [pc, #32]	; (80028fc <TIM4_IRQHandler+0x28>)
 80028da:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d107      	bne.n	80028f8 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80028e8:	4b04      	ldr	r3, [pc, #16]	; (80028fc <TIM4_IRQHandler+0x28>)
 80028ea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80028ee:	f06f 0201 	mvn.w	r2, #1
 80028f2:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80028f4:	f7ff ffaa 	bl	800284c <TIMER4_user_handler_it>
	}
}
 80028f8:	bf00      	nop
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	20001578 	.word	0x20001578

08002900 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquité
 */
void clear_it_status(timer_id_e timer_id){
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	4603      	mov	r3, r0
 8002908:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	2b03      	cmp	r3, #3
 800290e:	d825      	bhi.n	800295c <clear_it_status+0x5c>
 8002910:	a201      	add	r2, pc, #4	; (adr r2, 8002918 <clear_it_status+0x18>)
 8002912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002916:	bf00      	nop
 8002918:	08002929 	.word	0x08002929
 800291c:	08002935 	.word	0x08002935
 8002920:	08002941 	.word	0x08002941
 8002924:	0800294f 	.word	0x0800294f
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8002928:	4b0f      	ldr	r3, [pc, #60]	; (8002968 <clear_it_status+0x68>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f06f 0201 	mvn.w	r2, #1
 8002930:	611a      	str	r2, [r3, #16]
			break;
 8002932:	e014      	b.n	800295e <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002934:	4b0c      	ldr	r3, [pc, #48]	; (8002968 <clear_it_status+0x68>)
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	f06f 0201 	mvn.w	r2, #1
 800293c:	611a      	str	r2, [r3, #16]
			break;
 800293e:	e00e      	b.n	800295e <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002940:	4b09      	ldr	r3, [pc, #36]	; (8002968 <clear_it_status+0x68>)
 8002942:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002946:	f06f 0201 	mvn.w	r2, #1
 800294a:	611a      	str	r2, [r3, #16]
			break;
 800294c:	e007      	b.n	800295e <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800294e:	4b06      	ldr	r3, [pc, #24]	; (8002968 <clear_it_status+0x68>)
 8002950:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002954:	f06f 0201 	mvn.w	r2, #1
 8002958:	611a      	str	r2, [r3, #16]
			break;
 800295a:	e000      	b.n	800295e <clear_it_status+0x5e>
		default:
			break;
 800295c:	bf00      	nop

	}
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr
 8002968:	20001578 	.word	0x20001578

0800296c <__NVIC_EnableIRQ>:
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297a:	2b00      	cmp	r3, #0
 800297c:	db0b      	blt.n	8002996 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800297e:	79fb      	ldrb	r3, [r7, #7]
 8002980:	f003 021f 	and.w	r2, r3, #31
 8002984:	4906      	ldr	r1, [pc, #24]	; (80029a0 <__NVIC_EnableIRQ+0x34>)
 8002986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298a:	095b      	lsrs	r3, r3, #5
 800298c:	2001      	movs	r0, #1
 800298e:	fa00 f202 	lsl.w	r2, r0, r2
 8002992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr
 80029a0:	e000e100 	.word	0xe000e100

080029a4 <__NVIC_DisableIRQ>:
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	db12      	blt.n	80029dc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	f003 021f 	and.w	r2, r3, #31
 80029bc:	490a      	ldr	r1, [pc, #40]	; (80029e8 <__NVIC_DisableIRQ+0x44>)
 80029be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c2:	095b      	lsrs	r3, r3, #5
 80029c4:	2001      	movs	r0, #1
 80029c6:	fa00 f202 	lsl.w	r2, r0, r2
 80029ca:	3320      	adds	r3, #32
 80029cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80029d0:	f3bf 8f4f 	dsb	sy
}
 80029d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029d6:	f3bf 8f6f 	isb	sy
}
 80029da:	bf00      	nop
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	e000e100 	.word	0xe000e100

080029ec <__NVIC_SystemReset>:
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80029f0:	f3bf 8f4f 	dsb	sy
}
 80029f4:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80029f6:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <__NVIC_SystemReset+0x24>)
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80029fe:	4904      	ldr	r1, [pc, #16]	; (8002a10 <__NVIC_SystemReset+0x24>)
 8002a00:	4b04      	ldr	r3, [pc, #16]	; (8002a14 <__NVIC_SystemReset+0x28>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a06:	f3bf 8f4f 	dsb	sy
}
 8002a0a:	bf00      	nop
    __NOP();
 8002a0c:	bf00      	nop
 8002a0e:	e7fd      	b.n	8002a0c <__NVIC_SystemReset+0x20>
 8002a10:	e000ed00 	.word	0xe000ed00
 8002a14:	05fa0004 	.word	0x05fa0004

08002a18 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	6039      	str	r1, [r7, #0]
 8002a22:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a2a:	d806      	bhi.n	8002a3a <UART_init+0x22>
 8002a2c:	4a56      	ldr	r2, [pc, #344]	; (8002b88 <UART_init+0x170>)
 8002a2e:	218a      	movs	r1, #138	; 0x8a
 8002a30:	4856      	ldr	r0, [pc, #344]	; (8002b8c <UART_init+0x174>)
 8002a32:	f004 fcd7 	bl	80073e4 <printf>
 8002a36:	f7ff ffd9 	bl	80029ec <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002a3a:	79fb      	ldrb	r3, [r7, #7]
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d906      	bls.n	8002a4e <UART_init+0x36>
 8002a40:	4a53      	ldr	r2, [pc, #332]	; (8002b90 <UART_init+0x178>)
 8002a42:	218b      	movs	r1, #139	; 0x8b
 8002a44:	4851      	ldr	r0, [pc, #324]	; (8002b8c <UART_init+0x174>)
 8002a46:	f004 fccd 	bl	80073e4 <printf>
 8002a4a:	f7ff ffcf 	bl	80029ec <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
 8002a50:	4a50      	ldr	r2, [pc, #320]	; (8002b94 <UART_init+0x17c>)
 8002a52:	2100      	movs	r1, #0
 8002a54:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	4a4f      	ldr	r2, [pc, #316]	; (8002b98 <UART_init+0x180>)
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	4a4e      	ldr	r2, [pc, #312]	; (8002b9c <UART_init+0x184>)
 8002a64:	2100      	movs	r1, #0
 8002a66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002a6a:	79fa      	ldrb	r2, [r7, #7]
 8002a6c:	79fb      	ldrb	r3, [r7, #7]
 8002a6e:	494c      	ldr	r1, [pc, #304]	; (8002ba0 <UART_init+0x188>)
 8002a70:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002a74:	494b      	ldr	r1, [pc, #300]	; (8002ba4 <UART_init+0x18c>)
 8002a76:	019b      	lsls	r3, r3, #6
 8002a78:	440b      	add	r3, r1
 8002a7a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002a7c:	79fb      	ldrb	r3, [r7, #7]
 8002a7e:	4a49      	ldr	r2, [pc, #292]	; (8002ba4 <UART_init+0x18c>)
 8002a80:	019b      	lsls	r3, r3, #6
 8002a82:	4413      	add	r3, r2
 8002a84:	3304      	adds	r3, #4
 8002a86:	683a      	ldr	r2, [r7, #0]
 8002a88:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	4a45      	ldr	r2, [pc, #276]	; (8002ba4 <UART_init+0x18c>)
 8002a8e:	019b      	lsls	r3, r3, #6
 8002a90:	4413      	add	r3, r2
 8002a92:	3308      	adds	r3, #8
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	4a42      	ldr	r2, [pc, #264]	; (8002ba4 <UART_init+0x18c>)
 8002a9c:	019b      	lsls	r3, r3, #6
 8002a9e:	4413      	add	r3, r2
 8002aa0:	330c      	adds	r3, #12
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	4a3e      	ldr	r2, [pc, #248]	; (8002ba4 <UART_init+0x18c>)
 8002aaa:	019b      	lsls	r3, r3, #6
 8002aac:	4413      	add	r3, r2
 8002aae:	3310      	adds	r3, #16
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002ab4:	79fb      	ldrb	r3, [r7, #7]
 8002ab6:	4a3b      	ldr	r2, [pc, #236]	; (8002ba4 <UART_init+0x18c>)
 8002ab8:	019b      	lsls	r3, r3, #6
 8002aba:	4413      	add	r3, r2
 8002abc:	3318      	adds	r3, #24
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	4a37      	ldr	r2, [pc, #220]	; (8002ba4 <UART_init+0x18c>)
 8002ac6:	019b      	lsls	r3, r3, #6
 8002ac8:	4413      	add	r3, r2
 8002aca:	3314      	adds	r3, #20
 8002acc:	220c      	movs	r2, #12
 8002ace:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	4a34      	ldr	r2, [pc, #208]	; (8002ba4 <UART_init+0x18c>)
 8002ad4:	019b      	lsls	r3, r3, #6
 8002ad6:	4413      	add	r3, r2
 8002ad8:	331c      	adds	r3, #28
 8002ada:	2200      	movs	r2, #0
 8002adc:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	019b      	lsls	r3, r3, #6
 8002ae2:	4a30      	ldr	r2, [pc, #192]	; (8002ba4 <UART_init+0x18c>)
 8002ae4:	4413      	add	r3, r2
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f003 fda0 	bl	800662c <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	4a2d      	ldr	r2, [pc, #180]	; (8002ba4 <UART_init+0x18c>)
 8002af0:	019b      	lsls	r3, r3, #6
 8002af2:	4413      	add	r3, r2
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	79fb      	ldrb	r3, [r7, #7]
 8002afa:	492a      	ldr	r1, [pc, #168]	; (8002ba4 <UART_init+0x18c>)
 8002afc:	019b      	lsls	r3, r3, #6
 8002afe:	440b      	add	r3, r1
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b06:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	4a27      	ldr	r2, [pc, #156]	; (8002ba8 <UART_init+0x190>)
 8002b0c:	56d3      	ldrsb	r3, [r2, r3]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	2101      	movs	r1, #1
 8002b12:	4618      	mov	r0, r3
 8002b14:	f001 fdc3 	bl	800469e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002b18:	79fb      	ldrb	r3, [r7, #7]
 8002b1a:	4a23      	ldr	r2, [pc, #140]	; (8002ba8 <UART_init+0x190>)
 8002b1c:	56d3      	ldrsb	r3, [r2, r3]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f001 fdd9 	bl	80046d6 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
 8002b24:	79fb      	ldrb	r3, [r7, #7]
 8002b26:	019b      	lsls	r3, r3, #6
 8002b28:	4a1e      	ldr	r2, [pc, #120]	; (8002ba4 <UART_init+0x18c>)
 8002b2a:	1898      	adds	r0, r3, r2
 8002b2c:	79fb      	ldrb	r3, [r7, #7]
 8002b2e:	79fa      	ldrb	r2, [r7, #7]
 8002b30:	4919      	ldr	r1, [pc, #100]	; (8002b98 <UART_init+0x180>)
 8002b32:	5c8a      	ldrb	r2, [r1, r2]
 8002b34:	01db      	lsls	r3, r3, #7
 8002b36:	4413      	add	r3, r2
 8002b38:	4a1c      	ldr	r2, [pc, #112]	; (8002bac <UART_init+0x194>)
 8002b3a:	4413      	add	r3, r2
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	4619      	mov	r1, r3
 8002b40:	f003 fe05 	bl	800674e <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002b44:	4b1a      	ldr	r3, [pc, #104]	; (8002bb0 <UART_init+0x198>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6898      	ldr	r0, [r3, #8]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	2202      	movs	r2, #2
 8002b4e:	2100      	movs	r1, #0
 8002b50:	f004 fc5a 	bl	8007408 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002b54:	4b16      	ldr	r3, [pc, #88]	; (8002bb0 <UART_init+0x198>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68d8      	ldr	r0, [r3, #12]
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	2202      	movs	r2, #2
 8002b5e:	2100      	movs	r1, #0
 8002b60:	f004 fc52 	bl	8007408 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002b64:	4b12      	ldr	r3, [pc, #72]	; (8002bb0 <UART_init+0x198>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6858      	ldr	r0, [r3, #4]
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	2100      	movs	r1, #0
 8002b70:	f004 fc4a 	bl	8007408 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	4a0f      	ldr	r2, [pc, #60]	; (8002bb4 <UART_init+0x19c>)
 8002b78:	2101      	movs	r1, #1
 8002b7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	0800d3d8 	.word	0x0800d3d8
 8002b8c:	0800d3e8 	.word	0x0800d3e8
 8002b90:	0800d424 	.word	0x0800d424
 8002b94:	200018bc 	.word	0x200018bc
 8002b98:	200018b8 	.word	0x200018b8
 8002b9c:	200018c8 	.word	0x200018c8
 8002ba0:	20000018 	.word	0x20000018
 8002ba4:	20001678 	.word	0x20001678
 8002ba8:	0800f3ec 	.word	0x0800f3ec
 8002bac:	20001738 	.word	0x20001738
 8002bb0:	20000034 	.word	0x20000034
 8002bb4:	200018d4 	.word	0x200018d4

08002bb8 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numéro de l'UART concerné :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d906      	bls.n	8002bd6 <UART_data_ready+0x1e>
 8002bc8:	4a07      	ldr	r2, [pc, #28]	; (8002be8 <UART_data_ready+0x30>)
 8002bca:	21c8      	movs	r1, #200	; 0xc8
 8002bcc:	4807      	ldr	r0, [pc, #28]	; (8002bec <UART_data_ready+0x34>)
 8002bce:	f004 fc09 	bl	80073e4 <printf>
 8002bd2:	f7ff ff0b 	bl	80029ec <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002bd6:	79fb      	ldrb	r3, [r7, #7]
 8002bd8:	4a05      	ldr	r2, [pc, #20]	; (8002bf0 <UART_data_ready+0x38>)
 8002bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	0800d424 	.word	0x0800d424
 8002bec:	0800d3e8 	.word	0x0800d3e8
 8002bf0:	200018c8 	.word	0x200018c8

08002bf4 <UART_get_next_byte>:
 * @brief	Fonction permettant de récupérer le prochain caractère reçu dans le buffer.
 * @ret 	Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d906      	bls.n	8002c12 <UART_get_next_byte+0x1e>
 8002c04:	4a22      	ldr	r2, [pc, #136]	; (8002c90 <UART_get_next_byte+0x9c>)
 8002c06:	21d4      	movs	r1, #212	; 0xd4
 8002c08:	4822      	ldr	r0, [pc, #136]	; (8002c94 <UART_get_next_byte+0xa0>)
 8002c0a:	f004 fbeb 	bl	80073e4 <printf>
 8002c0e:	f7ff feed 	bl	80029ec <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	4a20      	ldr	r2, [pc, #128]	; (8002c98 <UART_get_next_byte+0xa4>)
 8002c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <UART_get_next_byte+0x2e>
		return 0;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	e031      	b.n	8002c86 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002c22:	79fa      	ldrb	r2, [r7, #7]
 8002c24:	79fb      	ldrb	r3, [r7, #7]
 8002c26:	491d      	ldr	r1, [pc, #116]	; (8002c9c <UART_get_next_byte+0xa8>)
 8002c28:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002c2c:	491c      	ldr	r1, [pc, #112]	; (8002ca0 <UART_get_next_byte+0xac>)
 8002c2e:	01d2      	lsls	r2, r2, #7
 8002c30:	440a      	add	r2, r1
 8002c32:	4413      	add	r3, r2
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002c38:	79fb      	ldrb	r3, [r7, #7]
 8002c3a:	4a18      	ldr	r2, [pc, #96]	; (8002c9c <UART_get_next_byte+0xa8>)
 8002c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c40:	1c5a      	adds	r2, r3, #1
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c48:	4914      	ldr	r1, [pc, #80]	; (8002c9c <UART_get_next_byte+0xa8>)
 8002c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	4a14      	ldr	r2, [pc, #80]	; (8002ca4 <UART_get_next_byte+0xb0>)
 8002c52:	56d3      	ldrsb	r3, [r2, r3]
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff fea5 	bl	80029a4 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	4a12      	ldr	r2, [pc, #72]	; (8002ca8 <UART_get_next_byte+0xb4>)
 8002c5e:	5cd3      	ldrb	r3, [r2, r3]
 8002c60:	4619      	mov	r1, r3
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	4a0d      	ldr	r2, [pc, #52]	; (8002c9c <UART_get_next_byte+0xa8>)
 8002c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c6a:	4299      	cmp	r1, r3
 8002c6c:	d104      	bne.n	8002c78 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	4a09      	ldr	r2, [pc, #36]	; (8002c98 <UART_get_next_byte+0xa4>)
 8002c72:	2100      	movs	r1, #0
 8002c74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002c78:	79fb      	ldrb	r3, [r7, #7]
 8002c7a:	4a0a      	ldr	r2, [pc, #40]	; (8002ca4 <UART_get_next_byte+0xb0>)
 8002c7c:	56d3      	ldrsb	r3, [r2, r3]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff fe74 	bl	800296c <__NVIC_EnableIRQ>
	return ret;
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	0800d424 	.word	0x0800d424
 8002c94:	0800d3e8 	.word	0x0800d3e8
 8002c98:	200018c8 	.word	0x200018c8
 8002c9c:	200018bc 	.word	0x200018bc
 8002ca0:	20001738 	.word	0x20001738
 8002ca4:	0800f3ec 	.word	0x0800f3ec
 8002ca8:	200018b8 	.word	0x200018b8

08002cac <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	460a      	mov	r2, r1
 8002cb6:	71fb      	strb	r3, [r7, #7]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002cbc:	79fb      	ldrb	r3, [r7, #7]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d907      	bls.n	8002cd2 <UART_putc+0x26>
 8002cc2:	4a16      	ldr	r2, [pc, #88]	; (8002d1c <UART_putc+0x70>)
 8002cc4:	f240 113d 	movw	r1, #317	; 0x13d
 8002cc8:	4815      	ldr	r0, [pc, #84]	; (8002d20 <UART_putc+0x74>)
 8002cca:	f004 fb8b 	bl	80073e4 <printf>
 8002cce:	f7ff fe8d 	bl	80029ec <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8002cd2:	79fb      	ldrb	r3, [r7, #7]
 8002cd4:	4a13      	ldr	r2, [pc, #76]	; (8002d24 <UART_putc+0x78>)
 8002cd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d019      	beq.n	8002d12 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	4a11      	ldr	r2, [pc, #68]	; (8002d28 <UART_putc+0x7c>)
 8002ce2:	56d3      	ldrsb	r3, [r2, r3]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff fe5d 	bl	80029a4 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	019b      	lsls	r3, r3, #6
 8002cee:	4a0f      	ldr	r2, [pc, #60]	; (8002d2c <UART_putc+0x80>)
 8002cf0:	4413      	add	r3, r2
 8002cf2:	1db9      	adds	r1, r7, #6
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f003 fce5 	bl	80066c6 <HAL_UART_Transmit_IT>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	4a09      	ldr	r2, [pc, #36]	; (8002d28 <UART_putc+0x7c>)
 8002d04:	56d3      	ldrsb	r3, [r2, r3]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff fe30 	bl	800296c <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002d0c:	7bfb      	ldrb	r3, [r7, #15]
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d0e5      	beq.n	8002cde <UART_putc+0x32>
	}
}
 8002d12:	bf00      	nop
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	0800d424 	.word	0x0800d424
 8002d20:	0800d3e8 	.word	0x0800d3e8
 8002d24:	200018d4 	.word	0x200018d4
 8002d28:	0800f3ec 	.word	0x0800f3ec
 8002d2c:	20001678 	.word	0x20001678

08002d30 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie forcée bloquante sur l'UART (à utiliser en IT, en cas d'extrême recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b087      	sub	sp, #28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
 8002d3c:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002d3e:	7bfb      	ldrb	r3, [r7, #15]
 8002d40:	4a13      	ldr	r2, [pc, #76]	; (8002d90 <UART_impolite_force_puts_on_uart+0x60>)
 8002d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d01d      	beq.n	8002d86 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	4a11      	ldr	r2, [pc, #68]	; (8002d94 <UART_impolite_force_puts_on_uart+0x64>)
 8002d4e:	019b      	lsls	r3, r3, #6
 8002d50:	4413      	add	r3, r2
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8002d56:	2300      	movs	r3, #0
 8002d58:	617b      	str	r3, [r7, #20]
 8002d5a:	e010      	b.n	8002d7e <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002d5c:	bf00      	nop
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d0f9      	beq.n	8002d5e <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002d6a:	68ba      	ldr	r2, [r7, #8]
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	4413      	add	r3, r2
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	617b      	str	r3, [r7, #20]
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d3ea      	bcc.n	8002d5c <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8002d86:	bf00      	nop
 8002d88:	371c      	adds	r7, #28
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bc80      	pop	{r7}
 8002d8e:	4770      	bx	lr
 8002d90:	200018d4 	.word	0x200018d4
 8002d94:	20001678 	.word	0x20001678

08002d98 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002d9c:	4802      	ldr	r0, [pc, #8]	; (8002da8 <USART1_IRQHandler+0x10>)
 8002d9e:	f003 fd2b 	bl	80067f8 <HAL_UART_IRQHandler>
}
 8002da2:	bf00      	nop
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20001678 	.word	0x20001678

08002dac <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002db0:	4802      	ldr	r0, [pc, #8]	; (8002dbc <USART2_IRQHandler+0x10>)
 8002db2:	f003 fd21 	bl	80067f8 <HAL_UART_IRQHandler>
}
 8002db6:	bf00      	nop
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	200016b8 	.word	0x200016b8

08002dc0 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002dc4:	4802      	ldr	r0, [pc, #8]	; (8002dd0 <USART3_IRQHandler+0x10>)
 8002dc6:	f003 fd17 	bl	80067f8 <HAL_UART_IRQHandler>
}
 8002dca:	bf00      	nop
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	200016f8 	.word	0x200016f8

08002dd4 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appelée en interruption UART par le module HAL_UART.
 * @post	L'octet reçu est rangé dans le buffer correspondant.
 * @post	La réception en IT du prochain octet est ré-activée.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a1e      	ldr	r2, [pc, #120]	; (8002e5c <HAL_UART_RxCpltCallback+0x88>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d102      	bne.n	8002dec <HAL_UART_RxCpltCallback+0x18>
 8002de6:	2300      	movs	r3, #0
 8002de8:	73fb      	strb	r3, [r7, #15]
 8002dea:	e00e      	b.n	8002e0a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a1b      	ldr	r2, [pc, #108]	; (8002e60 <HAL_UART_RxCpltCallback+0x8c>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d102      	bne.n	8002dfc <HAL_UART_RxCpltCallback+0x28>
 8002df6:	2301      	movs	r3, #1
 8002df8:	73fb      	strb	r3, [r7, #15]
 8002dfa:	e006      	b.n	8002e0a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a18      	ldr	r2, [pc, #96]	; (8002e64 <HAL_UART_RxCpltCallback+0x90>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d126      	bne.n	8002e54 <HAL_UART_RxCpltCallback+0x80>
 8002e06:	2302      	movs	r3, #2
 8002e08:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	4a16      	ldr	r2, [pc, #88]	; (8002e68 <HAL_UART_RxCpltCallback+0x94>)
 8002e0e:	2101      	movs	r1, #1
 8002e10:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Déplacement pointeur en écriture
 8002e14:	7bfb      	ldrb	r3, [r7, #15]
 8002e16:	4a15      	ldr	r2, [pc, #84]	; (8002e6c <HAL_UART_RxCpltCallback+0x98>)
 8002e18:	5cd3      	ldrb	r3, [r2, r3]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	425a      	negs	r2, r3
 8002e1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e22:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e26:	bf58      	it	pl
 8002e28:	4253      	negpl	r3, r2
 8002e2a:	7bfa      	ldrb	r2, [r7, #15]
 8002e2c:	b2d9      	uxtb	r1, r3
 8002e2e:	4b0f      	ldr	r3, [pc, #60]	; (8002e6c <HAL_UART_RxCpltCallback+0x98>)
 8002e30:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Réactivation de la réception d'un caractère
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
 8002e34:	019b      	lsls	r3, r3, #6
 8002e36:	4a0e      	ldr	r2, [pc, #56]	; (8002e70 <HAL_UART_RxCpltCallback+0x9c>)
 8002e38:	1898      	adds	r0, r3, r2
 8002e3a:	7bfb      	ldrb	r3, [r7, #15]
 8002e3c:	7bfa      	ldrb	r2, [r7, #15]
 8002e3e:	490b      	ldr	r1, [pc, #44]	; (8002e6c <HAL_UART_RxCpltCallback+0x98>)
 8002e40:	5c8a      	ldrb	r2, [r1, r2]
 8002e42:	01db      	lsls	r3, r3, #7
 8002e44:	4413      	add	r3, r2
 8002e46:	4a0b      	ldr	r2, [pc, #44]	; (8002e74 <HAL_UART_RxCpltCallback+0xa0>)
 8002e48:	4413      	add	r3, r2
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	f003 fc7e 	bl	800674e <HAL_UART_Receive_IT>
 8002e52:	e000      	b.n	8002e56 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8002e54:	bf00      	nop
}
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40013800 	.word	0x40013800
 8002e60:	40004400 	.word	0x40004400
 8002e64:	40004800 	.word	0x40004800
 8002e68:	200018c8 	.word	0x200018c8
 8002e6c:	200018b8 	.word	0x200018b8
 8002e70:	20001678 	.word	0x20001678
 8002e74:	20001738 	.word	0x20001738

08002e78 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appelée par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numéro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilisé
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b08c      	sub	sp, #48	; 0x30
 8002e7c:	af02      	add	r7, sp, #8
 8002e7e:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	22c0      	movs	r2, #192	; 0xc0
 8002e86:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2200      	movs	r2, #0
 8002eae:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a53      	ldr	r2, [pc, #332]	; (800300c <HAL_UART_MspInit+0x194>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d142      	bne.n	8002f48 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8002ec2:	4b53      	ldr	r3, [pc, #332]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	4a52      	ldr	r2, [pc, #328]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002ec8:	f043 0301 	orr.w	r3, r3, #1
 8002ecc:	6193      	str	r3, [r2, #24]
 8002ece:	4b50      	ldr	r3, [pc, #320]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	623b      	str	r3, [r7, #32]
 8002ed8:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002eda:	4b4d      	ldr	r3, [pc, #308]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	4a4c      	ldr	r2, [pc, #304]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002ee0:	f043 0308 	orr.w	r3, r3, #8
 8002ee4:	6193      	str	r3, [r2, #24]
 8002ee6:	4b4a      	ldr	r3, [pc, #296]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002ee8:	699b      	ldr	r3, [r3, #24]
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	61fb      	str	r3, [r7, #28]
 8002ef0:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	2202      	movs	r2, #2
 8002efa:	2140      	movs	r1, #64	; 0x40
 8002efc:	4845      	ldr	r0, [pc, #276]	; (8003014 <HAL_UART_MspInit+0x19c>)
 8002efe:	f7fe fd91 	bl	8001a24 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002f02:	2303      	movs	r3, #3
 8002f04:	9300      	str	r3, [sp, #0]
 8002f06:	2301      	movs	r3, #1
 8002f08:	2200      	movs	r2, #0
 8002f0a:	2180      	movs	r1, #128	; 0x80
 8002f0c:	4841      	ldr	r0, [pc, #260]	; (8003014 <HAL_UART_MspInit+0x19c>)
 8002f0e:	f7fe fd89 	bl	8001a24 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8002f12:	4b41      	ldr	r3, [pc, #260]	; (8003018 <HAL_UART_MspInit+0x1a0>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	627b      	str	r3, [r7, #36]	; 0x24
 8002f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002f1e:	627b      	str	r3, [r7, #36]	; 0x24
 8002f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f22:	f043 0304 	orr.w	r3, r3, #4
 8002f26:	627b      	str	r3, [r7, #36]	; 0x24
 8002f28:	4a3b      	ldr	r2, [pc, #236]	; (8003018 <HAL_UART_MspInit+0x1a0>)
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f2c:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8002f2e:	4b38      	ldr	r3, [pc, #224]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	4a37      	ldr	r2, [pc, #220]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002f34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f38:	6193      	str	r3, [r2, #24]
 8002f3a:	4b35      	ldr	r3, [pc, #212]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f42:	61bb      	str	r3, [r7, #24]
 8002f44:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8002f46:	e05c      	b.n	8003002 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a33      	ldr	r2, [pc, #204]	; (800301c <HAL_UART_MspInit+0x1a4>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d128      	bne.n	8002fa4 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002f52:	4b2f      	ldr	r3, [pc, #188]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	4a2e      	ldr	r2, [pc, #184]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002f58:	f043 0304 	orr.w	r3, r3, #4
 8002f5c:	6193      	str	r3, [r2, #24]
 8002f5e:	4b2c      	ldr	r3, [pc, #176]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002f60:	699b      	ldr	r3, [r3, #24]
 8002f62:	f003 0304 	and.w	r3, r3, #4
 8002f66:	617b      	str	r3, [r7, #20]
 8002f68:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	9300      	str	r3, [sp, #0]
 8002f6e:	2301      	movs	r3, #1
 8002f70:	2202      	movs	r2, #2
 8002f72:	2104      	movs	r1, #4
 8002f74:	482a      	ldr	r0, [pc, #168]	; (8003020 <HAL_UART_MspInit+0x1a8>)
 8002f76:	f7fe fd55 	bl	8001a24 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	9300      	str	r3, [sp, #0]
 8002f7e:	2301      	movs	r3, #1
 8002f80:	2200      	movs	r2, #0
 8002f82:	2108      	movs	r1, #8
 8002f84:	4826      	ldr	r0, [pc, #152]	; (8003020 <HAL_UART_MspInit+0x1a8>)
 8002f86:	f7fe fd4d 	bl	8001a24 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002f8a:	4b21      	ldr	r3, [pc, #132]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	4a20      	ldr	r2, [pc, #128]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002f90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f94:	61d3      	str	r3, [r2, #28]
 8002f96:	4b1e      	ldr	r3, [pc, #120]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9e:	613b      	str	r3, [r7, #16]
 8002fa0:	693b      	ldr	r3, [r7, #16]
}
 8002fa2:	e02e      	b.n	8003002 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a1e      	ldr	r2, [pc, #120]	; (8003024 <HAL_UART_MspInit+0x1ac>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d129      	bne.n	8003002 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002fae:	4b18      	ldr	r3, [pc, #96]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	4a17      	ldr	r2, [pc, #92]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002fb4:	f043 0308 	orr.w	r3, r3, #8
 8002fb8:	6193      	str	r3, [r2, #24]
 8002fba:	4b15      	ldr	r3, [pc, #84]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	2301      	movs	r3, #1
 8002fcc:	2202      	movs	r2, #2
 8002fce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002fd2:	4810      	ldr	r0, [pc, #64]	; (8003014 <HAL_UART_MspInit+0x19c>)
 8002fd4:	f7fe fd26 	bl	8001a24 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002fd8:	2303      	movs	r3, #3
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	2301      	movs	r3, #1
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002fe4:	480b      	ldr	r0, [pc, #44]	; (8003014 <HAL_UART_MspInit+0x19c>)
 8002fe6:	f7fe fd1d 	bl	8001a24 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002fea:	4b09      	ldr	r3, [pc, #36]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	4a08      	ldr	r2, [pc, #32]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002ff0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ff4:	61d3      	str	r3, [r2, #28]
 8002ff6:	4b06      	ldr	r3, [pc, #24]	; (8003010 <HAL_UART_MspInit+0x198>)
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ffe:	60bb      	str	r3, [r7, #8]
 8003000:	68bb      	ldr	r3, [r7, #8]
}
 8003002:	bf00      	nop
 8003004:	3728      	adds	r7, #40	; 0x28
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40013800 	.word	0x40013800
 8003010:	40021000 	.word	0x40021000
 8003014:	40010c00 	.word	0x40010c00
 8003018:	40010000 	.word	0x40010000
 800301c:	40004400 	.word	0x40004400
 8003020:	40010800 	.word	0x40010800
 8003024:	40004800 	.word	0x40004800

08003028 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003034:	2b08      	cmp	r3, #8
 8003036:	d106      	bne.n	8003046 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2222      	movs	r2, #34	; 0x22
 8003042:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8003046:	bf00      	nop
 8003048:	370c      	adds	r7, #12
 800304a:	46bd      	mov	sp, r7
 800304c:	bc80      	pop	{r7}
 800304e:	4770      	bx	lr

08003050 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8003054:	4b03      	ldr	r3, [pc, #12]	; (8003064 <WWDG_IRQHandler+0x14>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4903      	ldr	r1, [pc, #12]	; (8003068 <WWDG_IRQHandler+0x18>)
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff f962 	bl	8002324 <dump_printf>
	while(1);
 8003060:	e7fe      	b.n	8003060 <WWDG_IRQHandler+0x10>
 8003062:	bf00      	nop
 8003064:	20000024 	.word	0x20000024
 8003068:	0800d4b4 	.word	0x0800d4b4

0800306c <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8003070:	4b03      	ldr	r3, [pc, #12]	; (8003080 <PVD_IRQHandler+0x14>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4903      	ldr	r1, [pc, #12]	; (8003084 <PVD_IRQHandler+0x18>)
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff f954 	bl	8002324 <dump_printf>
	while(1);
 800307c:	e7fe      	b.n	800307c <PVD_IRQHandler+0x10>
 800307e:	bf00      	nop
 8003080:	20000024 	.word	0x20000024
 8003084:	0800d4bc 	.word	0x0800d4bc

08003088 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 800308c:	4b03      	ldr	r3, [pc, #12]	; (800309c <TAMPER_IRQHandler+0x14>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4903      	ldr	r1, [pc, #12]	; (80030a0 <TAMPER_IRQHandler+0x18>)
 8003092:	4618      	mov	r0, r3
 8003094:	f7ff f946 	bl	8002324 <dump_printf>
	while(1);
 8003098:	e7fe      	b.n	8003098 <TAMPER_IRQHandler+0x10>
 800309a:	bf00      	nop
 800309c:	20000024 	.word	0x20000024
 80030a0:	0800d4c0 	.word	0x0800d4c0

080030a4 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 80030a8:	4b03      	ldr	r3, [pc, #12]	; (80030b8 <RTC_IRQHandler+0x14>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4903      	ldr	r1, [pc, #12]	; (80030bc <RTC_IRQHandler+0x18>)
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff f938 	bl	8002324 <dump_printf>
	while(1);
 80030b4:	e7fe      	b.n	80030b4 <RTC_IRQHandler+0x10>
 80030b6:	bf00      	nop
 80030b8:	20000024 	.word	0x20000024
 80030bc:	0800d4c8 	.word	0x0800d4c8

080030c0 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80030c4:	4b03      	ldr	r3, [pc, #12]	; (80030d4 <FLASH_IRQHandler+0x14>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4903      	ldr	r1, [pc, #12]	; (80030d8 <FLASH_IRQHandler+0x18>)
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7ff f92a 	bl	8002324 <dump_printf>
	while(1);
 80030d0:	e7fe      	b.n	80030d0 <FLASH_IRQHandler+0x10>
 80030d2:	bf00      	nop
 80030d4:	20000024 	.word	0x20000024
 80030d8:	0800d4cc 	.word	0x0800d4cc

080030dc <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80030e0:	4b03      	ldr	r3, [pc, #12]	; (80030f0 <RCC_IRQHandler+0x14>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4903      	ldr	r1, [pc, #12]	; (80030f4 <RCC_IRQHandler+0x18>)
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7ff f91c 	bl	8002324 <dump_printf>
	while(1);
 80030ec:	e7fe      	b.n	80030ec <RCC_IRQHandler+0x10>
 80030ee:	bf00      	nop
 80030f0:	20000024 	.word	0x20000024
 80030f4:	0800d4d4 	.word	0x0800d4d4

080030f8 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 80030fc:	4b03      	ldr	r3, [pc, #12]	; (800310c <DMA1_Channel2_IRQHandler+0x14>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4903      	ldr	r1, [pc, #12]	; (8003110 <DMA1_Channel2_IRQHandler+0x18>)
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff f90e 	bl	8002324 <dump_printf>
	while(1);
 8003108:	e7fe      	b.n	8003108 <DMA1_Channel2_IRQHandler+0x10>
 800310a:	bf00      	nop
 800310c:	20000024 	.word	0x20000024
 8003110:	0800d510 	.word	0x0800d510

08003114 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8003118:	4b03      	ldr	r3, [pc, #12]	; (8003128 <DMA1_Channel3_IRQHandler+0x14>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4903      	ldr	r1, [pc, #12]	; (800312c <DMA1_Channel3_IRQHandler+0x18>)
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff f900 	bl	8002324 <dump_printf>
	while(1);
 8003124:	e7fe      	b.n	8003124 <DMA1_Channel3_IRQHandler+0x10>
 8003126:	bf00      	nop
 8003128:	20000024 	.word	0x20000024
 800312c:	0800d520 	.word	0x0800d520

08003130 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8003134:	4b03      	ldr	r3, [pc, #12]	; (8003144 <DMA1_Channel4_IRQHandler+0x14>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4903      	ldr	r1, [pc, #12]	; (8003148 <DMA1_Channel4_IRQHandler+0x18>)
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff f8f2 	bl	8002324 <dump_printf>
	while(1);
 8003140:	e7fe      	b.n	8003140 <DMA1_Channel4_IRQHandler+0x10>
 8003142:	bf00      	nop
 8003144:	20000024 	.word	0x20000024
 8003148:	0800d530 	.word	0x0800d530

0800314c <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8003150:	4b03      	ldr	r3, [pc, #12]	; (8003160 <DMA1_Channel5_IRQHandler+0x14>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4903      	ldr	r1, [pc, #12]	; (8003164 <DMA1_Channel5_IRQHandler+0x18>)
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff f8e4 	bl	8002324 <dump_printf>
	while(1);
 800315c:	e7fe      	b.n	800315c <DMA1_Channel5_IRQHandler+0x10>
 800315e:	bf00      	nop
 8003160:	20000024 	.word	0x20000024
 8003164:	0800d540 	.word	0x0800d540

08003168 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 800316c:	4b03      	ldr	r3, [pc, #12]	; (800317c <DMA1_Channel6_IRQHandler+0x14>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4903      	ldr	r1, [pc, #12]	; (8003180 <DMA1_Channel6_IRQHandler+0x18>)
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff f8d6 	bl	8002324 <dump_printf>
	while(1);
 8003178:	e7fe      	b.n	8003178 <DMA1_Channel6_IRQHandler+0x10>
 800317a:	bf00      	nop
 800317c:	20000024 	.word	0x20000024
 8003180:	0800d550 	.word	0x0800d550

08003184 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8003188:	4b03      	ldr	r3, [pc, #12]	; (8003198 <DMA1_Channel7_IRQHandler+0x14>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4903      	ldr	r1, [pc, #12]	; (800319c <DMA1_Channel7_IRQHandler+0x18>)
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff f8c8 	bl	8002324 <dump_printf>
	while(1);
 8003194:	e7fe      	b.n	8003194 <DMA1_Channel7_IRQHandler+0x10>
 8003196:	bf00      	nop
 8003198:	20000024 	.word	0x20000024
 800319c:	0800d560 	.word	0x0800d560

080031a0 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80031a4:	4b03      	ldr	r3, [pc, #12]	; (80031b4 <ADC1_2_IRQHandler+0x14>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4903      	ldr	r1, [pc, #12]	; (80031b8 <ADC1_2_IRQHandler+0x18>)
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7ff f8ba 	bl	8002324 <dump_printf>
	while(1);
 80031b0:	e7fe      	b.n	80031b0 <ADC1_2_IRQHandler+0x10>
 80031b2:	bf00      	nop
 80031b4:	20000024 	.word	0x20000024
 80031b8:	0800d570 	.word	0x0800d570

080031bc <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80031c0:	4b03      	ldr	r3, [pc, #12]	; (80031d0 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4903      	ldr	r1, [pc, #12]	; (80031d4 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff f8ac 	bl	8002324 <dump_printf>
	while(1);
 80031cc:	e7fe      	b.n	80031cc <USB_HP_CAN1_TX_IRQHandler+0x10>
 80031ce:	bf00      	nop
 80031d0:	20000024 	.word	0x20000024
 80031d4:	0800d578 	.word	0x0800d578

080031d8 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 80031dc:	4b03      	ldr	r3, [pc, #12]	; (80031ec <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4903      	ldr	r1, [pc, #12]	; (80031f0 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff f89e 	bl	8002324 <dump_printf>
	while(1);
 80031e8:	e7fe      	b.n	80031e8 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 80031ea:	bf00      	nop
 80031ec:	20000024 	.word	0x20000024
 80031f0:	0800d588 	.word	0x0800d588

080031f4 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 80031f8:	4b03      	ldr	r3, [pc, #12]	; (8003208 <CAN1_RX1_IRQHandler+0x14>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4903      	ldr	r1, [pc, #12]	; (800320c <CAN1_RX1_IRQHandler+0x18>)
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff f890 	bl	8002324 <dump_printf>
	while(1);
 8003204:	e7fe      	b.n	8003204 <CAN1_RX1_IRQHandler+0x10>
 8003206:	bf00      	nop
 8003208:	20000024 	.word	0x20000024
 800320c:	0800d598 	.word	0x0800d598

08003210 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <CAN1_SCE_IRQHandler+0x14>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4903      	ldr	r1, [pc, #12]	; (8003228 <CAN1_SCE_IRQHandler+0x18>)
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff f882 	bl	8002324 <dump_printf>
	while(1);
 8003220:	e7fe      	b.n	8003220 <CAN1_SCE_IRQHandler+0x10>
 8003222:	bf00      	nop
 8003224:	20000024 	.word	0x20000024
 8003228:	0800d5a4 	.word	0x0800d5a4

0800322c <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003230:	4b03      	ldr	r3, [pc, #12]	; (8003240 <TIM1_BRK_IRQHandler+0x14>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4903      	ldr	r1, [pc, #12]	; (8003244 <TIM1_BRK_IRQHandler+0x18>)
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff f874 	bl	8002324 <dump_printf>
	while(1);
 800323c:	e7fe      	b.n	800323c <TIM1_BRK_IRQHandler+0x10>
 800323e:	bf00      	nop
 8003240:	20000024 	.word	0x20000024
 8003244:	0800d5b8 	.word	0x0800d5b8

08003248 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 800324c:	4b03      	ldr	r3, [pc, #12]	; (800325c <TIM1_TRG_COM_IRQHandler+0x14>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4903      	ldr	r1, [pc, #12]	; (8003260 <TIM1_TRG_COM_IRQHandler+0x18>)
 8003252:	4618      	mov	r0, r3
 8003254:	f7ff f866 	bl	8002324 <dump_printf>
	while(1);
 8003258:	e7fe      	b.n	8003258 <TIM1_TRG_COM_IRQHandler+0x10>
 800325a:	bf00      	nop
 800325c:	20000024 	.word	0x20000024
 8003260:	0800d5cc 	.word	0x0800d5cc

08003264 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8003268:	4b03      	ldr	r3, [pc, #12]	; (8003278 <TIM1_CC_IRQHandler+0x14>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4903      	ldr	r1, [pc, #12]	; (800327c <TIM1_CC_IRQHandler+0x18>)
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff f858 	bl	8002324 <dump_printf>
	while(1);
 8003274:	e7fe      	b.n	8003274 <TIM1_CC_IRQHandler+0x10>
 8003276:	bf00      	nop
 8003278:	20000024 	.word	0x20000024
 800327c:	0800d5dc 	.word	0x0800d5dc

08003280 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8003284:	4b03      	ldr	r3, [pc, #12]	; (8003294 <I2C1_EV_IRQHandler+0x14>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4903      	ldr	r1, [pc, #12]	; (8003298 <I2C1_EV_IRQHandler+0x18>)
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff f84a 	bl	8002324 <dump_printf>
	while(1);
 8003290:	e7fe      	b.n	8003290 <I2C1_EV_IRQHandler+0x10>
 8003292:	bf00      	nop
 8003294:	20000024 	.word	0x20000024
 8003298:	0800d5fc 	.word	0x0800d5fc

0800329c <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80032a0:	4b03      	ldr	r3, [pc, #12]	; (80032b0 <I2C1_ER_IRQHandler+0x14>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4903      	ldr	r1, [pc, #12]	; (80032b4 <I2C1_ER_IRQHandler+0x18>)
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff f83c 	bl	8002324 <dump_printf>
	while(1);
 80032ac:	e7fe      	b.n	80032ac <I2C1_ER_IRQHandler+0x10>
 80032ae:	bf00      	nop
 80032b0:	20000024 	.word	0x20000024
 80032b4:	0800d604 	.word	0x0800d604

080032b8 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80032bc:	4b03      	ldr	r3, [pc, #12]	; (80032cc <I2C2_EV_IRQHandler+0x14>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4903      	ldr	r1, [pc, #12]	; (80032d0 <I2C2_EV_IRQHandler+0x18>)
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7ff f82e 	bl	8002324 <dump_printf>
	while(1);
 80032c8:	e7fe      	b.n	80032c8 <I2C2_EV_IRQHandler+0x10>
 80032ca:	bf00      	nop
 80032cc:	20000024 	.word	0x20000024
 80032d0:	0800d60c 	.word	0x0800d60c

080032d4 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 80032d8:	4b03      	ldr	r3, [pc, #12]	; (80032e8 <I2C2_ER_IRQHandler+0x14>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4903      	ldr	r1, [pc, #12]	; (80032ec <I2C2_ER_IRQHandler+0x18>)
 80032de:	4618      	mov	r0, r3
 80032e0:	f7ff f820 	bl	8002324 <dump_printf>
	while(1);
 80032e4:	e7fe      	b.n	80032e4 <I2C2_ER_IRQHandler+0x10>
 80032e6:	bf00      	nop
 80032e8:	20000024 	.word	0x20000024
 80032ec:	0800d614 	.word	0x0800d614

080032f0 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 80032f4:	4b03      	ldr	r3, [pc, #12]	; (8003304 <SPI1_IRQHandler+0x14>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4903      	ldr	r1, [pc, #12]	; (8003308 <SPI1_IRQHandler+0x18>)
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff f812 	bl	8002324 <dump_printf>
	while(1);
 8003300:	e7fe      	b.n	8003300 <SPI1_IRQHandler+0x10>
 8003302:	bf00      	nop
 8003304:	20000024 	.word	0x20000024
 8003308:	0800d61c 	.word	0x0800d61c

0800330c <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8003310:	4b03      	ldr	r3, [pc, #12]	; (8003320 <SPI2_IRQHandler+0x14>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4903      	ldr	r1, [pc, #12]	; (8003324 <SPI2_IRQHandler+0x18>)
 8003316:	4618      	mov	r0, r3
 8003318:	f7ff f804 	bl	8002324 <dump_printf>
	while(1);
 800331c:	e7fe      	b.n	800331c <SPI2_IRQHandler+0x10>
 800331e:	bf00      	nop
 8003320:	20000024 	.word	0x20000024
 8003324:	0800d624 	.word	0x0800d624

08003328 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 800332c:	4b03      	ldr	r3, [pc, #12]	; (800333c <RTC_Alarm_IRQHandler+0x14>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4903      	ldr	r1, [pc, #12]	; (8003340 <RTC_Alarm_IRQHandler+0x18>)
 8003332:	4618      	mov	r0, r3
 8003334:	f7fe fff6 	bl	8002324 <dump_printf>
	while(1);
 8003338:	e7fe      	b.n	8003338 <RTC_Alarm_IRQHandler+0x10>
 800333a:	bf00      	nop
 800333c:	20000024 	.word	0x20000024
 8003340:	0800d650 	.word	0x0800d650

08003344 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8003348:	4b03      	ldr	r3, [pc, #12]	; (8003358 <USBWakeUp_IRQHandler+0x14>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4903      	ldr	r1, [pc, #12]	; (800335c <USBWakeUp_IRQHandler+0x18>)
 800334e:	4618      	mov	r0, r3
 8003350:	f7fe ffe8 	bl	8002324 <dump_printf>
}
 8003354:	bf00      	nop
 8003356:	bd80      	pop	{r7, pc}
 8003358:	20000024 	.word	0x20000024
 800335c:	0800d65c 	.word	0x0800d65c

08003360 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003364:	4b15      	ldr	r3, [pc, #84]	; (80033bc <SystemInit+0x5c>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a14      	ldr	r2, [pc, #80]	; (80033bc <SystemInit+0x5c>)
 800336a:	f043 0301 	orr.w	r3, r3, #1
 800336e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003370:	4b12      	ldr	r3, [pc, #72]	; (80033bc <SystemInit+0x5c>)
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	4911      	ldr	r1, [pc, #68]	; (80033bc <SystemInit+0x5c>)
 8003376:	4b12      	ldr	r3, [pc, #72]	; (80033c0 <SystemInit+0x60>)
 8003378:	4013      	ands	r3, r2
 800337a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800337c:	4b0f      	ldr	r3, [pc, #60]	; (80033bc <SystemInit+0x5c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a0e      	ldr	r2, [pc, #56]	; (80033bc <SystemInit+0x5c>)
 8003382:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003386:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800338a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800338c:	4b0b      	ldr	r3, [pc, #44]	; (80033bc <SystemInit+0x5c>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a0a      	ldr	r2, [pc, #40]	; (80033bc <SystemInit+0x5c>)
 8003392:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003396:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003398:	4b08      	ldr	r3, [pc, #32]	; (80033bc <SystemInit+0x5c>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	4a07      	ldr	r2, [pc, #28]	; (80033bc <SystemInit+0x5c>)
 800339e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80033a2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80033a4:	4b05      	ldr	r3, [pc, #20]	; (80033bc <SystemInit+0x5c>)
 80033a6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80033aa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80033ac:	4b05      	ldr	r3, [pc, #20]	; (80033c4 <SystemInit+0x64>)
 80033ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80033b2:	609a      	str	r2, [r3, #8]
#endif 
}
 80033b4:	bf00      	nop
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr
 80033bc:	40021000 	.word	0x40021000
 80033c0:	f8ff0000 	.word	0xf8ff0000
 80033c4:	e000ed00 	.word	0xe000ed00

080033c8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80033ce:	2300      	movs	r3, #0
 80033d0:	60fb      	str	r3, [r7, #12]
 80033d2:	2300      	movs	r3, #0
 80033d4:	60bb      	str	r3, [r7, #8]
 80033d6:	2300      	movs	r3, #0
 80033d8:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80033da:	4b2f      	ldr	r3, [pc, #188]	; (8003498 <SystemCoreClockUpdate+0xd0>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f003 030c 	and.w	r3, r3, #12
 80033e2:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2b08      	cmp	r3, #8
 80033e8:	d011      	beq.n	800340e <SystemCoreClockUpdate+0x46>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2b08      	cmp	r3, #8
 80033ee:	d83a      	bhi.n	8003466 <SystemCoreClockUpdate+0x9e>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <SystemCoreClockUpdate+0x36>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d004      	beq.n	8003406 <SystemCoreClockUpdate+0x3e>
 80033fc:	e033      	b.n	8003466 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80033fe:	4b27      	ldr	r3, [pc, #156]	; (800349c <SystemCoreClockUpdate+0xd4>)
 8003400:	4a27      	ldr	r2, [pc, #156]	; (80034a0 <SystemCoreClockUpdate+0xd8>)
 8003402:	601a      	str	r2, [r3, #0]
      break;
 8003404:	e033      	b.n	800346e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003406:	4b25      	ldr	r3, [pc, #148]	; (800349c <SystemCoreClockUpdate+0xd4>)
 8003408:	4a25      	ldr	r2, [pc, #148]	; (80034a0 <SystemCoreClockUpdate+0xd8>)
 800340a:	601a      	str	r2, [r3, #0]
      break;
 800340c:	e02f      	b.n	800346e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800340e:	4b22      	ldr	r3, [pc, #136]	; (8003498 <SystemCoreClockUpdate+0xd0>)
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003416:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003418:	4b1f      	ldr	r3, [pc, #124]	; (8003498 <SystemCoreClockUpdate+0xd0>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003420:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	0c9b      	lsrs	r3, r3, #18
 8003426:	3302      	adds	r3, #2
 8003428:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d106      	bne.n	800343e <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	4a1c      	ldr	r2, [pc, #112]	; (80034a4 <SystemCoreClockUpdate+0xdc>)
 8003434:	fb02 f303 	mul.w	r3, r2, r3
 8003438:	4a18      	ldr	r2, [pc, #96]	; (800349c <SystemCoreClockUpdate+0xd4>)
 800343a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 800343c:	e017      	b.n	800346e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800343e:	4b16      	ldr	r3, [pc, #88]	; (8003498 <SystemCoreClockUpdate+0xd0>)
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d006      	beq.n	8003458 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	4a15      	ldr	r2, [pc, #84]	; (80034a4 <SystemCoreClockUpdate+0xdc>)
 800344e:	fb02 f303 	mul.w	r3, r2, r3
 8003452:	4a12      	ldr	r2, [pc, #72]	; (800349c <SystemCoreClockUpdate+0xd4>)
 8003454:	6013      	str	r3, [r2, #0]
      break;
 8003456:	e00a      	b.n	800346e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	4a11      	ldr	r2, [pc, #68]	; (80034a0 <SystemCoreClockUpdate+0xd8>)
 800345c:	fb02 f303 	mul.w	r3, r2, r3
 8003460:	4a0e      	ldr	r2, [pc, #56]	; (800349c <SystemCoreClockUpdate+0xd4>)
 8003462:	6013      	str	r3, [r2, #0]
      break;
 8003464:	e003      	b.n	800346e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8003466:	4b0d      	ldr	r3, [pc, #52]	; (800349c <SystemCoreClockUpdate+0xd4>)
 8003468:	4a0d      	ldr	r2, [pc, #52]	; (80034a0 <SystemCoreClockUpdate+0xd8>)
 800346a:	601a      	str	r2, [r3, #0]
      break;
 800346c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800346e:	4b0a      	ldr	r3, [pc, #40]	; (8003498 <SystemCoreClockUpdate+0xd0>)
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	091b      	lsrs	r3, r3, #4
 8003474:	f003 030f 	and.w	r3, r3, #15
 8003478:	4a0b      	ldr	r2, [pc, #44]	; (80034a8 <SystemCoreClockUpdate+0xe0>)
 800347a:	5cd3      	ldrb	r3, [r2, r3]
 800347c:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800347e:	4b07      	ldr	r3, [pc, #28]	; (800349c <SystemCoreClockUpdate+0xd4>)
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	fa22 f303 	lsr.w	r3, r2, r3
 8003488:	4a04      	ldr	r2, [pc, #16]	; (800349c <SystemCoreClockUpdate+0xd4>)
 800348a:	6013      	str	r3, [r2, #0]
}
 800348c:	bf00      	nop
 800348e:	3714      	adds	r7, #20
 8003490:	46bd      	mov	sp, r7
 8003492:	bc80      	pop	{r7}
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	40021000 	.word	0x40021000
 800349c:	20000028 	.word	0x20000028
 80034a0:	007a1200 	.word	0x007a1200
 80034a4:	003d0900 	.word	0x003d0900
 80034a8:	0800f3f0 	.word	0x0800f3f0

080034ac <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80034b2:	2300      	movs	r3, #0
 80034b4:	71fb      	strb	r3, [r7, #7]
 80034b6:	e007      	b.n	80034c8 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80034b8:	79fb      	ldrb	r3, [r7, #7]
 80034ba:	4a0b      	ldr	r2, [pc, #44]	; (80034e8 <Systick_init+0x3c>)
 80034bc:	2100      	movs	r1, #0
 80034be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80034c2:	79fb      	ldrb	r3, [r7, #7]
 80034c4:	3301      	adds	r3, #1
 80034c6:	71fb      	strb	r3, [r7, #7]
 80034c8:	79fb      	ldrb	r3, [r7, #7]
 80034ca:	2b0f      	cmp	r3, #15
 80034cc:	d9f4      	bls.n	80034b8 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80034ce:	2200      	movs	r2, #0
 80034d0:	2100      	movs	r1, #0
 80034d2:	f04f 30ff 	mov.w	r0, #4294967295
 80034d6:	f001 f8e2 	bl	800469e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 80034da:	4b04      	ldr	r3, [pc, #16]	; (80034ec <Systick_init+0x40>)
 80034dc:	2201      	movs	r2, #1
 80034de:	601a      	str	r2, [r3, #0]
}
 80034e0:	bf00      	nop
 80034e2:	3708      	adds	r7, #8
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	200018e0 	.word	0x200018e0
 80034ec:	20001920 	.word	0x20001920

080034f0 <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 80034f6:	f000 fbf5 	bl	8003ce4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80034fa:	f001 f906 	bl	800470a <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 80034fe:	4b0f      	ldr	r3, [pc, #60]	; (800353c <SysTick_Handler+0x4c>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d101      	bne.n	800350a <SysTick_Handler+0x1a>
		Systick_init();
 8003506:	f7ff ffd1 	bl	80034ac <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800350a:	2300      	movs	r3, #0
 800350c:	71fb      	strb	r3, [r7, #7]
 800350e:	e00d      	b.n	800352c <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8003510:	79fb      	ldrb	r3, [r7, #7]
 8003512:	4a0b      	ldr	r2, [pc, #44]	; (8003540 <SysTick_Handler+0x50>)
 8003514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d004      	beq.n	8003526 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 800351c:	79fb      	ldrb	r3, [r7, #7]
 800351e:	4a08      	ldr	r2, [pc, #32]	; (8003540 <SysTick_Handler+0x50>)
 8003520:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003524:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003526:	79fb      	ldrb	r3, [r7, #7]
 8003528:	3301      	adds	r3, #1
 800352a:	71fb      	strb	r3, [r7, #7]
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	2b0f      	cmp	r3, #15
 8003530:	d9ee      	bls.n	8003510 <SysTick_Handler+0x20>
	}
}
 8003532:	bf00      	nop
 8003534:	bf00      	nop
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	20001920 	.word	0x20001920
 8003540:	200018e0 	.word	0x200018e0

08003544 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 800354c:	4b10      	ldr	r3, [pc, #64]	; (8003590 <Systick_add_callback_function+0x4c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <Systick_add_callback_function+0x14>
		Systick_init();
 8003554:	f7ff ffaa 	bl	80034ac <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003558:	2300      	movs	r3, #0
 800355a:	73fb      	strb	r3, [r7, #15]
 800355c:	e00f      	b.n	800357e <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouvé une place libre ?
 800355e:	7bfb      	ldrb	r3, [r7, #15]
 8003560:	4a0c      	ldr	r2, [pc, #48]	; (8003594 <Systick_add_callback_function+0x50>)
 8003562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d106      	bne.n	8003578 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 800356a:	7bfb      	ldrb	r3, [r7, #15]
 800356c:	4909      	ldr	r1, [pc, #36]	; (8003594 <Systick_add_callback_function+0x50>)
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8003574:	2301      	movs	r3, #1
 8003576:	e006      	b.n	8003586 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003578:	7bfb      	ldrb	r3, [r7, #15]
 800357a:	3301      	adds	r3, #1
 800357c:	73fb      	strb	r3, [r7, #15]
 800357e:	7bfb      	ldrb	r3, [r7, #15]
 8003580:	2b0f      	cmp	r3, #15
 8003582:	d9ec      	bls.n	800355e <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8003584:	2300      	movs	r3, #0

}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	20001920 	.word	0x20001920
 8003594:	200018e0 	.word	0x200018e0

08003598 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 800359e:	2301      	movs	r3, #1
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	2300      	movs	r3, #0
 80035a4:	2201      	movs	r2, #1
 80035a6:	2102      	movs	r1, #2
 80035a8:	4818      	ldr	r0, [pc, #96]	; (800360c <ILI9341_Init+0x74>)
 80035aa:	f7fe fa3b 	bl	8001a24 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 80035ae:	2301      	movs	r3, #1
 80035b0:	9300      	str	r3, [sp, #0]
 80035b2:	2300      	movs	r3, #0
 80035b4:	2201      	movs	r2, #1
 80035b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80035ba:	4814      	ldr	r0, [pc, #80]	; (800360c <ILI9341_Init+0x74>)
 80035bc:	f7fe fa32 	bl	8001a24 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 80035c0:	2302      	movs	r3, #2
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	2301      	movs	r3, #1
 80035c6:	2201      	movs	r2, #1
 80035c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80035cc:	480f      	ldr	r0, [pc, #60]	; (800360c <ILI9341_Init+0x74>)
 80035ce:	f7fe fa29 	bl	8001a24 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 80035d2:	2201      	movs	r2, #1
 80035d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80035d8:	480c      	ldr	r0, [pc, #48]	; (800360c <ILI9341_Init+0x74>)
 80035da:	f001 fca2 	bl	8004f22 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 80035de:	480c      	ldr	r0, [pc, #48]	; (8003610 <ILI9341_Init+0x78>)
 80035e0:	f7fe fa50 	bl	8001a84 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 80035e4:	f000 f81a 	bl	800361c <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 80035e8:	4b0a      	ldr	r3, [pc, #40]	; (8003614 <ILI9341_Init+0x7c>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	801a      	strh	r2, [r3, #0]
 80035ee:	4b09      	ldr	r3, [pc, #36]	; (8003614 <ILI9341_Init+0x7c>)
 80035f0:	881a      	ldrh	r2, [r3, #0]
 80035f2:	4b09      	ldr	r3, [pc, #36]	; (8003618 <ILI9341_Init+0x80>)
 80035f4:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 80035f6:	2000      	movs	r0, #0
 80035f8:	f000 fa50 	bl	8003a9c <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 80035fc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003600:	f000 f9d6 	bl	80039b0 <ILI9341_Fill>
}
 8003604:	bf00      	nop
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40010c00 	.word	0x40010c00
 8003610:	40013000 	.word	0x40013000
 8003614:	20001a0a 	.word	0x20001a0a
 8003618:	20001a00 	.word	0x20001a00

0800361c <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 800361c:	b580      	push	{r7, lr}
 800361e:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8003620:	2200      	movs	r2, #0
 8003622:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003626:	4898      	ldr	r0, [pc, #608]	; (8003888 <ILI9341_InitLCD+0x26c>)
 8003628:	f001 fc7b 	bl	8004f22 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800362c:	2014      	movs	r0, #20
 800362e:	f000 fb75 	bl	8003d1c <HAL_Delay>
	ILI9341_RST_SET();
 8003632:	2201      	movs	r2, #1
 8003634:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003638:	4893      	ldr	r0, [pc, #588]	; (8003888 <ILI9341_InitLCD+0x26c>)
 800363a:	f001 fc72 	bl	8004f22 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 800363e:	2014      	movs	r0, #20
 8003640:	f000 fb6c 	bl	8003d1c <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8003644:	2001      	movs	r0, #1
 8003646:	f000 f921 	bl	800388c <ILI9341_SendCommand>
	HAL_Delay(50);
 800364a:	2032      	movs	r0, #50	; 0x32
 800364c:	f000 fb66 	bl	8003d1c <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8003650:	20cb      	movs	r0, #203	; 0xcb
 8003652:	f000 f91b 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8003656:	2039      	movs	r0, #57	; 0x39
 8003658:	f000 f93c 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 800365c:	202c      	movs	r0, #44	; 0x2c
 800365e:	f000 f939 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003662:	2000      	movs	r0, #0
 8003664:	f000 f936 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8003668:	2034      	movs	r0, #52	; 0x34
 800366a:	f000 f933 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 800366e:	2002      	movs	r0, #2
 8003670:	f000 f930 	bl	80038d4 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8003674:	20cf      	movs	r0, #207	; 0xcf
 8003676:	f000 f909 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800367a:	2000      	movs	r0, #0
 800367c:	f000 f92a 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8003680:	20c1      	movs	r0, #193	; 0xc1
 8003682:	f000 f927 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8003686:	2030      	movs	r0, #48	; 0x30
 8003688:	f000 f924 	bl	80038d4 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 800368c:	20e8      	movs	r0, #232	; 0xe8
 800368e:	f000 f8fd 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8003692:	2085      	movs	r0, #133	; 0x85
 8003694:	f000 f91e 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003698:	2000      	movs	r0, #0
 800369a:	f000 f91b 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 800369e:	2078      	movs	r0, #120	; 0x78
 80036a0:	f000 f918 	bl	80038d4 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 80036a4:	20ea      	movs	r0, #234	; 0xea
 80036a6:	f000 f8f1 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80036aa:	2000      	movs	r0, #0
 80036ac:	f000 f912 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80036b0:	2000      	movs	r0, #0
 80036b2:	f000 f90f 	bl	80038d4 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 80036b6:	20ed      	movs	r0, #237	; 0xed
 80036b8:	f000 f8e8 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 80036bc:	2064      	movs	r0, #100	; 0x64
 80036be:	f000 f909 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80036c2:	2003      	movs	r0, #3
 80036c4:	f000 f906 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 80036c8:	2012      	movs	r0, #18
 80036ca:	f000 f903 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 80036ce:	2081      	movs	r0, #129	; 0x81
 80036d0:	f000 f900 	bl	80038d4 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 80036d4:	20f7      	movs	r0, #247	; 0xf7
 80036d6:	f000 f8d9 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 80036da:	2020      	movs	r0, #32
 80036dc:	f000 f8fa 	bl	80038d4 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 80036e0:	20c0      	movs	r0, #192	; 0xc0
 80036e2:	f000 f8d3 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 80036e6:	2023      	movs	r0, #35	; 0x23
 80036e8:	f000 f8f4 	bl	80038d4 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 80036ec:	20c1      	movs	r0, #193	; 0xc1
 80036ee:	f000 f8cd 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 80036f2:	2010      	movs	r0, #16
 80036f4:	f000 f8ee 	bl	80038d4 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 80036f8:	20c5      	movs	r0, #197	; 0xc5
 80036fa:	f000 f8c7 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 80036fe:	203e      	movs	r0, #62	; 0x3e
 8003700:	f000 f8e8 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8003704:	2028      	movs	r0, #40	; 0x28
 8003706:	f000 f8e5 	bl	80038d4 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 800370a:	20c7      	movs	r0, #199	; 0xc7
 800370c:	f000 f8be 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8003710:	2086      	movs	r0, #134	; 0x86
 8003712:	f000 f8df 	bl	80038d4 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8003716:	2036      	movs	r0, #54	; 0x36
 8003718:	f000 f8b8 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 800371c:	2048      	movs	r0, #72	; 0x48
 800371e:	f000 f8d9 	bl	80038d4 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8003722:	203a      	movs	r0, #58	; 0x3a
 8003724:	f000 f8b2 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8003728:	2055      	movs	r0, #85	; 0x55
 800372a:	f000 f8d3 	bl	80038d4 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 800372e:	20b1      	movs	r0, #177	; 0xb1
 8003730:	f000 f8ac 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003734:	2000      	movs	r0, #0
 8003736:	f000 f8cd 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 800373a:	2018      	movs	r0, #24
 800373c:	f000 f8ca 	bl	80038d4 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8003740:	20b6      	movs	r0, #182	; 0xb6
 8003742:	f000 f8a3 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8003746:	2008      	movs	r0, #8
 8003748:	f000 f8c4 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 800374c:	2082      	movs	r0, #130	; 0x82
 800374e:	f000 f8c1 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8003752:	2027      	movs	r0, #39	; 0x27
 8003754:	f000 f8be 	bl	80038d4 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8003758:	20f2      	movs	r0, #242	; 0xf2
 800375a:	f000 f897 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800375e:	2000      	movs	r0, #0
 8003760:	f000 f8b8 	bl	80038d4 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003764:	202a      	movs	r0, #42	; 0x2a
 8003766:	f000 f891 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800376a:	2000      	movs	r0, #0
 800376c:	f000 f8b2 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003770:	2000      	movs	r0, #0
 8003772:	f000 f8af 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003776:	2000      	movs	r0, #0
 8003778:	f000 f8ac 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 800377c:	20ef      	movs	r0, #239	; 0xef
 800377e:	f000 f8a9 	bl	80038d4 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003782:	202b      	movs	r0, #43	; 0x2b
 8003784:	f000 f882 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003788:	2000      	movs	r0, #0
 800378a:	f000 f8a3 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800378e:	2000      	movs	r0, #0
 8003790:	f000 f8a0 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8003794:	2001      	movs	r0, #1
 8003796:	f000 f89d 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 800379a:	203f      	movs	r0, #63	; 0x3f
 800379c:	f000 f89a 	bl	80038d4 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 80037a0:	2026      	movs	r0, #38	; 0x26
 80037a2:	f000 f873 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 80037a6:	2001      	movs	r0, #1
 80037a8:	f000 f894 	bl	80038d4 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 80037ac:	20e0      	movs	r0, #224	; 0xe0
 80037ae:	f000 f86d 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 80037b2:	200f      	movs	r0, #15
 80037b4:	f000 f88e 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80037b8:	2031      	movs	r0, #49	; 0x31
 80037ba:	f000 f88b 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 80037be:	202b      	movs	r0, #43	; 0x2b
 80037c0:	f000 f888 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 80037c4:	200c      	movs	r0, #12
 80037c6:	f000 f885 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 80037ca:	200e      	movs	r0, #14
 80037cc:	f000 f882 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 80037d0:	2008      	movs	r0, #8
 80037d2:	f000 f87f 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 80037d6:	204e      	movs	r0, #78	; 0x4e
 80037d8:	f000 f87c 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 80037dc:	20f1      	movs	r0, #241	; 0xf1
 80037de:	f000 f879 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 80037e2:	2037      	movs	r0, #55	; 0x37
 80037e4:	f000 f876 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 80037e8:	2007      	movs	r0, #7
 80037ea:	f000 f873 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 80037ee:	2010      	movs	r0, #16
 80037f0:	f000 f870 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80037f4:	2003      	movs	r0, #3
 80037f6:	f000 f86d 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 80037fa:	200e      	movs	r0, #14
 80037fc:	f000 f86a 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8003800:	2009      	movs	r0, #9
 8003802:	f000 f867 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003806:	2000      	movs	r0, #0
 8003808:	f000 f864 	bl	80038d4 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 800380c:	20e1      	movs	r0, #225	; 0xe1
 800380e:	f000 f83d 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003812:	2000      	movs	r0, #0
 8003814:	f000 f85e 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8003818:	200e      	movs	r0, #14
 800381a:	f000 f85b 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 800381e:	2014      	movs	r0, #20
 8003820:	f000 f858 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003824:	2003      	movs	r0, #3
 8003826:	f000 f855 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 800382a:	2011      	movs	r0, #17
 800382c:	f000 f852 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8003830:	2007      	movs	r0, #7
 8003832:	f000 f84f 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8003836:	2031      	movs	r0, #49	; 0x31
 8003838:	f000 f84c 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 800383c:	20c1      	movs	r0, #193	; 0xc1
 800383e:	f000 f849 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8003842:	2048      	movs	r0, #72	; 0x48
 8003844:	f000 f846 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8003848:	2008      	movs	r0, #8
 800384a:	f000 f843 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 800384e:	200f      	movs	r0, #15
 8003850:	f000 f840 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8003854:	200c      	movs	r0, #12
 8003856:	f000 f83d 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800385a:	2031      	movs	r0, #49	; 0x31
 800385c:	f000 f83a 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8003860:	2036      	movs	r0, #54	; 0x36
 8003862:	f000 f837 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8003866:	200f      	movs	r0, #15
 8003868:	f000 f834 	bl	80038d4 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 800386c:	2011      	movs	r0, #17
 800386e:	f000 f80d 	bl	800388c <ILI9341_SendCommand>

	HAL_Delay(10);
 8003872:	200a      	movs	r0, #10
 8003874:	f000 fa52 	bl	8003d1c <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8003878:	2029      	movs	r0, #41	; 0x29
 800387a:	f000 f807 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 800387e:	202c      	movs	r0, #44	; 0x2c
 8003880:	f000 f804 	bl	800388c <ILI9341_SendCommand>
}
 8003884:	bf00      	nop
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40010c00 	.word	0x40010c00

0800388c <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	4603      	mov	r3, r0
 8003894:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8003896:	2200      	movs	r2, #0
 8003898:	2102      	movs	r1, #2
 800389a:	480c      	ldr	r0, [pc, #48]	; (80038cc <ILI9341_SendCommand+0x40>)
 800389c:	f001 fb41 	bl	8004f22 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 80038a0:	2200      	movs	r2, #0
 80038a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80038a6:	4809      	ldr	r0, [pc, #36]	; (80038cc <ILI9341_SendCommand+0x40>)
 80038a8:	f001 fb3b 	bl	8004f22 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	4619      	mov	r1, r3
 80038b0:	4807      	ldr	r0, [pc, #28]	; (80038d0 <ILI9341_SendCommand+0x44>)
 80038b2:	f7fe fa35 	bl	8001d20 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 80038b6:	2201      	movs	r2, #1
 80038b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80038bc:	4803      	ldr	r0, [pc, #12]	; (80038cc <ILI9341_SendCommand+0x40>)
 80038be:	f001 fb30 	bl	8004f22 <HAL_GPIO_WritePin>
}
 80038c2:	bf00      	nop
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	40010c00 	.word	0x40010c00
 80038d0:	40013000 	.word	0x40013000

080038d4 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	4603      	mov	r3, r0
 80038dc:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 80038de:	2201      	movs	r2, #1
 80038e0:	2102      	movs	r1, #2
 80038e2:	480c      	ldr	r0, [pc, #48]	; (8003914 <ILI9341_SendData+0x40>)
 80038e4:	f001 fb1d 	bl	8004f22 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 80038e8:	2200      	movs	r2, #0
 80038ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80038ee:	4809      	ldr	r0, [pc, #36]	; (8003914 <ILI9341_SendData+0x40>)
 80038f0:	f001 fb17 	bl	8004f22 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 80038f4:	79fb      	ldrb	r3, [r7, #7]
 80038f6:	4619      	mov	r1, r3
 80038f8:	4807      	ldr	r0, [pc, #28]	; (8003918 <ILI9341_SendData+0x44>)
 80038fa:	f7fe fa11 	bl	8001d20 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 80038fe:	2201      	movs	r2, #1
 8003900:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003904:	4803      	ldr	r0, [pc, #12]	; (8003914 <ILI9341_SendData+0x40>)
 8003906:	f001 fb0c 	bl	8004f22 <HAL_GPIO_WritePin>
}
 800390a:	bf00      	nop
 800390c:	3708      	adds	r7, #8
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	40010c00 	.word	0x40010c00
 8003918:	40013000 	.word	0x40013000

0800391c <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 800391c:	b590      	push	{r4, r7, lr}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	4604      	mov	r4, r0
 8003924:	4608      	mov	r0, r1
 8003926:	4611      	mov	r1, r2
 8003928:	461a      	mov	r2, r3
 800392a:	4623      	mov	r3, r4
 800392c:	80fb      	strh	r3, [r7, #6]
 800392e:	4603      	mov	r3, r0
 8003930:	80bb      	strh	r3, [r7, #4]
 8003932:	460b      	mov	r3, r1
 8003934:	807b      	strh	r3, [r7, #2]
 8003936:	4613      	mov	r3, r2
 8003938:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 800393a:	202a      	movs	r0, #42	; 0x2a
 800393c:	f7ff ffa6 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8003940:	88fb      	ldrh	r3, [r7, #6]
 8003942:	0a1b      	lsrs	r3, r3, #8
 8003944:	b29b      	uxth	r3, r3
 8003946:	b2db      	uxtb	r3, r3
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff ffc3 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 800394e:	88fb      	ldrh	r3, [r7, #6]
 8003950:	b2db      	uxtb	r3, r3
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff ffbe 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8003958:	887b      	ldrh	r3, [r7, #2]
 800395a:	0a1b      	lsrs	r3, r3, #8
 800395c:	b29b      	uxth	r3, r3
 800395e:	b2db      	uxtb	r3, r3
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff ffb7 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8003966:	887b      	ldrh	r3, [r7, #2]
 8003968:	b2db      	uxtb	r3, r3
 800396a:	4618      	mov	r0, r3
 800396c:	f7ff ffb2 	bl	80038d4 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003970:	202b      	movs	r0, #43	; 0x2b
 8003972:	f7ff ff8b 	bl	800388c <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8003976:	88bb      	ldrh	r3, [r7, #4]
 8003978:	0a1b      	lsrs	r3, r3, #8
 800397a:	b29b      	uxth	r3, r3
 800397c:	b2db      	uxtb	r3, r3
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff ffa8 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8003984:	88bb      	ldrh	r3, [r7, #4]
 8003986:	b2db      	uxtb	r3, r3
 8003988:	4618      	mov	r0, r3
 800398a:	f7ff ffa3 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 800398e:	883b      	ldrh	r3, [r7, #0]
 8003990:	0a1b      	lsrs	r3, r3, #8
 8003992:	b29b      	uxth	r3, r3
 8003994:	b2db      	uxtb	r3, r3
 8003996:	4618      	mov	r0, r3
 8003998:	f7ff ff9c 	bl	80038d4 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 800399c:	883b      	ldrh	r3, [r7, #0]
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7ff ff97 	bl	80038d4 <ILI9341_SendData>
}
 80039a6:	bf00      	nop
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd90      	pop	{r4, r7, pc}
	...

080039b0 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af02      	add	r7, sp, #8
 80039b6:	4603      	mov	r3, r0
 80039b8:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 80039ba:	4b08      	ldr	r3, [pc, #32]	; (80039dc <ILI9341_Fill+0x2c>)
 80039bc:	881b      	ldrh	r3, [r3, #0]
 80039be:	3b01      	subs	r3, #1
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	4b06      	ldr	r3, [pc, #24]	; (80039dc <ILI9341_Fill+0x2c>)
 80039c4:	8859      	ldrh	r1, [r3, #2]
 80039c6:	88fb      	ldrh	r3, [r7, #6]
 80039c8:	9300      	str	r3, [sp, #0]
 80039ca:	460b      	mov	r3, r1
 80039cc:	2100      	movs	r1, #0
 80039ce:	2000      	movs	r0, #0
 80039d0:	f000 f806 	bl	80039e0 <ILI9341_INT_Fill>
}
 80039d4:	bf00      	nop
 80039d6:	3708      	adds	r7, #8
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	20001a04 	.word	0x20001a04

080039e0 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80039e0:	b590      	push	{r4, r7, lr}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	4604      	mov	r4, r0
 80039e8:	4608      	mov	r0, r1
 80039ea:	4611      	mov	r1, r2
 80039ec:	461a      	mov	r2, r3
 80039ee:	4623      	mov	r3, r4
 80039f0:	80fb      	strh	r3, [r7, #6]
 80039f2:	4603      	mov	r3, r0
 80039f4:	80bb      	strh	r3, [r7, #4]
 80039f6:	460b      	mov	r3, r1
 80039f8:	807b      	strh	r3, [r7, #2]
 80039fa:	4613      	mov	r3, r2
 80039fc:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 80039fe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003a00:	0a1b      	lsrs	r3, r3, #8
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8003a08:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8003a0e:	883b      	ldrh	r3, [r7, #0]
 8003a10:	887a      	ldrh	r2, [r7, #2]
 8003a12:	88b9      	ldrh	r1, [r7, #4]
 8003a14:	88f8      	ldrh	r0, [r7, #6]
 8003a16:	f7ff ff81 	bl	800391c <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8003a1a:	202c      	movs	r0, #44	; 0x2c
 8003a1c:	f7ff ff36 	bl	800388c <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8003a20:	887a      	ldrh	r2, [r7, #2]
 8003a22:	88fb      	ldrh	r3, [r7, #6]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	3301      	adds	r3, #1
 8003a28:	8839      	ldrh	r1, [r7, #0]
 8003a2a:	88ba      	ldrh	r2, [r7, #4]
 8003a2c:	1a8a      	subs	r2, r1, r2
 8003a2e:	3201      	adds	r2, #1
 8003a30:	fb02 f303 	mul.w	r3, r2, r3
 8003a34:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8003a36:	2200      	movs	r2, #0
 8003a38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a3c:	4815      	ldr	r0, [pc, #84]	; (8003a94 <ILI9341_INT_Fill+0xb4>)
 8003a3e:	f001 fa70 	bl	8004f22 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8003a42:	2201      	movs	r2, #1
 8003a44:	2102      	movs	r1, #2
 8003a46:	4813      	ldr	r0, [pc, #76]	; (8003a94 <ILI9341_INT_Fill+0xb4>)
 8003a48:	f001 fa6b 	bl	8004f22 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8003a4c:	2101      	movs	r1, #1
 8003a4e:	4812      	ldr	r0, [pc, #72]	; (8003a98 <ILI9341_INT_Fill+0xb8>)
 8003a50:	f7fe f9d4 	bl	8001dfc <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8003a54:	2300      	movs	r3, #0
 8003a56:	617b      	str	r3, [r7, #20]
 8003a58:	e009      	b.n	8003a6e <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8003a5a:	f107 030c 	add.w	r3, r7, #12
 8003a5e:	2201      	movs	r2, #1
 8003a60:	4619      	mov	r1, r3
 8003a62:	480d      	ldr	r0, [pc, #52]	; (8003a98 <ILI9341_INT_Fill+0xb8>)
 8003a64:	f7fe f992 	bl	8001d8c <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	617b      	str	r3, [r7, #20]
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d3f1      	bcc.n	8003a5a <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8003a76:	2201      	movs	r2, #1
 8003a78:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a7c:	4805      	ldr	r0, [pc, #20]	; (8003a94 <ILI9341_INT_Fill+0xb4>)
 8003a7e:	f001 fa50 	bl	8004f22 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8003a82:	2100      	movs	r1, #0
 8003a84:	4804      	ldr	r0, [pc, #16]	; (8003a98 <ILI9341_INT_Fill+0xb8>)
 8003a86:	f7fe f9b9 	bl	8001dfc <TM_SPI_SetDataSize>
}
 8003a8a:	bf00      	nop
 8003a8c:	371c      	adds	r7, #28
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd90      	pop	{r4, r7, pc}
 8003a92:	bf00      	nop
 8003a94:	40010c00 	.word	0x40010c00
 8003a98:	40013000 	.word	0x40013000

08003a9c <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8003aa6:	2036      	movs	r0, #54	; 0x36
 8003aa8:	f7ff fef0 	bl	800388c <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8003aac:	79fb      	ldrb	r3, [r7, #7]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d103      	bne.n	8003aba <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8003ab2:	2058      	movs	r0, #88	; 0x58
 8003ab4:	f7ff ff0e 	bl	80038d4 <ILI9341_SendData>
 8003ab8:	e013      	b.n	8003ae2 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8003aba:	79fb      	ldrb	r3, [r7, #7]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d103      	bne.n	8003ac8 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8003ac0:	2088      	movs	r0, #136	; 0x88
 8003ac2:	f7ff ff07 	bl	80038d4 <ILI9341_SendData>
 8003ac6:	e00c      	b.n	8003ae2 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8003ac8:	79fb      	ldrb	r3, [r7, #7]
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d103      	bne.n	8003ad6 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8003ace:	2028      	movs	r0, #40	; 0x28
 8003ad0:	f7ff ff00 	bl	80038d4 <ILI9341_SendData>
 8003ad4:	e005      	b.n	8003ae2 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8003ad6:	79fb      	ldrb	r3, [r7, #7]
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d102      	bne.n	8003ae2 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8003adc:	20e8      	movs	r0, #232	; 0xe8
 8003ade:	f7ff fef9 	bl	80038d4 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8003ae2:	4a0e      	ldr	r2, [pc, #56]	; (8003b1c <ILI9341_Rotate+0x80>)
 8003ae4:	79fb      	ldrb	r3, [r7, #7]
 8003ae6:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d002      	beq.n	8003af4 <ILI9341_Rotate+0x58>
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d107      	bne.n	8003b04 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8003af4:	4b09      	ldr	r3, [pc, #36]	; (8003b1c <ILI9341_Rotate+0x80>)
 8003af6:	22f0      	movs	r2, #240	; 0xf0
 8003af8:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8003afa:	4b08      	ldr	r3, [pc, #32]	; (8003b1c <ILI9341_Rotate+0x80>)
 8003afc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003b00:	805a      	strh	r2, [r3, #2]
 8003b02:	e007      	b.n	8003b14 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8003b04:	4b05      	ldr	r3, [pc, #20]	; (8003b1c <ILI9341_Rotate+0x80>)
 8003b06:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003b0a:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8003b0c:	4b03      	ldr	r3, [pc, #12]	; (8003b1c <ILI9341_Rotate+0x80>)
 8003b0e:	22f0      	movs	r2, #240	; 0xf0
 8003b10:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8003b12:	bf00      	nop
 8003b14:	bf00      	nop
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	20001a04 	.word	0x20001a04

08003b20 <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8003b20:	b590      	push	{r4, r7, lr}
 8003b22:	b087      	sub	sp, #28
 8003b24:	af02      	add	r7, sp, #8
 8003b26:	4604      	mov	r4, r0
 8003b28:	4608      	mov	r0, r1
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	4623      	mov	r3, r4
 8003b30:	80fb      	strh	r3, [r7, #6]
 8003b32:	4603      	mov	r3, r0
 8003b34:	80bb      	strh	r3, [r7, #4]
 8003b36:	460b      	mov	r3, r1
 8003b38:	807b      	strh	r3, [r7, #2]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 8003b3e:	88fa      	ldrh	r2, [r7, #6]
 8003b40:	887b      	ldrh	r3, [r7, #2]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d905      	bls.n	8003b52 <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 8003b46:	88fb      	ldrh	r3, [r7, #6]
 8003b48:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 8003b4a:	887b      	ldrh	r3, [r7, #2]
 8003b4c:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 8003b4e:	89fb      	ldrh	r3, [r7, #14]
 8003b50:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 8003b52:	88ba      	ldrh	r2, [r7, #4]
 8003b54:	883b      	ldrh	r3, [r7, #0]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d905      	bls.n	8003b66 <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 8003b5a:	88bb      	ldrh	r3, [r7, #4]
 8003b5c:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 8003b5e:	883b      	ldrh	r3, [r7, #0]
 8003b60:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 8003b62:	89fb      	ldrh	r3, [r7, #14]
 8003b64:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 8003b66:	883c      	ldrh	r4, [r7, #0]
 8003b68:	887a      	ldrh	r2, [r7, #2]
 8003b6a:	88b9      	ldrh	r1, [r7, #4]
 8003b6c:	88f8      	ldrh	r0, [r7, #6]
 8003b6e:	8c3b      	ldrh	r3, [r7, #32]
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	4623      	mov	r3, r4
 8003b74:	f7ff ff34 	bl	80039e0 <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b7e:	4803      	ldr	r0, [pc, #12]	; (8003b8c <ILI9341_DrawFilledRectangle+0x6c>)
 8003b80:	f001 f9cf 	bl	8004f22 <HAL_GPIO_WritePin>
}
 8003b84:	bf00      	nop
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd90      	pop	{r4, r7, pc}
 8003b8c:	40010c00 	.word	0x40010c00

08003b90 <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 8003b96:	4816      	ldr	r0, [pc, #88]	; (8003bf0 <XPT2046_init+0x60>)
 8003b98:	f7fd ff74 	bl	8001a84 <SPI_Init>
	uint32_t previousBaudrate;
	previousBaudrate = SPI_getBaudrate(XPT2046_SPI);
 8003b9c:	4814      	ldr	r0, [pc, #80]	; (8003bf0 <XPT2046_init+0x60>)
 8003b9e:	f7fe f9cb 	bl	8001f38 <SPI_getBaudrate>
 8003ba2:	6078      	str	r0, [r7, #4]
	SPI_setBaudRate(XPT2046_SPI, SPI_BAUDRATEPRESCALER_256);	//slow for XPT2046
 8003ba4:	2138      	movs	r1, #56	; 0x38
 8003ba6:	4812      	ldr	r0, [pc, #72]	; (8003bf0 <XPT2046_init+0x60>)
 8003ba8:	f7fe f996 	bl	8001ed8 <SPI_setBaudRate>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8003bac:	2303      	movs	r3, #3
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	2101      	movs	r1, #1
 8003bb6:	480f      	ldr	r0, [pc, #60]	; (8003bf4 <XPT2046_init+0x64>)
 8003bb8:	f7fd ff34 	bl	8001a24 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	2110      	movs	r1, #16
 8003bc6:	480c      	ldr	r0, [pc, #48]	; (8003bf8 <XPT2046_init+0x68>)
 8003bc8:	f7fd ff2c 	bl	8001a24 <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 8003bcc:	2201      	movs	r2, #1
 8003bce:	2101      	movs	r1, #1
 8003bd0:	4808      	ldr	r0, [pc, #32]	; (8003bf4 <XPT2046_init+0x64>)
 8003bd2:	f001 f9a6 	bl	8004f22 <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 8003bd6:	20d0      	movs	r0, #208	; 0xd0
 8003bd8:	f000 f810 	bl	8003bfc <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

	SPI_setBaudRate(XPT2046_SPI, previousBaudrate);	//"fast" for everyone else...
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	4619      	mov	r1, r3
 8003be2:	4803      	ldr	r0, [pc, #12]	; (8003bf0 <XPT2046_init+0x60>)
 8003be4:	f7fe f978 	bl	8001ed8 <SPI_setBaudRate>
}
 8003be8:	bf00      	nop
 8003bea:	3708      	adds	r7, #8
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40013000 	.word	0x40013000
 8003bf4:	40010c00 	.word	0x40010c00
 8003bf8:	40010800 	.word	0x40010800

08003bfc <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	4603      	mov	r3, r0
 8003c04:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 8003c06:	2200      	movs	r2, #0
 8003c08:	2101      	movs	r1, #1
 8003c0a:	4811      	ldr	r0, [pc, #68]	; (8003c50 <XPT2046_getReading+0x54>)
 8003c0c:	f001 f989 	bl	8004f22 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 8003c10:	79fb      	ldrb	r3, [r7, #7]
 8003c12:	4619      	mov	r1, r3
 8003c14:	480f      	ldr	r0, [pc, #60]	; (8003c54 <XPT2046_getReading+0x58>)
 8003c16:	f7fe f883 	bl	8001d20 <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 8003c1a:	480e      	ldr	r0, [pc, #56]	; (8003c54 <XPT2046_getReading+0x58>)
 8003c1c:	f7fe f848 	bl	8001cb0 <SPI_ReadNoRegister>
 8003c20:	4603      	mov	r3, r0
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	015b      	lsls	r3, r3, #5
 8003c26:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 8003c28:	480a      	ldr	r0, [pc, #40]	; (8003c54 <XPT2046_getReading+0x58>)
 8003c2a:	f7fe f841 	bl	8001cb0 <SPI_ReadNoRegister>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	08db      	lsrs	r3, r3, #3
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	89fb      	ldrh	r3, [r7, #14]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	2101      	movs	r1, #1
 8003c40:	4803      	ldr	r0, [pc, #12]	; (8003c50 <XPT2046_getReading+0x54>)
 8003c42:	f001 f96e 	bl	8004f22 <HAL_GPIO_WritePin>

	return ret;
 8003c46:	89fb      	ldrh	r3, [r7, #14]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	40010c00 	.word	0x40010c00
 8003c54:	40013000 	.word	0x40013000

08003c58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c5c:	4b08      	ldr	r3, [pc, #32]	; (8003c80 <HAL_Init+0x28>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a07      	ldr	r2, [pc, #28]	; (8003c80 <HAL_Init+0x28>)
 8003c62:	f043 0310 	orr.w	r3, r3, #16
 8003c66:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c68:	2003      	movs	r0, #3
 8003c6a:	f000 fd0d 	bl	8004688 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c6e:	200f      	movs	r0, #15
 8003c70:	f000 f808 	bl	8003c84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c74:	f7fe f994 	bl	8001fa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	40022000 	.word	0x40022000

08003c84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c8c:	4b12      	ldr	r3, [pc, #72]	; (8003cd8 <HAL_InitTick+0x54>)
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	4b12      	ldr	r3, [pc, #72]	; (8003cdc <HAL_InitTick+0x58>)
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	4619      	mov	r1, r3
 8003c96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 fd25 	bl	80046f2 <HAL_SYSTICK_Config>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e00e      	b.n	8003cd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2b0f      	cmp	r3, #15
 8003cb6:	d80a      	bhi.n	8003cce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cb8:	2200      	movs	r2, #0
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cc0:	f000 fced 	bl	800469e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cc4:	4a06      	ldr	r2, [pc, #24]	; (8003ce0 <HAL_InitTick+0x5c>)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	e000      	b.n	8003cd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3708      	adds	r7, #8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	20000028 	.word	0x20000028
 8003cdc:	20000030 	.word	0x20000030
 8003ce0:	2000002c 	.word	0x2000002c

08003ce4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ce8:	4b05      	ldr	r3, [pc, #20]	; (8003d00 <HAL_IncTick+0x1c>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	461a      	mov	r2, r3
 8003cee:	4b05      	ldr	r3, [pc, #20]	; (8003d04 <HAL_IncTick+0x20>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	4a03      	ldr	r2, [pc, #12]	; (8003d04 <HAL_IncTick+0x20>)
 8003cf6:	6013      	str	r3, [r2, #0]
}
 8003cf8:	bf00      	nop
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bc80      	pop	{r7}
 8003cfe:	4770      	bx	lr
 8003d00:	20000030 	.word	0x20000030
 8003d04:	20001a0c 	.word	0x20001a0c

08003d08 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d0c:	4b02      	ldr	r3, [pc, #8]	; (8003d18 <HAL_GetTick+0x10>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bc80      	pop	{r7}
 8003d16:	4770      	bx	lr
 8003d18:	20001a0c 	.word	0x20001a0c

08003d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d24:	f7ff fff0 	bl	8003d08 <HAL_GetTick>
 8003d28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d34:	d005      	beq.n	8003d42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d36:	4b0a      	ldr	r3, [pc, #40]	; (8003d60 <HAL_Delay+0x44>)
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4413      	add	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d42:	bf00      	nop
 8003d44:	f7ff ffe0 	bl	8003d08 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d8f7      	bhi.n	8003d44 <HAL_Delay+0x28>
  {
  }
}
 8003d54:	bf00      	nop
 8003d56:	bf00      	nop
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	20000030 	.word	0x20000030

08003d64 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b086      	sub	sp, #24
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003d70:	2300      	movs	r3, #0
 8003d72:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003d74:	2300      	movs	r3, #0
 8003d76:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e0be      	b.n	8003f04 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d109      	bne.n	8003da8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f8b6 	bl	8003f14 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f000 fb01 	bl	80043b0 <ADC_ConversionStop_Disable>
 8003dae:	4603      	mov	r3, r0
 8003db0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003db6:	f003 0310 	and.w	r3, r3, #16
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f040 8099 	bne.w	8003ef2 <HAL_ADC_Init+0x18e>
 8003dc0:	7dfb      	ldrb	r3, [r7, #23]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f040 8095 	bne.w	8003ef2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dcc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003dd0:	f023 0302 	bic.w	r3, r3, #2
 8003dd4:	f043 0202 	orr.w	r2, r3, #2
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003de4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8003dec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dfc:	d003      	beq.n	8003e06 <HAL_ADC_Init+0xa2>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d102      	bne.n	8003e0c <HAL_ADC_Init+0xa8>
 8003e06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e0a:	e000      	b.n	8003e0e <HAL_ADC_Init+0xaa>
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	693a      	ldr	r2, [r7, #16]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d119      	bne.n	8003e50 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d109      	bne.n	8003e38 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	035a      	lsls	r2, r3, #13
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e34:	613b      	str	r3, [r7, #16]
 8003e36:	e00b      	b.n	8003e50 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3c:	f043 0220 	orr.w	r2, r3, #32
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e48:	f043 0201 	orr.w	r2, r3, #1
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	430a      	orrs	r2, r1
 8003e62:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	689a      	ldr	r2, [r3, #8]
 8003e6a:	4b28      	ldr	r3, [pc, #160]	; (8003f0c <HAL_ADC_Init+0x1a8>)
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6812      	ldr	r2, [r2, #0]
 8003e72:	68b9      	ldr	r1, [r7, #8]
 8003e74:	430b      	orrs	r3, r1
 8003e76:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e80:	d003      	beq.n	8003e8a <HAL_ADC_Init+0x126>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d104      	bne.n	8003e94 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	051b      	lsls	r3, r3, #20
 8003e92:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	689a      	ldr	r2, [r3, #8]
 8003eae:	4b18      	ldr	r3, [pc, #96]	; (8003f10 <HAL_ADC_Init+0x1ac>)
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	68ba      	ldr	r2, [r7, #8]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d10b      	bne.n	8003ed0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec2:	f023 0303 	bic.w	r3, r3, #3
 8003ec6:	f043 0201 	orr.w	r2, r3, #1
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003ece:	e018      	b.n	8003f02 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed4:	f023 0312 	bic.w	r3, r3, #18
 8003ed8:	f043 0210 	orr.w	r2, r3, #16
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee4:	f043 0201 	orr.w	r2, r3, #1
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003ef0:	e007      	b.n	8003f02 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef6:	f043 0210 	orr.w	r2, r3, #16
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3718      	adds	r7, #24
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	ffe1f7fd 	.word	0xffe1f7fd
 8003f10:	ff1f0efe 	.word	0xff1f0efe

08003f14 <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bc80      	pop	{r7}
 8003f24:	4770      	bx	lr
	...

08003f28 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f34:	2300      	movs	r3, #0
 8003f36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a64      	ldr	r2, [pc, #400]	; (80040d0 <HAL_ADC_Start_DMA+0x1a8>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d004      	beq.n	8003f4c <HAL_ADC_Start_DMA+0x24>
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a63      	ldr	r2, [pc, #396]	; (80040d4 <HAL_ADC_Start_DMA+0x1ac>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d106      	bne.n	8003f5a <HAL_ADC_Start_DMA+0x32>
 8003f4c:	4b60      	ldr	r3, [pc, #384]	; (80040d0 <HAL_ADC_Start_DMA+0x1a8>)
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	f040 80b3 	bne.w	80040c0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d101      	bne.n	8003f68 <HAL_ADC_Start_DMA+0x40>
 8003f64:	2302      	movs	r3, #2
 8003f66:	e0ae      	b.n	80040c6 <HAL_ADC_Start_DMA+0x19e>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 f9cb 	bl	800430c <ADC_Enable>
 8003f76:	4603      	mov	r3, r0
 8003f78:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f7a:	7dfb      	ldrb	r3, [r7, #23]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f040 809a 	bne.w	80040b6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f86:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003f8a:	f023 0301 	bic.w	r3, r3, #1
 8003f8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a4e      	ldr	r2, [pc, #312]	; (80040d4 <HAL_ADC_Start_DMA+0x1ac>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d105      	bne.n	8003fac <HAL_ADC_Start_DMA+0x84>
 8003fa0:	4b4b      	ldr	r3, [pc, #300]	; (80040d0 <HAL_ADC_Start_DMA+0x1a8>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d115      	bne.n	8003fd8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fb0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d026      	beq.n	8004014 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003fce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003fd6:	e01d      	b.n	8004014 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fdc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a39      	ldr	r2, [pc, #228]	; (80040d0 <HAL_ADC_Start_DMA+0x1a8>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d004      	beq.n	8003ff8 <HAL_ADC_Start_DMA+0xd0>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a38      	ldr	r2, [pc, #224]	; (80040d4 <HAL_ADC_Start_DMA+0x1ac>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d10d      	bne.n	8004014 <HAL_ADC_Start_DMA+0xec>
 8003ff8:	4b35      	ldr	r3, [pc, #212]	; (80040d0 <HAL_ADC_Start_DMA+0x1a8>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004000:	2b00      	cmp	r3, #0
 8004002:	d007      	beq.n	8004014 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004008:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800400c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004018:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d006      	beq.n	800402e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004024:	f023 0206 	bic.w	r2, r3, #6
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	62da      	str	r2, [r3, #44]	; 0x2c
 800402c:	e002      	b.n	8004034 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	4a25      	ldr	r2, [pc, #148]	; (80040d8 <HAL_ADC_Start_DMA+0x1b0>)
 8004042:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6a1b      	ldr	r3, [r3, #32]
 8004048:	4a24      	ldr	r2, [pc, #144]	; (80040dc <HAL_ADC_Start_DMA+0x1b4>)
 800404a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	4a23      	ldr	r2, [pc, #140]	; (80040e0 <HAL_ADC_Start_DMA+0x1b8>)
 8004052:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f06f 0202 	mvn.w	r2, #2
 800405c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800406c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6a18      	ldr	r0, [r3, #32]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	334c      	adds	r3, #76	; 0x4c
 8004078:	4619      	mov	r1, r3
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f000 fbab 	bl	80047d8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800408c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004090:	d108      	bne.n	80040a4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80040a0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80040a2:	e00f      	b.n	80040c4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80040b2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80040b4:	e006      	b.n	80040c4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80040be:	e001      	b.n	80040c4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80040c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3718      	adds	r7, #24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	40012400 	.word	0x40012400
 80040d4:	40012800 	.word	0x40012800
 80040d8:	08004425 	.word	0x08004425
 80040dc:	080044a1 	.word	0x080044a1
 80040e0:	080044bd 	.word	0x080044bd

080040e4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bc80      	pop	{r7}
 80040f4:	4770      	bx	lr

080040f6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b083      	sub	sp, #12
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80040fe:	bf00      	nop
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	bc80      	pop	{r7}
 8004106:	4770      	bx	lr

08004108 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	bc80      	pop	{r7}
 8004118:	4770      	bx	lr
	...

0800411c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800412a:	2300      	movs	r3, #0
 800412c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004134:	2b01      	cmp	r3, #1
 8004136:	d101      	bne.n	800413c <HAL_ADC_ConfigChannel+0x20>
 8004138:	2302      	movs	r3, #2
 800413a:	e0dc      	b.n	80042f6 <HAL_ADC_ConfigChannel+0x1da>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	2b06      	cmp	r3, #6
 800414a:	d81c      	bhi.n	8004186 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	4613      	mov	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	3b05      	subs	r3, #5
 800415e:	221f      	movs	r2, #31
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	43db      	mvns	r3, r3
 8004166:	4019      	ands	r1, r3
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	6818      	ldr	r0, [r3, #0]
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	4613      	mov	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	4413      	add	r3, r2
 8004176:	3b05      	subs	r3, #5
 8004178:	fa00 f203 	lsl.w	r2, r0, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	430a      	orrs	r2, r1
 8004182:	635a      	str	r2, [r3, #52]	; 0x34
 8004184:	e03c      	b.n	8004200 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	2b0c      	cmp	r3, #12
 800418c:	d81c      	bhi.n	80041c8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	4613      	mov	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	4413      	add	r3, r2
 800419e:	3b23      	subs	r3, #35	; 0x23
 80041a0:	221f      	movs	r2, #31
 80041a2:	fa02 f303 	lsl.w	r3, r2, r3
 80041a6:	43db      	mvns	r3, r3
 80041a8:	4019      	ands	r1, r3
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	6818      	ldr	r0, [r3, #0]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	4613      	mov	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4413      	add	r3, r2
 80041b8:	3b23      	subs	r3, #35	; 0x23
 80041ba:	fa00 f203 	lsl.w	r2, r0, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	430a      	orrs	r2, r1
 80041c4:	631a      	str	r2, [r3, #48]	; 0x30
 80041c6:	e01b      	b.n	8004200 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685a      	ldr	r2, [r3, #4]
 80041d2:	4613      	mov	r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	4413      	add	r3, r2
 80041d8:	3b41      	subs	r3, #65	; 0x41
 80041da:	221f      	movs	r2, #31
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	43db      	mvns	r3, r3
 80041e2:	4019      	ands	r1, r3
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	6818      	ldr	r0, [r3, #0]
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	4613      	mov	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	4413      	add	r3, r2
 80041f2:	3b41      	subs	r3, #65	; 0x41
 80041f4:	fa00 f203 	lsl.w	r2, r0, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	430a      	orrs	r2, r1
 80041fe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b09      	cmp	r3, #9
 8004206:	d91c      	bls.n	8004242 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68d9      	ldr	r1, [r3, #12]
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	4613      	mov	r3, r2
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	4413      	add	r3, r2
 8004218:	3b1e      	subs	r3, #30
 800421a:	2207      	movs	r2, #7
 800421c:	fa02 f303 	lsl.w	r3, r2, r3
 8004220:	43db      	mvns	r3, r3
 8004222:	4019      	ands	r1, r3
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	6898      	ldr	r0, [r3, #8]
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	4613      	mov	r3, r2
 800422e:	005b      	lsls	r3, r3, #1
 8004230:	4413      	add	r3, r2
 8004232:	3b1e      	subs	r3, #30
 8004234:	fa00 f203 	lsl.w	r2, r0, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	430a      	orrs	r2, r1
 800423e:	60da      	str	r2, [r3, #12]
 8004240:	e019      	b.n	8004276 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6919      	ldr	r1, [r3, #16]
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	4613      	mov	r3, r2
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	4413      	add	r3, r2
 8004252:	2207      	movs	r2, #7
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	43db      	mvns	r3, r3
 800425a:	4019      	ands	r1, r3
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	6898      	ldr	r0, [r3, #8]
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	4613      	mov	r3, r2
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	4413      	add	r3, r2
 800426a:	fa00 f203 	lsl.w	r2, r0, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	430a      	orrs	r2, r1
 8004274:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2b10      	cmp	r3, #16
 800427c:	d003      	beq.n	8004286 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004282:	2b11      	cmp	r3, #17
 8004284:	d132      	bne.n	80042ec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a1d      	ldr	r2, [pc, #116]	; (8004300 <HAL_ADC_ConfigChannel+0x1e4>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d125      	bne.n	80042dc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d126      	bne.n	80042ec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80042ac:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b10      	cmp	r3, #16
 80042b4:	d11a      	bne.n	80042ec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80042b6:	4b13      	ldr	r3, [pc, #76]	; (8004304 <HAL_ADC_ConfigChannel+0x1e8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a13      	ldr	r2, [pc, #76]	; (8004308 <HAL_ADC_ConfigChannel+0x1ec>)
 80042bc:	fba2 2303 	umull	r2, r3, r2, r3
 80042c0:	0c9a      	lsrs	r2, r3, #18
 80042c2:	4613      	mov	r3, r2
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	4413      	add	r3, r2
 80042c8:	005b      	lsls	r3, r3, #1
 80042ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80042cc:	e002      	b.n	80042d4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	3b01      	subs	r3, #1
 80042d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1f9      	bne.n	80042ce <HAL_ADC_ConfigChannel+0x1b2>
 80042da:	e007      	b.n	80042ec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e0:	f043 0220 	orr.w	r2, r3, #32
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80042f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3714      	adds	r7, #20
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bc80      	pop	{r7}
 80042fe:	4770      	bx	lr
 8004300:	40012400 	.word	0x40012400
 8004304:	20000028 	.word	0x20000028
 8004308:	431bde83 	.word	0x431bde83

0800430c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004314:	2300      	movs	r3, #0
 8004316:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b01      	cmp	r3, #1
 8004328:	d039      	beq.n	800439e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f042 0201 	orr.w	r2, r2, #1
 8004338:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800433a:	4b1b      	ldr	r3, [pc, #108]	; (80043a8 <ADC_Enable+0x9c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a1b      	ldr	r2, [pc, #108]	; (80043ac <ADC_Enable+0xa0>)
 8004340:	fba2 2303 	umull	r2, r3, r2, r3
 8004344:	0c9b      	lsrs	r3, r3, #18
 8004346:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004348:	e002      	b.n	8004350 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	3b01      	subs	r3, #1
 800434e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1f9      	bne.n	800434a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004356:	f7ff fcd7 	bl	8003d08 <HAL_GetTick>
 800435a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800435c:	e018      	b.n	8004390 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800435e:	f7ff fcd3 	bl	8003d08 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d911      	bls.n	8004390 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004370:	f043 0210 	orr.w	r2, r3, #16
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437c:	f043 0201 	orr.w	r2, r3, #1
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e007      	b.n	80043a0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b01      	cmp	r3, #1
 800439c:	d1df      	bne.n	800435e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	20000028 	.word	0x20000028
 80043ac:	431bde83 	.word	0x431bde83

080043b0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80043b8:	2300      	movs	r3, #0
 80043ba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d127      	bne.n	800441a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0201 	bic.w	r2, r2, #1
 80043d8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80043da:	f7ff fc95 	bl	8003d08 <HAL_GetTick>
 80043de:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80043e0:	e014      	b.n	800440c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80043e2:	f7ff fc91 	bl	8003d08 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d90d      	bls.n	800440c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f4:	f043 0210 	orr.w	r2, r3, #16
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004400:	f043 0201 	orr.w	r2, r3, #1
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e007      	b.n	800441c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b01      	cmp	r3, #1
 8004418:	d0e3      	beq.n	80043e2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	3710      	adds	r7, #16
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004436:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800443a:	2b00      	cmp	r3, #0
 800443c:	d127      	bne.n	800448e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004442:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004454:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004458:	d115      	bne.n	8004486 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800445e:	2b00      	cmp	r3, #0
 8004460:	d111      	bne.n	8004486 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004466:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004472:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d105      	bne.n	8004486 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800447e:	f043 0201 	orr.w	r2, r3, #1
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f7ff fe2c 	bl	80040e4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800448c:	e004      	b.n	8004498 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	4798      	blx	r3
}
 8004498:	bf00      	nop
 800449a:	3710      	adds	r7, #16
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ac:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f7ff fe21 	bl	80040f6 <HAL_ADC_ConvHalfCpltCallback>
}
 80044b4:	bf00      	nop
 80044b6:	3710      	adds	r7, #16
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044da:	f043 0204 	orr.w	r2, r3, #4
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80044e2:	68f8      	ldr	r0, [r7, #12]
 80044e4:	f7ff fe10 	bl	8004108 <HAL_ADC_ErrorCallback>
}
 80044e8:	bf00      	nop
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <__NVIC_SetPriorityGrouping>:
{
 80044f0:	b480      	push	{r7}
 80044f2:	b085      	sub	sp, #20
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f003 0307 	and.w	r3, r3, #7
 80044fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004500:	4b0c      	ldr	r3, [pc, #48]	; (8004534 <__NVIC_SetPriorityGrouping+0x44>)
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004506:	68ba      	ldr	r2, [r7, #8]
 8004508:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800450c:	4013      	ands	r3, r2
 800450e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004518:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800451c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004520:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004522:	4a04      	ldr	r2, [pc, #16]	; (8004534 <__NVIC_SetPriorityGrouping+0x44>)
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	60d3      	str	r3, [r2, #12]
}
 8004528:	bf00      	nop
 800452a:	3714      	adds	r7, #20
 800452c:	46bd      	mov	sp, r7
 800452e:	bc80      	pop	{r7}
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	e000ed00 	.word	0xe000ed00

08004538 <__NVIC_GetPriorityGrouping>:
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800453c:	4b04      	ldr	r3, [pc, #16]	; (8004550 <__NVIC_GetPriorityGrouping+0x18>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	0a1b      	lsrs	r3, r3, #8
 8004542:	f003 0307 	and.w	r3, r3, #7
}
 8004546:	4618      	mov	r0, r3
 8004548:	46bd      	mov	sp, r7
 800454a:	bc80      	pop	{r7}
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	e000ed00 	.word	0xe000ed00

08004554 <__NVIC_EnableIRQ>:
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	4603      	mov	r3, r0
 800455c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800455e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004562:	2b00      	cmp	r3, #0
 8004564:	db0b      	blt.n	800457e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004566:	79fb      	ldrb	r3, [r7, #7]
 8004568:	f003 021f 	and.w	r2, r3, #31
 800456c:	4906      	ldr	r1, [pc, #24]	; (8004588 <__NVIC_EnableIRQ+0x34>)
 800456e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004572:	095b      	lsrs	r3, r3, #5
 8004574:	2001      	movs	r0, #1
 8004576:	fa00 f202 	lsl.w	r2, r0, r2
 800457a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800457e:	bf00      	nop
 8004580:	370c      	adds	r7, #12
 8004582:	46bd      	mov	sp, r7
 8004584:	bc80      	pop	{r7}
 8004586:	4770      	bx	lr
 8004588:	e000e100 	.word	0xe000e100

0800458c <__NVIC_SetPriority>:
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	4603      	mov	r3, r0
 8004594:	6039      	str	r1, [r7, #0]
 8004596:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800459c:	2b00      	cmp	r3, #0
 800459e:	db0a      	blt.n	80045b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	b2da      	uxtb	r2, r3
 80045a4:	490c      	ldr	r1, [pc, #48]	; (80045d8 <__NVIC_SetPriority+0x4c>)
 80045a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045aa:	0112      	lsls	r2, r2, #4
 80045ac:	b2d2      	uxtb	r2, r2
 80045ae:	440b      	add	r3, r1
 80045b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80045b4:	e00a      	b.n	80045cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	4908      	ldr	r1, [pc, #32]	; (80045dc <__NVIC_SetPriority+0x50>)
 80045bc:	79fb      	ldrb	r3, [r7, #7]
 80045be:	f003 030f 	and.w	r3, r3, #15
 80045c2:	3b04      	subs	r3, #4
 80045c4:	0112      	lsls	r2, r2, #4
 80045c6:	b2d2      	uxtb	r2, r2
 80045c8:	440b      	add	r3, r1
 80045ca:	761a      	strb	r2, [r3, #24]
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bc80      	pop	{r7}
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	e000e100 	.word	0xe000e100
 80045dc:	e000ed00 	.word	0xe000ed00

080045e0 <NVIC_EncodePriority>:
{
 80045e0:	b480      	push	{r7}
 80045e2:	b089      	sub	sp, #36	; 0x24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f003 0307 	and.w	r3, r3, #7
 80045f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	f1c3 0307 	rsb	r3, r3, #7
 80045fa:	2b04      	cmp	r3, #4
 80045fc:	bf28      	it	cs
 80045fe:	2304      	movcs	r3, #4
 8004600:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	3304      	adds	r3, #4
 8004606:	2b06      	cmp	r3, #6
 8004608:	d902      	bls.n	8004610 <NVIC_EncodePriority+0x30>
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	3b03      	subs	r3, #3
 800460e:	e000      	b.n	8004612 <NVIC_EncodePriority+0x32>
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004614:	f04f 32ff 	mov.w	r2, #4294967295
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	fa02 f303 	lsl.w	r3, r2, r3
 800461e:	43da      	mvns	r2, r3
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	401a      	ands	r2, r3
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004628:	f04f 31ff 	mov.w	r1, #4294967295
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	fa01 f303 	lsl.w	r3, r1, r3
 8004632:	43d9      	mvns	r1, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004638:	4313      	orrs	r3, r2
}
 800463a:	4618      	mov	r0, r3
 800463c:	3724      	adds	r7, #36	; 0x24
 800463e:	46bd      	mov	sp, r7
 8004640:	bc80      	pop	{r7}
 8004642:	4770      	bx	lr

08004644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	3b01      	subs	r3, #1
 8004650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004654:	d301      	bcc.n	800465a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004656:	2301      	movs	r3, #1
 8004658:	e00f      	b.n	800467a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800465a:	4a0a      	ldr	r2, [pc, #40]	; (8004684 <SysTick_Config+0x40>)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3b01      	subs	r3, #1
 8004660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004662:	210f      	movs	r1, #15
 8004664:	f04f 30ff 	mov.w	r0, #4294967295
 8004668:	f7ff ff90 	bl	800458c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800466c:	4b05      	ldr	r3, [pc, #20]	; (8004684 <SysTick_Config+0x40>)
 800466e:	2200      	movs	r2, #0
 8004670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004672:	4b04      	ldr	r3, [pc, #16]	; (8004684 <SysTick_Config+0x40>)
 8004674:	2207      	movs	r2, #7
 8004676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	e000e010 	.word	0xe000e010

08004688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f7ff ff2d 	bl	80044f0 <__NVIC_SetPriorityGrouping>
}
 8004696:	bf00      	nop
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800469e:	b580      	push	{r7, lr}
 80046a0:	b086      	sub	sp, #24
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	4603      	mov	r3, r0
 80046a6:	60b9      	str	r1, [r7, #8]
 80046a8:	607a      	str	r2, [r7, #4]
 80046aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80046ac:	2300      	movs	r3, #0
 80046ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046b0:	f7ff ff42 	bl	8004538 <__NVIC_GetPriorityGrouping>
 80046b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	68b9      	ldr	r1, [r7, #8]
 80046ba:	6978      	ldr	r0, [r7, #20]
 80046bc:	f7ff ff90 	bl	80045e0 <NVIC_EncodePriority>
 80046c0:	4602      	mov	r2, r0
 80046c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046c6:	4611      	mov	r1, r2
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7ff ff5f 	bl	800458c <__NVIC_SetPriority>
}
 80046ce:	bf00      	nop
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b082      	sub	sp, #8
 80046da:	af00      	add	r7, sp, #0
 80046dc:	4603      	mov	r3, r0
 80046de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7ff ff35 	bl	8004554 <__NVIC_EnableIRQ>
}
 80046ea:	bf00      	nop
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046f2:	b580      	push	{r7, lr}
 80046f4:	b082      	sub	sp, #8
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7ff ffa2 	bl	8004644 <SysTick_Config>
 8004700:	4603      	mov	r3, r0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3708      	adds	r7, #8
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800470a:	b580      	push	{r7, lr}
 800470c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800470e:	f000 f802 	bl	8004716 <HAL_SYSTICK_Callback>
}
 8004712:	bf00      	nop
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8004716:	b480      	push	{r7}
 8004718:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800471a:	bf00      	nop
 800471c:	46bd      	mov	sp, r7
 800471e:	bc80      	pop	{r7}
 8004720:	4770      	bx	lr
	...

08004724 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800472c:	2300      	movs	r3, #0
 800472e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e043      	b.n	80047c2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	461a      	mov	r2, r3
 8004740:	4b22      	ldr	r3, [pc, #136]	; (80047cc <HAL_DMA_Init+0xa8>)
 8004742:	4413      	add	r3, r2
 8004744:	4a22      	ldr	r2, [pc, #136]	; (80047d0 <HAL_DMA_Init+0xac>)
 8004746:	fba2 2303 	umull	r2, r3, r2, r3
 800474a:	091b      	lsrs	r3, r3, #4
 800474c:	009a      	lsls	r2, r3, #2
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a1f      	ldr	r2, [pc, #124]	; (80047d4 <HAL_DMA_Init+0xb0>)
 8004756:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2202      	movs	r2, #2
 800475c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800476e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004772:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800477c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004788:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004794:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	69db      	ldr	r3, [r3, #28]
 800479a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	4313      	orrs	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68fa      	ldr	r2, [r7, #12]
 80047a8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bc80      	pop	{r7}
 80047ca:	4770      	bx	lr
 80047cc:	bffdfff8 	.word	0xbffdfff8
 80047d0:	cccccccd 	.word	0xcccccccd
 80047d4:	40020000 	.word	0x40020000

080047d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
 80047e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047e6:	2300      	movs	r3, #0
 80047e8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d101      	bne.n	80047f8 <HAL_DMA_Start_IT+0x20>
 80047f4:	2302      	movs	r3, #2
 80047f6:	e04a      	b.n	800488e <HAL_DMA_Start_IT+0xb6>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004806:	2b01      	cmp	r3, #1
 8004808:	d13a      	bne.n	8004880 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2202      	movs	r2, #2
 800480e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0201 	bic.w	r2, r2, #1
 8004826:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	68b9      	ldr	r1, [r7, #8]
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f000 f9ae 	bl	8004b90 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004838:	2b00      	cmp	r3, #0
 800483a:	d008      	beq.n	800484e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f042 020e 	orr.w	r2, r2, #14
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	e00f      	b.n	800486e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f022 0204 	bic.w	r2, r2, #4
 800485c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f042 020a 	orr.w	r2, r2, #10
 800486c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0201 	orr.w	r2, r2, #1
 800487c:	601a      	str	r2, [r3, #0]
 800487e:	e005      	b.n	800488c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004888:	2302      	movs	r3, #2
 800488a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800488c:	7dfb      	ldrb	r3, [r7, #23]
}
 800488e:	4618      	mov	r0, r3
 8004890:	3718      	adds	r7, #24
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
	...

08004898 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048a0:	2300      	movs	r3, #0
 80048a2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d005      	beq.n	80048ba <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2204      	movs	r2, #4
 80048b2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	73fb      	strb	r3, [r7, #15]
 80048b8:	e051      	b.n	800495e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 020e 	bic.w	r2, r2, #14
 80048c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f022 0201 	bic.w	r2, r2, #1
 80048d8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a22      	ldr	r2, [pc, #136]	; (8004968 <HAL_DMA_Abort_IT+0xd0>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d029      	beq.n	8004938 <HAL_DMA_Abort_IT+0xa0>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a20      	ldr	r2, [pc, #128]	; (800496c <HAL_DMA_Abort_IT+0xd4>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d022      	beq.n	8004934 <HAL_DMA_Abort_IT+0x9c>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a1f      	ldr	r2, [pc, #124]	; (8004970 <HAL_DMA_Abort_IT+0xd8>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d01a      	beq.n	800492e <HAL_DMA_Abort_IT+0x96>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a1d      	ldr	r2, [pc, #116]	; (8004974 <HAL_DMA_Abort_IT+0xdc>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d012      	beq.n	8004928 <HAL_DMA_Abort_IT+0x90>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a1c      	ldr	r2, [pc, #112]	; (8004978 <HAL_DMA_Abort_IT+0xe0>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d00a      	beq.n	8004922 <HAL_DMA_Abort_IT+0x8a>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a1a      	ldr	r2, [pc, #104]	; (800497c <HAL_DMA_Abort_IT+0xe4>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d102      	bne.n	800491c <HAL_DMA_Abort_IT+0x84>
 8004916:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800491a:	e00e      	b.n	800493a <HAL_DMA_Abort_IT+0xa2>
 800491c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004920:	e00b      	b.n	800493a <HAL_DMA_Abort_IT+0xa2>
 8004922:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004926:	e008      	b.n	800493a <HAL_DMA_Abort_IT+0xa2>
 8004928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800492c:	e005      	b.n	800493a <HAL_DMA_Abort_IT+0xa2>
 800492e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004932:	e002      	b.n	800493a <HAL_DMA_Abort_IT+0xa2>
 8004934:	2310      	movs	r3, #16
 8004936:	e000      	b.n	800493a <HAL_DMA_Abort_IT+0xa2>
 8004938:	2301      	movs	r3, #1
 800493a:	4a11      	ldr	r2, [pc, #68]	; (8004980 <HAL_DMA_Abort_IT+0xe8>)
 800493c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004952:	2b00      	cmp	r3, #0
 8004954:	d003      	beq.n	800495e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	4798      	blx	r3
    } 
  }
  return status;
 800495e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3710      	adds	r7, #16
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	40020008 	.word	0x40020008
 800496c:	4002001c 	.word	0x4002001c
 8004970:	40020030 	.word	0x40020030
 8004974:	40020044 	.word	0x40020044
 8004978:	40020058 	.word	0x40020058
 800497c:	4002006c 	.word	0x4002006c
 8004980:	40020000 	.word	0x40020000

08004984 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a0:	2204      	movs	r2, #4
 80049a2:	409a      	lsls	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4013      	ands	r3, r2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d04f      	beq.n	8004a4c <HAL_DMA_IRQHandler+0xc8>
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	f003 0304 	and.w	r3, r3, #4
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d04a      	beq.n	8004a4c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0320 	and.w	r3, r3, #32
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d107      	bne.n	80049d4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 0204 	bic.w	r2, r2, #4
 80049d2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a66      	ldr	r2, [pc, #408]	; (8004b74 <HAL_DMA_IRQHandler+0x1f0>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d029      	beq.n	8004a32 <HAL_DMA_IRQHandler+0xae>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a65      	ldr	r2, [pc, #404]	; (8004b78 <HAL_DMA_IRQHandler+0x1f4>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d022      	beq.n	8004a2e <HAL_DMA_IRQHandler+0xaa>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a63      	ldr	r2, [pc, #396]	; (8004b7c <HAL_DMA_IRQHandler+0x1f8>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d01a      	beq.n	8004a28 <HAL_DMA_IRQHandler+0xa4>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a62      	ldr	r2, [pc, #392]	; (8004b80 <HAL_DMA_IRQHandler+0x1fc>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d012      	beq.n	8004a22 <HAL_DMA_IRQHandler+0x9e>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a60      	ldr	r2, [pc, #384]	; (8004b84 <HAL_DMA_IRQHandler+0x200>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d00a      	beq.n	8004a1c <HAL_DMA_IRQHandler+0x98>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a5f      	ldr	r2, [pc, #380]	; (8004b88 <HAL_DMA_IRQHandler+0x204>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d102      	bne.n	8004a16 <HAL_DMA_IRQHandler+0x92>
 8004a10:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004a14:	e00e      	b.n	8004a34 <HAL_DMA_IRQHandler+0xb0>
 8004a16:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004a1a:	e00b      	b.n	8004a34 <HAL_DMA_IRQHandler+0xb0>
 8004a1c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004a20:	e008      	b.n	8004a34 <HAL_DMA_IRQHandler+0xb0>
 8004a22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004a26:	e005      	b.n	8004a34 <HAL_DMA_IRQHandler+0xb0>
 8004a28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a2c:	e002      	b.n	8004a34 <HAL_DMA_IRQHandler+0xb0>
 8004a2e:	2340      	movs	r3, #64	; 0x40
 8004a30:	e000      	b.n	8004a34 <HAL_DMA_IRQHandler+0xb0>
 8004a32:	2304      	movs	r3, #4
 8004a34:	4a55      	ldr	r2, [pc, #340]	; (8004b8c <HAL_DMA_IRQHandler+0x208>)
 8004a36:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f000 8094 	beq.w	8004b6a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004a4a:	e08e      	b.n	8004b6a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a50:	2202      	movs	r2, #2
 8004a52:	409a      	lsls	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4013      	ands	r3, r2
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d056      	beq.n	8004b0a <HAL_DMA_IRQHandler+0x186>
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d051      	beq.n	8004b0a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0320 	and.w	r3, r3, #32
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d10b      	bne.n	8004a8c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f022 020a 	bic.w	r2, r2, #10
 8004a82:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a38      	ldr	r2, [pc, #224]	; (8004b74 <HAL_DMA_IRQHandler+0x1f0>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d029      	beq.n	8004aea <HAL_DMA_IRQHandler+0x166>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a37      	ldr	r2, [pc, #220]	; (8004b78 <HAL_DMA_IRQHandler+0x1f4>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d022      	beq.n	8004ae6 <HAL_DMA_IRQHandler+0x162>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a35      	ldr	r2, [pc, #212]	; (8004b7c <HAL_DMA_IRQHandler+0x1f8>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d01a      	beq.n	8004ae0 <HAL_DMA_IRQHandler+0x15c>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a34      	ldr	r2, [pc, #208]	; (8004b80 <HAL_DMA_IRQHandler+0x1fc>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d012      	beq.n	8004ada <HAL_DMA_IRQHandler+0x156>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a32      	ldr	r2, [pc, #200]	; (8004b84 <HAL_DMA_IRQHandler+0x200>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d00a      	beq.n	8004ad4 <HAL_DMA_IRQHandler+0x150>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a31      	ldr	r2, [pc, #196]	; (8004b88 <HAL_DMA_IRQHandler+0x204>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d102      	bne.n	8004ace <HAL_DMA_IRQHandler+0x14a>
 8004ac8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004acc:	e00e      	b.n	8004aec <HAL_DMA_IRQHandler+0x168>
 8004ace:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004ad2:	e00b      	b.n	8004aec <HAL_DMA_IRQHandler+0x168>
 8004ad4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ad8:	e008      	b.n	8004aec <HAL_DMA_IRQHandler+0x168>
 8004ada:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ade:	e005      	b.n	8004aec <HAL_DMA_IRQHandler+0x168>
 8004ae0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ae4:	e002      	b.n	8004aec <HAL_DMA_IRQHandler+0x168>
 8004ae6:	2320      	movs	r3, #32
 8004ae8:	e000      	b.n	8004aec <HAL_DMA_IRQHandler+0x168>
 8004aea:	2302      	movs	r3, #2
 8004aec:	4a27      	ldr	r2, [pc, #156]	; (8004b8c <HAL_DMA_IRQHandler+0x208>)
 8004aee:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d034      	beq.n	8004b6a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004b08:	e02f      	b.n	8004b6a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0e:	2208      	movs	r2, #8
 8004b10:	409a      	lsls	r2, r3
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	4013      	ands	r3, r2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d028      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x1e8>
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	f003 0308 	and.w	r3, r3, #8
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d023      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 020e 	bic.w	r2, r2, #14
 8004b32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b3c:	2101      	movs	r1, #1
 8004b3e:	fa01 f202 	lsl.w	r2, r1, r2
 8004b42:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d004      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	4798      	blx	r3
    }
  }
  return;
 8004b6a:	bf00      	nop
 8004b6c:	bf00      	nop
}
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	40020008 	.word	0x40020008
 8004b78:	4002001c 	.word	0x4002001c
 8004b7c:	40020030 	.word	0x40020030
 8004b80:	40020044 	.word	0x40020044
 8004b84:	40020058 	.word	0x40020058
 8004b88:	4002006c 	.word	0x4002006c
 8004b8c:	40020000 	.word	0x40020000

08004b90 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
 8004b9c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba6:	2101      	movs	r1, #1
 8004ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8004bac:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	2b10      	cmp	r3, #16
 8004bbc:	d108      	bne.n	8004bd0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68ba      	ldr	r2, [r7, #8]
 8004bcc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004bce:	e007      	b.n	8004be0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68ba      	ldr	r2, [r7, #8]
 8004bd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	60da      	str	r2, [r3, #12]
}
 8004be0:	bf00      	nop
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bc80      	pop	{r7}
 8004be8:	4770      	bx	lr
	...

08004bec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b08b      	sub	sp, #44	; 0x2c
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004bfe:	e169      	b.n	8004ed4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004c00:	2201      	movs	r2, #1
 8004c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	69fa      	ldr	r2, [r7, #28]
 8004c10:	4013      	ands	r3, r2
 8004c12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004c14:	69ba      	ldr	r2, [r7, #24]
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	f040 8158 	bne.w	8004ece <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	4a9a      	ldr	r2, [pc, #616]	; (8004e8c <HAL_GPIO_Init+0x2a0>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d05e      	beq.n	8004ce6 <HAL_GPIO_Init+0xfa>
 8004c28:	4a98      	ldr	r2, [pc, #608]	; (8004e8c <HAL_GPIO_Init+0x2a0>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d875      	bhi.n	8004d1a <HAL_GPIO_Init+0x12e>
 8004c2e:	4a98      	ldr	r2, [pc, #608]	; (8004e90 <HAL_GPIO_Init+0x2a4>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d058      	beq.n	8004ce6 <HAL_GPIO_Init+0xfa>
 8004c34:	4a96      	ldr	r2, [pc, #600]	; (8004e90 <HAL_GPIO_Init+0x2a4>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d86f      	bhi.n	8004d1a <HAL_GPIO_Init+0x12e>
 8004c3a:	4a96      	ldr	r2, [pc, #600]	; (8004e94 <HAL_GPIO_Init+0x2a8>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d052      	beq.n	8004ce6 <HAL_GPIO_Init+0xfa>
 8004c40:	4a94      	ldr	r2, [pc, #592]	; (8004e94 <HAL_GPIO_Init+0x2a8>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d869      	bhi.n	8004d1a <HAL_GPIO_Init+0x12e>
 8004c46:	4a94      	ldr	r2, [pc, #592]	; (8004e98 <HAL_GPIO_Init+0x2ac>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d04c      	beq.n	8004ce6 <HAL_GPIO_Init+0xfa>
 8004c4c:	4a92      	ldr	r2, [pc, #584]	; (8004e98 <HAL_GPIO_Init+0x2ac>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d863      	bhi.n	8004d1a <HAL_GPIO_Init+0x12e>
 8004c52:	4a92      	ldr	r2, [pc, #584]	; (8004e9c <HAL_GPIO_Init+0x2b0>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d046      	beq.n	8004ce6 <HAL_GPIO_Init+0xfa>
 8004c58:	4a90      	ldr	r2, [pc, #576]	; (8004e9c <HAL_GPIO_Init+0x2b0>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d85d      	bhi.n	8004d1a <HAL_GPIO_Init+0x12e>
 8004c5e:	2b12      	cmp	r3, #18
 8004c60:	d82a      	bhi.n	8004cb8 <HAL_GPIO_Init+0xcc>
 8004c62:	2b12      	cmp	r3, #18
 8004c64:	d859      	bhi.n	8004d1a <HAL_GPIO_Init+0x12e>
 8004c66:	a201      	add	r2, pc, #4	; (adr r2, 8004c6c <HAL_GPIO_Init+0x80>)
 8004c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c6c:	08004ce7 	.word	0x08004ce7
 8004c70:	08004cc1 	.word	0x08004cc1
 8004c74:	08004cd3 	.word	0x08004cd3
 8004c78:	08004d15 	.word	0x08004d15
 8004c7c:	08004d1b 	.word	0x08004d1b
 8004c80:	08004d1b 	.word	0x08004d1b
 8004c84:	08004d1b 	.word	0x08004d1b
 8004c88:	08004d1b 	.word	0x08004d1b
 8004c8c:	08004d1b 	.word	0x08004d1b
 8004c90:	08004d1b 	.word	0x08004d1b
 8004c94:	08004d1b 	.word	0x08004d1b
 8004c98:	08004d1b 	.word	0x08004d1b
 8004c9c:	08004d1b 	.word	0x08004d1b
 8004ca0:	08004d1b 	.word	0x08004d1b
 8004ca4:	08004d1b 	.word	0x08004d1b
 8004ca8:	08004d1b 	.word	0x08004d1b
 8004cac:	08004d1b 	.word	0x08004d1b
 8004cb0:	08004cc9 	.word	0x08004cc9
 8004cb4:	08004cdd 	.word	0x08004cdd
 8004cb8:	4a79      	ldr	r2, [pc, #484]	; (8004ea0 <HAL_GPIO_Init+0x2b4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d013      	beq.n	8004ce6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004cbe:	e02c      	b.n	8004d1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	623b      	str	r3, [r7, #32]
          break;
 8004cc6:	e029      	b.n	8004d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	3304      	adds	r3, #4
 8004cce:	623b      	str	r3, [r7, #32]
          break;
 8004cd0:	e024      	b.n	8004d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	3308      	adds	r3, #8
 8004cd8:	623b      	str	r3, [r7, #32]
          break;
 8004cda:	e01f      	b.n	8004d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	330c      	adds	r3, #12
 8004ce2:	623b      	str	r3, [r7, #32]
          break;
 8004ce4:	e01a      	b.n	8004d1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d102      	bne.n	8004cf4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004cee:	2304      	movs	r3, #4
 8004cf0:	623b      	str	r3, [r7, #32]
          break;
 8004cf2:	e013      	b.n	8004d1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d105      	bne.n	8004d08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004cfc:	2308      	movs	r3, #8
 8004cfe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	69fa      	ldr	r2, [r7, #28]
 8004d04:	611a      	str	r2, [r3, #16]
          break;
 8004d06:	e009      	b.n	8004d1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004d08:	2308      	movs	r3, #8
 8004d0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	69fa      	ldr	r2, [r7, #28]
 8004d10:	615a      	str	r2, [r3, #20]
          break;
 8004d12:	e003      	b.n	8004d1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004d14:	2300      	movs	r3, #0
 8004d16:	623b      	str	r3, [r7, #32]
          break;
 8004d18:	e000      	b.n	8004d1c <HAL_GPIO_Init+0x130>
          break;
 8004d1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	2bff      	cmp	r3, #255	; 0xff
 8004d20:	d801      	bhi.n	8004d26 <HAL_GPIO_Init+0x13a>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	e001      	b.n	8004d2a <HAL_GPIO_Init+0x13e>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	3304      	adds	r3, #4
 8004d2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	2bff      	cmp	r3, #255	; 0xff
 8004d30:	d802      	bhi.n	8004d38 <HAL_GPIO_Init+0x14c>
 8004d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d34:	009b      	lsls	r3, r3, #2
 8004d36:	e002      	b.n	8004d3e <HAL_GPIO_Init+0x152>
 8004d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3a:	3b08      	subs	r3, #8
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	210f      	movs	r1, #15
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	fa01 f303 	lsl.w	r3, r1, r3
 8004d4c:	43db      	mvns	r3, r3
 8004d4e:	401a      	ands	r2, r3
 8004d50:	6a39      	ldr	r1, [r7, #32]
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	fa01 f303 	lsl.w	r3, r1, r3
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 80b1 	beq.w	8004ece <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004d6c:	4b4d      	ldr	r3, [pc, #308]	; (8004ea4 <HAL_GPIO_Init+0x2b8>)
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	4a4c      	ldr	r2, [pc, #304]	; (8004ea4 <HAL_GPIO_Init+0x2b8>)
 8004d72:	f043 0301 	orr.w	r3, r3, #1
 8004d76:	6193      	str	r3, [r2, #24]
 8004d78:	4b4a      	ldr	r3, [pc, #296]	; (8004ea4 <HAL_GPIO_Init+0x2b8>)
 8004d7a:	699b      	ldr	r3, [r3, #24]
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	60bb      	str	r3, [r7, #8]
 8004d82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004d84:	4a48      	ldr	r2, [pc, #288]	; (8004ea8 <HAL_GPIO_Init+0x2bc>)
 8004d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d88:	089b      	lsrs	r3, r3, #2
 8004d8a:	3302      	adds	r3, #2
 8004d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d94:	f003 0303 	and.w	r3, r3, #3
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	220f      	movs	r2, #15
 8004d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004da0:	43db      	mvns	r3, r3
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	4013      	ands	r3, r2
 8004da6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a40      	ldr	r2, [pc, #256]	; (8004eac <HAL_GPIO_Init+0x2c0>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d013      	beq.n	8004dd8 <HAL_GPIO_Init+0x1ec>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a3f      	ldr	r2, [pc, #252]	; (8004eb0 <HAL_GPIO_Init+0x2c4>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d00d      	beq.n	8004dd4 <HAL_GPIO_Init+0x1e8>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a3e      	ldr	r2, [pc, #248]	; (8004eb4 <HAL_GPIO_Init+0x2c8>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d007      	beq.n	8004dd0 <HAL_GPIO_Init+0x1e4>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a3d      	ldr	r2, [pc, #244]	; (8004eb8 <HAL_GPIO_Init+0x2cc>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d101      	bne.n	8004dcc <HAL_GPIO_Init+0x1e0>
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e006      	b.n	8004dda <HAL_GPIO_Init+0x1ee>
 8004dcc:	2304      	movs	r3, #4
 8004dce:	e004      	b.n	8004dda <HAL_GPIO_Init+0x1ee>
 8004dd0:	2302      	movs	r3, #2
 8004dd2:	e002      	b.n	8004dda <HAL_GPIO_Init+0x1ee>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e000      	b.n	8004dda <HAL_GPIO_Init+0x1ee>
 8004dd8:	2300      	movs	r3, #0
 8004dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ddc:	f002 0203 	and.w	r2, r2, #3
 8004de0:	0092      	lsls	r2, r2, #2
 8004de2:	4093      	lsls	r3, r2
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004dea:	492f      	ldr	r1, [pc, #188]	; (8004ea8 <HAL_GPIO_Init+0x2bc>)
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	089b      	lsrs	r3, r3, #2
 8004df0:	3302      	adds	r3, #2
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d006      	beq.n	8004e12 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004e04:	4b2d      	ldr	r3, [pc, #180]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	492c      	ldr	r1, [pc, #176]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	600b      	str	r3, [r1, #0]
 8004e10:	e006      	b.n	8004e20 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004e12:	4b2a      	ldr	r3, [pc, #168]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	43db      	mvns	r3, r3
 8004e1a:	4928      	ldr	r1, [pc, #160]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d006      	beq.n	8004e3a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004e2c:	4b23      	ldr	r3, [pc, #140]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e2e:	685a      	ldr	r2, [r3, #4]
 8004e30:	4922      	ldr	r1, [pc, #136]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	604b      	str	r3, [r1, #4]
 8004e38:	e006      	b.n	8004e48 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004e3a:	4b20      	ldr	r3, [pc, #128]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	43db      	mvns	r3, r3
 8004e42:	491e      	ldr	r1, [pc, #120]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e44:	4013      	ands	r3, r2
 8004e46:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d006      	beq.n	8004e62 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004e54:	4b19      	ldr	r3, [pc, #100]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e56:	689a      	ldr	r2, [r3, #8]
 8004e58:	4918      	ldr	r1, [pc, #96]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	608b      	str	r3, [r1, #8]
 8004e60:	e006      	b.n	8004e70 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004e62:	4b16      	ldr	r3, [pc, #88]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e64:	689a      	ldr	r2, [r3, #8]
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	4914      	ldr	r1, [pc, #80]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d021      	beq.n	8004ec0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004e7c:	4b0f      	ldr	r3, [pc, #60]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e7e:	68da      	ldr	r2, [r3, #12]
 8004e80:	490e      	ldr	r1, [pc, #56]	; (8004ebc <HAL_GPIO_Init+0x2d0>)
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	60cb      	str	r3, [r1, #12]
 8004e88:	e021      	b.n	8004ece <HAL_GPIO_Init+0x2e2>
 8004e8a:	bf00      	nop
 8004e8c:	10320000 	.word	0x10320000
 8004e90:	10310000 	.word	0x10310000
 8004e94:	10220000 	.word	0x10220000
 8004e98:	10210000 	.word	0x10210000
 8004e9c:	10120000 	.word	0x10120000
 8004ea0:	10110000 	.word	0x10110000
 8004ea4:	40021000 	.word	0x40021000
 8004ea8:	40010000 	.word	0x40010000
 8004eac:	40010800 	.word	0x40010800
 8004eb0:	40010c00 	.word	0x40010c00
 8004eb4:	40011000 	.word	0x40011000
 8004eb8:	40011400 	.word	0x40011400
 8004ebc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004ec0:	4b0b      	ldr	r3, [pc, #44]	; (8004ef0 <HAL_GPIO_Init+0x304>)
 8004ec2:	68da      	ldr	r2, [r3, #12]
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	43db      	mvns	r3, r3
 8004ec8:	4909      	ldr	r1, [pc, #36]	; (8004ef0 <HAL_GPIO_Init+0x304>)
 8004eca:	4013      	ands	r3, r2
 8004ecc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eda:	fa22 f303 	lsr.w	r3, r2, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	f47f ae8e 	bne.w	8004c00 <HAL_GPIO_Init+0x14>
  }
}
 8004ee4:	bf00      	nop
 8004ee6:	bf00      	nop
 8004ee8:	372c      	adds	r7, #44	; 0x2c
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bc80      	pop	{r7}
 8004eee:	4770      	bx	lr
 8004ef0:	40010400 	.word	0x40010400

08004ef4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	460b      	mov	r3, r1
 8004efe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	887b      	ldrh	r3, [r7, #2]
 8004f06:	4013      	ands	r3, r2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d002      	beq.n	8004f12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	73fb      	strb	r3, [r7, #15]
 8004f10:	e001      	b.n	8004f16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f12:	2300      	movs	r3, #0
 8004f14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3714      	adds	r7, #20
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bc80      	pop	{r7}
 8004f20:	4770      	bx	lr

08004f22 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f22:	b480      	push	{r7}
 8004f24:	b083      	sub	sp, #12
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	807b      	strh	r3, [r7, #2]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004f32:	787b      	ldrb	r3, [r7, #1]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d003      	beq.n	8004f40 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f38:	887a      	ldrh	r2, [r7, #2]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004f3e:	e003      	b.n	8004f48 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004f40:	887b      	ldrh	r3, [r7, #2]
 8004f42:	041a      	lsls	r2, r3, #16
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	611a      	str	r2, [r3, #16]
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bc80      	pop	{r7}
 8004f50:	4770      	bx	lr
	...

08004f54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e26c      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	f000 8087 	beq.w	8005082 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f74:	4b92      	ldr	r3, [pc, #584]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f003 030c 	and.w	r3, r3, #12
 8004f7c:	2b04      	cmp	r3, #4
 8004f7e:	d00c      	beq.n	8004f9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f80:	4b8f      	ldr	r3, [pc, #572]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f003 030c 	and.w	r3, r3, #12
 8004f88:	2b08      	cmp	r3, #8
 8004f8a:	d112      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x5e>
 8004f8c:	4b8c      	ldr	r3, [pc, #560]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f98:	d10b      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f9a:	4b89      	ldr	r3, [pc, #548]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d06c      	beq.n	8005080 <HAL_RCC_OscConfig+0x12c>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d168      	bne.n	8005080 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e246      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fba:	d106      	bne.n	8004fca <HAL_RCC_OscConfig+0x76>
 8004fbc:	4b80      	ldr	r3, [pc, #512]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a7f      	ldr	r2, [pc, #508]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004fc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fc6:	6013      	str	r3, [r2, #0]
 8004fc8:	e02e      	b.n	8005028 <HAL_RCC_OscConfig+0xd4>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10c      	bne.n	8004fec <HAL_RCC_OscConfig+0x98>
 8004fd2:	4b7b      	ldr	r3, [pc, #492]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a7a      	ldr	r2, [pc, #488]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004fd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fdc:	6013      	str	r3, [r2, #0]
 8004fde:	4b78      	ldr	r3, [pc, #480]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a77      	ldr	r2, [pc, #476]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004fe4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fe8:	6013      	str	r3, [r2, #0]
 8004fea:	e01d      	b.n	8005028 <HAL_RCC_OscConfig+0xd4>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ff4:	d10c      	bne.n	8005010 <HAL_RCC_OscConfig+0xbc>
 8004ff6:	4b72      	ldr	r3, [pc, #456]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a71      	ldr	r2, [pc, #452]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8004ffc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005000:	6013      	str	r3, [r2, #0]
 8005002:	4b6f      	ldr	r3, [pc, #444]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a6e      	ldr	r2, [pc, #440]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8005008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800500c:	6013      	str	r3, [r2, #0]
 800500e:	e00b      	b.n	8005028 <HAL_RCC_OscConfig+0xd4>
 8005010:	4b6b      	ldr	r3, [pc, #428]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a6a      	ldr	r2, [pc, #424]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8005016:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800501a:	6013      	str	r3, [r2, #0]
 800501c:	4b68      	ldr	r3, [pc, #416]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a67      	ldr	r2, [pc, #412]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8005022:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005026:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d013      	beq.n	8005058 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005030:	f7fe fe6a 	bl	8003d08 <HAL_GetTick>
 8005034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005036:	e008      	b.n	800504a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005038:	f7fe fe66 	bl	8003d08 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b64      	cmp	r3, #100	; 0x64
 8005044:	d901      	bls.n	800504a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e1fa      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800504a:	4b5d      	ldr	r3, [pc, #372]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d0f0      	beq.n	8005038 <HAL_RCC_OscConfig+0xe4>
 8005056:	e014      	b.n	8005082 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005058:	f7fe fe56 	bl	8003d08 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005060:	f7fe fe52 	bl	8003d08 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b64      	cmp	r3, #100	; 0x64
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e1e6      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005072:	4b53      	ldr	r3, [pc, #332]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0x10c>
 800507e:	e000      	b.n	8005082 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005080:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0302 	and.w	r3, r3, #2
 800508a:	2b00      	cmp	r3, #0
 800508c:	d063      	beq.n	8005156 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800508e:	4b4c      	ldr	r3, [pc, #304]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f003 030c 	and.w	r3, r3, #12
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00b      	beq.n	80050b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800509a:	4b49      	ldr	r3, [pc, #292]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f003 030c 	and.w	r3, r3, #12
 80050a2:	2b08      	cmp	r3, #8
 80050a4:	d11c      	bne.n	80050e0 <HAL_RCC_OscConfig+0x18c>
 80050a6:	4b46      	ldr	r3, [pc, #280]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d116      	bne.n	80050e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050b2:	4b43      	ldr	r3, [pc, #268]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d005      	beq.n	80050ca <HAL_RCC_OscConfig+0x176>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d001      	beq.n	80050ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e1ba      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050ca:	4b3d      	ldr	r3, [pc, #244]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	00db      	lsls	r3, r3, #3
 80050d8:	4939      	ldr	r1, [pc, #228]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050de:	e03a      	b.n	8005156 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d020      	beq.n	800512a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050e8:	4b36      	ldr	r3, [pc, #216]	; (80051c4 <HAL_RCC_OscConfig+0x270>)
 80050ea:	2201      	movs	r2, #1
 80050ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ee:	f7fe fe0b 	bl	8003d08 <HAL_GetTick>
 80050f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050f4:	e008      	b.n	8005108 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050f6:	f7fe fe07 	bl	8003d08 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d901      	bls.n	8005108 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e19b      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005108:	4b2d      	ldr	r3, [pc, #180]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0302 	and.w	r3, r3, #2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d0f0      	beq.n	80050f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005114:	4b2a      	ldr	r3, [pc, #168]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	4927      	ldr	r1, [pc, #156]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 8005124:	4313      	orrs	r3, r2
 8005126:	600b      	str	r3, [r1, #0]
 8005128:	e015      	b.n	8005156 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800512a:	4b26      	ldr	r3, [pc, #152]	; (80051c4 <HAL_RCC_OscConfig+0x270>)
 800512c:	2200      	movs	r2, #0
 800512e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005130:	f7fe fdea 	bl	8003d08 <HAL_GetTick>
 8005134:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005136:	e008      	b.n	800514a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005138:	f7fe fde6 	bl	8003d08 <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e17a      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800514a:	4b1d      	ldr	r3, [pc, #116]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1f0      	bne.n	8005138 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0308 	and.w	r3, r3, #8
 800515e:	2b00      	cmp	r3, #0
 8005160:	d03a      	beq.n	80051d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d019      	beq.n	800519e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800516a:	4b17      	ldr	r3, [pc, #92]	; (80051c8 <HAL_RCC_OscConfig+0x274>)
 800516c:	2201      	movs	r2, #1
 800516e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005170:	f7fe fdca 	bl	8003d08 <HAL_GetTick>
 8005174:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005176:	e008      	b.n	800518a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005178:	f7fe fdc6 	bl	8003d08 <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	2b02      	cmp	r3, #2
 8005184:	d901      	bls.n	800518a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e15a      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800518a:	4b0d      	ldr	r3, [pc, #52]	; (80051c0 <HAL_RCC_OscConfig+0x26c>)
 800518c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518e:	f003 0302 	and.w	r3, r3, #2
 8005192:	2b00      	cmp	r3, #0
 8005194:	d0f0      	beq.n	8005178 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005196:	2001      	movs	r0, #1
 8005198:	f000 fad8 	bl	800574c <RCC_Delay>
 800519c:	e01c      	b.n	80051d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800519e:	4b0a      	ldr	r3, [pc, #40]	; (80051c8 <HAL_RCC_OscConfig+0x274>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051a4:	f7fe fdb0 	bl	8003d08 <HAL_GetTick>
 80051a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051aa:	e00f      	b.n	80051cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051ac:	f7fe fdac 	bl	8003d08 <HAL_GetTick>
 80051b0:	4602      	mov	r2, r0
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d908      	bls.n	80051cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e140      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
 80051be:	bf00      	nop
 80051c0:	40021000 	.word	0x40021000
 80051c4:	42420000 	.word	0x42420000
 80051c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051cc:	4b9e      	ldr	r3, [pc, #632]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80051ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d1e9      	bne.n	80051ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0304 	and.w	r3, r3, #4
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f000 80a6 	beq.w	8005332 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051e6:	2300      	movs	r3, #0
 80051e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051ea:	4b97      	ldr	r3, [pc, #604]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80051ec:	69db      	ldr	r3, [r3, #28]
 80051ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10d      	bne.n	8005212 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051f6:	4b94      	ldr	r3, [pc, #592]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	4a93      	ldr	r2, [pc, #588]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80051fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005200:	61d3      	str	r3, [r2, #28]
 8005202:	4b91      	ldr	r3, [pc, #580]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005204:	69db      	ldr	r3, [r3, #28]
 8005206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800520a:	60bb      	str	r3, [r7, #8]
 800520c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800520e:	2301      	movs	r3, #1
 8005210:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005212:	4b8e      	ldr	r3, [pc, #568]	; (800544c <HAL_RCC_OscConfig+0x4f8>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800521a:	2b00      	cmp	r3, #0
 800521c:	d118      	bne.n	8005250 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800521e:	4b8b      	ldr	r3, [pc, #556]	; (800544c <HAL_RCC_OscConfig+0x4f8>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a8a      	ldr	r2, [pc, #552]	; (800544c <HAL_RCC_OscConfig+0x4f8>)
 8005224:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005228:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800522a:	f7fe fd6d 	bl	8003d08 <HAL_GetTick>
 800522e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005230:	e008      	b.n	8005244 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005232:	f7fe fd69 	bl	8003d08 <HAL_GetTick>
 8005236:	4602      	mov	r2, r0
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	2b64      	cmp	r3, #100	; 0x64
 800523e:	d901      	bls.n	8005244 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e0fd      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005244:	4b81      	ldr	r3, [pc, #516]	; (800544c <HAL_RCC_OscConfig+0x4f8>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800524c:	2b00      	cmp	r3, #0
 800524e:	d0f0      	beq.n	8005232 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d106      	bne.n	8005266 <HAL_RCC_OscConfig+0x312>
 8005258:	4b7b      	ldr	r3, [pc, #492]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 800525a:	6a1b      	ldr	r3, [r3, #32]
 800525c:	4a7a      	ldr	r2, [pc, #488]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 800525e:	f043 0301 	orr.w	r3, r3, #1
 8005262:	6213      	str	r3, [r2, #32]
 8005264:	e02d      	b.n	80052c2 <HAL_RCC_OscConfig+0x36e>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d10c      	bne.n	8005288 <HAL_RCC_OscConfig+0x334>
 800526e:	4b76      	ldr	r3, [pc, #472]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	4a75      	ldr	r2, [pc, #468]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005274:	f023 0301 	bic.w	r3, r3, #1
 8005278:	6213      	str	r3, [r2, #32]
 800527a:	4b73      	ldr	r3, [pc, #460]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 800527c:	6a1b      	ldr	r3, [r3, #32]
 800527e:	4a72      	ldr	r2, [pc, #456]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005280:	f023 0304 	bic.w	r3, r3, #4
 8005284:	6213      	str	r3, [r2, #32]
 8005286:	e01c      	b.n	80052c2 <HAL_RCC_OscConfig+0x36e>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	2b05      	cmp	r3, #5
 800528e:	d10c      	bne.n	80052aa <HAL_RCC_OscConfig+0x356>
 8005290:	4b6d      	ldr	r3, [pc, #436]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	4a6c      	ldr	r2, [pc, #432]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005296:	f043 0304 	orr.w	r3, r3, #4
 800529a:	6213      	str	r3, [r2, #32]
 800529c:	4b6a      	ldr	r3, [pc, #424]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	4a69      	ldr	r2, [pc, #420]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80052a2:	f043 0301 	orr.w	r3, r3, #1
 80052a6:	6213      	str	r3, [r2, #32]
 80052a8:	e00b      	b.n	80052c2 <HAL_RCC_OscConfig+0x36e>
 80052aa:	4b67      	ldr	r3, [pc, #412]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80052ac:	6a1b      	ldr	r3, [r3, #32]
 80052ae:	4a66      	ldr	r2, [pc, #408]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80052b0:	f023 0301 	bic.w	r3, r3, #1
 80052b4:	6213      	str	r3, [r2, #32]
 80052b6:	4b64      	ldr	r3, [pc, #400]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80052b8:	6a1b      	ldr	r3, [r3, #32]
 80052ba:	4a63      	ldr	r2, [pc, #396]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80052bc:	f023 0304 	bic.w	r3, r3, #4
 80052c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d015      	beq.n	80052f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ca:	f7fe fd1d 	bl	8003d08 <HAL_GetTick>
 80052ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052d0:	e00a      	b.n	80052e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052d2:	f7fe fd19 	bl	8003d08 <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d901      	bls.n	80052e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80052e4:	2303      	movs	r3, #3
 80052e6:	e0ab      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052e8:	4b57      	ldr	r3, [pc, #348]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d0ee      	beq.n	80052d2 <HAL_RCC_OscConfig+0x37e>
 80052f4:	e014      	b.n	8005320 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052f6:	f7fe fd07 	bl	8003d08 <HAL_GetTick>
 80052fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052fc:	e00a      	b.n	8005314 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052fe:	f7fe fd03 	bl	8003d08 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	f241 3288 	movw	r2, #5000	; 0x1388
 800530c:	4293      	cmp	r3, r2
 800530e:	d901      	bls.n	8005314 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005310:	2303      	movs	r3, #3
 8005312:	e095      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005314:	4b4c      	ldr	r3, [pc, #304]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005316:	6a1b      	ldr	r3, [r3, #32]
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d1ee      	bne.n	80052fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005320:	7dfb      	ldrb	r3, [r7, #23]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d105      	bne.n	8005332 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005326:	4b48      	ldr	r3, [pc, #288]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	4a47      	ldr	r2, [pc, #284]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 800532c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005330:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	69db      	ldr	r3, [r3, #28]
 8005336:	2b00      	cmp	r3, #0
 8005338:	f000 8081 	beq.w	800543e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800533c:	4b42      	ldr	r3, [pc, #264]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	f003 030c 	and.w	r3, r3, #12
 8005344:	2b08      	cmp	r3, #8
 8005346:	d061      	beq.n	800540c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	69db      	ldr	r3, [r3, #28]
 800534c:	2b02      	cmp	r3, #2
 800534e:	d146      	bne.n	80053de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005350:	4b3f      	ldr	r3, [pc, #252]	; (8005450 <HAL_RCC_OscConfig+0x4fc>)
 8005352:	2200      	movs	r2, #0
 8005354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005356:	f7fe fcd7 	bl	8003d08 <HAL_GetTick>
 800535a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800535c:	e008      	b.n	8005370 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800535e:	f7fe fcd3 	bl	8003d08 <HAL_GetTick>
 8005362:	4602      	mov	r2, r0
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	2b02      	cmp	r3, #2
 800536a:	d901      	bls.n	8005370 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e067      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005370:	4b35      	ldr	r3, [pc, #212]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1f0      	bne.n	800535e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005384:	d108      	bne.n	8005398 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005386:	4b30      	ldr	r3, [pc, #192]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	492d      	ldr	r1, [pc, #180]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005394:	4313      	orrs	r3, r2
 8005396:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005398:	4b2b      	ldr	r3, [pc, #172]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a19      	ldr	r1, [r3, #32]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a8:	430b      	orrs	r3, r1
 80053aa:	4927      	ldr	r1, [pc, #156]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053b0:	4b27      	ldr	r3, [pc, #156]	; (8005450 <HAL_RCC_OscConfig+0x4fc>)
 80053b2:	2201      	movs	r2, #1
 80053b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b6:	f7fe fca7 	bl	8003d08 <HAL_GetTick>
 80053ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80053bc:	e008      	b.n	80053d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053be:	f7fe fca3 	bl	8003d08 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d901      	bls.n	80053d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e037      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80053d0:	4b1d      	ldr	r3, [pc, #116]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d0f0      	beq.n	80053be <HAL_RCC_OscConfig+0x46a>
 80053dc:	e02f      	b.n	800543e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053de:	4b1c      	ldr	r3, [pc, #112]	; (8005450 <HAL_RCC_OscConfig+0x4fc>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e4:	f7fe fc90 	bl	8003d08 <HAL_GetTick>
 80053e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053ea:	e008      	b.n	80053fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ec:	f7fe fc8c 	bl	8003d08 <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d901      	bls.n	80053fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e020      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053fe:	4b12      	ldr	r3, [pc, #72]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1f0      	bne.n	80053ec <HAL_RCC_OscConfig+0x498>
 800540a:	e018      	b.n	800543e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	69db      	ldr	r3, [r3, #28]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d101      	bne.n	8005418 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e013      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005418:	4b0b      	ldr	r3, [pc, #44]	; (8005448 <HAL_RCC_OscConfig+0x4f4>)
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	429a      	cmp	r2, r3
 800542a:	d106      	bne.n	800543a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005436:	429a      	cmp	r2, r3
 8005438:	d001      	beq.n	800543e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e000      	b.n	8005440 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800543e:	2300      	movs	r3, #0
}
 8005440:	4618      	mov	r0, r3
 8005442:	3718      	adds	r7, #24
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}
 8005448:	40021000 	.word	0x40021000
 800544c:	40007000 	.word	0x40007000
 8005450:	42420060 	.word	0x42420060

08005454 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d101      	bne.n	8005468 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e0d0      	b.n	800560a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005468:	4b6a      	ldr	r3, [pc, #424]	; (8005614 <HAL_RCC_ClockConfig+0x1c0>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 0307 	and.w	r3, r3, #7
 8005470:	683a      	ldr	r2, [r7, #0]
 8005472:	429a      	cmp	r2, r3
 8005474:	d910      	bls.n	8005498 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005476:	4b67      	ldr	r3, [pc, #412]	; (8005614 <HAL_RCC_ClockConfig+0x1c0>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f023 0207 	bic.w	r2, r3, #7
 800547e:	4965      	ldr	r1, [pc, #404]	; (8005614 <HAL_RCC_ClockConfig+0x1c0>)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	4313      	orrs	r3, r2
 8005484:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005486:	4b63      	ldr	r3, [pc, #396]	; (8005614 <HAL_RCC_ClockConfig+0x1c0>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0307 	and.w	r3, r3, #7
 800548e:	683a      	ldr	r2, [r7, #0]
 8005490:	429a      	cmp	r2, r3
 8005492:	d001      	beq.n	8005498 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e0b8      	b.n	800560a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0302 	and.w	r3, r3, #2
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d020      	beq.n	80054e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0304 	and.w	r3, r3, #4
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d005      	beq.n	80054bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054b0:	4b59      	ldr	r3, [pc, #356]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	4a58      	ldr	r2, [pc, #352]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80054b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80054ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0308 	and.w	r3, r3, #8
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d005      	beq.n	80054d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054c8:	4b53      	ldr	r3, [pc, #332]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	4a52      	ldr	r2, [pc, #328]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80054ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80054d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054d4:	4b50      	ldr	r3, [pc, #320]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	494d      	ldr	r1, [pc, #308]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d040      	beq.n	8005574 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d107      	bne.n	800550a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054fa:	4b47      	ldr	r3, [pc, #284]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d115      	bne.n	8005532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e07f      	b.n	800560a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	2b02      	cmp	r3, #2
 8005510:	d107      	bne.n	8005522 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005512:	4b41      	ldr	r3, [pc, #260]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d109      	bne.n	8005532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e073      	b.n	800560a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005522:	4b3d      	ldr	r3, [pc, #244]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e06b      	b.n	800560a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005532:	4b39      	ldr	r3, [pc, #228]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f023 0203 	bic.w	r2, r3, #3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	4936      	ldr	r1, [pc, #216]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 8005540:	4313      	orrs	r3, r2
 8005542:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005544:	f7fe fbe0 	bl	8003d08 <HAL_GetTick>
 8005548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800554a:	e00a      	b.n	8005562 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800554c:	f7fe fbdc 	bl	8003d08 <HAL_GetTick>
 8005550:	4602      	mov	r2, r0
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	1ad3      	subs	r3, r2, r3
 8005556:	f241 3288 	movw	r2, #5000	; 0x1388
 800555a:	4293      	cmp	r3, r2
 800555c:	d901      	bls.n	8005562 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e053      	b.n	800560a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005562:	4b2d      	ldr	r3, [pc, #180]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f003 020c 	and.w	r2, r3, #12
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	429a      	cmp	r2, r3
 8005572:	d1eb      	bne.n	800554c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005574:	4b27      	ldr	r3, [pc, #156]	; (8005614 <HAL_RCC_ClockConfig+0x1c0>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0307 	and.w	r3, r3, #7
 800557c:	683a      	ldr	r2, [r7, #0]
 800557e:	429a      	cmp	r2, r3
 8005580:	d210      	bcs.n	80055a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005582:	4b24      	ldr	r3, [pc, #144]	; (8005614 <HAL_RCC_ClockConfig+0x1c0>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f023 0207 	bic.w	r2, r3, #7
 800558a:	4922      	ldr	r1, [pc, #136]	; (8005614 <HAL_RCC_ClockConfig+0x1c0>)
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	4313      	orrs	r3, r2
 8005590:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005592:	4b20      	ldr	r3, [pc, #128]	; (8005614 <HAL_RCC_ClockConfig+0x1c0>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0307 	and.w	r3, r3, #7
 800559a:	683a      	ldr	r2, [r7, #0]
 800559c:	429a      	cmp	r2, r3
 800559e:	d001      	beq.n	80055a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e032      	b.n	800560a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 0304 	and.w	r3, r3, #4
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d008      	beq.n	80055c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055b0:	4b19      	ldr	r3, [pc, #100]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	4916      	ldr	r1, [pc, #88]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80055be:	4313      	orrs	r3, r2
 80055c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 0308 	and.w	r3, r3, #8
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d009      	beq.n	80055e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80055ce:	4b12      	ldr	r3, [pc, #72]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	00db      	lsls	r3, r3, #3
 80055dc:	490e      	ldr	r1, [pc, #56]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80055de:	4313      	orrs	r3, r2
 80055e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055e2:	f000 f821 	bl	8005628 <HAL_RCC_GetSysClockFreq>
 80055e6:	4602      	mov	r2, r0
 80055e8:	4b0b      	ldr	r3, [pc, #44]	; (8005618 <HAL_RCC_ClockConfig+0x1c4>)
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	091b      	lsrs	r3, r3, #4
 80055ee:	f003 030f 	and.w	r3, r3, #15
 80055f2:	490a      	ldr	r1, [pc, #40]	; (800561c <HAL_RCC_ClockConfig+0x1c8>)
 80055f4:	5ccb      	ldrb	r3, [r1, r3]
 80055f6:	fa22 f303 	lsr.w	r3, r2, r3
 80055fa:	4a09      	ldr	r2, [pc, #36]	; (8005620 <HAL_RCC_ClockConfig+0x1cc>)
 80055fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80055fe:	4b09      	ldr	r3, [pc, #36]	; (8005624 <HAL_RCC_ClockConfig+0x1d0>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4618      	mov	r0, r3
 8005604:	f7fe fb3e 	bl	8003c84 <HAL_InitTick>

  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3710      	adds	r7, #16
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	40022000 	.word	0x40022000
 8005618:	40021000 	.word	0x40021000
 800561c:	0800f3f0 	.word	0x0800f3f0
 8005620:	20000028 	.word	0x20000028
 8005624:	2000002c 	.word	0x2000002c

08005628 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005628:	b490      	push	{r4, r7}
 800562a:	b08a      	sub	sp, #40	; 0x28
 800562c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800562e:	4b2a      	ldr	r3, [pc, #168]	; (80056d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005630:	1d3c      	adds	r4, r7, #4
 8005632:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005634:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005638:	f240 2301 	movw	r3, #513	; 0x201
 800563c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800563e:	2300      	movs	r3, #0
 8005640:	61fb      	str	r3, [r7, #28]
 8005642:	2300      	movs	r3, #0
 8005644:	61bb      	str	r3, [r7, #24]
 8005646:	2300      	movs	r3, #0
 8005648:	627b      	str	r3, [r7, #36]	; 0x24
 800564a:	2300      	movs	r3, #0
 800564c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800564e:	2300      	movs	r3, #0
 8005650:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005652:	4b22      	ldr	r3, [pc, #136]	; (80056dc <HAL_RCC_GetSysClockFreq+0xb4>)
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	f003 030c 	and.w	r3, r3, #12
 800565e:	2b04      	cmp	r3, #4
 8005660:	d002      	beq.n	8005668 <HAL_RCC_GetSysClockFreq+0x40>
 8005662:	2b08      	cmp	r3, #8
 8005664:	d003      	beq.n	800566e <HAL_RCC_GetSysClockFreq+0x46>
 8005666:	e02d      	b.n	80056c4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005668:	4b1d      	ldr	r3, [pc, #116]	; (80056e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800566a:	623b      	str	r3, [r7, #32]
      break;
 800566c:	e02d      	b.n	80056ca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	0c9b      	lsrs	r3, r3, #18
 8005672:	f003 030f 	and.w	r3, r3, #15
 8005676:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800567a:	4413      	add	r3, r2
 800567c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005680:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d013      	beq.n	80056b4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800568c:	4b13      	ldr	r3, [pc, #76]	; (80056dc <HAL_RCC_GetSysClockFreq+0xb4>)
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	0c5b      	lsrs	r3, r3, #17
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800569a:	4413      	add	r3, r2
 800569c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80056a0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	4a0e      	ldr	r2, [pc, #56]	; (80056e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056a6:	fb02 f203 	mul.w	r2, r2, r3
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b0:	627b      	str	r3, [r7, #36]	; 0x24
 80056b2:	e004      	b.n	80056be <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	4a0b      	ldr	r2, [pc, #44]	; (80056e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80056b8:	fb02 f303 	mul.w	r3, r2, r3
 80056bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80056be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c0:	623b      	str	r3, [r7, #32]
      break;
 80056c2:	e002      	b.n	80056ca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80056c4:	4b06      	ldr	r3, [pc, #24]	; (80056e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056c6:	623b      	str	r3, [r7, #32]
      break;
 80056c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056ca:	6a3b      	ldr	r3, [r7, #32]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3728      	adds	r7, #40	; 0x28
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bc90      	pop	{r4, r7}
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop
 80056d8:	0800d668 	.word	0x0800d668
 80056dc:	40021000 	.word	0x40021000
 80056e0:	007a1200 	.word	0x007a1200
 80056e4:	003d0900 	.word	0x003d0900

080056e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056e8:	b480      	push	{r7}
 80056ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056ec:	4b02      	ldr	r3, [pc, #8]	; (80056f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80056ee:	681b      	ldr	r3, [r3, #0]
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bc80      	pop	{r7}
 80056f6:	4770      	bx	lr
 80056f8:	20000028 	.word	0x20000028

080056fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005700:	f7ff fff2 	bl	80056e8 <HAL_RCC_GetHCLKFreq>
 8005704:	4602      	mov	r2, r0
 8005706:	4b05      	ldr	r3, [pc, #20]	; (800571c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	0a1b      	lsrs	r3, r3, #8
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	4903      	ldr	r1, [pc, #12]	; (8005720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005712:	5ccb      	ldrb	r3, [r1, r3]
 8005714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005718:	4618      	mov	r0, r3
 800571a:	bd80      	pop	{r7, pc}
 800571c:	40021000 	.word	0x40021000
 8005720:	0800f400 	.word	0x0800f400

08005724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005728:	f7ff ffde 	bl	80056e8 <HAL_RCC_GetHCLKFreq>
 800572c:	4602      	mov	r2, r0
 800572e:	4b05      	ldr	r3, [pc, #20]	; (8005744 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	0adb      	lsrs	r3, r3, #11
 8005734:	f003 0307 	and.w	r3, r3, #7
 8005738:	4903      	ldr	r1, [pc, #12]	; (8005748 <HAL_RCC_GetPCLK2Freq+0x24>)
 800573a:	5ccb      	ldrb	r3, [r1, r3]
 800573c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005740:	4618      	mov	r0, r3
 8005742:	bd80      	pop	{r7, pc}
 8005744:	40021000 	.word	0x40021000
 8005748:	0800f400 	.word	0x0800f400

0800574c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800574c:	b480      	push	{r7}
 800574e:	b085      	sub	sp, #20
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005754:	4b0a      	ldr	r3, [pc, #40]	; (8005780 <RCC_Delay+0x34>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a0a      	ldr	r2, [pc, #40]	; (8005784 <RCC_Delay+0x38>)
 800575a:	fba2 2303 	umull	r2, r3, r2, r3
 800575e:	0a5b      	lsrs	r3, r3, #9
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	fb02 f303 	mul.w	r3, r2, r3
 8005766:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005768:	bf00      	nop
  }
  while (Delay --);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	1e5a      	subs	r2, r3, #1
 800576e:	60fa      	str	r2, [r7, #12]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d1f9      	bne.n	8005768 <RCC_Delay+0x1c>
}
 8005774:	bf00      	nop
 8005776:	bf00      	nop
 8005778:	3714      	adds	r7, #20
 800577a:	46bd      	mov	sp, r7
 800577c:	bc80      	pop	{r7}
 800577e:	4770      	bx	lr
 8005780:	20000028 	.word	0x20000028
 8005784:	10624dd3 	.word	0x10624dd3

08005788 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	bc80      	pop	{r7}
 8005798:	4770      	bx	lr

0800579a <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b08a      	sub	sp, #40	; 0x28
 800579e:	af02      	add	r7, sp, #8
 80057a0:	60f8      	str	r0, [r7, #12]
 80057a2:	60b9      	str	r1, [r7, #8]
 80057a4:	603b      	str	r3, [r7, #0]
 80057a6:	4613      	mov	r3, r2
 80057a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80057aa:	2300      	movs	r3, #0
 80057ac:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80057ae:	2300      	movs	r3, #0
 80057b0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d101      	bne.n	80057c0 <HAL_SPI_Transmit+0x26>
 80057bc:	2302      	movs	r3, #2
 80057be:	e148      	b.n	8005a52 <HAL_SPI_Transmit+0x2b8>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057c8:	f7fe fa9e 	bl	8003d08 <HAL_GetTick>
 80057cc:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d002      	beq.n	80057e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80057da:	2302      	movs	r3, #2
 80057dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80057de:	e12f      	b.n	8005a40 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d002      	beq.n	80057ec <HAL_SPI_Transmit+0x52>
 80057e6:	88fb      	ldrh	r3, [r7, #6]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d102      	bne.n	80057f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80057f0:	e126      	b.n	8005a40 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2203      	movs	r2, #3
 80057f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2200      	movs	r2, #0
 80057fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	88fa      	ldrh	r2, [r7, #6]
 800580a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	88fa      	ldrh	r2, [r7, #6]
 8005810:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2200      	movs	r2, #0
 8005816:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2200      	movs	r2, #0
 800581c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005838:	d107      	bne.n	800584a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005848:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005852:	d110      	bne.n	8005876 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6819      	ldr	r1, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005862:	400b      	ands	r3, r1
 8005864:	6013      	str	r3, [r2, #0]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005874:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005880:	2b40      	cmp	r3, #64	; 0x40
 8005882:	d007      	beq.n	8005894 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005892:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800589c:	d147      	bne.n	800592e <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d004      	beq.n	80058b0 <HAL_SPI_Transmit+0x116>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d138      	bne.n	8005922 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	881a      	ldrh	r2, [r3, #0]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	3302      	adds	r3, #2
 80058be:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	3b01      	subs	r3, #1
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80058ce:	e028      	b.n	8005922 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d10f      	bne.n	80058fe <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	881a      	ldrh	r2, [r3, #0]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	3302      	adds	r3, #2
 80058ec:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	3b01      	subs	r3, #1
 80058f6:	b29a      	uxth	r2, r3
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	86da      	strh	r2, [r3, #54]	; 0x36
 80058fc:	e011      	b.n	8005922 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00b      	beq.n	800591c <HAL_SPI_Transmit+0x182>
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800590a:	d00a      	beq.n	8005922 <HAL_SPI_Transmit+0x188>
 800590c:	f7fe f9fc 	bl	8003d08 <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	683a      	ldr	r2, [r7, #0]
 8005918:	429a      	cmp	r2, r3
 800591a:	d802      	bhi.n	8005922 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005920:	e08e      	b.n	8005a40 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005926:	b29b      	uxth	r3, r3
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1d1      	bne.n	80058d0 <HAL_SPI_Transmit+0x136>
 800592c:	e048      	b.n	80059c0 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d004      	beq.n	8005940 <HAL_SPI_Transmit+0x1a6>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800593a:	b29b      	uxth	r3, r3
 800593c:	2b01      	cmp	r3, #1
 800593e:	d13a      	bne.n	80059b6 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	330c      	adds	r3, #12
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	7812      	ldrb	r2, [r2, #0]
 800594a:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	3301      	adds	r3, #1
 8005950:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005956:	b29b      	uxth	r3, r3
 8005958:	3b01      	subs	r3, #1
 800595a:	b29a      	uxth	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005960:	e029      	b.n	80059b6 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 0302 	and.w	r3, r3, #2
 800596c:	2b02      	cmp	r3, #2
 800596e:	d110      	bne.n	8005992 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	330c      	adds	r3, #12
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	7812      	ldrb	r2, [r2, #0]
 800597a:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	3301      	adds	r3, #1
 8005980:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005986:	b29b      	uxth	r3, r3
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005990:	e011      	b.n	80059b6 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00b      	beq.n	80059b0 <HAL_SPI_Transmit+0x216>
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800599e:	d00a      	beq.n	80059b6 <HAL_SPI_Transmit+0x21c>
 80059a0:	f7fe f9b2 	bl	8003d08 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	683a      	ldr	r2, [r7, #0]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d802      	bhi.n	80059b6 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80059b4:	e044      	b.n	8005a40 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d1d0      	bne.n	8005962 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	2201      	movs	r2, #1
 80059c8:	2102      	movs	r1, #2
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f000 fc10 	bl	80061f0 <SPI_WaitFlagStateUntilTimeout>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d002      	beq.n	80059dc <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80059da:	e031      	b.n	8005a40 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	6839      	ldr	r1, [r7, #0]
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f000 fc6e 	bl	80062c2 <SPI_CheckFlag_BSY>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d005      	beq.n	80059f8 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2220      	movs	r2, #32
 80059f4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80059f6:	e023      	b.n	8005a40 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d10a      	bne.n	8005a16 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a00:	2300      	movs	r3, #0
 8005a02:	617b      	str	r3, [r7, #20]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	617b      	str	r3, [r7, #20]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	617b      	str	r3, [r7, #20]
 8005a14:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a1e:	d107      	bne.n	8005a30 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a2e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d002      	beq.n	8005a3e <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	77fb      	strb	r3, [r7, #31]
 8005a3c:	e000      	b.n	8005a40 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8005a3e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a50:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3720      	adds	r7, #32
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b08a      	sub	sp, #40	; 0x28
 8005a5e:	af02      	add	r7, sp, #8
 8005a60:	60f8      	str	r0, [r7, #12]
 8005a62:	60b9      	str	r1, [r7, #8]
 8005a64:	603b      	str	r3, [r7, #0]
 8005a66:	4613      	mov	r3, r2
 8005a68:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a72:	2300      	movs	r3, #0
 8005a74:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a7e:	d112      	bne.n	8005aa6 <HAL_SPI_Receive+0x4c>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d10e      	bne.n	8005aa6 <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2204      	movs	r2, #4
 8005a8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8005a90:	88fa      	ldrh	r2, [r7, #6]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	9300      	str	r3, [sp, #0]
 8005a96:	4613      	mov	r3, r2
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	68b9      	ldr	r1, [r7, #8]
 8005a9c:	68f8      	ldr	r0, [r7, #12]
 8005a9e:	f000 f97d 	bl	8005d9c <HAL_SPI_TransmitReceive>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	e176      	b.n	8005d94 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d101      	bne.n	8005ab4 <HAL_SPI_Receive+0x5a>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	e16f      	b.n	8005d94 <HAL_SPI_Receive+0x33a>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005abc:	f7fe f924 	bl	8003d08 <HAL_GetTick>
 8005ac0:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d002      	beq.n	8005ad4 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 8005ace:	2302      	movs	r3, #2
 8005ad0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ad2:	e156      	b.n	8005d82 <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d002      	beq.n	8005ae0 <HAL_SPI_Receive+0x86>
 8005ada:	88fb      	ldrh	r3, [r7, #6]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d102      	bne.n	8005ae6 <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ae4:	e14d      	b.n	8005d82 <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2204      	movs	r2, #4
 8005aea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	68ba      	ldr	r2, [r7, #8]
 8005af8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	88fa      	ldrh	r2, [r7, #6]
 8005afe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	88fa      	ldrh	r2, [r7, #6]
 8005b04:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b2c:	d117      	bne.n	8005b5e <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	6819      	ldr	r1, [r3, #0]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005b3c:	400b      	ands	r3, r1
 8005b3e:	6013      	str	r3, [r2, #0]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b4e:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	3b01      	subs	r3, #1
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b66:	d107      	bne.n	8005b78 <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005b76:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b82:	2b40      	cmp	r3, #64	; 0x40
 8005b84:	d007      	beq.n	8005b96 <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b94:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d15b      	bne.n	8005c56 <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8005b9e:	e02a      	b.n	8005bf6 <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	f003 0301 	and.w	r3, r3, #1
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d111      	bne.n	8005bd2 <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	330c      	adds	r3, #12
 8005bb4:	781b      	ldrb	r3, [r3, #0]
 8005bb6:	b2da      	uxtb	r2, r3
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005bd0:	e011      	b.n	8005bf6 <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00b      	beq.n	8005bf0 <HAL_SPI_Receive+0x196>
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bde:	d00a      	beq.n	8005bf6 <HAL_SPI_Receive+0x19c>
 8005be0:	f7fe f892 	bl	8003d08 <HAL_GetTick>
 8005be4:	4602      	mov	r2, r0
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	683a      	ldr	r2, [r7, #0]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d802      	bhi.n	8005bf6 <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005bf4:	e0c5      	b.n	8005d82 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d1cf      	bne.n	8005ba0 <HAL_SPI_Receive+0x146>
 8005c00:	e02e      	b.n	8005c60 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f003 0301 	and.w	r3, r3, #1
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d110      	bne.n	8005c32 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	3302      	adds	r3, #2
 8005c20:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	b29a      	uxth	r2, r3
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c30:	e011      	b.n	8005c56 <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d00b      	beq.n	8005c50 <HAL_SPI_Receive+0x1f6>
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c3e:	d00a      	beq.n	8005c56 <HAL_SPI_Receive+0x1fc>
 8005c40:	f7fe f862 	bl	8003d08 <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	683a      	ldr	r2, [r7, #0]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d802      	bhi.n	8005c56 <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c54:	e095      	b.n	8005d82 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d1d0      	bne.n	8005c02 <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c68:	d142      	bne.n	8005cf0 <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c78:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2201      	movs	r2, #1
 8005c82:	2101      	movs	r1, #1
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 fab3 	bl	80061f0 <SPI_WaitFlagStateUntilTimeout>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d002      	beq.n	8005c96 <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	77fb      	strb	r3, [r7, #31]
      goto error;
 8005c94:	e075      	b.n	8005d82 <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c9e:	d106      	bne.n	8005cae <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	801a      	strh	r2, [r3, #0]
 8005cac:	e006      	b.n	8005cbc <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	330c      	adds	r3, #12
 8005cb4:	781b      	ldrb	r3, [r3, #0]
 8005cb6:	b2da      	uxtb	r2, r3
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	2101      	movs	r1, #1
 8005cc6:	68f8      	ldr	r0, [r7, #12]
 8005cc8:	f000 fa92 	bl	80061f0 <SPI_WaitFlagStateUntilTimeout>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d008      	beq.n	8005ce4 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cd6:	f043 0202 	orr.w	r2, r3, #2
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	77fb      	strb	r3, [r7, #31]
      goto error;
 8005ce2:	e04e      	b.n	8005d82 <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 8005cee:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cf8:	d111      	bne.n	8005d1e <HAL_SPI_Receive+0x2c4>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d02:	d004      	beq.n	8005d0e <HAL_SPI_Receive+0x2b4>
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d0c:	d107      	bne.n	8005d1e <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d1c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	f003 0310 	and.w	r3, r3, #16
 8005d28:	2b10      	cmp	r3, #16
 8005d2a:	d122      	bne.n	8005d72 <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8005d2c:	68f8      	ldr	r0, [r7, #12]
 8005d2e:	f000 fb4f 	bl	80063d0 <SPI_ISCRCErrorValid>
 8005d32:	4603      	mov	r3, r0
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d117      	bne.n	8005d68 <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d3c:	f043 0202 	orr.w	r2, r3, #2
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	6819      	ldr	r1, [r3, #0]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005d52:	400b      	ands	r3, r1
 8005d54:	6013      	str	r3, [r2, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d64:	601a      	str	r2, [r3, #0]
 8005d66:	e004      	b.n	8005d72 <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8005d70:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d002      	beq.n	8005d80 <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	77fb      	strb	r3, [r7, #31]
 8005d7e:	e000      	b.n	8005d82 <HAL_SPI_Receive+0x328>
  }

error :
 8005d80:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2201      	movs	r2, #1
 8005d86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d92:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3720      	adds	r7, #32
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b08e      	sub	sp, #56	; 0x38
 8005da0:	af02      	add	r7, sp, #8
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8005daa:	2300      	movs	r3, #0
 8005dac:	627b      	str	r3, [r7, #36]	; 0x24
 8005dae:	2300      	movs	r3, #0
 8005db0:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 8005db2:	2300      	movs	r3, #0
 8005db4:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8005db6:	2300      	movs	r3, #0
 8005db8:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d101      	bne.n	8005dd2 <HAL_SPI_TransmitReceive+0x36>
 8005dce:	2302      	movs	r3, #2
 8005dd0:	e20a      	b.n	80061e8 <HAL_SPI_TransmitReceive+0x44c>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dda:	f7fd ff95 	bl	8003d08 <HAL_GetTick>
 8005dde:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8005df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d00e      	beq.n	8005e14 <HAL_SPI_TransmitReceive+0x78>
 8005df6:	6a3b      	ldr	r3, [r7, #32]
 8005df8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dfc:	d106      	bne.n	8005e0c <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d102      	bne.n	8005e0c <HAL_SPI_TransmitReceive+0x70>
 8005e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e08:	2b04      	cmp	r3, #4
 8005e0a:	d003      	beq.n	8005e14 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 8005e0c:	2302      	movs	r3, #2
 8005e0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005e12:	e1df      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d005      	beq.n	8005e26 <HAL_SPI_TransmitReceive+0x8a>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d002      	beq.n	8005e26 <HAL_SPI_TransmitReceive+0x8a>
 8005e20:	887b      	ldrh	r3, [r7, #2]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d103      	bne.n	8005e2e <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005e2c:	e1d2      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d103      	bne.n	8005e42 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2205      	movs	r2, #5
 8005e3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	887a      	ldrh	r2, [r7, #2]
 8005e52:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	887a      	ldrh	r2, [r7, #2]
 8005e58:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	887a      	ldrh	r2, [r7, #2]
 8005e64:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	887a      	ldrh	r2, [r7, #2]
 8005e6a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e80:	d110      	bne.n	8005ea4 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	6819      	ldr	r1, [r3, #0]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005e90:	400b      	ands	r3, r1
 8005e92:	6013      	str	r3, [r2, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ea2:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eae:	2b40      	cmp	r3, #64	; 0x40
 8005eb0:	d007      	beq.n	8005ec2 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ec0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eca:	f040 8084 	bne.w	8005fd6 <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d004      	beq.n	8005ee0 <HAL_SPI_TransmitReceive+0x144>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d16f      	bne.n	8005fc0 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	881a      	ldrh	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	3302      	adds	r3, #2
 8005eee:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	b29a      	uxth	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005efe:	e05f      	b.n	8005fc0 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8005f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d02e      	beq.n	8005f64 <HAL_SPI_TransmitReceive+0x1c8>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d029      	beq.n	8005f64 <HAL_SPI_TransmitReceive+0x1c8>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 0302 	and.w	r3, r3, #2
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	d122      	bne.n	8005f64 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	881a      	ldrh	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	3302      	adds	r3, #2
 8005f2c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	3b01      	subs	r3, #1
 8005f36:	b29a      	uxth	r2, r3
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10c      	bne.n	8005f64 <HAL_SPI_TransmitReceive+0x1c8>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f52:	d107      	bne.n	8005f64 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f62:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d018      	beq.n	8005fa0 <HAL_SPI_TransmitReceive+0x204>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d111      	bne.n	8005fa0 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	b29a      	uxth	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	3302      	adds	r3, #2
 8005f8c:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	3b01      	subs	r3, #1
 8005f96:	b29a      	uxth	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8005fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa6:	d00b      	beq.n	8005fc0 <HAL_SPI_TransmitReceive+0x224>
 8005fa8:	f7fd feae 	bl	8003d08 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d803      	bhi.n	8005fc0 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005fbe:	e109      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d19a      	bne.n	8005f00 <HAL_SPI_TransmitReceive+0x164>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d195      	bne.n	8005f00 <HAL_SPI_TransmitReceive+0x164>
 8005fd4:	e082      	b.n	80060dc <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d004      	beq.n	8005fe8 <HAL_SPI_TransmitReceive+0x24c>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fe2:	b29b      	uxth	r3, r3
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d16f      	bne.n	80060c8 <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	330c      	adds	r3, #12
 8005fee:	68ba      	ldr	r2, [r7, #8]
 8005ff0:	7812      	ldrb	r2, [r2, #0]
 8005ff2:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	3b01      	subs	r3, #1
 8006002:	b29a      	uxth	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006008:	e05e      	b.n	80060c8 <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800600a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800600c:	2b00      	cmp	r3, #0
 800600e:	d02e      	beq.n	800606e <HAL_SPI_TransmitReceive+0x2d2>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006014:	b29b      	uxth	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d029      	beq.n	800606e <HAL_SPI_TransmitReceive+0x2d2>
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	f003 0302 	and.w	r3, r3, #2
 8006024:	2b02      	cmp	r3, #2
 8006026:	d122      	bne.n	800606e <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	1c5a      	adds	r2, r3, #1
 800602c:	60ba      	str	r2, [r7, #8]
 800602e:	68fa      	ldr	r2, [r7, #12]
 8006030:	6812      	ldr	r2, [r2, #0]
 8006032:	320c      	adds	r2, #12
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800603c:	b29b      	uxth	r3, r3
 800603e:	3b01      	subs	r3, #1
 8006040:	b29a      	uxth	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8006046:	2300      	movs	r3, #0
 8006048:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800604e:	b29b      	uxth	r3, r3
 8006050:	2b00      	cmp	r3, #0
 8006052:	d10c      	bne.n	800606e <HAL_SPI_TransmitReceive+0x2d2>
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006058:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800605c:	d107      	bne.n	800606e <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800606c:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006072:	b29b      	uxth	r3, r3
 8006074:	2b00      	cmp	r3, #0
 8006076:	d017      	beq.n	80060a8 <HAL_SPI_TransmitReceive+0x30c>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	f003 0301 	and.w	r3, r3, #1
 8006082:	2b01      	cmp	r3, #1
 8006084:	d110      	bne.n	80060a8 <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	68d9      	ldr	r1, [r3, #12]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	1c5a      	adds	r2, r3, #1
 8006090:	607a      	str	r2, [r7, #4]
 8006092:	b2ca      	uxtb	r2, r1
 8006094:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800609a:	b29b      	uxth	r3, r3
 800609c:	3b01      	subs	r3, #1
 800609e:	b29a      	uxth	r2, r3
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80060a4:	2301      	movs	r3, #1
 80060a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80060a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ae:	d00b      	beq.n	80060c8 <HAL_SPI_TransmitReceive+0x32c>
 80060b0:	f7fd fe2a 	bl	8003d08 <HAL_GetTick>
 80060b4:	4602      	mov	r2, r0
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060bc:	429a      	cmp	r2, r3
 80060be:	d803      	bhi.n	80060c8 <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80060c6:	e085      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d19b      	bne.n	800600a <HAL_SPI_TransmitReceive+0x26e>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d196      	bne.n	800600a <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060e4:	d11a      	bne.n	800611c <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	9300      	str	r3, [sp, #0]
 80060ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ec:	2201      	movs	r2, #1
 80060ee:	2101      	movs	r1, #1
 80060f0:	68f8      	ldr	r0, [r7, #12]
 80060f2:	f000 f87d 	bl	80061f0 <SPI_WaitFlagStateUntilTimeout>
 80060f6:	4603      	mov	r3, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d009      	beq.n	8006110 <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006100:	f043 0202 	orr.w	r2, r3, #2
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8006108:	2303      	movs	r3, #3
 800610a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 800610e:	e061      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	b29b      	uxth	r3, r3
 8006118:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 800611a:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f003 0310 	and.w	r3, r3, #16
 8006126:	2b10      	cmp	r3, #16
 8006128:	d125      	bne.n	8006176 <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 800612a:	68f8      	ldr	r0, [r7, #12]
 800612c:	f000 f950 	bl	80063d0 <SPI_ISCRCErrorValid>
 8006130:	4603      	mov	r3, r0
 8006132:	2b01      	cmp	r3, #1
 8006134:	d11a      	bne.n	800616c <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800613a:	f043 0202 	orr.w	r2, r3, #2
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	6819      	ldr	r1, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006150:	400b      	ands	r3, r1
 8006152:	6013      	str	r3, [r2, #0]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006162:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800616a:	e004      	b.n	8006176 <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8006174:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	9300      	str	r3, [sp, #0]
 800617a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800617c:	2201      	movs	r2, #1
 800617e:	2102      	movs	r1, #2
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f000 f835 	bl	80061f0 <SPI_WaitFlagStateUntilTimeout>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d003      	beq.n	8006194 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 800618c:	2303      	movs	r3, #3
 800618e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006192:	e01f      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8006194:	69fa      	ldr	r2, [r7, #28]
 8006196:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f000 f892 	bl	80062c2 <SPI_CheckFlag_BSY>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d006      	beq.n	80061b2 <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2220      	movs	r2, #32
 80061ae:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80061b0:	e010      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10b      	bne.n	80061d2 <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061ba:	2300      	movs	r3, #0
 80061bc:	617b      	str	r3, [r7, #20]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	617b      	str	r3, [r7, #20]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	617b      	str	r3, [r7, #20]
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	e000      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 80061d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2200      	movs	r2, #0
 80061e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80061e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3730      	adds	r7, #48	; 0x30
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	607a      	str	r2, [r7, #4]
 80061fc:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80061fe:	e04d      	b.n	800629c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006206:	d049      	beq.n	800629c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d007      	beq.n	800621e <SPI_WaitFlagStateUntilTimeout+0x2e>
 800620e:	f7fd fd7b 	bl	8003d08 <HAL_GetTick>
 8006212:	4602      	mov	r2, r0
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	683a      	ldr	r2, [r7, #0]
 800621a:	429a      	cmp	r2, r3
 800621c:	d83e      	bhi.n	800629c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	685a      	ldr	r2, [r3, #4]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800622c:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006236:	d111      	bne.n	800625c <SPI_WaitFlagStateUntilTimeout+0x6c>
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006240:	d004      	beq.n	800624c <SPI_WaitFlagStateUntilTimeout+0x5c>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800624a:	d107      	bne.n	800625c <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800625a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006260:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006264:	d110      	bne.n	8006288 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	6819      	ldr	r1, [r3, #0]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006274:	400b      	ands	r3, r1
 8006276:	6013      	str	r3, [r2, #0]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006286:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006298:	2303      	movs	r3, #3
 800629a:	e00e      	b.n	80062ba <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	689a      	ldr	r2, [r3, #8]
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	4013      	ands	r3, r2
 80062a6:	68ba      	ldr	r2, [r7, #8]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d101      	bne.n	80062b0 <SPI_WaitFlagStateUntilTimeout+0xc0>
 80062ac:	2201      	movs	r2, #1
 80062ae:	e000      	b.n	80062b2 <SPI_WaitFlagStateUntilTimeout+0xc2>
 80062b0:	2200      	movs	r2, #0
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d1a3      	bne.n	8006200 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b086      	sub	sp, #24
 80062c6:	af02      	add	r7, sp, #8
 80062c8:	60f8      	str	r0, [r7, #12]
 80062ca:	60b9      	str	r1, [r7, #8]
 80062cc:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	9300      	str	r3, [sp, #0]
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	2200      	movs	r2, #0
 80062d6:	2180      	movs	r1, #128	; 0x80
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f7ff ff89 	bl	80061f0 <SPI_WaitFlagStateUntilTimeout>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d007      	beq.n	80062f4 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e8:	f043 0220 	orr.w	r2, r3, #32
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80062f0:	2303      	movs	r3, #3
 80062f2:	e000      	b.n	80062f6 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3710      	adds	r7, #16
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
	...

08006300 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b082      	sub	sp, #8
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d101      	bne.n	8006312 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e057      	b.n	80063c2 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b00      	cmp	r3, #0
 800631c:	d102      	bne.n	8006324 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f7ff fa32 	bl	8005788 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2202      	movs	r2, #2
 8006328:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800633a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	431a      	orrs	r2, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	431a      	orrs	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	691b      	ldr	r3, [r3, #16]
 8006350:	431a      	orrs	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	695b      	ldr	r3, [r3, #20]
 8006356:	431a      	orrs	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006360:	431a      	orrs	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	69db      	ldr	r3, [r3, #28]
 8006366:	431a      	orrs	r2, r3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a1b      	ldr	r3, [r3, #32]
 800636c:	ea42 0103 	orr.w	r1, r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	430a      	orrs	r2, r1
 800637a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	0c1b      	lsrs	r3, r3, #16
 8006382:	f003 0104 	and.w	r1, r3, #4
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	430a      	orrs	r2, r1
 8006390:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	687a      	ldr	r2, [r7, #4]
 8006398:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800639a:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	69da      	ldr	r2, [r3, #28]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063aa:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 80063ac:	4b07      	ldr	r3, [pc, #28]	; (80063cc <HAL_SPI_Init+0xcc>)
 80063ae:	2200      	movs	r2, #0
 80063b0:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3708      	adds	r7, #8
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}
 80063ca:	bf00      	nop
 80063cc:	20001924 	.word	0x20001924

080063d0 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 80063d8:	2301      	movs	r3, #1
#endif
}
 80063da:	4618      	mov	r0, r3
 80063dc:	370c      	adds	r7, #12
 80063de:	46bd      	mov	sp, r7
 80063e0:	bc80      	pop	{r7}
 80063e2:	4770      	bx	lr

080063e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b082      	sub	sp, #8
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d101      	bne.n	80063f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e01d      	b.n	8006432 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d106      	bne.n	8006410 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 f815 	bl	800643a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	3304      	adds	r3, #4
 8006420:	4619      	mov	r1, r3
 8006422:	4610      	mov	r0, r2
 8006424:	f000 f85c 	bl	80064e0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3708      	adds	r7, #8
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}

0800643a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800643a:	b480      	push	{r7}
 800643c:	b083      	sub	sp, #12
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006442:	bf00      	nop
 8006444:	370c      	adds	r7, #12
 8006446:	46bd      	mov	sp, r7
 8006448:	bc80      	pop	{r7}
 800644a:	4770      	bx	lr

0800644c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800644c:	b480      	push	{r7}
 800644e:	b085      	sub	sp, #20
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68da      	ldr	r2, [r3, #12]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f042 0201 	orr.w	r2, r2, #1
 8006462:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	f003 0307 	and.w	r3, r3, #7
 800646e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2b06      	cmp	r3, #6
 8006474:	d007      	beq.n	8006486 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f042 0201 	orr.w	r2, r2, #1
 8006484:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006486:	2300      	movs	r3, #0
}
 8006488:	4618      	mov	r0, r3
 800648a:	3714      	adds	r7, #20
 800648c:	46bd      	mov	sp, r7
 800648e:	bc80      	pop	{r7}
 8006490:	4770      	bx	lr

08006492 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8006492:	b480      	push	{r7}
 8006494:	b083      	sub	sp, #12
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
 800649a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d101      	bne.n	80064aa <HAL_TIM_GenerateEvent+0x18>
 80064a6:	2302      	movs	r3, #2
 80064a8:	e014      	b.n	80064d4 <HAL_TIM_GenerateEvent+0x42>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2201      	movs	r2, #1
 80064ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2202      	movs	r2, #2
 80064b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	683a      	ldr	r2, [r7, #0]
 80064c0:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80064d2:	2300      	movs	r3, #0
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	370c      	adds	r7, #12
 80064d8:	46bd      	mov	sp, r7
 80064da:	bc80      	pop	{r7}
 80064dc:	4770      	bx	lr
	...

080064e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a29      	ldr	r2, [pc, #164]	; (8006598 <TIM_Base_SetConfig+0xb8>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d00b      	beq.n	8006510 <TIM_Base_SetConfig+0x30>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064fe:	d007      	beq.n	8006510 <TIM_Base_SetConfig+0x30>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a26      	ldr	r2, [pc, #152]	; (800659c <TIM_Base_SetConfig+0xbc>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d003      	beq.n	8006510 <TIM_Base_SetConfig+0x30>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a25      	ldr	r2, [pc, #148]	; (80065a0 <TIM_Base_SetConfig+0xc0>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d108      	bne.n	8006522 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006516:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	4313      	orrs	r3, r2
 8006520:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a1c      	ldr	r2, [pc, #112]	; (8006598 <TIM_Base_SetConfig+0xb8>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d00b      	beq.n	8006542 <TIM_Base_SetConfig+0x62>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006530:	d007      	beq.n	8006542 <TIM_Base_SetConfig+0x62>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a19      	ldr	r2, [pc, #100]	; (800659c <TIM_Base_SetConfig+0xbc>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d003      	beq.n	8006542 <TIM_Base_SetConfig+0x62>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a18      	ldr	r2, [pc, #96]	; (80065a0 <TIM_Base_SetConfig+0xc0>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d108      	bne.n	8006554 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006548:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	4313      	orrs	r3, r2
 8006552:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	4313      	orrs	r3, r2
 8006560:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	689a      	ldr	r2, [r3, #8]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a07      	ldr	r2, [pc, #28]	; (8006598 <TIM_Base_SetConfig+0xb8>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d103      	bne.n	8006588 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	691a      	ldr	r2, [r3, #16]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	615a      	str	r2, [r3, #20]
}
 800658e:	bf00      	nop
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	bc80      	pop	{r7}
 8006596:	4770      	bx	lr
 8006598:	40012c00 	.word	0x40012c00
 800659c:	40000400 	.word	0x40000400
 80065a0:	40000800 	.word	0x40000800

080065a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b085      	sub	sp, #20
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d101      	bne.n	80065bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065b8:	2302      	movs	r3, #2
 80065ba:	e032      	b.n	8006622 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2202      	movs	r2, #2
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065f4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	68ba      	ldr	r2, [r7, #8]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68ba      	ldr	r2, [r7, #8]
 800660e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006620:	2300      	movs	r3, #0
}
 8006622:	4618      	mov	r0, r3
 8006624:	3714      	adds	r7, #20
 8006626:	46bd      	mov	sp, r7
 8006628:	bc80      	pop	{r7}
 800662a:	4770      	bx	lr

0800662c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b082      	sub	sp, #8
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d101      	bne.n	800663e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e03f      	b.n	80066be <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	d106      	bne.n	8006658 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f7fc fc10 	bl	8002e78 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2224      	movs	r2, #36	; 0x24
 800665c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68da      	ldr	r2, [r3, #12]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800666e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f000 fae3 	bl	8006c3c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	691a      	ldr	r2, [r3, #16]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006684:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	695a      	ldr	r2, [r3, #20]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006694:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68da      	ldr	r2, [r3, #12]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066a4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2220      	movs	r2, #32
 80066b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2220      	movs	r2, #32
 80066b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3708      	adds	r7, #8
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}

080066c6 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b085      	sub	sp, #20
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	60f8      	str	r0, [r7, #12]
 80066ce:	60b9      	str	r1, [r7, #8]
 80066d0:	4613      	mov	r3, r2
 80066d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	2b20      	cmp	r3, #32
 80066de:	d130      	bne.n	8006742 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d002      	beq.n	80066ec <HAL_UART_Transmit_IT+0x26>
 80066e6:	88fb      	ldrh	r3, [r7, #6]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d101      	bne.n	80066f0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e029      	b.n	8006744 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d101      	bne.n	80066fe <HAL_UART_Transmit_IT+0x38>
 80066fa:	2302      	movs	r3, #2
 80066fc:	e022      	b.n	8006744 <HAL_UART_Transmit_IT+0x7e>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	68ba      	ldr	r2, [r7, #8]
 800670a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	88fa      	ldrh	r2, [r7, #6]
 8006710:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	88fa      	ldrh	r2, [r7, #6]
 8006716:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2221      	movs	r2, #33	; 0x21
 8006722:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68da      	ldr	r2, [r3, #12]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800673c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800673e:	2300      	movs	r3, #0
 8006740:	e000      	b.n	8006744 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006742:	2302      	movs	r3, #2
  }
}
 8006744:	4618      	mov	r0, r3
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	bc80      	pop	{r7}
 800674c:	4770      	bx	lr

0800674e <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800674e:	b480      	push	{r7}
 8006750:	b085      	sub	sp, #20
 8006752:	af00      	add	r7, sp, #0
 8006754:	60f8      	str	r0, [r7, #12]
 8006756:	60b9      	str	r1, [r7, #8]
 8006758:	4613      	mov	r3, r2
 800675a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006762:	b2db      	uxtb	r3, r3
 8006764:	2b20      	cmp	r3, #32
 8006766:	d140      	bne.n	80067ea <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d002      	beq.n	8006774 <HAL_UART_Receive_IT+0x26>
 800676e:	88fb      	ldrh	r3, [r7, #6]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e039      	b.n	80067ec <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800677e:	2b01      	cmp	r3, #1
 8006780:	d101      	bne.n	8006786 <HAL_UART_Receive_IT+0x38>
 8006782:	2302      	movs	r3, #2
 8006784:	e032      	b.n	80067ec <HAL_UART_Receive_IT+0x9e>
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2201      	movs	r2, #1
 800678a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	68ba      	ldr	r2, [r7, #8]
 8006792:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	88fa      	ldrh	r2, [r7, #6]
 8006798:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	88fa      	ldrh	r2, [r7, #6]
 800679e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2200      	movs	r2, #0
 80067a4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2222      	movs	r2, #34	; 0x22
 80067aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	68da      	ldr	r2, [r3, #12]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067c4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	695a      	ldr	r2, [r3, #20]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f042 0201 	orr.w	r2, r2, #1
 80067d4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68da      	ldr	r2, [r3, #12]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f042 0220 	orr.w	r2, r2, #32
 80067e4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80067e6:	2300      	movs	r3, #0
 80067e8:	e000      	b.n	80067ec <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80067ea:	2302      	movs	r3, #2
  }
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3714      	adds	r7, #20
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bc80      	pop	{r7}
 80067f4:	4770      	bx	lr
	...

080067f8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b088      	sub	sp, #32
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006818:	2300      	movs	r3, #0
 800681a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800681c:	2300      	movs	r3, #0
 800681e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	f003 030f 	and.w	r3, r3, #15
 8006826:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d10d      	bne.n	800684a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	f003 0320 	and.w	r3, r3, #32
 8006834:	2b00      	cmp	r3, #0
 8006836:	d008      	beq.n	800684a <HAL_UART_IRQHandler+0x52>
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	f003 0320 	and.w	r3, r3, #32
 800683e:	2b00      	cmp	r3, #0
 8006840:	d003      	beq.n	800684a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f979 	bl	8006b3a <UART_Receive_IT>
      return;
 8006848:	e0cb      	b.n	80069e2 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	2b00      	cmp	r3, #0
 800684e:	f000 80ab 	beq.w	80069a8 <HAL_UART_IRQHandler+0x1b0>
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	f003 0301 	and.w	r3, r3, #1
 8006858:	2b00      	cmp	r3, #0
 800685a:	d105      	bne.n	8006868 <HAL_UART_IRQHandler+0x70>
 800685c:	69bb      	ldr	r3, [r7, #24]
 800685e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006862:	2b00      	cmp	r3, #0
 8006864:	f000 80a0 	beq.w	80069a8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00a      	beq.n	8006888 <HAL_UART_IRQHandler+0x90>
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006878:	2b00      	cmp	r3, #0
 800687a:	d005      	beq.n	8006888 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006880:	f043 0201 	orr.w	r2, r3, #1
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	f003 0304 	and.w	r3, r3, #4
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00a      	beq.n	80068a8 <HAL_UART_IRQHandler+0xb0>
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	f003 0301 	and.w	r3, r3, #1
 8006898:	2b00      	cmp	r3, #0
 800689a:	d005      	beq.n	80068a8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068a0:	f043 0202 	orr.w	r2, r3, #2
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	f003 0302 	and.w	r3, r3, #2
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00a      	beq.n	80068c8 <HAL_UART_IRQHandler+0xd0>
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	f003 0301 	and.w	r3, r3, #1
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d005      	beq.n	80068c8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068c0:	f043 0204 	orr.w	r2, r3, #4
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	f003 0308 	and.w	r3, r3, #8
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00a      	beq.n	80068e8 <HAL_UART_IRQHandler+0xf0>
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f003 0301 	and.w	r3, r3, #1
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d005      	beq.n	80068e8 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068e0:	f043 0208 	orr.w	r2, r3, #8
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d077      	beq.n	80069e0 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068f0:	69fb      	ldr	r3, [r7, #28]
 80068f2:	f003 0320 	and.w	r3, r3, #32
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d007      	beq.n	800690a <HAL_UART_IRQHandler+0x112>
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	f003 0320 	and.w	r3, r3, #32
 8006900:	2b00      	cmp	r3, #0
 8006902:	d002      	beq.n	800690a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f000 f918 	bl	8006b3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	695b      	ldr	r3, [r3, #20]
 8006910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006914:	2b00      	cmp	r3, #0
 8006916:	bf14      	ite	ne
 8006918:	2301      	movne	r3, #1
 800691a:	2300      	moveq	r3, #0
 800691c:	b2db      	uxtb	r3, r3
 800691e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006924:	f003 0308 	and.w	r3, r3, #8
 8006928:	2b00      	cmp	r3, #0
 800692a:	d102      	bne.n	8006932 <HAL_UART_IRQHandler+0x13a>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d031      	beq.n	8006996 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f863 	bl	80069fe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006942:	2b00      	cmp	r3, #0
 8006944:	d023      	beq.n	800698e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	695a      	ldr	r2, [r3, #20]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006954:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800695a:	2b00      	cmp	r3, #0
 800695c:	d013      	beq.n	8006986 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006962:	4a21      	ldr	r2, [pc, #132]	; (80069e8 <HAL_UART_IRQHandler+0x1f0>)
 8006964:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800696a:	4618      	mov	r0, r3
 800696c:	f7fd ff94 	bl	8004898 <HAL_DMA_Abort_IT>
 8006970:	4603      	mov	r3, r0
 8006972:	2b00      	cmp	r3, #0
 8006974:	d016      	beq.n	80069a4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800697a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006980:	4610      	mov	r0, r2
 8006982:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006984:	e00e      	b.n	80069a4 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7fc fb4e 	bl	8003028 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800698c:	e00a      	b.n	80069a4 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f7fc fb4a 	bl	8003028 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006994:	e006      	b.n	80069a4 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7fc fb46 	bl	8003028 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80069a2:	e01d      	b.n	80069e0 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a4:	bf00      	nop
    return;
 80069a6:	e01b      	b.n	80069e0 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d008      	beq.n	80069c4 <HAL_UART_IRQHandler+0x1cc>
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d003      	beq.n	80069c4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f84f 	bl	8006a60 <UART_Transmit_IT>
    return;
 80069c2:	e00e      	b.n	80069e2 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d009      	beq.n	80069e2 <HAL_UART_IRQHandler+0x1ea>
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d004      	beq.n	80069e2 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 f896 	bl	8006b0a <UART_EndTransmit_IT>
    return;
 80069de:	e000      	b.n	80069e2 <HAL_UART_IRQHandler+0x1ea>
    return;
 80069e0:	bf00      	nop
  }
}
 80069e2:	3720      	adds	r7, #32
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	08006a39 	.word	0x08006a39

080069ec <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bc80      	pop	{r7}
 80069fc:	4770      	bx	lr

080069fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069fe:	b480      	push	{r7}
 8006a00:	b083      	sub	sp, #12
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68da      	ldr	r2, [r3, #12]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006a14:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	695a      	ldr	r2, [r3, #20]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f022 0201 	bic.w	r2, r2, #1
 8006a24:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2220      	movs	r2, #32
 8006a2a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006a2e:	bf00      	nop
 8006a30:	370c      	adds	r7, #12
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bc80      	pop	{r7}
 8006a36:	4770      	bx	lr

08006a38 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a44:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8006a52:	68f8      	ldr	r0, [r7, #12]
 8006a54:	f7fc fae8 	bl	8003028 <HAL_UART_ErrorCallback>
}
 8006a58:	bf00      	nop
 8006a5a:	3710      	adds	r7, #16
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	2b21      	cmp	r3, #33	; 0x21
 8006a72:	d144      	bne.n	8006afe <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a7c:	d11a      	bne.n	8006ab4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6a1b      	ldr	r3, [r3, #32]
 8006a82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	881b      	ldrh	r3, [r3, #0]
 8006a88:	461a      	mov	r2, r3
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a92:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d105      	bne.n	8006aa8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6a1b      	ldr	r3, [r3, #32]
 8006aa0:	1c9a      	adds	r2, r3, #2
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	621a      	str	r2, [r3, #32]
 8006aa6:	e00e      	b.n	8006ac6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a1b      	ldr	r3, [r3, #32]
 8006aac:	1c5a      	adds	r2, r3, #1
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	621a      	str	r2, [r3, #32]
 8006ab2:	e008      	b.n	8006ac6 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6a1b      	ldr	r3, [r3, #32]
 8006ab8:	1c59      	adds	r1, r3, #1
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	6211      	str	r1, [r2, #32]
 8006abe:	781a      	ldrb	r2, [r3, #0]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	3b01      	subs	r3, #1
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	687a      	ldr	r2, [r7, #4]
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d10f      	bne.n	8006afa <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68da      	ldr	r2, [r3, #12]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ae8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68da      	ldr	r2, [r3, #12]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006af8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006afa:	2300      	movs	r3, #0
 8006afc:	e000      	b.n	8006b00 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006afe:	2302      	movs	r3, #2
  }
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3714      	adds	r7, #20
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bc80      	pop	{r7}
 8006b08:	4770      	bx	lr

08006b0a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b082      	sub	sp, #8
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68da      	ldr	r2, [r3, #12]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b20:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2220      	movs	r2, #32
 8006b26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f7ff ff5e 	bl	80069ec <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3708      	adds	r7, #8
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}

08006b3a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006b3a:	b580      	push	{r7, lr}
 8006b3c:	b084      	sub	sp, #16
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b22      	cmp	r3, #34	; 0x22
 8006b4c:	d171      	bne.n	8006c32 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b56:	d123      	bne.n	8006ba0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b5c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10e      	bne.n	8006b84 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b72:	b29a      	uxth	r2, r3
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b7c:	1c9a      	adds	r2, r3, #2
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	629a      	str	r2, [r3, #40]	; 0x28
 8006b82:	e029      	b.n	8006bd8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	b29a      	uxth	r2, r3
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b98:	1c5a      	adds	r2, r3, #1
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	629a      	str	r2, [r3, #40]	; 0x28
 8006b9e:	e01b      	b.n	8006bd8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	691b      	ldr	r3, [r3, #16]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d10a      	bne.n	8006bbe <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	6858      	ldr	r0, [r3, #4]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bb2:	1c59      	adds	r1, r3, #1
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	6291      	str	r1, [r2, #40]	; 0x28
 8006bb8:	b2c2      	uxtb	r2, r0
 8006bba:	701a      	strb	r2, [r3, #0]
 8006bbc:	e00c      	b.n	8006bd8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	b2da      	uxtb	r2, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bca:	1c58      	adds	r0, r3, #1
 8006bcc:	6879      	ldr	r1, [r7, #4]
 8006bce:	6288      	str	r0, [r1, #40]	; 0x28
 8006bd0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006bd4:	b2d2      	uxtb	r2, r2
 8006bd6:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	3b01      	subs	r3, #1
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	4619      	mov	r1, r3
 8006be6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d120      	bne.n	8006c2e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68da      	ldr	r2, [r3, #12]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f022 0220 	bic.w	r2, r2, #32
 8006bfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68da      	ldr	r2, [r3, #12]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c0a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	695a      	ldr	r2, [r3, #20]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f022 0201 	bic.w	r2, r2, #1
 8006c1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2220      	movs	r2, #32
 8006c20:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7fc f8d5 	bl	8002dd4 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	e002      	b.n	8006c34 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	e000      	b.n	8006c34 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006c32:	2302      	movs	r3, #2
  }
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3710      	adds	r7, #16
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c3c:	b5b0      	push	{r4, r5, r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006c44:	2300      	movs	r3, #0
 8006c46:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	691b      	ldr	r3, [r3, #16]
 8006c4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	68da      	ldr	r2, [r3, #12]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	430a      	orrs	r2, r1
 8006c5c:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	689a      	ldr	r2, [r3, #8]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	691b      	ldr	r3, [r3, #16]
 8006c66:	431a      	orrs	r2, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	695b      	ldr	r3, [r3, #20]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006c7e:	f023 030c 	bic.w	r3, r3, #12
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	6812      	ldr	r2, [r2, #0]
 8006c86:	68f9      	ldr	r1, [r7, #12]
 8006c88:	430b      	orrs	r3, r1
 8006c8a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	695b      	ldr	r3, [r3, #20]
 8006c92:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	699a      	ldr	r2, [r3, #24]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a6f      	ldr	r2, [pc, #444]	; (8006e64 <UART_SetConfig+0x228>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d16b      	bne.n	8006d84 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006cac:	f7fe fd3a 	bl	8005724 <HAL_RCC_GetPCLK2Freq>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	4413      	add	r3, r2
 8006cb8:	009a      	lsls	r2, r3, #2
 8006cba:	441a      	add	r2, r3
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cc6:	4a68      	ldr	r2, [pc, #416]	; (8006e68 <UART_SetConfig+0x22c>)
 8006cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006ccc:	095b      	lsrs	r3, r3, #5
 8006cce:	011c      	lsls	r4, r3, #4
 8006cd0:	f7fe fd28 	bl	8005724 <HAL_RCC_GetPCLK2Freq>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	009a      	lsls	r2, r3, #2
 8006cde:	441a      	add	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	fbb2 f5f3 	udiv	r5, r2, r3
 8006cea:	f7fe fd1b 	bl	8005724 <HAL_RCC_GetPCLK2Freq>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	4413      	add	r3, r2
 8006cf6:	009a      	lsls	r2, r3, #2
 8006cf8:	441a      	add	r2, r3
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	009b      	lsls	r3, r3, #2
 8006d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d04:	4a58      	ldr	r2, [pc, #352]	; (8006e68 <UART_SetConfig+0x22c>)
 8006d06:	fba2 2303 	umull	r2, r3, r2, r3
 8006d0a:	095b      	lsrs	r3, r3, #5
 8006d0c:	2264      	movs	r2, #100	; 0x64
 8006d0e:	fb02 f303 	mul.w	r3, r2, r3
 8006d12:	1aeb      	subs	r3, r5, r3
 8006d14:	011b      	lsls	r3, r3, #4
 8006d16:	3332      	adds	r3, #50	; 0x32
 8006d18:	4a53      	ldr	r2, [pc, #332]	; (8006e68 <UART_SetConfig+0x22c>)
 8006d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d1e:	095b      	lsrs	r3, r3, #5
 8006d20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d24:	441c      	add	r4, r3
 8006d26:	f7fe fcfd 	bl	8005724 <HAL_RCC_GetPCLK2Freq>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	4613      	mov	r3, r2
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	4413      	add	r3, r2
 8006d32:	009a      	lsls	r2, r3, #2
 8006d34:	441a      	add	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	fbb2 f5f3 	udiv	r5, r2, r3
 8006d40:	f7fe fcf0 	bl	8005724 <HAL_RCC_GetPCLK2Freq>
 8006d44:	4602      	mov	r2, r0
 8006d46:	4613      	mov	r3, r2
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	009a      	lsls	r2, r3, #2
 8006d4e:	441a      	add	r2, r3
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d5a:	4a43      	ldr	r2, [pc, #268]	; (8006e68 <UART_SetConfig+0x22c>)
 8006d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d60:	095b      	lsrs	r3, r3, #5
 8006d62:	2264      	movs	r2, #100	; 0x64
 8006d64:	fb02 f303 	mul.w	r3, r2, r3
 8006d68:	1aeb      	subs	r3, r5, r3
 8006d6a:	011b      	lsls	r3, r3, #4
 8006d6c:	3332      	adds	r3, #50	; 0x32
 8006d6e:	4a3e      	ldr	r2, [pc, #248]	; (8006e68 <UART_SetConfig+0x22c>)
 8006d70:	fba2 2303 	umull	r2, r3, r2, r3
 8006d74:	095b      	lsrs	r3, r3, #5
 8006d76:	f003 020f 	and.w	r2, r3, #15
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4422      	add	r2, r4
 8006d80:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8006d82:	e06a      	b.n	8006e5a <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006d84:	f7fe fcba 	bl	80056fc <HAL_RCC_GetPCLK1Freq>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	4613      	mov	r3, r2
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	4413      	add	r3, r2
 8006d90:	009a      	lsls	r2, r3, #2
 8006d92:	441a      	add	r2, r3
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d9e:	4a32      	ldr	r2, [pc, #200]	; (8006e68 <UART_SetConfig+0x22c>)
 8006da0:	fba2 2303 	umull	r2, r3, r2, r3
 8006da4:	095b      	lsrs	r3, r3, #5
 8006da6:	011c      	lsls	r4, r3, #4
 8006da8:	f7fe fca8 	bl	80056fc <HAL_RCC_GetPCLK1Freq>
 8006dac:	4602      	mov	r2, r0
 8006dae:	4613      	mov	r3, r2
 8006db0:	009b      	lsls	r3, r3, #2
 8006db2:	4413      	add	r3, r2
 8006db4:	009a      	lsls	r2, r3, #2
 8006db6:	441a      	add	r2, r3
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	fbb2 f5f3 	udiv	r5, r2, r3
 8006dc2:	f7fe fc9b 	bl	80056fc <HAL_RCC_GetPCLK1Freq>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	4613      	mov	r3, r2
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	4413      	add	r3, r2
 8006dce:	009a      	lsls	r2, r3, #2
 8006dd0:	441a      	add	r2, r3
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ddc:	4a22      	ldr	r2, [pc, #136]	; (8006e68 <UART_SetConfig+0x22c>)
 8006dde:	fba2 2303 	umull	r2, r3, r2, r3
 8006de2:	095b      	lsrs	r3, r3, #5
 8006de4:	2264      	movs	r2, #100	; 0x64
 8006de6:	fb02 f303 	mul.w	r3, r2, r3
 8006dea:	1aeb      	subs	r3, r5, r3
 8006dec:	011b      	lsls	r3, r3, #4
 8006dee:	3332      	adds	r3, #50	; 0x32
 8006df0:	4a1d      	ldr	r2, [pc, #116]	; (8006e68 <UART_SetConfig+0x22c>)
 8006df2:	fba2 2303 	umull	r2, r3, r2, r3
 8006df6:	095b      	lsrs	r3, r3, #5
 8006df8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006dfc:	441c      	add	r4, r3
 8006dfe:	f7fe fc7d 	bl	80056fc <HAL_RCC_GetPCLK1Freq>
 8006e02:	4602      	mov	r2, r0
 8006e04:	4613      	mov	r3, r2
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4413      	add	r3, r2
 8006e0a:	009a      	lsls	r2, r3, #2
 8006e0c:	441a      	add	r2, r3
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	fbb2 f5f3 	udiv	r5, r2, r3
 8006e18:	f7fe fc70 	bl	80056fc <HAL_RCC_GetPCLK1Freq>
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	4613      	mov	r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	4413      	add	r3, r2
 8006e24:	009a      	lsls	r2, r3, #2
 8006e26:	441a      	add	r2, r3
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	009b      	lsls	r3, r3, #2
 8006e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e32:	4a0d      	ldr	r2, [pc, #52]	; (8006e68 <UART_SetConfig+0x22c>)
 8006e34:	fba2 2303 	umull	r2, r3, r2, r3
 8006e38:	095b      	lsrs	r3, r3, #5
 8006e3a:	2264      	movs	r2, #100	; 0x64
 8006e3c:	fb02 f303 	mul.w	r3, r2, r3
 8006e40:	1aeb      	subs	r3, r5, r3
 8006e42:	011b      	lsls	r3, r3, #4
 8006e44:	3332      	adds	r3, #50	; 0x32
 8006e46:	4a08      	ldr	r2, [pc, #32]	; (8006e68 <UART_SetConfig+0x22c>)
 8006e48:	fba2 2303 	umull	r2, r3, r2, r3
 8006e4c:	095b      	lsrs	r3, r3, #5
 8006e4e:	f003 020f 	and.w	r2, r3, #15
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4422      	add	r2, r4
 8006e58:	609a      	str	r2, [r3, #8]
}
 8006e5a:	bf00      	nop
 8006e5c:	3710      	adds	r7, #16
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bdb0      	pop	{r4, r5, r7, pc}
 8006e62:	bf00      	nop
 8006e64:	40013800 	.word	0x40013800
 8006e68:	51eb851f 	.word	0x51eb851f

08006e6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006e6c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8006e6e:	e003      	b.n	8006e78 <LoopCopyDataInit>

08006e70 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006e70:	4b12      	ldr	r3, [pc, #72]	; (8006ebc <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8006e72:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006e74:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006e76:	3104      	adds	r1, #4

08006e78 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006e78:	4811      	ldr	r0, [pc, #68]	; (8006ec0 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8006e7a:	4b12      	ldr	r3, [pc, #72]	; (8006ec4 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8006e7c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8006e7e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006e80:	d3f6      	bcc.n	8006e70 <CopyDataInit>
  ldr r2, =_sbss
 8006e82:	4a11      	ldr	r2, [pc, #68]	; (8006ec8 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8006e84:	e002      	b.n	8006e8c <LoopFillZerobss>

08006e86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006e86:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006e88:	f842 3b04 	str.w	r3, [r2], #4

08006e8c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006e8c:	4b0f      	ldr	r3, [pc, #60]	; (8006ecc <LoopPaintStack+0x30>)
  cmp r2, r3
 8006e8e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006e90:	d3f9      	bcc.n	8006e86 <FillZerobss>

  ldr r3, =0x55555555
 8006e92:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8006e96:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8006e9a:	4a0c      	ldr	r2, [pc, #48]	; (8006ecc <LoopPaintStack+0x30>)

08006e9c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8006e9c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8006ea0:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8006ea2:	d1fb      	bne.n	8006e9c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006ea4:	f7fc fa5c 	bl	8003360 <SystemInit>
    bl  SystemCoreClockUpdate
 8006ea8:	f7fc fa8e 	bl	80033c8 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8006eac:	f7fb f8d2 	bl	8002054 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8006eb0:	f000 f816 	bl	8006ee0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006eb4:	f7fa f826 	bl	8000f04 <main>
  b Infinite_Loop
 8006eb8:	f000 b80a 	b.w	8006ed0 <Default_Handler>
  ldr r3, =_sidata
 8006ebc:	0800f7d8 	.word	0x0800f7d8
  ldr r0, =_sdata
 8006ec0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006ec4:	200009e0 	.word	0x200009e0
  ldr r2, =_sbss
 8006ec8:	200009e0 	.word	0x200009e0
  ldr r3, = _ebss
 8006ecc:	20001a20 	.word	0x20001a20

08006ed0 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006ed0:	e7fe      	b.n	8006ed0 <Default_Handler>
	...

08006ed4 <__errno>:
 8006ed4:	4b01      	ldr	r3, [pc, #4]	; (8006edc <__errno+0x8>)
 8006ed6:	6818      	ldr	r0, [r3, #0]
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	20000034 	.word	0x20000034

08006ee0 <__libc_init_array>:
 8006ee0:	b570      	push	{r4, r5, r6, lr}
 8006ee2:	2600      	movs	r6, #0
 8006ee4:	4d0c      	ldr	r5, [pc, #48]	; (8006f18 <__libc_init_array+0x38>)
 8006ee6:	4c0d      	ldr	r4, [pc, #52]	; (8006f1c <__libc_init_array+0x3c>)
 8006ee8:	1b64      	subs	r4, r4, r5
 8006eea:	10a4      	asrs	r4, r4, #2
 8006eec:	42a6      	cmp	r6, r4
 8006eee:	d109      	bne.n	8006f04 <__libc_init_array+0x24>
 8006ef0:	f006 f8fa 	bl	800d0e8 <_init>
 8006ef4:	2600      	movs	r6, #0
 8006ef6:	4d0a      	ldr	r5, [pc, #40]	; (8006f20 <__libc_init_array+0x40>)
 8006ef8:	4c0a      	ldr	r4, [pc, #40]	; (8006f24 <__libc_init_array+0x44>)
 8006efa:	1b64      	subs	r4, r4, r5
 8006efc:	10a4      	asrs	r4, r4, #2
 8006efe:	42a6      	cmp	r6, r4
 8006f00:	d105      	bne.n	8006f0e <__libc_init_array+0x2e>
 8006f02:	bd70      	pop	{r4, r5, r6, pc}
 8006f04:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f08:	4798      	blx	r3
 8006f0a:	3601      	adds	r6, #1
 8006f0c:	e7ee      	b.n	8006eec <__libc_init_array+0xc>
 8006f0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f12:	4798      	blx	r3
 8006f14:	3601      	adds	r6, #1
 8006f16:	e7f2      	b.n	8006efe <__libc_init_array+0x1e>
 8006f18:	0800f7cc 	.word	0x0800f7cc
 8006f1c:	0800f7cc 	.word	0x0800f7cc
 8006f20:	0800f7cc 	.word	0x0800f7cc
 8006f24:	0800f7d4 	.word	0x0800f7d4

08006f28 <malloc>:
 8006f28:	4b02      	ldr	r3, [pc, #8]	; (8006f34 <malloc+0xc>)
 8006f2a:	4601      	mov	r1, r0
 8006f2c:	6818      	ldr	r0, [r3, #0]
 8006f2e:	f000 b803 	b.w	8006f38 <_malloc_r>
 8006f32:	bf00      	nop
 8006f34:	20000034 	.word	0x20000034

08006f38 <_malloc_r>:
 8006f38:	f101 030b 	add.w	r3, r1, #11
 8006f3c:	2b16      	cmp	r3, #22
 8006f3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f42:	4605      	mov	r5, r0
 8006f44:	d906      	bls.n	8006f54 <_malloc_r+0x1c>
 8006f46:	f033 0707 	bics.w	r7, r3, #7
 8006f4a:	d504      	bpl.n	8006f56 <_malloc_r+0x1e>
 8006f4c:	230c      	movs	r3, #12
 8006f4e:	602b      	str	r3, [r5, #0]
 8006f50:	2400      	movs	r4, #0
 8006f52:	e1ae      	b.n	80072b2 <_malloc_r+0x37a>
 8006f54:	2710      	movs	r7, #16
 8006f56:	42b9      	cmp	r1, r7
 8006f58:	d8f8      	bhi.n	8006f4c <_malloc_r+0x14>
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	f000 fa36 	bl	80073cc <__malloc_lock>
 8006f60:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8006f64:	4ec3      	ldr	r6, [pc, #780]	; (8007274 <_malloc_r+0x33c>)
 8006f66:	d238      	bcs.n	8006fda <_malloc_r+0xa2>
 8006f68:	f107 0208 	add.w	r2, r7, #8
 8006f6c:	4432      	add	r2, r6
 8006f6e:	6854      	ldr	r4, [r2, #4]
 8006f70:	f1a2 0108 	sub.w	r1, r2, #8
 8006f74:	428c      	cmp	r4, r1
 8006f76:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8006f7a:	d102      	bne.n	8006f82 <_malloc_r+0x4a>
 8006f7c:	68d4      	ldr	r4, [r2, #12]
 8006f7e:	42a2      	cmp	r2, r4
 8006f80:	d010      	beq.n	8006fa4 <_malloc_r+0x6c>
 8006f82:	6863      	ldr	r3, [r4, #4]
 8006f84:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8006f88:	f023 0303 	bic.w	r3, r3, #3
 8006f8c:	60ca      	str	r2, [r1, #12]
 8006f8e:	4423      	add	r3, r4
 8006f90:	6091      	str	r1, [r2, #8]
 8006f92:	685a      	ldr	r2, [r3, #4]
 8006f94:	f042 0201 	orr.w	r2, r2, #1
 8006f98:	605a      	str	r2, [r3, #4]
 8006f9a:	4628      	mov	r0, r5
 8006f9c:	f000 fa1c 	bl	80073d8 <__malloc_unlock>
 8006fa0:	3408      	adds	r4, #8
 8006fa2:	e186      	b.n	80072b2 <_malloc_r+0x37a>
 8006fa4:	3302      	adds	r3, #2
 8006fa6:	4ab4      	ldr	r2, [pc, #720]	; (8007278 <_malloc_r+0x340>)
 8006fa8:	6934      	ldr	r4, [r6, #16]
 8006faa:	4611      	mov	r1, r2
 8006fac:	4294      	cmp	r4, r2
 8006fae:	d077      	beq.n	80070a0 <_malloc_r+0x168>
 8006fb0:	6860      	ldr	r0, [r4, #4]
 8006fb2:	f020 0c03 	bic.w	ip, r0, #3
 8006fb6:	ebac 0007 	sub.w	r0, ip, r7
 8006fba:	280f      	cmp	r0, #15
 8006fbc:	dd48      	ble.n	8007050 <_malloc_r+0x118>
 8006fbe:	19e1      	adds	r1, r4, r7
 8006fc0:	f040 0301 	orr.w	r3, r0, #1
 8006fc4:	f047 0701 	orr.w	r7, r7, #1
 8006fc8:	6067      	str	r7, [r4, #4]
 8006fca:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8006fce:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8006fd2:	604b      	str	r3, [r1, #4]
 8006fd4:	f844 000c 	str.w	r0, [r4, ip]
 8006fd8:	e7df      	b.n	8006f9a <_malloc_r+0x62>
 8006fda:	0a7b      	lsrs	r3, r7, #9
 8006fdc:	d02a      	beq.n	8007034 <_malloc_r+0xfc>
 8006fde:	2b04      	cmp	r3, #4
 8006fe0:	d812      	bhi.n	8007008 <_malloc_r+0xd0>
 8006fe2:	09bb      	lsrs	r3, r7, #6
 8006fe4:	3338      	adds	r3, #56	; 0x38
 8006fe6:	1c5a      	adds	r2, r3, #1
 8006fe8:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8006fec:	6854      	ldr	r4, [r2, #4]
 8006fee:	f1a2 0c08 	sub.w	ip, r2, #8
 8006ff2:	4564      	cmp	r4, ip
 8006ff4:	d006      	beq.n	8007004 <_malloc_r+0xcc>
 8006ff6:	6862      	ldr	r2, [r4, #4]
 8006ff8:	f022 0203 	bic.w	r2, r2, #3
 8006ffc:	1bd0      	subs	r0, r2, r7
 8006ffe:	280f      	cmp	r0, #15
 8007000:	dd1c      	ble.n	800703c <_malloc_r+0x104>
 8007002:	3b01      	subs	r3, #1
 8007004:	3301      	adds	r3, #1
 8007006:	e7ce      	b.n	8006fa6 <_malloc_r+0x6e>
 8007008:	2b14      	cmp	r3, #20
 800700a:	d801      	bhi.n	8007010 <_malloc_r+0xd8>
 800700c:	335b      	adds	r3, #91	; 0x5b
 800700e:	e7ea      	b.n	8006fe6 <_malloc_r+0xae>
 8007010:	2b54      	cmp	r3, #84	; 0x54
 8007012:	d802      	bhi.n	800701a <_malloc_r+0xe2>
 8007014:	0b3b      	lsrs	r3, r7, #12
 8007016:	336e      	adds	r3, #110	; 0x6e
 8007018:	e7e5      	b.n	8006fe6 <_malloc_r+0xae>
 800701a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800701e:	d802      	bhi.n	8007026 <_malloc_r+0xee>
 8007020:	0bfb      	lsrs	r3, r7, #15
 8007022:	3377      	adds	r3, #119	; 0x77
 8007024:	e7df      	b.n	8006fe6 <_malloc_r+0xae>
 8007026:	f240 5254 	movw	r2, #1364	; 0x554
 800702a:	4293      	cmp	r3, r2
 800702c:	d804      	bhi.n	8007038 <_malloc_r+0x100>
 800702e:	0cbb      	lsrs	r3, r7, #18
 8007030:	337c      	adds	r3, #124	; 0x7c
 8007032:	e7d8      	b.n	8006fe6 <_malloc_r+0xae>
 8007034:	233f      	movs	r3, #63	; 0x3f
 8007036:	e7d6      	b.n	8006fe6 <_malloc_r+0xae>
 8007038:	237e      	movs	r3, #126	; 0x7e
 800703a:	e7d4      	b.n	8006fe6 <_malloc_r+0xae>
 800703c:	2800      	cmp	r0, #0
 800703e:	68e1      	ldr	r1, [r4, #12]
 8007040:	db04      	blt.n	800704c <_malloc_r+0x114>
 8007042:	68a3      	ldr	r3, [r4, #8]
 8007044:	60d9      	str	r1, [r3, #12]
 8007046:	608b      	str	r3, [r1, #8]
 8007048:	18a3      	adds	r3, r4, r2
 800704a:	e7a2      	b.n	8006f92 <_malloc_r+0x5a>
 800704c:	460c      	mov	r4, r1
 800704e:	e7d0      	b.n	8006ff2 <_malloc_r+0xba>
 8007050:	2800      	cmp	r0, #0
 8007052:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8007056:	db07      	blt.n	8007068 <_malloc_r+0x130>
 8007058:	44a4      	add	ip, r4
 800705a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800705e:	f043 0301 	orr.w	r3, r3, #1
 8007062:	f8cc 3004 	str.w	r3, [ip, #4]
 8007066:	e798      	b.n	8006f9a <_malloc_r+0x62>
 8007068:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800706c:	6870      	ldr	r0, [r6, #4]
 800706e:	f080 809e 	bcs.w	80071ae <_malloc_r+0x276>
 8007072:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8007076:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800707a:	f04f 0c01 	mov.w	ip, #1
 800707e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8007082:	ea4c 0000 	orr.w	r0, ip, r0
 8007086:	3201      	adds	r2, #1
 8007088:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800708c:	6070      	str	r0, [r6, #4]
 800708e:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8007092:	3808      	subs	r0, #8
 8007094:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8007098:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800709c:	f8cc 400c 	str.w	r4, [ip, #12]
 80070a0:	2001      	movs	r0, #1
 80070a2:	109a      	asrs	r2, r3, #2
 80070a4:	fa00 f202 	lsl.w	r2, r0, r2
 80070a8:	6870      	ldr	r0, [r6, #4]
 80070aa:	4290      	cmp	r0, r2
 80070ac:	d326      	bcc.n	80070fc <_malloc_r+0x1c4>
 80070ae:	4210      	tst	r0, r2
 80070b0:	d106      	bne.n	80070c0 <_malloc_r+0x188>
 80070b2:	f023 0303 	bic.w	r3, r3, #3
 80070b6:	0052      	lsls	r2, r2, #1
 80070b8:	4210      	tst	r0, r2
 80070ba:	f103 0304 	add.w	r3, r3, #4
 80070be:	d0fa      	beq.n	80070b6 <_malloc_r+0x17e>
 80070c0:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80070c4:	46c1      	mov	r9, r8
 80070c6:	469e      	mov	lr, r3
 80070c8:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80070cc:	454c      	cmp	r4, r9
 80070ce:	f040 80b3 	bne.w	8007238 <_malloc_r+0x300>
 80070d2:	f10e 0e01 	add.w	lr, lr, #1
 80070d6:	f01e 0f03 	tst.w	lr, #3
 80070da:	f109 0908 	add.w	r9, r9, #8
 80070de:	d1f3      	bne.n	80070c8 <_malloc_r+0x190>
 80070e0:	0798      	lsls	r0, r3, #30
 80070e2:	f040 80ec 	bne.w	80072be <_malloc_r+0x386>
 80070e6:	6873      	ldr	r3, [r6, #4]
 80070e8:	ea23 0302 	bic.w	r3, r3, r2
 80070ec:	6073      	str	r3, [r6, #4]
 80070ee:	6870      	ldr	r0, [r6, #4]
 80070f0:	0052      	lsls	r2, r2, #1
 80070f2:	4290      	cmp	r0, r2
 80070f4:	d302      	bcc.n	80070fc <_malloc_r+0x1c4>
 80070f6:	2a00      	cmp	r2, #0
 80070f8:	f040 80ed 	bne.w	80072d6 <_malloc_r+0x39e>
 80070fc:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8007100:	f8db 1004 	ldr.w	r1, [fp, #4]
 8007104:	f021 0903 	bic.w	r9, r1, #3
 8007108:	45b9      	cmp	r9, r7
 800710a:	d304      	bcc.n	8007116 <_malloc_r+0x1de>
 800710c:	eba9 0207 	sub.w	r2, r9, r7
 8007110:	2a0f      	cmp	r2, #15
 8007112:	f300 8148 	bgt.w	80073a6 <_malloc_r+0x46e>
 8007116:	4a59      	ldr	r2, [pc, #356]	; (800727c <_malloc_r+0x344>)
 8007118:	eb0b 0309 	add.w	r3, fp, r9
 800711c:	6811      	ldr	r1, [r2, #0]
 800711e:	2008      	movs	r0, #8
 8007120:	3110      	adds	r1, #16
 8007122:	4439      	add	r1, r7
 8007124:	9301      	str	r3, [sp, #4]
 8007126:	9100      	str	r1, [sp, #0]
 8007128:	f001 fbfc 	bl	8008924 <sysconf>
 800712c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8007130:	4680      	mov	r8, r0
 8007132:	4a53      	ldr	r2, [pc, #332]	; (8007280 <_malloc_r+0x348>)
 8007134:	6810      	ldr	r0, [r2, #0]
 8007136:	3001      	adds	r0, #1
 8007138:	bf1f      	itttt	ne
 800713a:	f101 31ff 	addne.w	r1, r1, #4294967295
 800713e:	4441      	addne	r1, r8
 8007140:	f1c8 0000 	rsbne	r0, r8, #0
 8007144:	4001      	andne	r1, r0
 8007146:	4628      	mov	r0, r5
 8007148:	e9cd 1300 	strd	r1, r3, [sp]
 800714c:	f7fb f81e 	bl	800218c <_sbrk_r>
 8007150:	1c42      	adds	r2, r0, #1
 8007152:	4604      	mov	r4, r0
 8007154:	f000 80fb 	beq.w	800734e <_malloc_r+0x416>
 8007158:	9b01      	ldr	r3, [sp, #4]
 800715a:	9900      	ldr	r1, [sp, #0]
 800715c:	4283      	cmp	r3, r0
 800715e:	4a48      	ldr	r2, [pc, #288]	; (8007280 <_malloc_r+0x348>)
 8007160:	d902      	bls.n	8007168 <_malloc_r+0x230>
 8007162:	45b3      	cmp	fp, r6
 8007164:	f040 80f3 	bne.w	800734e <_malloc_r+0x416>
 8007168:	f8df a120 	ldr.w	sl, [pc, #288]	; 800728c <_malloc_r+0x354>
 800716c:	42a3      	cmp	r3, r4
 800716e:	f8da 0000 	ldr.w	r0, [sl]
 8007172:	f108 3cff 	add.w	ip, r8, #4294967295
 8007176:	eb00 0e01 	add.w	lr, r0, r1
 800717a:	f8ca e000 	str.w	lr, [sl]
 800717e:	f040 80ac 	bne.w	80072da <_malloc_r+0x3a2>
 8007182:	ea13 0f0c 	tst.w	r3, ip
 8007186:	f040 80a8 	bne.w	80072da <_malloc_r+0x3a2>
 800718a:	68b3      	ldr	r3, [r6, #8]
 800718c:	4449      	add	r1, r9
 800718e:	f041 0101 	orr.w	r1, r1, #1
 8007192:	6059      	str	r1, [r3, #4]
 8007194:	4a3b      	ldr	r2, [pc, #236]	; (8007284 <_malloc_r+0x34c>)
 8007196:	f8da 3000 	ldr.w	r3, [sl]
 800719a:	6811      	ldr	r1, [r2, #0]
 800719c:	428b      	cmp	r3, r1
 800719e:	bf88      	it	hi
 80071a0:	6013      	strhi	r3, [r2, #0]
 80071a2:	4a39      	ldr	r2, [pc, #228]	; (8007288 <_malloc_r+0x350>)
 80071a4:	6811      	ldr	r1, [r2, #0]
 80071a6:	428b      	cmp	r3, r1
 80071a8:	bf88      	it	hi
 80071aa:	6013      	strhi	r3, [r2, #0]
 80071ac:	e0cf      	b.n	800734e <_malloc_r+0x416>
 80071ae:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 80071b2:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80071b6:	d218      	bcs.n	80071ea <_malloc_r+0x2b2>
 80071b8:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80071bc:	3238      	adds	r2, #56	; 0x38
 80071be:	f102 0e01 	add.w	lr, r2, #1
 80071c2:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80071c6:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80071ca:	45f0      	cmp	r8, lr
 80071cc:	d12b      	bne.n	8007226 <_malloc_r+0x2ee>
 80071ce:	f04f 0c01 	mov.w	ip, #1
 80071d2:	1092      	asrs	r2, r2, #2
 80071d4:	fa0c f202 	lsl.w	r2, ip, r2
 80071d8:	4310      	orrs	r0, r2
 80071da:	6070      	str	r0, [r6, #4]
 80071dc:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80071e0:	f8c8 4008 	str.w	r4, [r8, #8]
 80071e4:	f8ce 400c 	str.w	r4, [lr, #12]
 80071e8:	e75a      	b.n	80070a0 <_malloc_r+0x168>
 80071ea:	2a14      	cmp	r2, #20
 80071ec:	d801      	bhi.n	80071f2 <_malloc_r+0x2ba>
 80071ee:	325b      	adds	r2, #91	; 0x5b
 80071f0:	e7e5      	b.n	80071be <_malloc_r+0x286>
 80071f2:	2a54      	cmp	r2, #84	; 0x54
 80071f4:	d803      	bhi.n	80071fe <_malloc_r+0x2c6>
 80071f6:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80071fa:	326e      	adds	r2, #110	; 0x6e
 80071fc:	e7df      	b.n	80071be <_malloc_r+0x286>
 80071fe:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007202:	d803      	bhi.n	800720c <_malloc_r+0x2d4>
 8007204:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8007208:	3277      	adds	r2, #119	; 0x77
 800720a:	e7d8      	b.n	80071be <_malloc_r+0x286>
 800720c:	f240 5e54 	movw	lr, #1364	; 0x554
 8007210:	4572      	cmp	r2, lr
 8007212:	bf96      	itet	ls
 8007214:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8007218:	227e      	movhi	r2, #126	; 0x7e
 800721a:	327c      	addls	r2, #124	; 0x7c
 800721c:	e7cf      	b.n	80071be <_malloc_r+0x286>
 800721e:	f8de e008 	ldr.w	lr, [lr, #8]
 8007222:	45f0      	cmp	r8, lr
 8007224:	d005      	beq.n	8007232 <_malloc_r+0x2fa>
 8007226:	f8de 2004 	ldr.w	r2, [lr, #4]
 800722a:	f022 0203 	bic.w	r2, r2, #3
 800722e:	4562      	cmp	r2, ip
 8007230:	d8f5      	bhi.n	800721e <_malloc_r+0x2e6>
 8007232:	f8de 800c 	ldr.w	r8, [lr, #12]
 8007236:	e7d1      	b.n	80071dc <_malloc_r+0x2a4>
 8007238:	6860      	ldr	r0, [r4, #4]
 800723a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800723e:	f020 0003 	bic.w	r0, r0, #3
 8007242:	eba0 0a07 	sub.w	sl, r0, r7
 8007246:	f1ba 0f0f 	cmp.w	sl, #15
 800724a:	dd21      	ble.n	8007290 <_malloc_r+0x358>
 800724c:	68a3      	ldr	r3, [r4, #8]
 800724e:	19e2      	adds	r2, r4, r7
 8007250:	f047 0701 	orr.w	r7, r7, #1
 8007254:	6067      	str	r7, [r4, #4]
 8007256:	f8c3 c00c 	str.w	ip, [r3, #12]
 800725a:	f8cc 3008 	str.w	r3, [ip, #8]
 800725e:	f04a 0301 	orr.w	r3, sl, #1
 8007262:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8007266:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800726a:	6053      	str	r3, [r2, #4]
 800726c:	f844 a000 	str.w	sl, [r4, r0]
 8007270:	e693      	b.n	8006f9a <_malloc_r+0x62>
 8007272:	bf00      	nop
 8007274:	20000460 	.word	0x20000460
 8007278:	20000468 	.word	0x20000468
 800727c:	20001958 	.word	0x20001958
 8007280:	20000868 	.word	0x20000868
 8007284:	20001950 	.word	0x20001950
 8007288:	20001954 	.word	0x20001954
 800728c:	20001928 	.word	0x20001928
 8007290:	f1ba 0f00 	cmp.w	sl, #0
 8007294:	db11      	blt.n	80072ba <_malloc_r+0x382>
 8007296:	4420      	add	r0, r4
 8007298:	6843      	ldr	r3, [r0, #4]
 800729a:	f043 0301 	orr.w	r3, r3, #1
 800729e:	6043      	str	r3, [r0, #4]
 80072a0:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80072a4:	4628      	mov	r0, r5
 80072a6:	f8c3 c00c 	str.w	ip, [r3, #12]
 80072aa:	f8cc 3008 	str.w	r3, [ip, #8]
 80072ae:	f000 f893 	bl	80073d8 <__malloc_unlock>
 80072b2:	4620      	mov	r0, r4
 80072b4:	b003      	add	sp, #12
 80072b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072ba:	4664      	mov	r4, ip
 80072bc:	e706      	b.n	80070cc <_malloc_r+0x194>
 80072be:	f858 0908 	ldr.w	r0, [r8], #-8
 80072c2:	3b01      	subs	r3, #1
 80072c4:	4540      	cmp	r0, r8
 80072c6:	f43f af0b 	beq.w	80070e0 <_malloc_r+0x1a8>
 80072ca:	e710      	b.n	80070ee <_malloc_r+0x1b6>
 80072cc:	3304      	adds	r3, #4
 80072ce:	0052      	lsls	r2, r2, #1
 80072d0:	4210      	tst	r0, r2
 80072d2:	d0fb      	beq.n	80072cc <_malloc_r+0x394>
 80072d4:	e6f4      	b.n	80070c0 <_malloc_r+0x188>
 80072d6:	4673      	mov	r3, lr
 80072d8:	e7fa      	b.n	80072d0 <_malloc_r+0x398>
 80072da:	6810      	ldr	r0, [r2, #0]
 80072dc:	3001      	adds	r0, #1
 80072de:	bf1b      	ittet	ne
 80072e0:	1ae3      	subne	r3, r4, r3
 80072e2:	4473      	addne	r3, lr
 80072e4:	6014      	streq	r4, [r2, #0]
 80072e6:	f8ca 3000 	strne.w	r3, [sl]
 80072ea:	f014 0307 	ands.w	r3, r4, #7
 80072ee:	bf0e      	itee	eq
 80072f0:	4618      	moveq	r0, r3
 80072f2:	f1c3 0008 	rsbne	r0, r3, #8
 80072f6:	1824      	addne	r4, r4, r0
 80072f8:	1862      	adds	r2, r4, r1
 80072fa:	ea02 010c 	and.w	r1, r2, ip
 80072fe:	4480      	add	r8, r0
 8007300:	eba8 0801 	sub.w	r8, r8, r1
 8007304:	ea08 080c 	and.w	r8, r8, ip
 8007308:	4641      	mov	r1, r8
 800730a:	4628      	mov	r0, r5
 800730c:	9301      	str	r3, [sp, #4]
 800730e:	9200      	str	r2, [sp, #0]
 8007310:	f7fa ff3c 	bl	800218c <_sbrk_r>
 8007314:	1c43      	adds	r3, r0, #1
 8007316:	e9dd 2300 	ldrd	r2, r3, [sp]
 800731a:	d105      	bne.n	8007328 <_malloc_r+0x3f0>
 800731c:	b32b      	cbz	r3, 800736a <_malloc_r+0x432>
 800731e:	f04f 0800 	mov.w	r8, #0
 8007322:	f1a3 0008 	sub.w	r0, r3, #8
 8007326:	4410      	add	r0, r2
 8007328:	f8da 2000 	ldr.w	r2, [sl]
 800732c:	1b00      	subs	r0, r0, r4
 800732e:	4440      	add	r0, r8
 8007330:	4442      	add	r2, r8
 8007332:	f040 0001 	orr.w	r0, r0, #1
 8007336:	45b3      	cmp	fp, r6
 8007338:	60b4      	str	r4, [r6, #8]
 800733a:	f8ca 2000 	str.w	r2, [sl]
 800733e:	6060      	str	r0, [r4, #4]
 8007340:	f43f af28 	beq.w	8007194 <_malloc_r+0x25c>
 8007344:	f1b9 0f0f 	cmp.w	r9, #15
 8007348:	d812      	bhi.n	8007370 <_malloc_r+0x438>
 800734a:	2301      	movs	r3, #1
 800734c:	6063      	str	r3, [r4, #4]
 800734e:	68b3      	ldr	r3, [r6, #8]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	f023 0303 	bic.w	r3, r3, #3
 8007356:	42bb      	cmp	r3, r7
 8007358:	eba3 0207 	sub.w	r2, r3, r7
 800735c:	d301      	bcc.n	8007362 <_malloc_r+0x42a>
 800735e:	2a0f      	cmp	r2, #15
 8007360:	dc21      	bgt.n	80073a6 <_malloc_r+0x46e>
 8007362:	4628      	mov	r0, r5
 8007364:	f000 f838 	bl	80073d8 <__malloc_unlock>
 8007368:	e5f2      	b.n	8006f50 <_malloc_r+0x18>
 800736a:	4610      	mov	r0, r2
 800736c:	4698      	mov	r8, r3
 800736e:	e7db      	b.n	8007328 <_malloc_r+0x3f0>
 8007370:	2205      	movs	r2, #5
 8007372:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007376:	f1a9 090c 	sub.w	r9, r9, #12
 800737a:	f029 0907 	bic.w	r9, r9, #7
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	ea43 0309 	orr.w	r3, r3, r9
 8007386:	f8cb 3004 	str.w	r3, [fp, #4]
 800738a:	f1b9 0f0f 	cmp.w	r9, #15
 800738e:	eb0b 0309 	add.w	r3, fp, r9
 8007392:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8007396:	f67f aefd 	bls.w	8007194 <_malloc_r+0x25c>
 800739a:	4628      	mov	r0, r5
 800739c:	f10b 0108 	add.w	r1, fp, #8
 80073a0:	f003 fda6 	bl	800aef0 <_free_r>
 80073a4:	e6f6      	b.n	8007194 <_malloc_r+0x25c>
 80073a6:	68b4      	ldr	r4, [r6, #8]
 80073a8:	f047 0301 	orr.w	r3, r7, #1
 80073ac:	f042 0201 	orr.w	r2, r2, #1
 80073b0:	4427      	add	r7, r4
 80073b2:	6063      	str	r3, [r4, #4]
 80073b4:	60b7      	str	r7, [r6, #8]
 80073b6:	607a      	str	r2, [r7, #4]
 80073b8:	e5ef      	b.n	8006f9a <_malloc_r+0x62>
 80073ba:	bf00      	nop

080073bc <memset>:
 80073bc:	4603      	mov	r3, r0
 80073be:	4402      	add	r2, r0
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d100      	bne.n	80073c6 <memset+0xa>
 80073c4:	4770      	bx	lr
 80073c6:	f803 1b01 	strb.w	r1, [r3], #1
 80073ca:	e7f9      	b.n	80073c0 <memset+0x4>

080073cc <__malloc_lock>:
 80073cc:	4801      	ldr	r0, [pc, #4]	; (80073d4 <__malloc_lock+0x8>)
 80073ce:	f003 bfbf 	b.w	800b350 <__retarget_lock_acquire_recursive>
 80073d2:	bf00      	nop
 80073d4:	20001a14 	.word	0x20001a14

080073d8 <__malloc_unlock>:
 80073d8:	4801      	ldr	r0, [pc, #4]	; (80073e0 <__malloc_unlock+0x8>)
 80073da:	f003 bfba 	b.w	800b352 <__retarget_lock_release_recursive>
 80073de:	bf00      	nop
 80073e0:	20001a14 	.word	0x20001a14

080073e4 <printf>:
 80073e4:	b40f      	push	{r0, r1, r2, r3}
 80073e6:	b507      	push	{r0, r1, r2, lr}
 80073e8:	4906      	ldr	r1, [pc, #24]	; (8007404 <printf+0x20>)
 80073ea:	ab04      	add	r3, sp, #16
 80073ec:	6808      	ldr	r0, [r1, #0]
 80073ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80073f2:	6881      	ldr	r1, [r0, #8]
 80073f4:	9301      	str	r3, [sp, #4]
 80073f6:	f001 faa3 	bl	8008940 <_vfprintf_r>
 80073fa:	b003      	add	sp, #12
 80073fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007400:	b004      	add	sp, #16
 8007402:	4770      	bx	lr
 8007404:	20000034 	.word	0x20000034

08007408 <setvbuf>:
 8007408:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800740c:	461d      	mov	r5, r3
 800740e:	4b59      	ldr	r3, [pc, #356]	; (8007574 <setvbuf+0x16c>)
 8007410:	4604      	mov	r4, r0
 8007412:	681f      	ldr	r7, [r3, #0]
 8007414:	460e      	mov	r6, r1
 8007416:	4690      	mov	r8, r2
 8007418:	b127      	cbz	r7, 8007424 <setvbuf+0x1c>
 800741a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800741c:	b913      	cbnz	r3, 8007424 <setvbuf+0x1c>
 800741e:	4638      	mov	r0, r7
 8007420:	f003 fcd6 	bl	800add0 <__sinit>
 8007424:	f1b8 0f02 	cmp.w	r8, #2
 8007428:	d006      	beq.n	8007438 <setvbuf+0x30>
 800742a:	f1b8 0f01 	cmp.w	r8, #1
 800742e:	f200 809b 	bhi.w	8007568 <setvbuf+0x160>
 8007432:	2d00      	cmp	r5, #0
 8007434:	f2c0 8098 	blt.w	8007568 <setvbuf+0x160>
 8007438:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800743a:	07db      	lsls	r3, r3, #31
 800743c:	d405      	bmi.n	800744a <setvbuf+0x42>
 800743e:	89a3      	ldrh	r3, [r4, #12]
 8007440:	0598      	lsls	r0, r3, #22
 8007442:	d402      	bmi.n	800744a <setvbuf+0x42>
 8007444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007446:	f003 ff83 	bl	800b350 <__retarget_lock_acquire_recursive>
 800744a:	4621      	mov	r1, r4
 800744c:	4638      	mov	r0, r7
 800744e:	f003 fc53 	bl	800acf8 <_fflush_r>
 8007452:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007454:	b141      	cbz	r1, 8007468 <setvbuf+0x60>
 8007456:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800745a:	4299      	cmp	r1, r3
 800745c:	d002      	beq.n	8007464 <setvbuf+0x5c>
 800745e:	4638      	mov	r0, r7
 8007460:	f003 fd46 	bl	800aef0 <_free_r>
 8007464:	2300      	movs	r3, #0
 8007466:	6323      	str	r3, [r4, #48]	; 0x30
 8007468:	2300      	movs	r3, #0
 800746a:	61a3      	str	r3, [r4, #24]
 800746c:	6063      	str	r3, [r4, #4]
 800746e:	89a3      	ldrh	r3, [r4, #12]
 8007470:	0619      	lsls	r1, r3, #24
 8007472:	d503      	bpl.n	800747c <setvbuf+0x74>
 8007474:	4638      	mov	r0, r7
 8007476:	6921      	ldr	r1, [r4, #16]
 8007478:	f003 fd3a 	bl	800aef0 <_free_r>
 800747c:	89a3      	ldrh	r3, [r4, #12]
 800747e:	f1b8 0f02 	cmp.w	r8, #2
 8007482:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007486:	f023 0303 	bic.w	r3, r3, #3
 800748a:	81a3      	strh	r3, [r4, #12]
 800748c:	d068      	beq.n	8007560 <setvbuf+0x158>
 800748e:	ab01      	add	r3, sp, #4
 8007490:	466a      	mov	r2, sp
 8007492:	4621      	mov	r1, r4
 8007494:	4638      	mov	r0, r7
 8007496:	f003 ff5d 	bl	800b354 <__swhatbuf_r>
 800749a:	89a3      	ldrh	r3, [r4, #12]
 800749c:	4318      	orrs	r0, r3
 800749e:	81a0      	strh	r0, [r4, #12]
 80074a0:	bb35      	cbnz	r5, 80074f0 <setvbuf+0xe8>
 80074a2:	9d00      	ldr	r5, [sp, #0]
 80074a4:	4628      	mov	r0, r5
 80074a6:	f7ff fd3f 	bl	8006f28 <malloc>
 80074aa:	4606      	mov	r6, r0
 80074ac:	2800      	cmp	r0, #0
 80074ae:	d152      	bne.n	8007556 <setvbuf+0x14e>
 80074b0:	f8dd 9000 	ldr.w	r9, [sp]
 80074b4:	45a9      	cmp	r9, r5
 80074b6:	d147      	bne.n	8007548 <setvbuf+0x140>
 80074b8:	f04f 35ff 	mov.w	r5, #4294967295
 80074bc:	2200      	movs	r2, #0
 80074be:	60a2      	str	r2, [r4, #8]
 80074c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074c4:	6022      	str	r2, [r4, #0]
 80074c6:	6122      	str	r2, [r4, #16]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074ce:	6162      	str	r2, [r4, #20]
 80074d0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80074d2:	f043 0302 	orr.w	r3, r3, #2
 80074d6:	07d2      	lsls	r2, r2, #31
 80074d8:	81a3      	strh	r3, [r4, #12]
 80074da:	d405      	bmi.n	80074e8 <setvbuf+0xe0>
 80074dc:	f413 7f00 	tst.w	r3, #512	; 0x200
 80074e0:	d102      	bne.n	80074e8 <setvbuf+0xe0>
 80074e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074e4:	f003 ff35 	bl	800b352 <__retarget_lock_release_recursive>
 80074e8:	4628      	mov	r0, r5
 80074ea:	b003      	add	sp, #12
 80074ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80074f0:	2e00      	cmp	r6, #0
 80074f2:	d0d7      	beq.n	80074a4 <setvbuf+0x9c>
 80074f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f6:	b913      	cbnz	r3, 80074fe <setvbuf+0xf6>
 80074f8:	4638      	mov	r0, r7
 80074fa:	f003 fc69 	bl	800add0 <__sinit>
 80074fe:	9b00      	ldr	r3, [sp, #0]
 8007500:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007504:	42ab      	cmp	r3, r5
 8007506:	bf18      	it	ne
 8007508:	89a3      	ldrhne	r3, [r4, #12]
 800750a:	6026      	str	r6, [r4, #0]
 800750c:	bf1c      	itt	ne
 800750e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8007512:	81a3      	strhne	r3, [r4, #12]
 8007514:	f1b8 0f01 	cmp.w	r8, #1
 8007518:	bf02      	ittt	eq
 800751a:	89a3      	ldrheq	r3, [r4, #12]
 800751c:	f043 0301 	orreq.w	r3, r3, #1
 8007520:	81a3      	strheq	r3, [r4, #12]
 8007522:	89a2      	ldrh	r2, [r4, #12]
 8007524:	f012 0308 	ands.w	r3, r2, #8
 8007528:	d01c      	beq.n	8007564 <setvbuf+0x15c>
 800752a:	07d3      	lsls	r3, r2, #31
 800752c:	bf41      	itttt	mi
 800752e:	2300      	movmi	r3, #0
 8007530:	426d      	negmi	r5, r5
 8007532:	60a3      	strmi	r3, [r4, #8]
 8007534:	61a5      	strmi	r5, [r4, #24]
 8007536:	bf58      	it	pl
 8007538:	60a5      	strpl	r5, [r4, #8]
 800753a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800753c:	f015 0501 	ands.w	r5, r5, #1
 8007540:	d115      	bne.n	800756e <setvbuf+0x166>
 8007542:	f412 7f00 	tst.w	r2, #512	; 0x200
 8007546:	e7cb      	b.n	80074e0 <setvbuf+0xd8>
 8007548:	4648      	mov	r0, r9
 800754a:	f7ff fced 	bl	8006f28 <malloc>
 800754e:	4606      	mov	r6, r0
 8007550:	2800      	cmp	r0, #0
 8007552:	d0b1      	beq.n	80074b8 <setvbuf+0xb0>
 8007554:	464d      	mov	r5, r9
 8007556:	89a3      	ldrh	r3, [r4, #12]
 8007558:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800755c:	81a3      	strh	r3, [r4, #12]
 800755e:	e7c9      	b.n	80074f4 <setvbuf+0xec>
 8007560:	2500      	movs	r5, #0
 8007562:	e7ab      	b.n	80074bc <setvbuf+0xb4>
 8007564:	60a3      	str	r3, [r4, #8]
 8007566:	e7e8      	b.n	800753a <setvbuf+0x132>
 8007568:	f04f 35ff 	mov.w	r5, #4294967295
 800756c:	e7bc      	b.n	80074e8 <setvbuf+0xe0>
 800756e:	2500      	movs	r5, #0
 8007570:	e7ba      	b.n	80074e8 <setvbuf+0xe0>
 8007572:	bf00      	nop
 8007574:	20000034 	.word	0x20000034

08007578 <_svfprintf_r>:
 8007578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800757c:	b0d3      	sub	sp, #332	; 0x14c
 800757e:	468b      	mov	fp, r1
 8007580:	9207      	str	r2, [sp, #28]
 8007582:	461e      	mov	r6, r3
 8007584:	4681      	mov	r9, r0
 8007586:	f003 fedd 	bl	800b344 <_localeconv_r>
 800758a:	6803      	ldr	r3, [r0, #0]
 800758c:	4618      	mov	r0, r3
 800758e:	9318      	str	r3, [sp, #96]	; 0x60
 8007590:	f7f8 fdde 	bl	8000150 <strlen>
 8007594:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007598:	9012      	str	r0, [sp, #72]	; 0x48
 800759a:	061a      	lsls	r2, r3, #24
 800759c:	d518      	bpl.n	80075d0 <_svfprintf_r+0x58>
 800759e:	f8db 3010 	ldr.w	r3, [fp, #16]
 80075a2:	b9ab      	cbnz	r3, 80075d0 <_svfprintf_r+0x58>
 80075a4:	2140      	movs	r1, #64	; 0x40
 80075a6:	4648      	mov	r0, r9
 80075a8:	f7ff fcc6 	bl	8006f38 <_malloc_r>
 80075ac:	f8cb 0000 	str.w	r0, [fp]
 80075b0:	f8cb 0010 	str.w	r0, [fp, #16]
 80075b4:	b948      	cbnz	r0, 80075ca <_svfprintf_r+0x52>
 80075b6:	230c      	movs	r3, #12
 80075b8:	f8c9 3000 	str.w	r3, [r9]
 80075bc:	f04f 33ff 	mov.w	r3, #4294967295
 80075c0:	9313      	str	r3, [sp, #76]	; 0x4c
 80075c2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80075c4:	b053      	add	sp, #332	; 0x14c
 80075c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ca:	2340      	movs	r3, #64	; 0x40
 80075cc:	f8cb 3014 	str.w	r3, [fp, #20]
 80075d0:	2500      	movs	r5, #0
 80075d2:	2200      	movs	r2, #0
 80075d4:	2300      	movs	r3, #0
 80075d6:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80075da:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80075de:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80075e2:	ac29      	add	r4, sp, #164	; 0xa4
 80075e4:	9426      	str	r4, [sp, #152]	; 0x98
 80075e6:	9508      	str	r5, [sp, #32]
 80075e8:	950e      	str	r5, [sp, #56]	; 0x38
 80075ea:	9516      	str	r5, [sp, #88]	; 0x58
 80075ec:	9519      	str	r5, [sp, #100]	; 0x64
 80075ee:	9513      	str	r5, [sp, #76]	; 0x4c
 80075f0:	9b07      	ldr	r3, [sp, #28]
 80075f2:	461d      	mov	r5, r3
 80075f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075f8:	b10a      	cbz	r2, 80075fe <_svfprintf_r+0x86>
 80075fa:	2a25      	cmp	r2, #37	; 0x25
 80075fc:	d1f9      	bne.n	80075f2 <_svfprintf_r+0x7a>
 80075fe:	9b07      	ldr	r3, [sp, #28]
 8007600:	1aef      	subs	r7, r5, r3
 8007602:	d00d      	beq.n	8007620 <_svfprintf_r+0xa8>
 8007604:	e9c4 3700 	strd	r3, r7, [r4]
 8007608:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800760a:	443b      	add	r3, r7
 800760c:	9328      	str	r3, [sp, #160]	; 0xa0
 800760e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007610:	3301      	adds	r3, #1
 8007612:	2b07      	cmp	r3, #7
 8007614:	9327      	str	r3, [sp, #156]	; 0x9c
 8007616:	dc78      	bgt.n	800770a <_svfprintf_r+0x192>
 8007618:	3408      	adds	r4, #8
 800761a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800761c:	443b      	add	r3, r7
 800761e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007620:	782b      	ldrb	r3, [r5, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	f001 8142 	beq.w	80088ac <_svfprintf_r+0x1334>
 8007628:	2300      	movs	r3, #0
 800762a:	f04f 38ff 	mov.w	r8, #4294967295
 800762e:	469a      	mov	sl, r3
 8007630:	270a      	movs	r7, #10
 8007632:	212b      	movs	r1, #43	; 0x2b
 8007634:	3501      	adds	r5, #1
 8007636:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800763a:	9314      	str	r3, [sp, #80]	; 0x50
 800763c:	462a      	mov	r2, r5
 800763e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007642:	930b      	str	r3, [sp, #44]	; 0x2c
 8007644:	920f      	str	r2, [sp, #60]	; 0x3c
 8007646:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007648:	3b20      	subs	r3, #32
 800764a:	2b5a      	cmp	r3, #90	; 0x5a
 800764c:	f200 85a0 	bhi.w	8008190 <_svfprintf_r+0xc18>
 8007650:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007654:	059e007e 	.word	0x059e007e
 8007658:	0086059e 	.word	0x0086059e
 800765c:	059e059e 	.word	0x059e059e
 8007660:	0065059e 	.word	0x0065059e
 8007664:	059e059e 	.word	0x059e059e
 8007668:	00930089 	.word	0x00930089
 800766c:	0090059e 	.word	0x0090059e
 8007670:	059e0096 	.word	0x059e0096
 8007674:	00b300b0 	.word	0x00b300b0
 8007678:	00b300b3 	.word	0x00b300b3
 800767c:	00b300b3 	.word	0x00b300b3
 8007680:	00b300b3 	.word	0x00b300b3
 8007684:	00b300b3 	.word	0x00b300b3
 8007688:	059e059e 	.word	0x059e059e
 800768c:	059e059e 	.word	0x059e059e
 8007690:	059e059e 	.word	0x059e059e
 8007694:	011d059e 	.word	0x011d059e
 8007698:	00e0059e 	.word	0x00e0059e
 800769c:	011d00f3 	.word	0x011d00f3
 80076a0:	011d011d 	.word	0x011d011d
 80076a4:	059e059e 	.word	0x059e059e
 80076a8:	059e059e 	.word	0x059e059e
 80076ac:	059e00c3 	.word	0x059e00c3
 80076b0:	0471059e 	.word	0x0471059e
 80076b4:	059e059e 	.word	0x059e059e
 80076b8:	04b8059e 	.word	0x04b8059e
 80076bc:	04da059e 	.word	0x04da059e
 80076c0:	059e059e 	.word	0x059e059e
 80076c4:	059e04f9 	.word	0x059e04f9
 80076c8:	059e059e 	.word	0x059e059e
 80076cc:	059e059e 	.word	0x059e059e
 80076d0:	059e059e 	.word	0x059e059e
 80076d4:	011d059e 	.word	0x011d059e
 80076d8:	00e0059e 	.word	0x00e0059e
 80076dc:	011d00f5 	.word	0x011d00f5
 80076e0:	011d011d 	.word	0x011d011d
 80076e4:	00f500c6 	.word	0x00f500c6
 80076e8:	059e00da 	.word	0x059e00da
 80076ec:	059e00d3 	.word	0x059e00d3
 80076f0:	0473044e 	.word	0x0473044e
 80076f4:	00da04a7 	.word	0x00da04a7
 80076f8:	04b8059e 	.word	0x04b8059e
 80076fc:	04dc007c 	.word	0x04dc007c
 8007700:	059e059e 	.word	0x059e059e
 8007704:	059e0516 	.word	0x059e0516
 8007708:	007c      	.short	0x007c
 800770a:	4659      	mov	r1, fp
 800770c:	4648      	mov	r0, r9
 800770e:	aa26      	add	r2, sp, #152	; 0x98
 8007710:	f004 fc2a 	bl	800bf68 <__ssprint_r>
 8007714:	2800      	cmp	r0, #0
 8007716:	f040 8128 	bne.w	800796a <_svfprintf_r+0x3f2>
 800771a:	ac29      	add	r4, sp, #164	; 0xa4
 800771c:	e77d      	b.n	800761a <_svfprintf_r+0xa2>
 800771e:	4648      	mov	r0, r9
 8007720:	f003 fe10 	bl	800b344 <_localeconv_r>
 8007724:	6843      	ldr	r3, [r0, #4]
 8007726:	4618      	mov	r0, r3
 8007728:	9319      	str	r3, [sp, #100]	; 0x64
 800772a:	f7f8 fd11 	bl	8000150 <strlen>
 800772e:	9016      	str	r0, [sp, #88]	; 0x58
 8007730:	4648      	mov	r0, r9
 8007732:	f003 fe07 	bl	800b344 <_localeconv_r>
 8007736:	6883      	ldr	r3, [r0, #8]
 8007738:	212b      	movs	r1, #43	; 0x2b
 800773a:	930e      	str	r3, [sp, #56]	; 0x38
 800773c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800773e:	b12b      	cbz	r3, 800774c <_svfprintf_r+0x1d4>
 8007740:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007742:	b11b      	cbz	r3, 800774c <_svfprintf_r+0x1d4>
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	b10b      	cbz	r3, 800774c <_svfprintf_r+0x1d4>
 8007748:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800774c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800774e:	e775      	b.n	800763c <_svfprintf_r+0xc4>
 8007750:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007754:	2b00      	cmp	r3, #0
 8007756:	d1f9      	bne.n	800774c <_svfprintf_r+0x1d4>
 8007758:	2320      	movs	r3, #32
 800775a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800775e:	e7f5      	b.n	800774c <_svfprintf_r+0x1d4>
 8007760:	f04a 0a01 	orr.w	sl, sl, #1
 8007764:	e7f2      	b.n	800774c <_svfprintf_r+0x1d4>
 8007766:	f856 3b04 	ldr.w	r3, [r6], #4
 800776a:	2b00      	cmp	r3, #0
 800776c:	9314      	str	r3, [sp, #80]	; 0x50
 800776e:	daed      	bge.n	800774c <_svfprintf_r+0x1d4>
 8007770:	425b      	negs	r3, r3
 8007772:	9314      	str	r3, [sp, #80]	; 0x50
 8007774:	f04a 0a04 	orr.w	sl, sl, #4
 8007778:	e7e8      	b.n	800774c <_svfprintf_r+0x1d4>
 800777a:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800777e:	e7e5      	b.n	800774c <_svfprintf_r+0x1d4>
 8007780:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007782:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007786:	2b2a      	cmp	r3, #42	; 0x2a
 8007788:	930b      	str	r3, [sp, #44]	; 0x2c
 800778a:	d110      	bne.n	80077ae <_svfprintf_r+0x236>
 800778c:	f856 0b04 	ldr.w	r0, [r6], #4
 8007790:	920f      	str	r2, [sp, #60]	; 0x3c
 8007792:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8007796:	e7d9      	b.n	800774c <_svfprintf_r+0x1d4>
 8007798:	fb07 3808 	mla	r8, r7, r8, r3
 800779c:	f812 3b01 	ldrb.w	r3, [r2], #1
 80077a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80077a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077a4:	3b30      	subs	r3, #48	; 0x30
 80077a6:	2b09      	cmp	r3, #9
 80077a8:	d9f6      	bls.n	8007798 <_svfprintf_r+0x220>
 80077aa:	920f      	str	r2, [sp, #60]	; 0x3c
 80077ac:	e74b      	b.n	8007646 <_svfprintf_r+0xce>
 80077ae:	f04f 0800 	mov.w	r8, #0
 80077b2:	e7f6      	b.n	80077a2 <_svfprintf_r+0x22a>
 80077b4:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80077b8:	e7c8      	b.n	800774c <_svfprintf_r+0x1d4>
 80077ba:	2300      	movs	r3, #0
 80077bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80077be:	9314      	str	r3, [sp, #80]	; 0x50
 80077c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077c2:	9814      	ldr	r0, [sp, #80]	; 0x50
 80077c4:	3b30      	subs	r3, #48	; 0x30
 80077c6:	fb07 3300 	mla	r3, r7, r0, r3
 80077ca:	9314      	str	r3, [sp, #80]	; 0x50
 80077cc:	f812 3b01 	ldrb.w	r3, [r2], #1
 80077d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80077d2:	3b30      	subs	r3, #48	; 0x30
 80077d4:	2b09      	cmp	r3, #9
 80077d6:	d9f3      	bls.n	80077c0 <_svfprintf_r+0x248>
 80077d8:	e7e7      	b.n	80077aa <_svfprintf_r+0x232>
 80077da:	f04a 0a08 	orr.w	sl, sl, #8
 80077de:	e7b5      	b.n	800774c <_svfprintf_r+0x1d4>
 80077e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	2b68      	cmp	r3, #104	; 0x68
 80077e6:	bf01      	itttt	eq
 80077e8:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80077ea:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 80077ee:	3301      	addeq	r3, #1
 80077f0:	930f      	streq	r3, [sp, #60]	; 0x3c
 80077f2:	bf18      	it	ne
 80077f4:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80077f8:	e7a8      	b.n	800774c <_svfprintf_r+0x1d4>
 80077fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	2b6c      	cmp	r3, #108	; 0x6c
 8007800:	d105      	bne.n	800780e <_svfprintf_r+0x296>
 8007802:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007804:	3301      	adds	r3, #1
 8007806:	930f      	str	r3, [sp, #60]	; 0x3c
 8007808:	f04a 0a20 	orr.w	sl, sl, #32
 800780c:	e79e      	b.n	800774c <_svfprintf_r+0x1d4>
 800780e:	f04a 0a10 	orr.w	sl, sl, #16
 8007812:	e79b      	b.n	800774c <_svfprintf_r+0x1d4>
 8007814:	4632      	mov	r2, r6
 8007816:	2000      	movs	r0, #0
 8007818:	f852 3b04 	ldr.w	r3, [r2], #4
 800781c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007820:	920a      	str	r2, [sp, #40]	; 0x28
 8007822:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007826:	ab39      	add	r3, sp, #228	; 0xe4
 8007828:	4607      	mov	r7, r0
 800782a:	f04f 0801 	mov.w	r8, #1
 800782e:	4606      	mov	r6, r0
 8007830:	4605      	mov	r5, r0
 8007832:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007836:	9307      	str	r3, [sp, #28]
 8007838:	e1a9      	b.n	8007b8e <_svfprintf_r+0x616>
 800783a:	f04a 0a10 	orr.w	sl, sl, #16
 800783e:	f01a 0f20 	tst.w	sl, #32
 8007842:	d011      	beq.n	8007868 <_svfprintf_r+0x2f0>
 8007844:	3607      	adds	r6, #7
 8007846:	f026 0307 	bic.w	r3, r6, #7
 800784a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800784e:	930a      	str	r3, [sp, #40]	; 0x28
 8007850:	2e00      	cmp	r6, #0
 8007852:	f177 0300 	sbcs.w	r3, r7, #0
 8007856:	da05      	bge.n	8007864 <_svfprintf_r+0x2ec>
 8007858:	232d      	movs	r3, #45	; 0x2d
 800785a:	4276      	negs	r6, r6
 800785c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007860:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007864:	2301      	movs	r3, #1
 8007866:	e377      	b.n	8007f58 <_svfprintf_r+0x9e0>
 8007868:	1d33      	adds	r3, r6, #4
 800786a:	f01a 0f10 	tst.w	sl, #16
 800786e:	930a      	str	r3, [sp, #40]	; 0x28
 8007870:	d002      	beq.n	8007878 <_svfprintf_r+0x300>
 8007872:	6836      	ldr	r6, [r6, #0]
 8007874:	17f7      	asrs	r7, r6, #31
 8007876:	e7eb      	b.n	8007850 <_svfprintf_r+0x2d8>
 8007878:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800787c:	6836      	ldr	r6, [r6, #0]
 800787e:	d001      	beq.n	8007884 <_svfprintf_r+0x30c>
 8007880:	b236      	sxth	r6, r6
 8007882:	e7f7      	b.n	8007874 <_svfprintf_r+0x2fc>
 8007884:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007888:	bf18      	it	ne
 800788a:	b276      	sxtbne	r6, r6
 800788c:	e7f2      	b.n	8007874 <_svfprintf_r+0x2fc>
 800788e:	3607      	adds	r6, #7
 8007890:	f026 0307 	bic.w	r3, r6, #7
 8007894:	4619      	mov	r1, r3
 8007896:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800789a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800789e:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80078a2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80078a6:	910a      	str	r1, [sp, #40]	; 0x28
 80078a8:	f04f 32ff 	mov.w	r2, #4294967295
 80078ac:	4630      	mov	r0, r6
 80078ae:	4629      	mov	r1, r5
 80078b0:	4b32      	ldr	r3, [pc, #200]	; (800797c <_svfprintf_r+0x404>)
 80078b2:	f7f9 f8ab 	bl	8000a0c <__aeabi_dcmpun>
 80078b6:	bb08      	cbnz	r0, 80078fc <_svfprintf_r+0x384>
 80078b8:	f04f 32ff 	mov.w	r2, #4294967295
 80078bc:	4630      	mov	r0, r6
 80078be:	4629      	mov	r1, r5
 80078c0:	4b2e      	ldr	r3, [pc, #184]	; (800797c <_svfprintf_r+0x404>)
 80078c2:	f7f9 f885 	bl	80009d0 <__aeabi_dcmple>
 80078c6:	b9c8      	cbnz	r0, 80078fc <_svfprintf_r+0x384>
 80078c8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80078cc:	2200      	movs	r2, #0
 80078ce:	2300      	movs	r3, #0
 80078d0:	f7f9 f874 	bl	80009bc <__aeabi_dcmplt>
 80078d4:	b110      	cbz	r0, 80078dc <_svfprintf_r+0x364>
 80078d6:	232d      	movs	r3, #45	; 0x2d
 80078d8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80078dc:	4a28      	ldr	r2, [pc, #160]	; (8007980 <_svfprintf_r+0x408>)
 80078de:	4829      	ldr	r0, [pc, #164]	; (8007984 <_svfprintf_r+0x40c>)
 80078e0:	4613      	mov	r3, r2
 80078e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80078e4:	2700      	movs	r7, #0
 80078e6:	2947      	cmp	r1, #71	; 0x47
 80078e8:	bfc8      	it	gt
 80078ea:	4603      	movgt	r3, r0
 80078ec:	f04f 0803 	mov.w	r8, #3
 80078f0:	9307      	str	r3, [sp, #28]
 80078f2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80078f6:	463e      	mov	r6, r7
 80078f8:	f000 bc24 	b.w	8008144 <_svfprintf_r+0xbcc>
 80078fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007900:	4610      	mov	r0, r2
 8007902:	4619      	mov	r1, r3
 8007904:	f7f9 f882 	bl	8000a0c <__aeabi_dcmpun>
 8007908:	4607      	mov	r7, r0
 800790a:	b148      	cbz	r0, 8007920 <_svfprintf_r+0x3a8>
 800790c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800790e:	4a1e      	ldr	r2, [pc, #120]	; (8007988 <_svfprintf_r+0x410>)
 8007910:	2b00      	cmp	r3, #0
 8007912:	bfb8      	it	lt
 8007914:	232d      	movlt	r3, #45	; 0x2d
 8007916:	481d      	ldr	r0, [pc, #116]	; (800798c <_svfprintf_r+0x414>)
 8007918:	bfb8      	it	lt
 800791a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800791e:	e7df      	b.n	80078e0 <_svfprintf_r+0x368>
 8007920:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007922:	f023 0320 	bic.w	r3, r3, #32
 8007926:	2b41      	cmp	r3, #65	; 0x41
 8007928:	930c      	str	r3, [sp, #48]	; 0x30
 800792a:	d131      	bne.n	8007990 <_svfprintf_r+0x418>
 800792c:	2330      	movs	r3, #48	; 0x30
 800792e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007932:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007934:	f04a 0a02 	orr.w	sl, sl, #2
 8007938:	2b61      	cmp	r3, #97	; 0x61
 800793a:	bf0c      	ite	eq
 800793c:	2378      	moveq	r3, #120	; 0x78
 800793e:	2358      	movne	r3, #88	; 0x58
 8007940:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8007944:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007948:	f340 81fa 	ble.w	8007d40 <_svfprintf_r+0x7c8>
 800794c:	4648      	mov	r0, r9
 800794e:	f108 0101 	add.w	r1, r8, #1
 8007952:	f7ff faf1 	bl	8006f38 <_malloc_r>
 8007956:	9007      	str	r0, [sp, #28]
 8007958:	2800      	cmp	r0, #0
 800795a:	f040 81f4 	bne.w	8007d46 <_svfprintf_r+0x7ce>
 800795e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007962:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007966:	f8ab 300c 	strh.w	r3, [fp, #12]
 800796a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800796e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007972:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007974:	bf18      	it	ne
 8007976:	f04f 33ff 	movne.w	r3, #4294967295
 800797a:	e621      	b.n	80075c0 <_svfprintf_r+0x48>
 800797c:	7fefffff 	.word	0x7fefffff
 8007980:	0800f40c 	.word	0x0800f40c
 8007984:	0800f410 	.word	0x0800f410
 8007988:	0800f414 	.word	0x0800f414
 800798c:	0800f418 	.word	0x0800f418
 8007990:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007994:	f000 81d9 	beq.w	8007d4a <_svfprintf_r+0x7d2>
 8007998:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800799a:	2b47      	cmp	r3, #71	; 0x47
 800799c:	d105      	bne.n	80079aa <_svfprintf_r+0x432>
 800799e:	f1b8 0f00 	cmp.w	r8, #0
 80079a2:	d102      	bne.n	80079aa <_svfprintf_r+0x432>
 80079a4:	4647      	mov	r7, r8
 80079a6:	f04f 0801 	mov.w	r8, #1
 80079aa:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80079ae:	9315      	str	r3, [sp, #84]	; 0x54
 80079b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079b2:	1e1d      	subs	r5, r3, #0
 80079b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079b6:	9308      	str	r3, [sp, #32]
 80079b8:	bfb7      	itett	lt
 80079ba:	462b      	movlt	r3, r5
 80079bc:	2300      	movge	r3, #0
 80079be:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80079c2:	232d      	movlt	r3, #45	; 0x2d
 80079c4:	931c      	str	r3, [sp, #112]	; 0x70
 80079c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079c8:	2b41      	cmp	r3, #65	; 0x41
 80079ca:	f040 81d7 	bne.w	8007d7c <_svfprintf_r+0x804>
 80079ce:	aa20      	add	r2, sp, #128	; 0x80
 80079d0:	4629      	mov	r1, r5
 80079d2:	9808      	ldr	r0, [sp, #32]
 80079d4:	f004 fa3e 	bl	800be54 <frexp>
 80079d8:	2200      	movs	r2, #0
 80079da:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80079de:	f7f8 fd7b 	bl	80004d8 <__aeabi_dmul>
 80079e2:	4602      	mov	r2, r0
 80079e4:	460b      	mov	r3, r1
 80079e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80079ea:	2200      	movs	r2, #0
 80079ec:	2300      	movs	r3, #0
 80079ee:	f7f8 ffdb 	bl	80009a8 <__aeabi_dcmpeq>
 80079f2:	b108      	cbz	r0, 80079f8 <_svfprintf_r+0x480>
 80079f4:	2301      	movs	r3, #1
 80079f6:	9320      	str	r3, [sp, #128]	; 0x80
 80079f8:	4eb4      	ldr	r6, [pc, #720]	; (8007ccc <_svfprintf_r+0x754>)
 80079fa:	4bb5      	ldr	r3, [pc, #724]	; (8007cd0 <_svfprintf_r+0x758>)
 80079fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079fe:	9d07      	ldr	r5, [sp, #28]
 8007a00:	2a61      	cmp	r2, #97	; 0x61
 8007a02:	bf18      	it	ne
 8007a04:	461e      	movne	r6, r3
 8007a06:	9617      	str	r6, [sp, #92]	; 0x5c
 8007a08:	f108 36ff 	add.w	r6, r8, #4294967295
 8007a0c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a10:	2200      	movs	r2, #0
 8007a12:	4bb0      	ldr	r3, [pc, #704]	; (8007cd4 <_svfprintf_r+0x75c>)
 8007a14:	f7f8 fd60 	bl	80004d8 <__aeabi_dmul>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a20:	f7f9 f80a 	bl	8000a38 <__aeabi_d2iz>
 8007a24:	901d      	str	r0, [sp, #116]	; 0x74
 8007a26:	f7f8 fced 	bl	8000404 <__aeabi_i2d>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a32:	f7f8 fb99 	bl	8000168 <__aeabi_dsub>
 8007a36:	4602      	mov	r2, r0
 8007a38:	460b      	mov	r3, r1
 8007a3a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a40:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007a42:	960d      	str	r6, [sp, #52]	; 0x34
 8007a44:	5c9b      	ldrb	r3, [r3, r2]
 8007a46:	f805 3b01 	strb.w	r3, [r5], #1
 8007a4a:	1c73      	adds	r3, r6, #1
 8007a4c:	d006      	beq.n	8007a5c <_svfprintf_r+0x4e4>
 8007a4e:	2200      	movs	r2, #0
 8007a50:	2300      	movs	r3, #0
 8007a52:	3e01      	subs	r6, #1
 8007a54:	f7f8 ffa8 	bl	80009a8 <__aeabi_dcmpeq>
 8007a58:	2800      	cmp	r0, #0
 8007a5a:	d0d7      	beq.n	8007a0c <_svfprintf_r+0x494>
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a62:	4b9d      	ldr	r3, [pc, #628]	; (8007cd8 <_svfprintf_r+0x760>)
 8007a64:	f7f8 ffc8 	bl	80009f8 <__aeabi_dcmpgt>
 8007a68:	b960      	cbnz	r0, 8007a84 <_svfprintf_r+0x50c>
 8007a6a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	4b99      	ldr	r3, [pc, #612]	; (8007cd8 <_svfprintf_r+0x760>)
 8007a72:	f7f8 ff99 	bl	80009a8 <__aeabi_dcmpeq>
 8007a76:	2800      	cmp	r0, #0
 8007a78:	f000 817b 	beq.w	8007d72 <_svfprintf_r+0x7fa>
 8007a7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007a7e:	07d8      	lsls	r0, r3, #31
 8007a80:	f140 8177 	bpl.w	8007d72 <_svfprintf_r+0x7fa>
 8007a84:	2030      	movs	r0, #48	; 0x30
 8007a86:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a88:	9524      	str	r5, [sp, #144]	; 0x90
 8007a8a:	7bd9      	ldrb	r1, [r3, #15]
 8007a8c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007a8e:	1e53      	subs	r3, r2, #1
 8007a90:	9324      	str	r3, [sp, #144]	; 0x90
 8007a92:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007a96:	428b      	cmp	r3, r1
 8007a98:	f000 815a 	beq.w	8007d50 <_svfprintf_r+0x7d8>
 8007a9c:	2b39      	cmp	r3, #57	; 0x39
 8007a9e:	bf0b      	itete	eq
 8007aa0:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007aa2:	3301      	addne	r3, #1
 8007aa4:	7a9b      	ldrbeq	r3, [r3, #10]
 8007aa6:	b2db      	uxtbne	r3, r3
 8007aa8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007aac:	9b07      	ldr	r3, [sp, #28]
 8007aae:	1aeb      	subs	r3, r5, r3
 8007ab0:	9308      	str	r3, [sp, #32]
 8007ab2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ab4:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007ab6:	2b47      	cmp	r3, #71	; 0x47
 8007ab8:	f040 81ad 	bne.w	8007e16 <_svfprintf_r+0x89e>
 8007abc:	1ce9      	adds	r1, r5, #3
 8007abe:	db02      	blt.n	8007ac6 <_svfprintf_r+0x54e>
 8007ac0:	45a8      	cmp	r8, r5
 8007ac2:	f280 81cf 	bge.w	8007e64 <_svfprintf_r+0x8ec>
 8007ac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ac8:	3b02      	subs	r3, #2
 8007aca:	930b      	str	r3, [sp, #44]	; 0x2c
 8007acc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ace:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8007ad2:	f021 0120 	bic.w	r1, r1, #32
 8007ad6:	2941      	cmp	r1, #65	; 0x41
 8007ad8:	bf08      	it	eq
 8007ada:	320f      	addeq	r2, #15
 8007adc:	f105 33ff 	add.w	r3, r5, #4294967295
 8007ae0:	bf06      	itte	eq
 8007ae2:	b2d2      	uxtbeq	r2, r2
 8007ae4:	2101      	moveq	r1, #1
 8007ae6:	2100      	movne	r1, #0
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8007aee:	bfb4      	ite	lt
 8007af0:	222d      	movlt	r2, #45	; 0x2d
 8007af2:	222b      	movge	r2, #43	; 0x2b
 8007af4:	9320      	str	r3, [sp, #128]	; 0x80
 8007af6:	bfb8      	it	lt
 8007af8:	f1c5 0301 	rsblt	r3, r5, #1
 8007afc:	2b09      	cmp	r3, #9
 8007afe:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8007b02:	f340 819e 	ble.w	8007e42 <_svfprintf_r+0x8ca>
 8007b06:	260a      	movs	r6, #10
 8007b08:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007b0c:	fb93 f5f6 	sdiv	r5, r3, r6
 8007b10:	4611      	mov	r1, r2
 8007b12:	fb06 3015 	mls	r0, r6, r5, r3
 8007b16:	3030      	adds	r0, #48	; 0x30
 8007b18:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	2863      	cmp	r0, #99	; 0x63
 8007b20:	462b      	mov	r3, r5
 8007b22:	f102 32ff 	add.w	r2, r2, #4294967295
 8007b26:	dcf1      	bgt.n	8007b0c <_svfprintf_r+0x594>
 8007b28:	3330      	adds	r3, #48	; 0x30
 8007b2a:	1e88      	subs	r0, r1, #2
 8007b2c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007b30:	4603      	mov	r3, r0
 8007b32:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007b36:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8007b3a:	42ab      	cmp	r3, r5
 8007b3c:	f0c0 817c 	bcc.w	8007e38 <_svfprintf_r+0x8c0>
 8007b40:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007b44:	1a52      	subs	r2, r2, r1
 8007b46:	42a8      	cmp	r0, r5
 8007b48:	bf88      	it	hi
 8007b4a:	2200      	movhi	r2, #0
 8007b4c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007b50:	441a      	add	r2, r3
 8007b52:	ab22      	add	r3, sp, #136	; 0x88
 8007b54:	1ad3      	subs	r3, r2, r3
 8007b56:	9a08      	ldr	r2, [sp, #32]
 8007b58:	931a      	str	r3, [sp, #104]	; 0x68
 8007b5a:	2a01      	cmp	r2, #1
 8007b5c:	eb03 0802 	add.w	r8, r3, r2
 8007b60:	dc02      	bgt.n	8007b68 <_svfprintf_r+0x5f0>
 8007b62:	f01a 0f01 	tst.w	sl, #1
 8007b66:	d001      	beq.n	8007b6c <_svfprintf_r+0x5f4>
 8007b68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b6a:	4498      	add	r8, r3
 8007b6c:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8007b70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b74:	9315      	str	r3, [sp, #84]	; 0x54
 8007b76:	2300      	movs	r3, #0
 8007b78:	461d      	mov	r5, r3
 8007b7a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007b7e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007b80:	b113      	cbz	r3, 8007b88 <_svfprintf_r+0x610>
 8007b82:	232d      	movs	r3, #45	; 0x2d
 8007b84:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007b88:	2600      	movs	r6, #0
 8007b8a:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8007b8e:	4546      	cmp	r6, r8
 8007b90:	4633      	mov	r3, r6
 8007b92:	bfb8      	it	lt
 8007b94:	4643      	movlt	r3, r8
 8007b96:	9315      	str	r3, [sp, #84]	; 0x54
 8007b98:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007b9c:	b113      	cbz	r3, 8007ba4 <_svfprintf_r+0x62c>
 8007b9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	9315      	str	r3, [sp, #84]	; 0x54
 8007ba4:	f01a 0302 	ands.w	r3, sl, #2
 8007ba8:	931c      	str	r3, [sp, #112]	; 0x70
 8007baa:	bf1e      	ittt	ne
 8007bac:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007bae:	3302      	addne	r3, #2
 8007bb0:	9315      	strne	r3, [sp, #84]	; 0x54
 8007bb2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8007bb6:	931d      	str	r3, [sp, #116]	; 0x74
 8007bb8:	d121      	bne.n	8007bfe <_svfprintf_r+0x686>
 8007bba:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007bbe:	1a9b      	subs	r3, r3, r2
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	9317      	str	r3, [sp, #92]	; 0x5c
 8007bc4:	dd1b      	ble.n	8007bfe <_svfprintf_r+0x686>
 8007bc6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007bca:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007bcc:	3301      	adds	r3, #1
 8007bce:	2810      	cmp	r0, #16
 8007bd0:	4842      	ldr	r0, [pc, #264]	; (8007cdc <_svfprintf_r+0x764>)
 8007bd2:	f104 0108 	add.w	r1, r4, #8
 8007bd6:	6020      	str	r0, [r4, #0]
 8007bd8:	f300 82e6 	bgt.w	80081a8 <_svfprintf_r+0xc30>
 8007bdc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007bde:	2b07      	cmp	r3, #7
 8007be0:	4402      	add	r2, r0
 8007be2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007be6:	6060      	str	r0, [r4, #4]
 8007be8:	f340 82f3 	ble.w	80081d2 <_svfprintf_r+0xc5a>
 8007bec:	4659      	mov	r1, fp
 8007bee:	4648      	mov	r0, r9
 8007bf0:	aa26      	add	r2, sp, #152	; 0x98
 8007bf2:	f004 f9b9 	bl	800bf68 <__ssprint_r>
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	f040 8636 	bne.w	8008868 <_svfprintf_r+0x12f0>
 8007bfc:	ac29      	add	r4, sp, #164	; 0xa4
 8007bfe:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007c02:	b173      	cbz	r3, 8007c22 <_svfprintf_r+0x6aa>
 8007c04:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8007c08:	6023      	str	r3, [r4, #0]
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	6063      	str	r3, [r4, #4]
 8007c0e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c10:	3301      	adds	r3, #1
 8007c12:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c14:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c16:	3301      	adds	r3, #1
 8007c18:	2b07      	cmp	r3, #7
 8007c1a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c1c:	f300 82db 	bgt.w	80081d6 <_svfprintf_r+0xc5e>
 8007c20:	3408      	adds	r4, #8
 8007c22:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007c24:	b16b      	cbz	r3, 8007c42 <_svfprintf_r+0x6ca>
 8007c26:	ab1f      	add	r3, sp, #124	; 0x7c
 8007c28:	6023      	str	r3, [r4, #0]
 8007c2a:	2302      	movs	r3, #2
 8007c2c:	6063      	str	r3, [r4, #4]
 8007c2e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c30:	3302      	adds	r3, #2
 8007c32:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c34:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c36:	3301      	adds	r3, #1
 8007c38:	2b07      	cmp	r3, #7
 8007c3a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c3c:	f300 82d5 	bgt.w	80081ea <_svfprintf_r+0xc72>
 8007c40:	3408      	adds	r4, #8
 8007c42:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c44:	2b80      	cmp	r3, #128	; 0x80
 8007c46:	d121      	bne.n	8007c8c <_svfprintf_r+0x714>
 8007c48:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007c4c:	1a9b      	subs	r3, r3, r2
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	9317      	str	r3, [sp, #92]	; 0x5c
 8007c52:	dd1b      	ble.n	8007c8c <_svfprintf_r+0x714>
 8007c54:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007c58:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	2810      	cmp	r0, #16
 8007c5e:	4820      	ldr	r0, [pc, #128]	; (8007ce0 <_svfprintf_r+0x768>)
 8007c60:	f104 0108 	add.w	r1, r4, #8
 8007c64:	6020      	str	r0, [r4, #0]
 8007c66:	f300 82ca 	bgt.w	80081fe <_svfprintf_r+0xc86>
 8007c6a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007c6c:	2b07      	cmp	r3, #7
 8007c6e:	4402      	add	r2, r0
 8007c70:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007c74:	6060      	str	r0, [r4, #4]
 8007c76:	f340 82d7 	ble.w	8008228 <_svfprintf_r+0xcb0>
 8007c7a:	4659      	mov	r1, fp
 8007c7c:	4648      	mov	r0, r9
 8007c7e:	aa26      	add	r2, sp, #152	; 0x98
 8007c80:	f004 f972 	bl	800bf68 <__ssprint_r>
 8007c84:	2800      	cmp	r0, #0
 8007c86:	f040 85ef 	bne.w	8008868 <_svfprintf_r+0x12f0>
 8007c8a:	ac29      	add	r4, sp, #164	; 0xa4
 8007c8c:	eba6 0608 	sub.w	r6, r6, r8
 8007c90:	2e00      	cmp	r6, #0
 8007c92:	dd27      	ble.n	8007ce4 <_svfprintf_r+0x76c>
 8007c94:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007c98:	4811      	ldr	r0, [pc, #68]	; (8007ce0 <_svfprintf_r+0x768>)
 8007c9a:	2e10      	cmp	r6, #16
 8007c9c:	f103 0301 	add.w	r3, r3, #1
 8007ca0:	f104 0108 	add.w	r1, r4, #8
 8007ca4:	6020      	str	r0, [r4, #0]
 8007ca6:	f300 82c1 	bgt.w	800822c <_svfprintf_r+0xcb4>
 8007caa:	6066      	str	r6, [r4, #4]
 8007cac:	2b07      	cmp	r3, #7
 8007cae:	4416      	add	r6, r2
 8007cb0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007cb4:	f340 82cd 	ble.w	8008252 <_svfprintf_r+0xcda>
 8007cb8:	4659      	mov	r1, fp
 8007cba:	4648      	mov	r0, r9
 8007cbc:	aa26      	add	r2, sp, #152	; 0x98
 8007cbe:	f004 f953 	bl	800bf68 <__ssprint_r>
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	f040 85d0 	bne.w	8008868 <_svfprintf_r+0x12f0>
 8007cc8:	ac29      	add	r4, sp, #164	; 0xa4
 8007cca:	e00b      	b.n	8007ce4 <_svfprintf_r+0x76c>
 8007ccc:	0800f41c 	.word	0x0800f41c
 8007cd0:	0800f42d 	.word	0x0800f42d
 8007cd4:	40300000 	.word	0x40300000
 8007cd8:	3fe00000 	.word	0x3fe00000
 8007cdc:	0800f440 	.word	0x0800f440
 8007ce0:	0800f450 	.word	0x0800f450
 8007ce4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007ce8:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8007cea:	f040 82b9 	bne.w	8008260 <_svfprintf_r+0xce8>
 8007cee:	9b07      	ldr	r3, [sp, #28]
 8007cf0:	4446      	add	r6, r8
 8007cf2:	e9c4 3800 	strd	r3, r8, [r4]
 8007cf6:	9628      	str	r6, [sp, #160]	; 0xa0
 8007cf8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	2b07      	cmp	r3, #7
 8007cfe:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d00:	f300 82f4 	bgt.w	80082ec <_svfprintf_r+0xd74>
 8007d04:	3408      	adds	r4, #8
 8007d06:	f01a 0f04 	tst.w	sl, #4
 8007d0a:	f040 858e 	bne.w	800882a <_svfprintf_r+0x12b2>
 8007d0e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007d12:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007d14:	428a      	cmp	r2, r1
 8007d16:	bfac      	ite	ge
 8007d18:	189b      	addge	r3, r3, r2
 8007d1a:	185b      	addlt	r3, r3, r1
 8007d1c:	9313      	str	r3, [sp, #76]	; 0x4c
 8007d1e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d20:	b13b      	cbz	r3, 8007d32 <_svfprintf_r+0x7ba>
 8007d22:	4659      	mov	r1, fp
 8007d24:	4648      	mov	r0, r9
 8007d26:	aa26      	add	r2, sp, #152	; 0x98
 8007d28:	f004 f91e 	bl	800bf68 <__ssprint_r>
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	f040 859b 	bne.w	8008868 <_svfprintf_r+0x12f0>
 8007d32:	2300      	movs	r3, #0
 8007d34:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d36:	2f00      	cmp	r7, #0
 8007d38:	f040 85b2 	bne.w	80088a0 <_svfprintf_r+0x1328>
 8007d3c:	ac29      	add	r4, sp, #164	; 0xa4
 8007d3e:	e0e3      	b.n	8007f08 <_svfprintf_r+0x990>
 8007d40:	ab39      	add	r3, sp, #228	; 0xe4
 8007d42:	9307      	str	r3, [sp, #28]
 8007d44:	e631      	b.n	80079aa <_svfprintf_r+0x432>
 8007d46:	9f07      	ldr	r7, [sp, #28]
 8007d48:	e62f      	b.n	80079aa <_svfprintf_r+0x432>
 8007d4a:	f04f 0806 	mov.w	r8, #6
 8007d4e:	e62c      	b.n	80079aa <_svfprintf_r+0x432>
 8007d50:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007d54:	e69a      	b.n	8007a8c <_svfprintf_r+0x514>
 8007d56:	f803 0b01 	strb.w	r0, [r3], #1
 8007d5a:	1aca      	subs	r2, r1, r3
 8007d5c:	2a00      	cmp	r2, #0
 8007d5e:	dafa      	bge.n	8007d56 <_svfprintf_r+0x7de>
 8007d60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d64:	3201      	adds	r2, #1
 8007d66:	f103 0301 	add.w	r3, r3, #1
 8007d6a:	bfb8      	it	lt
 8007d6c:	2300      	movlt	r3, #0
 8007d6e:	441d      	add	r5, r3
 8007d70:	e69c      	b.n	8007aac <_svfprintf_r+0x534>
 8007d72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d74:	462b      	mov	r3, r5
 8007d76:	2030      	movs	r0, #48	; 0x30
 8007d78:	18a9      	adds	r1, r5, r2
 8007d7a:	e7ee      	b.n	8007d5a <_svfprintf_r+0x7e2>
 8007d7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d7e:	2b46      	cmp	r3, #70	; 0x46
 8007d80:	d005      	beq.n	8007d8e <_svfprintf_r+0x816>
 8007d82:	2b45      	cmp	r3, #69	; 0x45
 8007d84:	d11b      	bne.n	8007dbe <_svfprintf_r+0x846>
 8007d86:	f108 0601 	add.w	r6, r8, #1
 8007d8a:	2302      	movs	r3, #2
 8007d8c:	e001      	b.n	8007d92 <_svfprintf_r+0x81a>
 8007d8e:	4646      	mov	r6, r8
 8007d90:	2303      	movs	r3, #3
 8007d92:	aa24      	add	r2, sp, #144	; 0x90
 8007d94:	9204      	str	r2, [sp, #16]
 8007d96:	aa21      	add	r2, sp, #132	; 0x84
 8007d98:	9203      	str	r2, [sp, #12]
 8007d9a:	aa20      	add	r2, sp, #128	; 0x80
 8007d9c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007da0:	9300      	str	r3, [sp, #0]
 8007da2:	4648      	mov	r0, r9
 8007da4:	462b      	mov	r3, r5
 8007da6:	9a08      	ldr	r2, [sp, #32]
 8007da8:	f002 f95a 	bl	800a060 <_dtoa_r>
 8007dac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dae:	9007      	str	r0, [sp, #28]
 8007db0:	2b47      	cmp	r3, #71	; 0x47
 8007db2:	d106      	bne.n	8007dc2 <_svfprintf_r+0x84a>
 8007db4:	f01a 0f01 	tst.w	sl, #1
 8007db8:	d103      	bne.n	8007dc2 <_svfprintf_r+0x84a>
 8007dba:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007dbc:	e676      	b.n	8007aac <_svfprintf_r+0x534>
 8007dbe:	4646      	mov	r6, r8
 8007dc0:	e7e3      	b.n	8007d8a <_svfprintf_r+0x812>
 8007dc2:	9b07      	ldr	r3, [sp, #28]
 8007dc4:	4433      	add	r3, r6
 8007dc6:	930d      	str	r3, [sp, #52]	; 0x34
 8007dc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dca:	2b46      	cmp	r3, #70	; 0x46
 8007dcc:	d111      	bne.n	8007df2 <_svfprintf_r+0x87a>
 8007dce:	9b07      	ldr	r3, [sp, #28]
 8007dd0:	781b      	ldrb	r3, [r3, #0]
 8007dd2:	2b30      	cmp	r3, #48	; 0x30
 8007dd4:	d109      	bne.n	8007dea <_svfprintf_r+0x872>
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	2300      	movs	r3, #0
 8007dda:	4629      	mov	r1, r5
 8007ddc:	9808      	ldr	r0, [sp, #32]
 8007dde:	f7f8 fde3 	bl	80009a8 <__aeabi_dcmpeq>
 8007de2:	b910      	cbnz	r0, 8007dea <_svfprintf_r+0x872>
 8007de4:	f1c6 0601 	rsb	r6, r6, #1
 8007de8:	9620      	str	r6, [sp, #128]	; 0x80
 8007dea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007dec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007dee:	441a      	add	r2, r3
 8007df0:	920d      	str	r2, [sp, #52]	; 0x34
 8007df2:	2200      	movs	r2, #0
 8007df4:	2300      	movs	r3, #0
 8007df6:	4629      	mov	r1, r5
 8007df8:	9808      	ldr	r0, [sp, #32]
 8007dfa:	f7f8 fdd5 	bl	80009a8 <__aeabi_dcmpeq>
 8007dfe:	b108      	cbz	r0, 8007e04 <_svfprintf_r+0x88c>
 8007e00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e02:	9324      	str	r3, [sp, #144]	; 0x90
 8007e04:	2230      	movs	r2, #48	; 0x30
 8007e06:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007e08:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007e0a:	4299      	cmp	r1, r3
 8007e0c:	d9d5      	bls.n	8007dba <_svfprintf_r+0x842>
 8007e0e:	1c59      	adds	r1, r3, #1
 8007e10:	9124      	str	r1, [sp, #144]	; 0x90
 8007e12:	701a      	strb	r2, [r3, #0]
 8007e14:	e7f7      	b.n	8007e06 <_svfprintf_r+0x88e>
 8007e16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e18:	2b46      	cmp	r3, #70	; 0x46
 8007e1a:	f47f ae57 	bne.w	8007acc <_svfprintf_r+0x554>
 8007e1e:	f00a 0301 	and.w	r3, sl, #1
 8007e22:	2d00      	cmp	r5, #0
 8007e24:	ea43 0308 	orr.w	r3, r3, r8
 8007e28:	dd18      	ble.n	8007e5c <_svfprintf_r+0x8e4>
 8007e2a:	b383      	cbz	r3, 8007e8e <_svfprintf_r+0x916>
 8007e2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e2e:	18eb      	adds	r3, r5, r3
 8007e30:	4498      	add	r8, r3
 8007e32:	2366      	movs	r3, #102	; 0x66
 8007e34:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e36:	e030      	b.n	8007e9a <_svfprintf_r+0x922>
 8007e38:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007e3c:	f802 6b01 	strb.w	r6, [r2], #1
 8007e40:	e67b      	b.n	8007b3a <_svfprintf_r+0x5c2>
 8007e42:	b941      	cbnz	r1, 8007e56 <_svfprintf_r+0x8de>
 8007e44:	2230      	movs	r2, #48	; 0x30
 8007e46:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007e4a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007e4e:	3330      	adds	r3, #48	; 0x30
 8007e50:	f802 3b01 	strb.w	r3, [r2], #1
 8007e54:	e67d      	b.n	8007b52 <_svfprintf_r+0x5da>
 8007e56:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007e5a:	e7f8      	b.n	8007e4e <_svfprintf_r+0x8d6>
 8007e5c:	b1cb      	cbz	r3, 8007e92 <_svfprintf_r+0x91a>
 8007e5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e60:	3301      	adds	r3, #1
 8007e62:	e7e5      	b.n	8007e30 <_svfprintf_r+0x8b8>
 8007e64:	9b08      	ldr	r3, [sp, #32]
 8007e66:	429d      	cmp	r5, r3
 8007e68:	db07      	blt.n	8007e7a <_svfprintf_r+0x902>
 8007e6a:	f01a 0f01 	tst.w	sl, #1
 8007e6e:	d029      	beq.n	8007ec4 <_svfprintf_r+0x94c>
 8007e70:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e72:	eb05 0803 	add.w	r8, r5, r3
 8007e76:	2367      	movs	r3, #103	; 0x67
 8007e78:	e7dc      	b.n	8007e34 <_svfprintf_r+0x8bc>
 8007e7a:	9b08      	ldr	r3, [sp, #32]
 8007e7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007e7e:	2d00      	cmp	r5, #0
 8007e80:	eb03 0802 	add.w	r8, r3, r2
 8007e84:	dcf7      	bgt.n	8007e76 <_svfprintf_r+0x8fe>
 8007e86:	f1c5 0301 	rsb	r3, r5, #1
 8007e8a:	4498      	add	r8, r3
 8007e8c:	e7f3      	b.n	8007e76 <_svfprintf_r+0x8fe>
 8007e8e:	46a8      	mov	r8, r5
 8007e90:	e7cf      	b.n	8007e32 <_svfprintf_r+0x8ba>
 8007e92:	2366      	movs	r3, #102	; 0x66
 8007e94:	f04f 0801 	mov.w	r8, #1
 8007e98:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e9a:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8007e9e:	930d      	str	r3, [sp, #52]	; 0x34
 8007ea0:	d023      	beq.n	8007eea <_svfprintf_r+0x972>
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	2d00      	cmp	r5, #0
 8007ea6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007eaa:	f77f ae68 	ble.w	8007b7e <_svfprintf_r+0x606>
 8007eae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007eb0:	781b      	ldrb	r3, [r3, #0]
 8007eb2:	2bff      	cmp	r3, #255	; 0xff
 8007eb4:	d108      	bne.n	8007ec8 <_svfprintf_r+0x950>
 8007eb6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007eba:	4413      	add	r3, r2
 8007ebc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007ebe:	fb02 8803 	mla	r8, r2, r3, r8
 8007ec2:	e65c      	b.n	8007b7e <_svfprintf_r+0x606>
 8007ec4:	46a8      	mov	r8, r5
 8007ec6:	e7d6      	b.n	8007e76 <_svfprintf_r+0x8fe>
 8007ec8:	42ab      	cmp	r3, r5
 8007eca:	daf4      	bge.n	8007eb6 <_svfprintf_r+0x93e>
 8007ecc:	1aed      	subs	r5, r5, r3
 8007ece:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ed0:	785b      	ldrb	r3, [r3, #1]
 8007ed2:	b133      	cbz	r3, 8007ee2 <_svfprintf_r+0x96a>
 8007ed4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	930d      	str	r3, [sp, #52]	; 0x34
 8007eda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007edc:	3301      	adds	r3, #1
 8007ede:	930e      	str	r3, [sp, #56]	; 0x38
 8007ee0:	e7e5      	b.n	8007eae <_svfprintf_r+0x936>
 8007ee2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	930c      	str	r3, [sp, #48]	; 0x30
 8007ee8:	e7e1      	b.n	8007eae <_svfprintf_r+0x936>
 8007eea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007eec:	930c      	str	r3, [sp, #48]	; 0x30
 8007eee:	e646      	b.n	8007b7e <_svfprintf_r+0x606>
 8007ef0:	4632      	mov	r2, r6
 8007ef2:	f852 3b04 	ldr.w	r3, [r2], #4
 8007ef6:	f01a 0f20 	tst.w	sl, #32
 8007efa:	920a      	str	r2, [sp, #40]	; 0x28
 8007efc:	d009      	beq.n	8007f12 <_svfprintf_r+0x99a>
 8007efe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f00:	4610      	mov	r0, r2
 8007f02:	17d1      	asrs	r1, r2, #31
 8007f04:	e9c3 0100 	strd	r0, r1, [r3]
 8007f08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f0a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007f0c:	9307      	str	r3, [sp, #28]
 8007f0e:	f7ff bb6f 	b.w	80075f0 <_svfprintf_r+0x78>
 8007f12:	f01a 0f10 	tst.w	sl, #16
 8007f16:	d002      	beq.n	8007f1e <_svfprintf_r+0x9a6>
 8007f18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f1a:	601a      	str	r2, [r3, #0]
 8007f1c:	e7f4      	b.n	8007f08 <_svfprintf_r+0x990>
 8007f1e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007f22:	d002      	beq.n	8007f2a <_svfprintf_r+0x9b2>
 8007f24:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f26:	801a      	strh	r2, [r3, #0]
 8007f28:	e7ee      	b.n	8007f08 <_svfprintf_r+0x990>
 8007f2a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007f2e:	d0f3      	beq.n	8007f18 <_svfprintf_r+0x9a0>
 8007f30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f32:	701a      	strb	r2, [r3, #0]
 8007f34:	e7e8      	b.n	8007f08 <_svfprintf_r+0x990>
 8007f36:	f04a 0a10 	orr.w	sl, sl, #16
 8007f3a:	f01a 0f20 	tst.w	sl, #32
 8007f3e:	d01e      	beq.n	8007f7e <_svfprintf_r+0xa06>
 8007f40:	3607      	adds	r6, #7
 8007f42:	f026 0307 	bic.w	r3, r6, #7
 8007f46:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007f4a:	930a      	str	r3, [sp, #40]	; 0x28
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8007f52:	2200      	movs	r2, #0
 8007f54:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007f58:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007f5c:	f000 84b1 	beq.w	80088c2 <_svfprintf_r+0x134a>
 8007f60:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8007f64:	920c      	str	r2, [sp, #48]	; 0x30
 8007f66:	ea56 0207 	orrs.w	r2, r6, r7
 8007f6a:	f040 84b0 	bne.w	80088ce <_svfprintf_r+0x1356>
 8007f6e:	f1b8 0f00 	cmp.w	r8, #0
 8007f72:	f000 8103 	beq.w	800817c <_svfprintf_r+0xc04>
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	f040 84ac 	bne.w	80088d4 <_svfprintf_r+0x135c>
 8007f7c:	e098      	b.n	80080b0 <_svfprintf_r+0xb38>
 8007f7e:	1d33      	adds	r3, r6, #4
 8007f80:	f01a 0f10 	tst.w	sl, #16
 8007f84:	930a      	str	r3, [sp, #40]	; 0x28
 8007f86:	d001      	beq.n	8007f8c <_svfprintf_r+0xa14>
 8007f88:	6836      	ldr	r6, [r6, #0]
 8007f8a:	e003      	b.n	8007f94 <_svfprintf_r+0xa1c>
 8007f8c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007f90:	d002      	beq.n	8007f98 <_svfprintf_r+0xa20>
 8007f92:	8836      	ldrh	r6, [r6, #0]
 8007f94:	2700      	movs	r7, #0
 8007f96:	e7d9      	b.n	8007f4c <_svfprintf_r+0x9d4>
 8007f98:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007f9c:	d0f4      	beq.n	8007f88 <_svfprintf_r+0xa10>
 8007f9e:	7836      	ldrb	r6, [r6, #0]
 8007fa0:	e7f8      	b.n	8007f94 <_svfprintf_r+0xa1c>
 8007fa2:	4633      	mov	r3, r6
 8007fa4:	f853 6b04 	ldr.w	r6, [r3], #4
 8007fa8:	2278      	movs	r2, #120	; 0x78
 8007faa:	930a      	str	r3, [sp, #40]	; 0x28
 8007fac:	f647 0330 	movw	r3, #30768	; 0x7830
 8007fb0:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007fb4:	4ba8      	ldr	r3, [pc, #672]	; (8008258 <_svfprintf_r+0xce0>)
 8007fb6:	2700      	movs	r7, #0
 8007fb8:	931b      	str	r3, [sp, #108]	; 0x6c
 8007fba:	f04a 0a02 	orr.w	sl, sl, #2
 8007fbe:	2302      	movs	r3, #2
 8007fc0:	920b      	str	r2, [sp, #44]	; 0x2c
 8007fc2:	e7c6      	b.n	8007f52 <_svfprintf_r+0x9da>
 8007fc4:	4632      	mov	r2, r6
 8007fc6:	2500      	movs	r5, #0
 8007fc8:	f852 3b04 	ldr.w	r3, [r2], #4
 8007fcc:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007fd0:	9307      	str	r3, [sp, #28]
 8007fd2:	920a      	str	r2, [sp, #40]	; 0x28
 8007fd4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007fd8:	d010      	beq.n	8007ffc <_svfprintf_r+0xa84>
 8007fda:	4642      	mov	r2, r8
 8007fdc:	4629      	mov	r1, r5
 8007fde:	9807      	ldr	r0, [sp, #28]
 8007fe0:	f003 fa24 	bl	800b42c <memchr>
 8007fe4:	4607      	mov	r7, r0
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	f43f ac85 	beq.w	80078f6 <_svfprintf_r+0x37e>
 8007fec:	9b07      	ldr	r3, [sp, #28]
 8007fee:	462f      	mov	r7, r5
 8007ff0:	462e      	mov	r6, r5
 8007ff2:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8007ff6:	eba0 0803 	sub.w	r8, r0, r3
 8007ffa:	e5c8      	b.n	8007b8e <_svfprintf_r+0x616>
 8007ffc:	9807      	ldr	r0, [sp, #28]
 8007ffe:	f7f8 f8a7 	bl	8000150 <strlen>
 8008002:	462f      	mov	r7, r5
 8008004:	4680      	mov	r8, r0
 8008006:	e476      	b.n	80078f6 <_svfprintf_r+0x37e>
 8008008:	f04a 0a10 	orr.w	sl, sl, #16
 800800c:	f01a 0f20 	tst.w	sl, #32
 8008010:	d007      	beq.n	8008022 <_svfprintf_r+0xaaa>
 8008012:	3607      	adds	r6, #7
 8008014:	f026 0307 	bic.w	r3, r6, #7
 8008018:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800801c:	930a      	str	r3, [sp, #40]	; 0x28
 800801e:	2301      	movs	r3, #1
 8008020:	e797      	b.n	8007f52 <_svfprintf_r+0x9da>
 8008022:	1d33      	adds	r3, r6, #4
 8008024:	f01a 0f10 	tst.w	sl, #16
 8008028:	930a      	str	r3, [sp, #40]	; 0x28
 800802a:	d001      	beq.n	8008030 <_svfprintf_r+0xab8>
 800802c:	6836      	ldr	r6, [r6, #0]
 800802e:	e003      	b.n	8008038 <_svfprintf_r+0xac0>
 8008030:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008034:	d002      	beq.n	800803c <_svfprintf_r+0xac4>
 8008036:	8836      	ldrh	r6, [r6, #0]
 8008038:	2700      	movs	r7, #0
 800803a:	e7f0      	b.n	800801e <_svfprintf_r+0xaa6>
 800803c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008040:	d0f4      	beq.n	800802c <_svfprintf_r+0xab4>
 8008042:	7836      	ldrb	r6, [r6, #0]
 8008044:	e7f8      	b.n	8008038 <_svfprintf_r+0xac0>
 8008046:	4b85      	ldr	r3, [pc, #532]	; (800825c <_svfprintf_r+0xce4>)
 8008048:	f01a 0f20 	tst.w	sl, #32
 800804c:	931b      	str	r3, [sp, #108]	; 0x6c
 800804e:	d019      	beq.n	8008084 <_svfprintf_r+0xb0c>
 8008050:	3607      	adds	r6, #7
 8008052:	f026 0307 	bic.w	r3, r6, #7
 8008056:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800805a:	930a      	str	r3, [sp, #40]	; 0x28
 800805c:	f01a 0f01 	tst.w	sl, #1
 8008060:	d00a      	beq.n	8008078 <_svfprintf_r+0xb00>
 8008062:	ea56 0307 	orrs.w	r3, r6, r7
 8008066:	d007      	beq.n	8008078 <_svfprintf_r+0xb00>
 8008068:	2330      	movs	r3, #48	; 0x30
 800806a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800806e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008070:	f04a 0a02 	orr.w	sl, sl, #2
 8008074:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008078:	2302      	movs	r3, #2
 800807a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800807e:	e768      	b.n	8007f52 <_svfprintf_r+0x9da>
 8008080:	4b75      	ldr	r3, [pc, #468]	; (8008258 <_svfprintf_r+0xce0>)
 8008082:	e7e1      	b.n	8008048 <_svfprintf_r+0xad0>
 8008084:	1d33      	adds	r3, r6, #4
 8008086:	f01a 0f10 	tst.w	sl, #16
 800808a:	930a      	str	r3, [sp, #40]	; 0x28
 800808c:	d001      	beq.n	8008092 <_svfprintf_r+0xb1a>
 800808e:	6836      	ldr	r6, [r6, #0]
 8008090:	e003      	b.n	800809a <_svfprintf_r+0xb22>
 8008092:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008096:	d002      	beq.n	800809e <_svfprintf_r+0xb26>
 8008098:	8836      	ldrh	r6, [r6, #0]
 800809a:	2700      	movs	r7, #0
 800809c:	e7de      	b.n	800805c <_svfprintf_r+0xae4>
 800809e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80080a2:	d0f4      	beq.n	800808e <_svfprintf_r+0xb16>
 80080a4:	7836      	ldrb	r6, [r6, #0]
 80080a6:	e7f8      	b.n	800809a <_svfprintf_r+0xb22>
 80080a8:	2f00      	cmp	r7, #0
 80080aa:	bf08      	it	eq
 80080ac:	2e0a      	cmpeq	r6, #10
 80080ae:	d206      	bcs.n	80080be <_svfprintf_r+0xb46>
 80080b0:	3630      	adds	r6, #48	; 0x30
 80080b2:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80080b6:	f20d 1347 	addw	r3, sp, #327	; 0x147
 80080ba:	f000 bc2d 	b.w	8008918 <_svfprintf_r+0x13a0>
 80080be:	2300      	movs	r3, #0
 80080c0:	9308      	str	r3, [sp, #32]
 80080c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080c4:	ad52      	add	r5, sp, #328	; 0x148
 80080c6:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 80080ca:	1e6b      	subs	r3, r5, #1
 80080cc:	9307      	str	r3, [sp, #28]
 80080ce:	220a      	movs	r2, #10
 80080d0:	2300      	movs	r3, #0
 80080d2:	4630      	mov	r0, r6
 80080d4:	4639      	mov	r1, r7
 80080d6:	f7f8 fd27 	bl	8000b28 <__aeabi_uldivmod>
 80080da:	9b08      	ldr	r3, [sp, #32]
 80080dc:	3230      	adds	r2, #48	; 0x30
 80080de:	3301      	adds	r3, #1
 80080e0:	f805 2c01 	strb.w	r2, [r5, #-1]
 80080e4:	9308      	str	r3, [sp, #32]
 80080e6:	f1ba 0f00 	cmp.w	sl, #0
 80080ea:	d019      	beq.n	8008120 <_svfprintf_r+0xba8>
 80080ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080ee:	9a08      	ldr	r2, [sp, #32]
 80080f0:	781b      	ldrb	r3, [r3, #0]
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d114      	bne.n	8008120 <_svfprintf_r+0xba8>
 80080f6:	2aff      	cmp	r2, #255	; 0xff
 80080f8:	d012      	beq.n	8008120 <_svfprintf_r+0xba8>
 80080fa:	2f00      	cmp	r7, #0
 80080fc:	bf08      	it	eq
 80080fe:	2e0a      	cmpeq	r6, #10
 8008100:	d30e      	bcc.n	8008120 <_svfprintf_r+0xba8>
 8008102:	9b07      	ldr	r3, [sp, #28]
 8008104:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008106:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008108:	1a9b      	subs	r3, r3, r2
 800810a:	4618      	mov	r0, r3
 800810c:	9307      	str	r3, [sp, #28]
 800810e:	f003 ff18 	bl	800bf42 <strncpy>
 8008112:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008114:	785d      	ldrb	r5, [r3, #1]
 8008116:	b1ed      	cbz	r5, 8008154 <_svfprintf_r+0xbdc>
 8008118:	3301      	adds	r3, #1
 800811a:	930e      	str	r3, [sp, #56]	; 0x38
 800811c:	2300      	movs	r3, #0
 800811e:	9308      	str	r3, [sp, #32]
 8008120:	220a      	movs	r2, #10
 8008122:	2300      	movs	r3, #0
 8008124:	4630      	mov	r0, r6
 8008126:	4639      	mov	r1, r7
 8008128:	f7f8 fcfe 	bl	8000b28 <__aeabi_uldivmod>
 800812c:	2f00      	cmp	r7, #0
 800812e:	bf08      	it	eq
 8008130:	2e0a      	cmpeq	r6, #10
 8008132:	d20b      	bcs.n	800814c <_svfprintf_r+0xbd4>
 8008134:	2700      	movs	r7, #0
 8008136:	9b07      	ldr	r3, [sp, #28]
 8008138:	aa52      	add	r2, sp, #328	; 0x148
 800813a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800813e:	4646      	mov	r6, r8
 8008140:	eba2 0803 	sub.w	r8, r2, r3
 8008144:	463d      	mov	r5, r7
 8008146:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800814a:	e520      	b.n	8007b8e <_svfprintf_r+0x616>
 800814c:	4606      	mov	r6, r0
 800814e:	460f      	mov	r7, r1
 8008150:	9d07      	ldr	r5, [sp, #28]
 8008152:	e7ba      	b.n	80080ca <_svfprintf_r+0xb52>
 8008154:	9508      	str	r5, [sp, #32]
 8008156:	e7e3      	b.n	8008120 <_svfprintf_r+0xba8>
 8008158:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800815a:	f006 030f 	and.w	r3, r6, #15
 800815e:	5cd3      	ldrb	r3, [r2, r3]
 8008160:	9a07      	ldr	r2, [sp, #28]
 8008162:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008166:	0933      	lsrs	r3, r6, #4
 8008168:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800816c:	9207      	str	r2, [sp, #28]
 800816e:	093a      	lsrs	r2, r7, #4
 8008170:	461e      	mov	r6, r3
 8008172:	4617      	mov	r7, r2
 8008174:	ea56 0307 	orrs.w	r3, r6, r7
 8008178:	d1ee      	bne.n	8008158 <_svfprintf_r+0xbe0>
 800817a:	e7db      	b.n	8008134 <_svfprintf_r+0xbbc>
 800817c:	b933      	cbnz	r3, 800818c <_svfprintf_r+0xc14>
 800817e:	f01a 0f01 	tst.w	sl, #1
 8008182:	d003      	beq.n	800818c <_svfprintf_r+0xc14>
 8008184:	2330      	movs	r3, #48	; 0x30
 8008186:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800818a:	e794      	b.n	80080b6 <_svfprintf_r+0xb3e>
 800818c:	ab52      	add	r3, sp, #328	; 0x148
 800818e:	e3c3      	b.n	8008918 <_svfprintf_r+0x13a0>
 8008190:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008192:	2b00      	cmp	r3, #0
 8008194:	f000 838a 	beq.w	80088ac <_svfprintf_r+0x1334>
 8008198:	2000      	movs	r0, #0
 800819a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800819e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80081a2:	960a      	str	r6, [sp, #40]	; 0x28
 80081a4:	f7ff bb3f 	b.w	8007826 <_svfprintf_r+0x2ae>
 80081a8:	2010      	movs	r0, #16
 80081aa:	2b07      	cmp	r3, #7
 80081ac:	4402      	add	r2, r0
 80081ae:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80081b2:	6060      	str	r0, [r4, #4]
 80081b4:	dd08      	ble.n	80081c8 <_svfprintf_r+0xc50>
 80081b6:	4659      	mov	r1, fp
 80081b8:	4648      	mov	r0, r9
 80081ba:	aa26      	add	r2, sp, #152	; 0x98
 80081bc:	f003 fed4 	bl	800bf68 <__ssprint_r>
 80081c0:	2800      	cmp	r0, #0
 80081c2:	f040 8351 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80081c6:	a929      	add	r1, sp, #164	; 0xa4
 80081c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081ca:	460c      	mov	r4, r1
 80081cc:	3b10      	subs	r3, #16
 80081ce:	9317      	str	r3, [sp, #92]	; 0x5c
 80081d0:	e4f9      	b.n	8007bc6 <_svfprintf_r+0x64e>
 80081d2:	460c      	mov	r4, r1
 80081d4:	e513      	b.n	8007bfe <_svfprintf_r+0x686>
 80081d6:	4659      	mov	r1, fp
 80081d8:	4648      	mov	r0, r9
 80081da:	aa26      	add	r2, sp, #152	; 0x98
 80081dc:	f003 fec4 	bl	800bf68 <__ssprint_r>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	f040 8341 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80081e6:	ac29      	add	r4, sp, #164	; 0xa4
 80081e8:	e51b      	b.n	8007c22 <_svfprintf_r+0x6aa>
 80081ea:	4659      	mov	r1, fp
 80081ec:	4648      	mov	r0, r9
 80081ee:	aa26      	add	r2, sp, #152	; 0x98
 80081f0:	f003 feba 	bl	800bf68 <__ssprint_r>
 80081f4:	2800      	cmp	r0, #0
 80081f6:	f040 8337 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80081fa:	ac29      	add	r4, sp, #164	; 0xa4
 80081fc:	e521      	b.n	8007c42 <_svfprintf_r+0x6ca>
 80081fe:	2010      	movs	r0, #16
 8008200:	2b07      	cmp	r3, #7
 8008202:	4402      	add	r2, r0
 8008204:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008208:	6060      	str	r0, [r4, #4]
 800820a:	dd08      	ble.n	800821e <_svfprintf_r+0xca6>
 800820c:	4659      	mov	r1, fp
 800820e:	4648      	mov	r0, r9
 8008210:	aa26      	add	r2, sp, #152	; 0x98
 8008212:	f003 fea9 	bl	800bf68 <__ssprint_r>
 8008216:	2800      	cmp	r0, #0
 8008218:	f040 8326 	bne.w	8008868 <_svfprintf_r+0x12f0>
 800821c:	a929      	add	r1, sp, #164	; 0xa4
 800821e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008220:	460c      	mov	r4, r1
 8008222:	3b10      	subs	r3, #16
 8008224:	9317      	str	r3, [sp, #92]	; 0x5c
 8008226:	e515      	b.n	8007c54 <_svfprintf_r+0x6dc>
 8008228:	460c      	mov	r4, r1
 800822a:	e52f      	b.n	8007c8c <_svfprintf_r+0x714>
 800822c:	2010      	movs	r0, #16
 800822e:	2b07      	cmp	r3, #7
 8008230:	4402      	add	r2, r0
 8008232:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008236:	6060      	str	r0, [r4, #4]
 8008238:	dd08      	ble.n	800824c <_svfprintf_r+0xcd4>
 800823a:	4659      	mov	r1, fp
 800823c:	4648      	mov	r0, r9
 800823e:	aa26      	add	r2, sp, #152	; 0x98
 8008240:	f003 fe92 	bl	800bf68 <__ssprint_r>
 8008244:	2800      	cmp	r0, #0
 8008246:	f040 830f 	bne.w	8008868 <_svfprintf_r+0x12f0>
 800824a:	a929      	add	r1, sp, #164	; 0xa4
 800824c:	460c      	mov	r4, r1
 800824e:	3e10      	subs	r6, #16
 8008250:	e520      	b.n	8007c94 <_svfprintf_r+0x71c>
 8008252:	460c      	mov	r4, r1
 8008254:	e546      	b.n	8007ce4 <_svfprintf_r+0x76c>
 8008256:	bf00      	nop
 8008258:	0800f41c 	.word	0x0800f41c
 800825c:	0800f42d 	.word	0x0800f42d
 8008260:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008262:	2b65      	cmp	r3, #101	; 0x65
 8008264:	f340 824a 	ble.w	80086fc <_svfprintf_r+0x1184>
 8008268:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800826c:	2200      	movs	r2, #0
 800826e:	2300      	movs	r3, #0
 8008270:	f7f8 fb9a 	bl	80009a8 <__aeabi_dcmpeq>
 8008274:	2800      	cmp	r0, #0
 8008276:	d06a      	beq.n	800834e <_svfprintf_r+0xdd6>
 8008278:	4b6f      	ldr	r3, [pc, #444]	; (8008438 <_svfprintf_r+0xec0>)
 800827a:	6023      	str	r3, [r4, #0]
 800827c:	2301      	movs	r3, #1
 800827e:	441e      	add	r6, r3
 8008280:	6063      	str	r3, [r4, #4]
 8008282:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008284:	9628      	str	r6, [sp, #160]	; 0xa0
 8008286:	3301      	adds	r3, #1
 8008288:	2b07      	cmp	r3, #7
 800828a:	9327      	str	r3, [sp, #156]	; 0x9c
 800828c:	dc38      	bgt.n	8008300 <_svfprintf_r+0xd88>
 800828e:	3408      	adds	r4, #8
 8008290:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008292:	9a08      	ldr	r2, [sp, #32]
 8008294:	4293      	cmp	r3, r2
 8008296:	db03      	blt.n	80082a0 <_svfprintf_r+0xd28>
 8008298:	f01a 0f01 	tst.w	sl, #1
 800829c:	f43f ad33 	beq.w	8007d06 <_svfprintf_r+0x78e>
 80082a0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80082a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80082a4:	6023      	str	r3, [r4, #0]
 80082a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80082a8:	6063      	str	r3, [r4, #4]
 80082aa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082ac:	4413      	add	r3, r2
 80082ae:	9328      	str	r3, [sp, #160]	; 0xa0
 80082b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082b2:	3301      	adds	r3, #1
 80082b4:	2b07      	cmp	r3, #7
 80082b6:	9327      	str	r3, [sp, #156]	; 0x9c
 80082b8:	dc2c      	bgt.n	8008314 <_svfprintf_r+0xd9c>
 80082ba:	3408      	adds	r4, #8
 80082bc:	9b08      	ldr	r3, [sp, #32]
 80082be:	1e5d      	subs	r5, r3, #1
 80082c0:	2d00      	cmp	r5, #0
 80082c2:	f77f ad20 	ble.w	8007d06 <_svfprintf_r+0x78e>
 80082c6:	f04f 0810 	mov.w	r8, #16
 80082ca:	4e5c      	ldr	r6, [pc, #368]	; (800843c <_svfprintf_r+0xec4>)
 80082cc:	2d10      	cmp	r5, #16
 80082ce:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80082d2:	f104 0108 	add.w	r1, r4, #8
 80082d6:	f103 0301 	add.w	r3, r3, #1
 80082da:	6026      	str	r6, [r4, #0]
 80082dc:	dc24      	bgt.n	8008328 <_svfprintf_r+0xdb0>
 80082de:	6065      	str	r5, [r4, #4]
 80082e0:	2b07      	cmp	r3, #7
 80082e2:	4415      	add	r5, r2
 80082e4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80082e8:	f340 829c 	ble.w	8008824 <_svfprintf_r+0x12ac>
 80082ec:	4659      	mov	r1, fp
 80082ee:	4648      	mov	r0, r9
 80082f0:	aa26      	add	r2, sp, #152	; 0x98
 80082f2:	f003 fe39 	bl	800bf68 <__ssprint_r>
 80082f6:	2800      	cmp	r0, #0
 80082f8:	f040 82b6 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80082fc:	ac29      	add	r4, sp, #164	; 0xa4
 80082fe:	e502      	b.n	8007d06 <_svfprintf_r+0x78e>
 8008300:	4659      	mov	r1, fp
 8008302:	4648      	mov	r0, r9
 8008304:	aa26      	add	r2, sp, #152	; 0x98
 8008306:	f003 fe2f 	bl	800bf68 <__ssprint_r>
 800830a:	2800      	cmp	r0, #0
 800830c:	f040 82ac 	bne.w	8008868 <_svfprintf_r+0x12f0>
 8008310:	ac29      	add	r4, sp, #164	; 0xa4
 8008312:	e7bd      	b.n	8008290 <_svfprintf_r+0xd18>
 8008314:	4659      	mov	r1, fp
 8008316:	4648      	mov	r0, r9
 8008318:	aa26      	add	r2, sp, #152	; 0x98
 800831a:	f003 fe25 	bl	800bf68 <__ssprint_r>
 800831e:	2800      	cmp	r0, #0
 8008320:	f040 82a2 	bne.w	8008868 <_svfprintf_r+0x12f0>
 8008324:	ac29      	add	r4, sp, #164	; 0xa4
 8008326:	e7c9      	b.n	80082bc <_svfprintf_r+0xd44>
 8008328:	3210      	adds	r2, #16
 800832a:	2b07      	cmp	r3, #7
 800832c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008330:	f8c4 8004 	str.w	r8, [r4, #4]
 8008334:	dd08      	ble.n	8008348 <_svfprintf_r+0xdd0>
 8008336:	4659      	mov	r1, fp
 8008338:	4648      	mov	r0, r9
 800833a:	aa26      	add	r2, sp, #152	; 0x98
 800833c:	f003 fe14 	bl	800bf68 <__ssprint_r>
 8008340:	2800      	cmp	r0, #0
 8008342:	f040 8291 	bne.w	8008868 <_svfprintf_r+0x12f0>
 8008346:	a929      	add	r1, sp, #164	; 0xa4
 8008348:	460c      	mov	r4, r1
 800834a:	3d10      	subs	r5, #16
 800834c:	e7be      	b.n	80082cc <_svfprintf_r+0xd54>
 800834e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008350:	2b00      	cmp	r3, #0
 8008352:	dc75      	bgt.n	8008440 <_svfprintf_r+0xec8>
 8008354:	4b38      	ldr	r3, [pc, #224]	; (8008438 <_svfprintf_r+0xec0>)
 8008356:	6023      	str	r3, [r4, #0]
 8008358:	2301      	movs	r3, #1
 800835a:	441e      	add	r6, r3
 800835c:	6063      	str	r3, [r4, #4]
 800835e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008360:	9628      	str	r6, [sp, #160]	; 0xa0
 8008362:	3301      	adds	r3, #1
 8008364:	2b07      	cmp	r3, #7
 8008366:	9327      	str	r3, [sp, #156]	; 0x9c
 8008368:	dc3e      	bgt.n	80083e8 <_svfprintf_r+0xe70>
 800836a:	3408      	adds	r4, #8
 800836c:	9908      	ldr	r1, [sp, #32]
 800836e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008370:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008372:	430a      	orrs	r2, r1
 8008374:	f00a 0101 	and.w	r1, sl, #1
 8008378:	430a      	orrs	r2, r1
 800837a:	f43f acc4 	beq.w	8007d06 <_svfprintf_r+0x78e>
 800837e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008380:	6022      	str	r2, [r4, #0]
 8008382:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008384:	4413      	add	r3, r2
 8008386:	9328      	str	r3, [sp, #160]	; 0xa0
 8008388:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800838a:	6062      	str	r2, [r4, #4]
 800838c:	3301      	adds	r3, #1
 800838e:	2b07      	cmp	r3, #7
 8008390:	9327      	str	r3, [sp, #156]	; 0x9c
 8008392:	dc33      	bgt.n	80083fc <_svfprintf_r+0xe84>
 8008394:	3408      	adds	r4, #8
 8008396:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008398:	2d00      	cmp	r5, #0
 800839a:	da1c      	bge.n	80083d6 <_svfprintf_r+0xe5e>
 800839c:	4623      	mov	r3, r4
 800839e:	f04f 0810 	mov.w	r8, #16
 80083a2:	4e26      	ldr	r6, [pc, #152]	; (800843c <_svfprintf_r+0xec4>)
 80083a4:	426d      	negs	r5, r5
 80083a6:	2d10      	cmp	r5, #16
 80083a8:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80083ac:	f104 0408 	add.w	r4, r4, #8
 80083b0:	f102 0201 	add.w	r2, r2, #1
 80083b4:	601e      	str	r6, [r3, #0]
 80083b6:	dc2b      	bgt.n	8008410 <_svfprintf_r+0xe98>
 80083b8:	605d      	str	r5, [r3, #4]
 80083ba:	2a07      	cmp	r2, #7
 80083bc:	440d      	add	r5, r1
 80083be:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80083c2:	dd08      	ble.n	80083d6 <_svfprintf_r+0xe5e>
 80083c4:	4659      	mov	r1, fp
 80083c6:	4648      	mov	r0, r9
 80083c8:	aa26      	add	r2, sp, #152	; 0x98
 80083ca:	f003 fdcd 	bl	800bf68 <__ssprint_r>
 80083ce:	2800      	cmp	r0, #0
 80083d0:	f040 824a 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80083d4:	ac29      	add	r4, sp, #164	; 0xa4
 80083d6:	9b07      	ldr	r3, [sp, #28]
 80083d8:	9a08      	ldr	r2, [sp, #32]
 80083da:	6023      	str	r3, [r4, #0]
 80083dc:	9b08      	ldr	r3, [sp, #32]
 80083de:	6063      	str	r3, [r4, #4]
 80083e0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80083e2:	4413      	add	r3, r2
 80083e4:	9328      	str	r3, [sp, #160]	; 0xa0
 80083e6:	e487      	b.n	8007cf8 <_svfprintf_r+0x780>
 80083e8:	4659      	mov	r1, fp
 80083ea:	4648      	mov	r0, r9
 80083ec:	aa26      	add	r2, sp, #152	; 0x98
 80083ee:	f003 fdbb 	bl	800bf68 <__ssprint_r>
 80083f2:	2800      	cmp	r0, #0
 80083f4:	f040 8238 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80083f8:	ac29      	add	r4, sp, #164	; 0xa4
 80083fa:	e7b7      	b.n	800836c <_svfprintf_r+0xdf4>
 80083fc:	4659      	mov	r1, fp
 80083fe:	4648      	mov	r0, r9
 8008400:	aa26      	add	r2, sp, #152	; 0x98
 8008402:	f003 fdb1 	bl	800bf68 <__ssprint_r>
 8008406:	2800      	cmp	r0, #0
 8008408:	f040 822e 	bne.w	8008868 <_svfprintf_r+0x12f0>
 800840c:	ac29      	add	r4, sp, #164	; 0xa4
 800840e:	e7c2      	b.n	8008396 <_svfprintf_r+0xe1e>
 8008410:	3110      	adds	r1, #16
 8008412:	2a07      	cmp	r2, #7
 8008414:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008418:	f8c3 8004 	str.w	r8, [r3, #4]
 800841c:	dd08      	ble.n	8008430 <_svfprintf_r+0xeb8>
 800841e:	4659      	mov	r1, fp
 8008420:	4648      	mov	r0, r9
 8008422:	aa26      	add	r2, sp, #152	; 0x98
 8008424:	f003 fda0 	bl	800bf68 <__ssprint_r>
 8008428:	2800      	cmp	r0, #0
 800842a:	f040 821d 	bne.w	8008868 <_svfprintf_r+0x12f0>
 800842e:	ac29      	add	r4, sp, #164	; 0xa4
 8008430:	4623      	mov	r3, r4
 8008432:	3d10      	subs	r5, #16
 8008434:	e7b7      	b.n	80083a6 <_svfprintf_r+0xe2e>
 8008436:	bf00      	nop
 8008438:	0800f43e 	.word	0x0800f43e
 800843c:	0800f450 	.word	0x0800f450
 8008440:	9b08      	ldr	r3, [sp, #32]
 8008442:	42ab      	cmp	r3, r5
 8008444:	bfa8      	it	ge
 8008446:	462b      	movge	r3, r5
 8008448:	2b00      	cmp	r3, #0
 800844a:	4698      	mov	r8, r3
 800844c:	dd0b      	ble.n	8008466 <_svfprintf_r+0xeee>
 800844e:	9b07      	ldr	r3, [sp, #28]
 8008450:	4446      	add	r6, r8
 8008452:	e9c4 3800 	strd	r3, r8, [r4]
 8008456:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008458:	9628      	str	r6, [sp, #160]	; 0xa0
 800845a:	3301      	adds	r3, #1
 800845c:	2b07      	cmp	r3, #7
 800845e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008460:	f300 808f 	bgt.w	8008582 <_svfprintf_r+0x100a>
 8008464:	3408      	adds	r4, #8
 8008466:	f1b8 0f00 	cmp.w	r8, #0
 800846a:	bfb4      	ite	lt
 800846c:	462e      	movlt	r6, r5
 800846e:	eba5 0608 	subge.w	r6, r5, r8
 8008472:	2e00      	cmp	r6, #0
 8008474:	dd1c      	ble.n	80084b0 <_svfprintf_r+0xf38>
 8008476:	f8df 8280 	ldr.w	r8, [pc, #640]	; 80086f8 <_svfprintf_r+0x1180>
 800847a:	2e10      	cmp	r6, #16
 800847c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008480:	f104 0108 	add.w	r1, r4, #8
 8008484:	f103 0301 	add.w	r3, r3, #1
 8008488:	f8c4 8000 	str.w	r8, [r4]
 800848c:	f300 8083 	bgt.w	8008596 <_svfprintf_r+0x101e>
 8008490:	6066      	str	r6, [r4, #4]
 8008492:	2b07      	cmp	r3, #7
 8008494:	4416      	add	r6, r2
 8008496:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800849a:	f340 808f 	ble.w	80085bc <_svfprintf_r+0x1044>
 800849e:	4659      	mov	r1, fp
 80084a0:	4648      	mov	r0, r9
 80084a2:	aa26      	add	r2, sp, #152	; 0x98
 80084a4:	f003 fd60 	bl	800bf68 <__ssprint_r>
 80084a8:	2800      	cmp	r0, #0
 80084aa:	f040 81dd 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80084ae:	ac29      	add	r4, sp, #164	; 0xa4
 80084b0:	9b07      	ldr	r3, [sp, #28]
 80084b2:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 80084b6:	441d      	add	r5, r3
 80084b8:	d00c      	beq.n	80084d4 <_svfprintf_r+0xf5c>
 80084ba:	4e8f      	ldr	r6, [pc, #572]	; (80086f8 <_svfprintf_r+0x1180>)
 80084bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d17e      	bne.n	80085c0 <_svfprintf_r+0x1048>
 80084c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d17e      	bne.n	80085c6 <_svfprintf_r+0x104e>
 80084c8:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80084cc:	4413      	add	r3, r2
 80084ce:	429d      	cmp	r5, r3
 80084d0:	bf28      	it	cs
 80084d2:	461d      	movcs	r5, r3
 80084d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80084d6:	9a08      	ldr	r2, [sp, #32]
 80084d8:	4293      	cmp	r3, r2
 80084da:	db02      	blt.n	80084e2 <_svfprintf_r+0xf6a>
 80084dc:	f01a 0f01 	tst.w	sl, #1
 80084e0:	d00e      	beq.n	8008500 <_svfprintf_r+0xf88>
 80084e2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80084e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084e6:	6023      	str	r3, [r4, #0]
 80084e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80084ea:	6063      	str	r3, [r4, #4]
 80084ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80084ee:	4413      	add	r3, r2
 80084f0:	9328      	str	r3, [sp, #160]	; 0xa0
 80084f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80084f4:	3301      	adds	r3, #1
 80084f6:	2b07      	cmp	r3, #7
 80084f8:	9327      	str	r3, [sp, #156]	; 0x9c
 80084fa:	f300 80e8 	bgt.w	80086ce <_svfprintf_r+0x1156>
 80084fe:	3408      	adds	r4, #8
 8008500:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008502:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8008506:	440b      	add	r3, r1
 8008508:	1b8e      	subs	r6, r1, r6
 800850a:	1b5a      	subs	r2, r3, r5
 800850c:	4296      	cmp	r6, r2
 800850e:	bfa8      	it	ge
 8008510:	4616      	movge	r6, r2
 8008512:	2e00      	cmp	r6, #0
 8008514:	dd0b      	ble.n	800852e <_svfprintf_r+0xfb6>
 8008516:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008518:	e9c4 5600 	strd	r5, r6, [r4]
 800851c:	4433      	add	r3, r6
 800851e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008520:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008522:	3301      	adds	r3, #1
 8008524:	2b07      	cmp	r3, #7
 8008526:	9327      	str	r3, [sp, #156]	; 0x9c
 8008528:	f300 80db 	bgt.w	80086e2 <_svfprintf_r+0x116a>
 800852c:	3408      	adds	r4, #8
 800852e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008530:	9b08      	ldr	r3, [sp, #32]
 8008532:	2e00      	cmp	r6, #0
 8008534:	eba3 0505 	sub.w	r5, r3, r5
 8008538:	bfa8      	it	ge
 800853a:	1bad      	subge	r5, r5, r6
 800853c:	2d00      	cmp	r5, #0
 800853e:	f77f abe2 	ble.w	8007d06 <_svfprintf_r+0x78e>
 8008542:	f04f 0810 	mov.w	r8, #16
 8008546:	4e6c      	ldr	r6, [pc, #432]	; (80086f8 <_svfprintf_r+0x1180>)
 8008548:	2d10      	cmp	r5, #16
 800854a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800854e:	f104 0108 	add.w	r1, r4, #8
 8008552:	f103 0301 	add.w	r3, r3, #1
 8008556:	6026      	str	r6, [r4, #0]
 8008558:	f77f aec1 	ble.w	80082de <_svfprintf_r+0xd66>
 800855c:	3210      	adds	r2, #16
 800855e:	2b07      	cmp	r3, #7
 8008560:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008564:	f8c4 8004 	str.w	r8, [r4, #4]
 8008568:	dd08      	ble.n	800857c <_svfprintf_r+0x1004>
 800856a:	4659      	mov	r1, fp
 800856c:	4648      	mov	r0, r9
 800856e:	aa26      	add	r2, sp, #152	; 0x98
 8008570:	f003 fcfa 	bl	800bf68 <__ssprint_r>
 8008574:	2800      	cmp	r0, #0
 8008576:	f040 8177 	bne.w	8008868 <_svfprintf_r+0x12f0>
 800857a:	a929      	add	r1, sp, #164	; 0xa4
 800857c:	460c      	mov	r4, r1
 800857e:	3d10      	subs	r5, #16
 8008580:	e7e2      	b.n	8008548 <_svfprintf_r+0xfd0>
 8008582:	4659      	mov	r1, fp
 8008584:	4648      	mov	r0, r9
 8008586:	aa26      	add	r2, sp, #152	; 0x98
 8008588:	f003 fcee 	bl	800bf68 <__ssprint_r>
 800858c:	2800      	cmp	r0, #0
 800858e:	f040 816b 	bne.w	8008868 <_svfprintf_r+0x12f0>
 8008592:	ac29      	add	r4, sp, #164	; 0xa4
 8008594:	e767      	b.n	8008466 <_svfprintf_r+0xeee>
 8008596:	2010      	movs	r0, #16
 8008598:	2b07      	cmp	r3, #7
 800859a:	4402      	add	r2, r0
 800859c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80085a0:	6060      	str	r0, [r4, #4]
 80085a2:	dd08      	ble.n	80085b6 <_svfprintf_r+0x103e>
 80085a4:	4659      	mov	r1, fp
 80085a6:	4648      	mov	r0, r9
 80085a8:	aa26      	add	r2, sp, #152	; 0x98
 80085aa:	f003 fcdd 	bl	800bf68 <__ssprint_r>
 80085ae:	2800      	cmp	r0, #0
 80085b0:	f040 815a 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80085b4:	a929      	add	r1, sp, #164	; 0xa4
 80085b6:	460c      	mov	r4, r1
 80085b8:	3e10      	subs	r6, #16
 80085ba:	e75e      	b.n	800847a <_svfprintf_r+0xf02>
 80085bc:	460c      	mov	r4, r1
 80085be:	e777      	b.n	80084b0 <_svfprintf_r+0xf38>
 80085c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d052      	beq.n	800866c <_svfprintf_r+0x10f4>
 80085c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085c8:	3b01      	subs	r3, #1
 80085ca:	930c      	str	r3, [sp, #48]	; 0x30
 80085cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80085ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80085d0:	6023      	str	r3, [r4, #0]
 80085d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80085d4:	6063      	str	r3, [r4, #4]
 80085d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80085d8:	4413      	add	r3, r2
 80085da:	9328      	str	r3, [sp, #160]	; 0xa0
 80085dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80085de:	3301      	adds	r3, #1
 80085e0:	2b07      	cmp	r3, #7
 80085e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80085e4:	dc49      	bgt.n	800867a <_svfprintf_r+0x1102>
 80085e6:	3408      	adds	r4, #8
 80085e8:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80085ec:	eb03 0802 	add.w	r8, r3, r2
 80085f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085f2:	eba8 0805 	sub.w	r8, r8, r5
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	4598      	cmp	r8, r3
 80085fa:	bfa8      	it	ge
 80085fc:	4698      	movge	r8, r3
 80085fe:	f1b8 0f00 	cmp.w	r8, #0
 8008602:	dd0a      	ble.n	800861a <_svfprintf_r+0x10a2>
 8008604:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008606:	e9c4 5800 	strd	r5, r8, [r4]
 800860a:	4443      	add	r3, r8
 800860c:	9328      	str	r3, [sp, #160]	; 0xa0
 800860e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008610:	3301      	adds	r3, #1
 8008612:	2b07      	cmp	r3, #7
 8008614:	9327      	str	r3, [sp, #156]	; 0x9c
 8008616:	dc3a      	bgt.n	800868e <_svfprintf_r+0x1116>
 8008618:	3408      	adds	r4, #8
 800861a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800861c:	f1b8 0f00 	cmp.w	r8, #0
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	bfb4      	ite	lt
 8008624:	4698      	movlt	r8, r3
 8008626:	eba3 0808 	subge.w	r8, r3, r8
 800862a:	f1b8 0f00 	cmp.w	r8, #0
 800862e:	dd19      	ble.n	8008664 <_svfprintf_r+0x10ec>
 8008630:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008634:	f1b8 0f10 	cmp.w	r8, #16
 8008638:	f102 0201 	add.w	r2, r2, #1
 800863c:	f104 0108 	add.w	r1, r4, #8
 8008640:	6026      	str	r6, [r4, #0]
 8008642:	dc2e      	bgt.n	80086a2 <_svfprintf_r+0x112a>
 8008644:	4443      	add	r3, r8
 8008646:	2a07      	cmp	r2, #7
 8008648:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800864c:	f8c4 8004 	str.w	r8, [r4, #4]
 8008650:	dd3b      	ble.n	80086ca <_svfprintf_r+0x1152>
 8008652:	4659      	mov	r1, fp
 8008654:	4648      	mov	r0, r9
 8008656:	aa26      	add	r2, sp, #152	; 0x98
 8008658:	f003 fc86 	bl	800bf68 <__ssprint_r>
 800865c:	2800      	cmp	r0, #0
 800865e:	f040 8103 	bne.w	8008868 <_svfprintf_r+0x12f0>
 8008662:	ac29      	add	r4, sp, #164	; 0xa4
 8008664:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008666:	781b      	ldrb	r3, [r3, #0]
 8008668:	441d      	add	r5, r3
 800866a:	e727      	b.n	80084bc <_svfprintf_r+0xf44>
 800866c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800866e:	3b01      	subs	r3, #1
 8008670:	930e      	str	r3, [sp, #56]	; 0x38
 8008672:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008674:	3b01      	subs	r3, #1
 8008676:	930d      	str	r3, [sp, #52]	; 0x34
 8008678:	e7a8      	b.n	80085cc <_svfprintf_r+0x1054>
 800867a:	4659      	mov	r1, fp
 800867c:	4648      	mov	r0, r9
 800867e:	aa26      	add	r2, sp, #152	; 0x98
 8008680:	f003 fc72 	bl	800bf68 <__ssprint_r>
 8008684:	2800      	cmp	r0, #0
 8008686:	f040 80ef 	bne.w	8008868 <_svfprintf_r+0x12f0>
 800868a:	ac29      	add	r4, sp, #164	; 0xa4
 800868c:	e7ac      	b.n	80085e8 <_svfprintf_r+0x1070>
 800868e:	4659      	mov	r1, fp
 8008690:	4648      	mov	r0, r9
 8008692:	aa26      	add	r2, sp, #152	; 0x98
 8008694:	f003 fc68 	bl	800bf68 <__ssprint_r>
 8008698:	2800      	cmp	r0, #0
 800869a:	f040 80e5 	bne.w	8008868 <_svfprintf_r+0x12f0>
 800869e:	ac29      	add	r4, sp, #164	; 0xa4
 80086a0:	e7bb      	b.n	800861a <_svfprintf_r+0x10a2>
 80086a2:	2010      	movs	r0, #16
 80086a4:	2a07      	cmp	r2, #7
 80086a6:	4403      	add	r3, r0
 80086a8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80086ac:	6060      	str	r0, [r4, #4]
 80086ae:	dd08      	ble.n	80086c2 <_svfprintf_r+0x114a>
 80086b0:	4659      	mov	r1, fp
 80086b2:	4648      	mov	r0, r9
 80086b4:	aa26      	add	r2, sp, #152	; 0x98
 80086b6:	f003 fc57 	bl	800bf68 <__ssprint_r>
 80086ba:	2800      	cmp	r0, #0
 80086bc:	f040 80d4 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80086c0:	a929      	add	r1, sp, #164	; 0xa4
 80086c2:	460c      	mov	r4, r1
 80086c4:	f1a8 0810 	sub.w	r8, r8, #16
 80086c8:	e7b2      	b.n	8008630 <_svfprintf_r+0x10b8>
 80086ca:	460c      	mov	r4, r1
 80086cc:	e7ca      	b.n	8008664 <_svfprintf_r+0x10ec>
 80086ce:	4659      	mov	r1, fp
 80086d0:	4648      	mov	r0, r9
 80086d2:	aa26      	add	r2, sp, #152	; 0x98
 80086d4:	f003 fc48 	bl	800bf68 <__ssprint_r>
 80086d8:	2800      	cmp	r0, #0
 80086da:	f040 80c5 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80086de:	ac29      	add	r4, sp, #164	; 0xa4
 80086e0:	e70e      	b.n	8008500 <_svfprintf_r+0xf88>
 80086e2:	4659      	mov	r1, fp
 80086e4:	4648      	mov	r0, r9
 80086e6:	aa26      	add	r2, sp, #152	; 0x98
 80086e8:	f003 fc3e 	bl	800bf68 <__ssprint_r>
 80086ec:	2800      	cmp	r0, #0
 80086ee:	f040 80bb 	bne.w	8008868 <_svfprintf_r+0x12f0>
 80086f2:	ac29      	add	r4, sp, #164	; 0xa4
 80086f4:	e71b      	b.n	800852e <_svfprintf_r+0xfb6>
 80086f6:	bf00      	nop
 80086f8:	0800f450 	.word	0x0800f450
 80086fc:	9a08      	ldr	r2, [sp, #32]
 80086fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008700:	2a01      	cmp	r2, #1
 8008702:	9a07      	ldr	r2, [sp, #28]
 8008704:	f106 0601 	add.w	r6, r6, #1
 8008708:	6022      	str	r2, [r4, #0]
 800870a:	f04f 0201 	mov.w	r2, #1
 800870e:	f103 0301 	add.w	r3, r3, #1
 8008712:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008716:	f104 0508 	add.w	r5, r4, #8
 800871a:	6062      	str	r2, [r4, #4]
 800871c:	dc02      	bgt.n	8008724 <_svfprintf_r+0x11ac>
 800871e:	f01a 0f01 	tst.w	sl, #1
 8008722:	d07a      	beq.n	800881a <_svfprintf_r+0x12a2>
 8008724:	2b07      	cmp	r3, #7
 8008726:	dd08      	ble.n	800873a <_svfprintf_r+0x11c2>
 8008728:	4659      	mov	r1, fp
 800872a:	4648      	mov	r0, r9
 800872c:	aa26      	add	r2, sp, #152	; 0x98
 800872e:	f003 fc1b 	bl	800bf68 <__ssprint_r>
 8008732:	2800      	cmp	r0, #0
 8008734:	f040 8098 	bne.w	8008868 <_svfprintf_r+0x12f0>
 8008738:	ad29      	add	r5, sp, #164	; 0xa4
 800873a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800873c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800873e:	602b      	str	r3, [r5, #0]
 8008740:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008742:	606b      	str	r3, [r5, #4]
 8008744:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008746:	4413      	add	r3, r2
 8008748:	9328      	str	r3, [sp, #160]	; 0xa0
 800874a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800874c:	3301      	adds	r3, #1
 800874e:	2b07      	cmp	r3, #7
 8008750:	9327      	str	r3, [sp, #156]	; 0x9c
 8008752:	dc32      	bgt.n	80087ba <_svfprintf_r+0x1242>
 8008754:	3508      	adds	r5, #8
 8008756:	9b08      	ldr	r3, [sp, #32]
 8008758:	2200      	movs	r2, #0
 800875a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800875e:	1e5c      	subs	r4, r3, #1
 8008760:	2300      	movs	r3, #0
 8008762:	f7f8 f921 	bl	80009a8 <__aeabi_dcmpeq>
 8008766:	2800      	cmp	r0, #0
 8008768:	d130      	bne.n	80087cc <_svfprintf_r+0x1254>
 800876a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800876c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800876e:	9807      	ldr	r0, [sp, #28]
 8008770:	9a08      	ldr	r2, [sp, #32]
 8008772:	3101      	adds	r1, #1
 8008774:	3b01      	subs	r3, #1
 8008776:	3001      	adds	r0, #1
 8008778:	4413      	add	r3, r2
 800877a:	2907      	cmp	r1, #7
 800877c:	e9c5 0400 	strd	r0, r4, [r5]
 8008780:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008784:	dd4c      	ble.n	8008820 <_svfprintf_r+0x12a8>
 8008786:	4659      	mov	r1, fp
 8008788:	4648      	mov	r0, r9
 800878a:	aa26      	add	r2, sp, #152	; 0x98
 800878c:	f003 fbec 	bl	800bf68 <__ssprint_r>
 8008790:	2800      	cmp	r0, #0
 8008792:	d169      	bne.n	8008868 <_svfprintf_r+0x12f0>
 8008794:	ad29      	add	r5, sp, #164	; 0xa4
 8008796:	ab22      	add	r3, sp, #136	; 0x88
 8008798:	602b      	str	r3, [r5, #0]
 800879a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800879c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800879e:	606b      	str	r3, [r5, #4]
 80087a0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80087a2:	4413      	add	r3, r2
 80087a4:	9328      	str	r3, [sp, #160]	; 0xa0
 80087a6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80087a8:	3301      	adds	r3, #1
 80087aa:	2b07      	cmp	r3, #7
 80087ac:	9327      	str	r3, [sp, #156]	; 0x9c
 80087ae:	f73f ad9d 	bgt.w	80082ec <_svfprintf_r+0xd74>
 80087b2:	f105 0408 	add.w	r4, r5, #8
 80087b6:	f7ff baa6 	b.w	8007d06 <_svfprintf_r+0x78e>
 80087ba:	4659      	mov	r1, fp
 80087bc:	4648      	mov	r0, r9
 80087be:	aa26      	add	r2, sp, #152	; 0x98
 80087c0:	f003 fbd2 	bl	800bf68 <__ssprint_r>
 80087c4:	2800      	cmp	r0, #0
 80087c6:	d14f      	bne.n	8008868 <_svfprintf_r+0x12f0>
 80087c8:	ad29      	add	r5, sp, #164	; 0xa4
 80087ca:	e7c4      	b.n	8008756 <_svfprintf_r+0x11de>
 80087cc:	2c00      	cmp	r4, #0
 80087ce:	dde2      	ble.n	8008796 <_svfprintf_r+0x121e>
 80087d0:	f04f 0810 	mov.w	r8, #16
 80087d4:	4e51      	ldr	r6, [pc, #324]	; (800891c <_svfprintf_r+0x13a4>)
 80087d6:	2c10      	cmp	r4, #16
 80087d8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80087dc:	f105 0108 	add.w	r1, r5, #8
 80087e0:	f103 0301 	add.w	r3, r3, #1
 80087e4:	602e      	str	r6, [r5, #0]
 80087e6:	dc07      	bgt.n	80087f8 <_svfprintf_r+0x1280>
 80087e8:	606c      	str	r4, [r5, #4]
 80087ea:	2b07      	cmp	r3, #7
 80087ec:	4414      	add	r4, r2
 80087ee:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80087f2:	dcc8      	bgt.n	8008786 <_svfprintf_r+0x120e>
 80087f4:	460d      	mov	r5, r1
 80087f6:	e7ce      	b.n	8008796 <_svfprintf_r+0x121e>
 80087f8:	3210      	adds	r2, #16
 80087fa:	2b07      	cmp	r3, #7
 80087fc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008800:	f8c5 8004 	str.w	r8, [r5, #4]
 8008804:	dd06      	ble.n	8008814 <_svfprintf_r+0x129c>
 8008806:	4659      	mov	r1, fp
 8008808:	4648      	mov	r0, r9
 800880a:	aa26      	add	r2, sp, #152	; 0x98
 800880c:	f003 fbac 	bl	800bf68 <__ssprint_r>
 8008810:	bb50      	cbnz	r0, 8008868 <_svfprintf_r+0x12f0>
 8008812:	a929      	add	r1, sp, #164	; 0xa4
 8008814:	460d      	mov	r5, r1
 8008816:	3c10      	subs	r4, #16
 8008818:	e7dd      	b.n	80087d6 <_svfprintf_r+0x125e>
 800881a:	2b07      	cmp	r3, #7
 800881c:	ddbb      	ble.n	8008796 <_svfprintf_r+0x121e>
 800881e:	e7b2      	b.n	8008786 <_svfprintf_r+0x120e>
 8008820:	3508      	adds	r5, #8
 8008822:	e7b8      	b.n	8008796 <_svfprintf_r+0x121e>
 8008824:	460c      	mov	r4, r1
 8008826:	f7ff ba6e 	b.w	8007d06 <_svfprintf_r+0x78e>
 800882a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800882e:	1a9d      	subs	r5, r3, r2
 8008830:	2d00      	cmp	r5, #0
 8008832:	f77f aa6c 	ble.w	8007d0e <_svfprintf_r+0x796>
 8008836:	f04f 0810 	mov.w	r8, #16
 800883a:	4e39      	ldr	r6, [pc, #228]	; (8008920 <_svfprintf_r+0x13a8>)
 800883c:	2d10      	cmp	r5, #16
 800883e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008842:	6026      	str	r6, [r4, #0]
 8008844:	f103 0301 	add.w	r3, r3, #1
 8008848:	dc17      	bgt.n	800887a <_svfprintf_r+0x1302>
 800884a:	6065      	str	r5, [r4, #4]
 800884c:	2b07      	cmp	r3, #7
 800884e:	4415      	add	r5, r2
 8008850:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008854:	f77f aa5b 	ble.w	8007d0e <_svfprintf_r+0x796>
 8008858:	4659      	mov	r1, fp
 800885a:	4648      	mov	r0, r9
 800885c:	aa26      	add	r2, sp, #152	; 0x98
 800885e:	f003 fb83 	bl	800bf68 <__ssprint_r>
 8008862:	2800      	cmp	r0, #0
 8008864:	f43f aa53 	beq.w	8007d0e <_svfprintf_r+0x796>
 8008868:	2f00      	cmp	r7, #0
 800886a:	f43f a87e 	beq.w	800796a <_svfprintf_r+0x3f2>
 800886e:	4639      	mov	r1, r7
 8008870:	4648      	mov	r0, r9
 8008872:	f002 fb3d 	bl	800aef0 <_free_r>
 8008876:	f7ff b878 	b.w	800796a <_svfprintf_r+0x3f2>
 800887a:	3210      	adds	r2, #16
 800887c:	2b07      	cmp	r3, #7
 800887e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008882:	f8c4 8004 	str.w	r8, [r4, #4]
 8008886:	dc02      	bgt.n	800888e <_svfprintf_r+0x1316>
 8008888:	3408      	adds	r4, #8
 800888a:	3d10      	subs	r5, #16
 800888c:	e7d6      	b.n	800883c <_svfprintf_r+0x12c4>
 800888e:	4659      	mov	r1, fp
 8008890:	4648      	mov	r0, r9
 8008892:	aa26      	add	r2, sp, #152	; 0x98
 8008894:	f003 fb68 	bl	800bf68 <__ssprint_r>
 8008898:	2800      	cmp	r0, #0
 800889a:	d1e5      	bne.n	8008868 <_svfprintf_r+0x12f0>
 800889c:	ac29      	add	r4, sp, #164	; 0xa4
 800889e:	e7f4      	b.n	800888a <_svfprintf_r+0x1312>
 80088a0:	4639      	mov	r1, r7
 80088a2:	4648      	mov	r0, r9
 80088a4:	f002 fb24 	bl	800aef0 <_free_r>
 80088a8:	f7ff ba48 	b.w	8007d3c <_svfprintf_r+0x7c4>
 80088ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f43f a85b 	beq.w	800796a <_svfprintf_r+0x3f2>
 80088b4:	4659      	mov	r1, fp
 80088b6:	4648      	mov	r0, r9
 80088b8:	aa26      	add	r2, sp, #152	; 0x98
 80088ba:	f003 fb55 	bl	800bf68 <__ssprint_r>
 80088be:	f7ff b854 	b.w	800796a <_svfprintf_r+0x3f2>
 80088c2:	ea56 0207 	orrs.w	r2, r6, r7
 80088c6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80088ca:	f43f ab54 	beq.w	8007f76 <_svfprintf_r+0x9fe>
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	f43f abea 	beq.w	80080a8 <_svfprintf_r+0xb30>
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	ab52      	add	r3, sp, #328	; 0x148
 80088d8:	9307      	str	r3, [sp, #28]
 80088da:	f43f ac3d 	beq.w	8008158 <_svfprintf_r+0xbe0>
 80088de:	9907      	ldr	r1, [sp, #28]
 80088e0:	f006 0307 	and.w	r3, r6, #7
 80088e4:	460a      	mov	r2, r1
 80088e6:	3330      	adds	r3, #48	; 0x30
 80088e8:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80088ec:	9207      	str	r2, [sp, #28]
 80088ee:	08f2      	lsrs	r2, r6, #3
 80088f0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80088f4:	08f8      	lsrs	r0, r7, #3
 80088f6:	4616      	mov	r6, r2
 80088f8:	4607      	mov	r7, r0
 80088fa:	ea56 0207 	orrs.w	r2, r6, r7
 80088fe:	d1ee      	bne.n	80088de <_svfprintf_r+0x1366>
 8008900:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008902:	07d2      	lsls	r2, r2, #31
 8008904:	f57f ac16 	bpl.w	8008134 <_svfprintf_r+0xbbc>
 8008908:	2b30      	cmp	r3, #48	; 0x30
 800890a:	f43f ac13 	beq.w	8008134 <_svfprintf_r+0xbbc>
 800890e:	2330      	movs	r3, #48	; 0x30
 8008910:	9a07      	ldr	r2, [sp, #28]
 8008912:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008916:	1e8b      	subs	r3, r1, #2
 8008918:	9307      	str	r3, [sp, #28]
 800891a:	e40b      	b.n	8008134 <_svfprintf_r+0xbbc>
 800891c:	0800f450 	.word	0x0800f450
 8008920:	0800f440 	.word	0x0800f440

08008924 <sysconf>:
 8008924:	2808      	cmp	r0, #8
 8008926:	b508      	push	{r3, lr}
 8008928:	d006      	beq.n	8008938 <sysconf+0x14>
 800892a:	f7fe fad3 	bl	8006ed4 <__errno>
 800892e:	2316      	movs	r3, #22
 8008930:	6003      	str	r3, [r0, #0]
 8008932:	f04f 30ff 	mov.w	r0, #4294967295
 8008936:	bd08      	pop	{r3, pc}
 8008938:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800893c:	e7fb      	b.n	8008936 <sysconf+0x12>
	...

08008940 <_vfprintf_r>:
 8008940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008944:	b0d3      	sub	sp, #332	; 0x14c
 8008946:	468a      	mov	sl, r1
 8008948:	4691      	mov	r9, r2
 800894a:	461c      	mov	r4, r3
 800894c:	461e      	mov	r6, r3
 800894e:	4683      	mov	fp, r0
 8008950:	f002 fcf8 	bl	800b344 <_localeconv_r>
 8008954:	6803      	ldr	r3, [r0, #0]
 8008956:	4618      	mov	r0, r3
 8008958:	9318      	str	r3, [sp, #96]	; 0x60
 800895a:	f7f7 fbf9 	bl	8000150 <strlen>
 800895e:	9012      	str	r0, [sp, #72]	; 0x48
 8008960:	f1bb 0f00 	cmp.w	fp, #0
 8008964:	d005      	beq.n	8008972 <_vfprintf_r+0x32>
 8008966:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 800896a:	b913      	cbnz	r3, 8008972 <_vfprintf_r+0x32>
 800896c:	4658      	mov	r0, fp
 800896e:	f002 fa2f 	bl	800add0 <__sinit>
 8008972:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008976:	07da      	lsls	r2, r3, #31
 8008978:	d407      	bmi.n	800898a <_vfprintf_r+0x4a>
 800897a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800897e:	059b      	lsls	r3, r3, #22
 8008980:	d403      	bmi.n	800898a <_vfprintf_r+0x4a>
 8008982:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008986:	f002 fce3 	bl	800b350 <__retarget_lock_acquire_recursive>
 800898a:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800898e:	049f      	lsls	r7, r3, #18
 8008990:	d409      	bmi.n	80089a6 <_vfprintf_r+0x66>
 8008992:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008996:	f8aa 300c 	strh.w	r3, [sl, #12]
 800899a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800899e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089a2:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 80089a6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80089aa:	071d      	lsls	r5, r3, #28
 80089ac:	d502      	bpl.n	80089b4 <_vfprintf_r+0x74>
 80089ae:	f8da 3010 	ldr.w	r3, [sl, #16]
 80089b2:	b9c3      	cbnz	r3, 80089e6 <_vfprintf_r+0xa6>
 80089b4:	4651      	mov	r1, sl
 80089b6:	4658      	mov	r0, fp
 80089b8:	f001 fa5c 	bl	8009e74 <__swsetup_r>
 80089bc:	b198      	cbz	r0, 80089e6 <_vfprintf_r+0xa6>
 80089be:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80089c2:	07dc      	lsls	r4, r3, #31
 80089c4:	d506      	bpl.n	80089d4 <_vfprintf_r+0x94>
 80089c6:	f04f 33ff 	mov.w	r3, #4294967295
 80089ca:	9313      	str	r3, [sp, #76]	; 0x4c
 80089cc:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80089ce:	b053      	add	sp, #332	; 0x14c
 80089d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089d4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80089d8:	0598      	lsls	r0, r3, #22
 80089da:	d4f4      	bmi.n	80089c6 <_vfprintf_r+0x86>
 80089dc:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80089e0:	f002 fcb7 	bl	800b352 <__retarget_lock_release_recursive>
 80089e4:	e7ef      	b.n	80089c6 <_vfprintf_r+0x86>
 80089e6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80089ea:	f003 021a 	and.w	r2, r3, #26
 80089ee:	2a0a      	cmp	r2, #10
 80089f0:	d115      	bne.n	8008a1e <_vfprintf_r+0xde>
 80089f2:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 80089f6:	2a00      	cmp	r2, #0
 80089f8:	db11      	blt.n	8008a1e <_vfprintf_r+0xde>
 80089fa:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 80089fe:	07d1      	lsls	r1, r2, #31
 8008a00:	d405      	bmi.n	8008a0e <_vfprintf_r+0xce>
 8008a02:	059a      	lsls	r2, r3, #22
 8008a04:	d403      	bmi.n	8008a0e <_vfprintf_r+0xce>
 8008a06:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008a0a:	f002 fca2 	bl	800b352 <__retarget_lock_release_recursive>
 8008a0e:	4623      	mov	r3, r4
 8008a10:	464a      	mov	r2, r9
 8008a12:	4651      	mov	r1, sl
 8008a14:	4658      	mov	r0, fp
 8008a16:	f001 f9b3 	bl	8009d80 <__sbprintf>
 8008a1a:	9013      	str	r0, [sp, #76]	; 0x4c
 8008a1c:	e7d6      	b.n	80089cc <_vfprintf_r+0x8c>
 8008a1e:	2500      	movs	r5, #0
 8008a20:	2200      	movs	r2, #0
 8008a22:	2300      	movs	r3, #0
 8008a24:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8008a28:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008a2c:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8008a30:	ac29      	add	r4, sp, #164	; 0xa4
 8008a32:	9426      	str	r4, [sp, #152]	; 0x98
 8008a34:	9508      	str	r5, [sp, #32]
 8008a36:	950e      	str	r5, [sp, #56]	; 0x38
 8008a38:	9516      	str	r5, [sp, #88]	; 0x58
 8008a3a:	9519      	str	r5, [sp, #100]	; 0x64
 8008a3c:	9513      	str	r5, [sp, #76]	; 0x4c
 8008a3e:	464b      	mov	r3, r9
 8008a40:	461d      	mov	r5, r3
 8008a42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a46:	b10a      	cbz	r2, 8008a4c <_vfprintf_r+0x10c>
 8008a48:	2a25      	cmp	r2, #37	; 0x25
 8008a4a:	d1f9      	bne.n	8008a40 <_vfprintf_r+0x100>
 8008a4c:	ebb5 0709 	subs.w	r7, r5, r9
 8008a50:	d00d      	beq.n	8008a6e <_vfprintf_r+0x12e>
 8008a52:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a54:	e9c4 9700 	strd	r9, r7, [r4]
 8008a58:	443b      	add	r3, r7
 8008a5a:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a5c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a5e:	3301      	adds	r3, #1
 8008a60:	2b07      	cmp	r3, #7
 8008a62:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a64:	dc7a      	bgt.n	8008b5c <_vfprintf_r+0x21c>
 8008a66:	3408      	adds	r4, #8
 8008a68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a6a:	443b      	add	r3, r7
 8008a6c:	9313      	str	r3, [sp, #76]	; 0x4c
 8008a6e:	782b      	ldrb	r3, [r5, #0]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f001 813d 	beq.w	8009cf0 <_vfprintf_r+0x13b0>
 8008a76:	2300      	movs	r3, #0
 8008a78:	f04f 32ff 	mov.w	r2, #4294967295
 8008a7c:	4698      	mov	r8, r3
 8008a7e:	270a      	movs	r7, #10
 8008a80:	212b      	movs	r1, #43	; 0x2b
 8008a82:	3501      	adds	r5, #1
 8008a84:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008a88:	9207      	str	r2, [sp, #28]
 8008a8a:	9314      	str	r3, [sp, #80]	; 0x50
 8008a8c:	462a      	mov	r2, r5
 8008a8e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008a92:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a94:	4613      	mov	r3, r2
 8008a96:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a9a:	3b20      	subs	r3, #32
 8008a9c:	2b5a      	cmp	r3, #90	; 0x5a
 8008a9e:	f200 85a6 	bhi.w	80095ee <_vfprintf_r+0xcae>
 8008aa2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008aa6:	007e      	.short	0x007e
 8008aa8:	05a405a4 	.word	0x05a405a4
 8008aac:	05a40086 	.word	0x05a40086
 8008ab0:	05a405a4 	.word	0x05a405a4
 8008ab4:	05a40065 	.word	0x05a40065
 8008ab8:	008905a4 	.word	0x008905a4
 8008abc:	05a40093 	.word	0x05a40093
 8008ac0:	00960090 	.word	0x00960090
 8008ac4:	00b205a4 	.word	0x00b205a4
 8008ac8:	00b500b5 	.word	0x00b500b5
 8008acc:	00b500b5 	.word	0x00b500b5
 8008ad0:	00b500b5 	.word	0x00b500b5
 8008ad4:	00b500b5 	.word	0x00b500b5
 8008ad8:	05a400b5 	.word	0x05a400b5
 8008adc:	05a405a4 	.word	0x05a405a4
 8008ae0:	05a405a4 	.word	0x05a405a4
 8008ae4:	05a405a4 	.word	0x05a405a4
 8008ae8:	05a4011f 	.word	0x05a4011f
 8008aec:	00f500e2 	.word	0x00f500e2
 8008af0:	011f011f 	.word	0x011f011f
 8008af4:	05a4011f 	.word	0x05a4011f
 8008af8:	05a405a4 	.word	0x05a405a4
 8008afc:	00c505a4 	.word	0x00c505a4
 8008b00:	05a405a4 	.word	0x05a405a4
 8008b04:	05a40484 	.word	0x05a40484
 8008b08:	05a405a4 	.word	0x05a405a4
 8008b0c:	05a404cb 	.word	0x05a404cb
 8008b10:	05a404ec 	.word	0x05a404ec
 8008b14:	050b05a4 	.word	0x050b05a4
 8008b18:	05a405a4 	.word	0x05a405a4
 8008b1c:	05a405a4 	.word	0x05a405a4
 8008b20:	05a405a4 	.word	0x05a405a4
 8008b24:	05a405a4 	.word	0x05a405a4
 8008b28:	05a4011f 	.word	0x05a4011f
 8008b2c:	00f700e2 	.word	0x00f700e2
 8008b30:	011f011f 	.word	0x011f011f
 8008b34:	00c8011f 	.word	0x00c8011f
 8008b38:	00dc00f7 	.word	0x00dc00f7
 8008b3c:	00d505a4 	.word	0x00d505a4
 8008b40:	046105a4 	.word	0x046105a4
 8008b44:	04ba0486 	.word	0x04ba0486
 8008b48:	05a400dc 	.word	0x05a400dc
 8008b4c:	007c04cb 	.word	0x007c04cb
 8008b50:	05a404ee 	.word	0x05a404ee
 8008b54:	052805a4 	.word	0x052805a4
 8008b58:	007c05a4 	.word	0x007c05a4
 8008b5c:	4651      	mov	r1, sl
 8008b5e:	4658      	mov	r0, fp
 8008b60:	aa26      	add	r2, sp, #152	; 0x98
 8008b62:	f003 fa7c 	bl	800c05e <__sprint_r>
 8008b66:	2800      	cmp	r0, #0
 8008b68:	f040 8127 	bne.w	8008dba <_vfprintf_r+0x47a>
 8008b6c:	ac29      	add	r4, sp, #164	; 0xa4
 8008b6e:	e77b      	b.n	8008a68 <_vfprintf_r+0x128>
 8008b70:	4658      	mov	r0, fp
 8008b72:	f002 fbe7 	bl	800b344 <_localeconv_r>
 8008b76:	6843      	ldr	r3, [r0, #4]
 8008b78:	4618      	mov	r0, r3
 8008b7a:	9319      	str	r3, [sp, #100]	; 0x64
 8008b7c:	f7f7 fae8 	bl	8000150 <strlen>
 8008b80:	9016      	str	r0, [sp, #88]	; 0x58
 8008b82:	4658      	mov	r0, fp
 8008b84:	f002 fbde 	bl	800b344 <_localeconv_r>
 8008b88:	6883      	ldr	r3, [r0, #8]
 8008b8a:	212b      	movs	r1, #43	; 0x2b
 8008b8c:	930e      	str	r3, [sp, #56]	; 0x38
 8008b8e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008b90:	b12b      	cbz	r3, 8008b9e <_vfprintf_r+0x25e>
 8008b92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b94:	b11b      	cbz	r3, 8008b9e <_vfprintf_r+0x25e>
 8008b96:	781b      	ldrb	r3, [r3, #0]
 8008b98:	b10b      	cbz	r3, 8008b9e <_vfprintf_r+0x25e>
 8008b9a:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8008b9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008ba0:	e774      	b.n	8008a8c <_vfprintf_r+0x14c>
 8008ba2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1f9      	bne.n	8008b9e <_vfprintf_r+0x25e>
 8008baa:	2320      	movs	r3, #32
 8008bac:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008bb0:	e7f5      	b.n	8008b9e <_vfprintf_r+0x25e>
 8008bb2:	f048 0801 	orr.w	r8, r8, #1
 8008bb6:	e7f2      	b.n	8008b9e <_vfprintf_r+0x25e>
 8008bb8:	f856 3b04 	ldr.w	r3, [r6], #4
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	9314      	str	r3, [sp, #80]	; 0x50
 8008bc0:	daed      	bge.n	8008b9e <_vfprintf_r+0x25e>
 8008bc2:	425b      	negs	r3, r3
 8008bc4:	9314      	str	r3, [sp, #80]	; 0x50
 8008bc6:	f048 0804 	orr.w	r8, r8, #4
 8008bca:	e7e8      	b.n	8008b9e <_vfprintf_r+0x25e>
 8008bcc:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8008bd0:	e7e5      	b.n	8008b9e <_vfprintf_r+0x25e>
 8008bd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bd8:	2a2a      	cmp	r2, #42	; 0x2a
 8008bda:	920b      	str	r2, [sp, #44]	; 0x2c
 8008bdc:	d112      	bne.n	8008c04 <_vfprintf_r+0x2c4>
 8008bde:	f856 0b04 	ldr.w	r0, [r6], #4
 8008be2:	930f      	str	r3, [sp, #60]	; 0x3c
 8008be4:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8008be8:	9207      	str	r2, [sp, #28]
 8008bea:	e7d8      	b.n	8008b9e <_vfprintf_r+0x25e>
 8008bec:	9807      	ldr	r0, [sp, #28]
 8008bee:	fb07 2200 	mla	r2, r7, r0, r2
 8008bf2:	9207      	str	r2, [sp, #28]
 8008bf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bf8:	920b      	str	r2, [sp, #44]	; 0x2c
 8008bfa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008bfc:	3a30      	subs	r2, #48	; 0x30
 8008bfe:	2a09      	cmp	r2, #9
 8008c00:	d9f4      	bls.n	8008bec <_vfprintf_r+0x2ac>
 8008c02:	e748      	b.n	8008a96 <_vfprintf_r+0x156>
 8008c04:	2200      	movs	r2, #0
 8008c06:	9207      	str	r2, [sp, #28]
 8008c08:	e7f7      	b.n	8008bfa <_vfprintf_r+0x2ba>
 8008c0a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8008c0e:	e7c6      	b.n	8008b9e <_vfprintf_r+0x25e>
 8008c10:	2200      	movs	r2, #0
 8008c12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c14:	9214      	str	r2, [sp, #80]	; 0x50
 8008c16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c18:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008c1a:	3a30      	subs	r2, #48	; 0x30
 8008c1c:	fb07 2200 	mla	r2, r7, r0, r2
 8008c20:	9214      	str	r2, [sp, #80]	; 0x50
 8008c22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c26:	920b      	str	r2, [sp, #44]	; 0x2c
 8008c28:	3a30      	subs	r2, #48	; 0x30
 8008c2a:	2a09      	cmp	r2, #9
 8008c2c:	d9f3      	bls.n	8008c16 <_vfprintf_r+0x2d6>
 8008c2e:	e732      	b.n	8008a96 <_vfprintf_r+0x156>
 8008c30:	f048 0808 	orr.w	r8, r8, #8
 8008c34:	e7b3      	b.n	8008b9e <_vfprintf_r+0x25e>
 8008c36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c38:	781b      	ldrb	r3, [r3, #0]
 8008c3a:	2b68      	cmp	r3, #104	; 0x68
 8008c3c:	bf01      	itttt	eq
 8008c3e:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8008c40:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8008c44:	3301      	addeq	r3, #1
 8008c46:	930f      	streq	r3, [sp, #60]	; 0x3c
 8008c48:	bf18      	it	ne
 8008c4a:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8008c4e:	e7a6      	b.n	8008b9e <_vfprintf_r+0x25e>
 8008c50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	2b6c      	cmp	r3, #108	; 0x6c
 8008c56:	d105      	bne.n	8008c64 <_vfprintf_r+0x324>
 8008c58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c5e:	f048 0820 	orr.w	r8, r8, #32
 8008c62:	e79c      	b.n	8008b9e <_vfprintf_r+0x25e>
 8008c64:	f048 0810 	orr.w	r8, r8, #16
 8008c68:	e799      	b.n	8008b9e <_vfprintf_r+0x25e>
 8008c6a:	4632      	mov	r2, r6
 8008c6c:	2000      	movs	r0, #0
 8008c6e:	f852 3b04 	ldr.w	r3, [r2], #4
 8008c72:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008c76:	920a      	str	r2, [sp, #40]	; 0x28
 8008c78:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	4607      	mov	r7, r0
 8008c80:	4606      	mov	r6, r0
 8008c82:	4605      	mov	r5, r0
 8008c84:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8008c88:	9307      	str	r3, [sp, #28]
 8008c8a:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008c8e:	e1b4      	b.n	8008ffa <_vfprintf_r+0x6ba>
 8008c90:	f048 0810 	orr.w	r8, r8, #16
 8008c94:	f018 0f20 	tst.w	r8, #32
 8008c98:	d011      	beq.n	8008cbe <_vfprintf_r+0x37e>
 8008c9a:	3607      	adds	r6, #7
 8008c9c:	f026 0307 	bic.w	r3, r6, #7
 8008ca0:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008ca4:	930a      	str	r3, [sp, #40]	; 0x28
 8008ca6:	2e00      	cmp	r6, #0
 8008ca8:	f177 0300 	sbcs.w	r3, r7, #0
 8008cac:	da05      	bge.n	8008cba <_vfprintf_r+0x37a>
 8008cae:	232d      	movs	r3, #45	; 0x2d
 8008cb0:	4276      	negs	r6, r6
 8008cb2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008cb6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e388      	b.n	80093d0 <_vfprintf_r+0xa90>
 8008cbe:	1d33      	adds	r3, r6, #4
 8008cc0:	f018 0f10 	tst.w	r8, #16
 8008cc4:	930a      	str	r3, [sp, #40]	; 0x28
 8008cc6:	d002      	beq.n	8008cce <_vfprintf_r+0x38e>
 8008cc8:	6836      	ldr	r6, [r6, #0]
 8008cca:	17f7      	asrs	r7, r6, #31
 8008ccc:	e7eb      	b.n	8008ca6 <_vfprintf_r+0x366>
 8008cce:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008cd2:	6836      	ldr	r6, [r6, #0]
 8008cd4:	d001      	beq.n	8008cda <_vfprintf_r+0x39a>
 8008cd6:	b236      	sxth	r6, r6
 8008cd8:	e7f7      	b.n	8008cca <_vfprintf_r+0x38a>
 8008cda:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008cde:	bf18      	it	ne
 8008ce0:	b276      	sxtbne	r6, r6
 8008ce2:	e7f2      	b.n	8008cca <_vfprintf_r+0x38a>
 8008ce4:	3607      	adds	r6, #7
 8008ce6:	f026 0307 	bic.w	r3, r6, #7
 8008cea:	4619      	mov	r1, r3
 8008cec:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008cf0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008cf4:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8008cf8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008cfc:	910a      	str	r1, [sp, #40]	; 0x28
 8008cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8008d02:	4630      	mov	r0, r6
 8008d04:	4629      	mov	r1, r5
 8008d06:	4b3c      	ldr	r3, [pc, #240]	; (8008df8 <_vfprintf_r+0x4b8>)
 8008d08:	f7f7 fe80 	bl	8000a0c <__aeabi_dcmpun>
 8008d0c:	bb00      	cbnz	r0, 8008d50 <_vfprintf_r+0x410>
 8008d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d12:	4630      	mov	r0, r6
 8008d14:	4629      	mov	r1, r5
 8008d16:	4b38      	ldr	r3, [pc, #224]	; (8008df8 <_vfprintf_r+0x4b8>)
 8008d18:	f7f7 fe5a 	bl	80009d0 <__aeabi_dcmple>
 8008d1c:	b9c0      	cbnz	r0, 8008d50 <_vfprintf_r+0x410>
 8008d1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d22:	2200      	movs	r2, #0
 8008d24:	2300      	movs	r3, #0
 8008d26:	f7f7 fe49 	bl	80009bc <__aeabi_dcmplt>
 8008d2a:	b110      	cbz	r0, 8008d32 <_vfprintf_r+0x3f2>
 8008d2c:	232d      	movs	r3, #45	; 0x2d
 8008d2e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008d32:	4a32      	ldr	r2, [pc, #200]	; (8008dfc <_vfprintf_r+0x4bc>)
 8008d34:	4832      	ldr	r0, [pc, #200]	; (8008e00 <_vfprintf_r+0x4c0>)
 8008d36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d38:	2700      	movs	r7, #0
 8008d3a:	2b47      	cmp	r3, #71	; 0x47
 8008d3c:	bfd4      	ite	le
 8008d3e:	4691      	movle	r9, r2
 8008d40:	4681      	movgt	r9, r0
 8008d42:	2303      	movs	r3, #3
 8008d44:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8008d48:	9307      	str	r3, [sp, #28]
 8008d4a:	463e      	mov	r6, r7
 8008d4c:	f001 b80e 	b.w	8009d6c <_vfprintf_r+0x142c>
 8008d50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d54:	4610      	mov	r0, r2
 8008d56:	4619      	mov	r1, r3
 8008d58:	f7f7 fe58 	bl	8000a0c <__aeabi_dcmpun>
 8008d5c:	4607      	mov	r7, r0
 8008d5e:	b148      	cbz	r0, 8008d74 <_vfprintf_r+0x434>
 8008d60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d62:	4a28      	ldr	r2, [pc, #160]	; (8008e04 <_vfprintf_r+0x4c4>)
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	bfb8      	it	lt
 8008d68:	232d      	movlt	r3, #45	; 0x2d
 8008d6a:	4827      	ldr	r0, [pc, #156]	; (8008e08 <_vfprintf_r+0x4c8>)
 8008d6c:	bfb8      	it	lt
 8008d6e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8008d72:	e7e0      	b.n	8008d36 <_vfprintf_r+0x3f6>
 8008d74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d76:	f023 0320 	bic.w	r3, r3, #32
 8008d7a:	2b41      	cmp	r3, #65	; 0x41
 8008d7c:	930c      	str	r3, [sp, #48]	; 0x30
 8008d7e:	d12e      	bne.n	8008dde <_vfprintf_r+0x49e>
 8008d80:	2330      	movs	r3, #48	; 0x30
 8008d82:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008d86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d88:	f048 0802 	orr.w	r8, r8, #2
 8008d8c:	2b61      	cmp	r3, #97	; 0x61
 8008d8e:	bf0c      	ite	eq
 8008d90:	2378      	moveq	r3, #120	; 0x78
 8008d92:	2358      	movne	r3, #88	; 0x58
 8008d94:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008d98:	9b07      	ldr	r3, [sp, #28]
 8008d9a:	2b63      	cmp	r3, #99	; 0x63
 8008d9c:	dd36      	ble.n	8008e0c <_vfprintf_r+0x4cc>
 8008d9e:	4658      	mov	r0, fp
 8008da0:	1c59      	adds	r1, r3, #1
 8008da2:	f7fe f8c9 	bl	8006f38 <_malloc_r>
 8008da6:	4681      	mov	r9, r0
 8008da8:	2800      	cmp	r0, #0
 8008daa:	f040 8201 	bne.w	80091b0 <_vfprintf_r+0x870>
 8008dae:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008db2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008db6:	f8aa 300c 	strh.w	r3, [sl, #12]
 8008dba:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008dbe:	07d9      	lsls	r1, r3, #31
 8008dc0:	d407      	bmi.n	8008dd2 <_vfprintf_r+0x492>
 8008dc2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008dc6:	059a      	lsls	r2, r3, #22
 8008dc8:	d403      	bmi.n	8008dd2 <_vfprintf_r+0x492>
 8008dca:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008dce:	f002 fac0 	bl	800b352 <__retarget_lock_release_recursive>
 8008dd2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008dd6:	065b      	lsls	r3, r3, #25
 8008dd8:	f57f adf8 	bpl.w	80089cc <_vfprintf_r+0x8c>
 8008ddc:	e5f3      	b.n	80089c6 <_vfprintf_r+0x86>
 8008dde:	9b07      	ldr	r3, [sp, #28]
 8008de0:	3301      	adds	r3, #1
 8008de2:	f000 81e7 	beq.w	80091b4 <_vfprintf_r+0x874>
 8008de6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008de8:	2b47      	cmp	r3, #71	; 0x47
 8008dea:	d111      	bne.n	8008e10 <_vfprintf_r+0x4d0>
 8008dec:	9b07      	ldr	r3, [sp, #28]
 8008dee:	b97b      	cbnz	r3, 8008e10 <_vfprintf_r+0x4d0>
 8008df0:	461f      	mov	r7, r3
 8008df2:	2301      	movs	r3, #1
 8008df4:	9307      	str	r3, [sp, #28]
 8008df6:	e00b      	b.n	8008e10 <_vfprintf_r+0x4d0>
 8008df8:	7fefffff 	.word	0x7fefffff
 8008dfc:	0800f40c 	.word	0x0800f40c
 8008e00:	0800f410 	.word	0x0800f410
 8008e04:	0800f414 	.word	0x0800f414
 8008e08:	0800f418 	.word	0x0800f418
 8008e0c:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008e10:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8008e14:	9315      	str	r3, [sp, #84]	; 0x54
 8008e16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e18:	1e1d      	subs	r5, r3, #0
 8008e1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e1c:	9308      	str	r3, [sp, #32]
 8008e1e:	bfb7      	itett	lt
 8008e20:	462b      	movlt	r3, r5
 8008e22:	2300      	movge	r3, #0
 8008e24:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8008e28:	232d      	movlt	r3, #45	; 0x2d
 8008e2a:	931c      	str	r3, [sp, #112]	; 0x70
 8008e2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e2e:	2b41      	cmp	r3, #65	; 0x41
 8008e30:	f040 81d8 	bne.w	80091e4 <_vfprintf_r+0x8a4>
 8008e34:	aa20      	add	r2, sp, #128	; 0x80
 8008e36:	4629      	mov	r1, r5
 8008e38:	9808      	ldr	r0, [sp, #32]
 8008e3a:	f003 f80b 	bl	800be54 <frexp>
 8008e3e:	2200      	movs	r2, #0
 8008e40:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008e44:	f7f7 fb48 	bl	80004d8 <__aeabi_dmul>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	460b      	mov	r3, r1
 8008e4c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008e50:	2200      	movs	r2, #0
 8008e52:	2300      	movs	r3, #0
 8008e54:	f7f7 fda8 	bl	80009a8 <__aeabi_dcmpeq>
 8008e58:	b108      	cbz	r0, 8008e5e <_vfprintf_r+0x51e>
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	9320      	str	r3, [sp, #128]	; 0x80
 8008e5e:	4bb2      	ldr	r3, [pc, #712]	; (8009128 <_vfprintf_r+0x7e8>)
 8008e60:	4eb2      	ldr	r6, [pc, #712]	; (800912c <_vfprintf_r+0x7ec>)
 8008e62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e64:	464d      	mov	r5, r9
 8008e66:	2a61      	cmp	r2, #97	; 0x61
 8008e68:	bf18      	it	ne
 8008e6a:	461e      	movne	r6, r3
 8008e6c:	9b07      	ldr	r3, [sp, #28]
 8008e6e:	9617      	str	r6, [sp, #92]	; 0x5c
 8008e70:	1e5e      	subs	r6, r3, #1
 8008e72:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008e76:	2200      	movs	r2, #0
 8008e78:	4bad      	ldr	r3, [pc, #692]	; (8009130 <_vfprintf_r+0x7f0>)
 8008e7a:	f7f7 fb2d 	bl	80004d8 <__aeabi_dmul>
 8008e7e:	4602      	mov	r2, r0
 8008e80:	460b      	mov	r3, r1
 8008e82:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008e86:	f7f7 fdd7 	bl	8000a38 <__aeabi_d2iz>
 8008e8a:	901d      	str	r0, [sp, #116]	; 0x74
 8008e8c:	f7f7 faba 	bl	8000404 <__aeabi_i2d>
 8008e90:	4602      	mov	r2, r0
 8008e92:	460b      	mov	r3, r1
 8008e94:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008e98:	f7f7 f966 	bl	8000168 <__aeabi_dsub>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	460b      	mov	r3, r1
 8008ea0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008ea4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ea6:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008ea8:	960d      	str	r6, [sp, #52]	; 0x34
 8008eaa:	5c9b      	ldrb	r3, [r3, r2]
 8008eac:	f805 3b01 	strb.w	r3, [r5], #1
 8008eb0:	1c73      	adds	r3, r6, #1
 8008eb2:	d006      	beq.n	8008ec2 <_vfprintf_r+0x582>
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	3e01      	subs	r6, #1
 8008eba:	f7f7 fd75 	bl	80009a8 <__aeabi_dcmpeq>
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	d0d7      	beq.n	8008e72 <_vfprintf_r+0x532>
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ec8:	4b9a      	ldr	r3, [pc, #616]	; (8009134 <_vfprintf_r+0x7f4>)
 8008eca:	f7f7 fd95 	bl	80009f8 <__aeabi_dcmpgt>
 8008ece:	b960      	cbnz	r0, 8008eea <_vfprintf_r+0x5aa>
 8008ed0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	4b97      	ldr	r3, [pc, #604]	; (8009134 <_vfprintf_r+0x7f4>)
 8008ed8:	f7f7 fd66 	bl	80009a8 <__aeabi_dcmpeq>
 8008edc:	2800      	cmp	r0, #0
 8008ede:	f000 817c 	beq.w	80091da <_vfprintf_r+0x89a>
 8008ee2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008ee4:	07da      	lsls	r2, r3, #31
 8008ee6:	f140 8178 	bpl.w	80091da <_vfprintf_r+0x89a>
 8008eea:	2030      	movs	r0, #48	; 0x30
 8008eec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008eee:	9524      	str	r5, [sp, #144]	; 0x90
 8008ef0:	7bd9      	ldrb	r1, [r3, #15]
 8008ef2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008ef4:	1e53      	subs	r3, r2, #1
 8008ef6:	9324      	str	r3, [sp, #144]	; 0x90
 8008ef8:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008efc:	428b      	cmp	r3, r1
 8008efe:	f000 815b 	beq.w	80091b8 <_vfprintf_r+0x878>
 8008f02:	2b39      	cmp	r3, #57	; 0x39
 8008f04:	bf0b      	itete	eq
 8008f06:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8008f08:	3301      	addne	r3, #1
 8008f0a:	7a9b      	ldrbeq	r3, [r3, #10]
 8008f0c:	b2db      	uxtbne	r3, r3
 8008f0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008f12:	eba5 0309 	sub.w	r3, r5, r9
 8008f16:	9308      	str	r3, [sp, #32]
 8008f18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f1a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008f1c:	2b47      	cmp	r3, #71	; 0x47
 8008f1e:	f040 81ae 	bne.w	800927e <_vfprintf_r+0x93e>
 8008f22:	1ceb      	adds	r3, r5, #3
 8008f24:	db03      	blt.n	8008f2e <_vfprintf_r+0x5ee>
 8008f26:	9b07      	ldr	r3, [sp, #28]
 8008f28:	429d      	cmp	r5, r3
 8008f2a:	f340 81d3 	ble.w	80092d4 <_vfprintf_r+0x994>
 8008f2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f30:	3b02      	subs	r3, #2
 8008f32:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f34:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f36:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8008f3a:	f021 0120 	bic.w	r1, r1, #32
 8008f3e:	2941      	cmp	r1, #65	; 0x41
 8008f40:	bf08      	it	eq
 8008f42:	320f      	addeq	r2, #15
 8008f44:	f105 33ff 	add.w	r3, r5, #4294967295
 8008f48:	bf06      	itte	eq
 8008f4a:	b2d2      	uxtbeq	r2, r2
 8008f4c:	2101      	moveq	r1, #1
 8008f4e:	2100      	movne	r1, #0
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8008f56:	bfb4      	ite	lt
 8008f58:	222d      	movlt	r2, #45	; 0x2d
 8008f5a:	222b      	movge	r2, #43	; 0x2b
 8008f5c:	9320      	str	r3, [sp, #128]	; 0x80
 8008f5e:	bfb8      	it	lt
 8008f60:	f1c5 0301 	rsblt	r3, r5, #1
 8008f64:	2b09      	cmp	r3, #9
 8008f66:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8008f6a:	f340 81a1 	ble.w	80092b0 <_vfprintf_r+0x970>
 8008f6e:	260a      	movs	r6, #10
 8008f70:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8008f74:	fb93 f5f6 	sdiv	r5, r3, r6
 8008f78:	4611      	mov	r1, r2
 8008f7a:	fb06 3015 	mls	r0, r6, r5, r3
 8008f7e:	3030      	adds	r0, #48	; 0x30
 8008f80:	f801 0c01 	strb.w	r0, [r1, #-1]
 8008f84:	4618      	mov	r0, r3
 8008f86:	2863      	cmp	r0, #99	; 0x63
 8008f88:	462b      	mov	r3, r5
 8008f8a:	f102 32ff 	add.w	r2, r2, #4294967295
 8008f8e:	dcf1      	bgt.n	8008f74 <_vfprintf_r+0x634>
 8008f90:	3330      	adds	r3, #48	; 0x30
 8008f92:	1e88      	subs	r0, r1, #2
 8008f94:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008f98:	4603      	mov	r3, r0
 8008f9a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008f9e:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8008fa2:	42ab      	cmp	r3, r5
 8008fa4:	f0c0 817f 	bcc.w	80092a6 <_vfprintf_r+0x966>
 8008fa8:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8008fac:	1a52      	subs	r2, r2, r1
 8008fae:	42a8      	cmp	r0, r5
 8008fb0:	bf88      	it	hi
 8008fb2:	2200      	movhi	r2, #0
 8008fb4:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8008fb8:	441a      	add	r2, r3
 8008fba:	ab22      	add	r3, sp, #136	; 0x88
 8008fbc:	1ad3      	subs	r3, r2, r3
 8008fbe:	9a08      	ldr	r2, [sp, #32]
 8008fc0:	931a      	str	r3, [sp, #104]	; 0x68
 8008fc2:	2a01      	cmp	r2, #1
 8008fc4:	4413      	add	r3, r2
 8008fc6:	9307      	str	r3, [sp, #28]
 8008fc8:	dc02      	bgt.n	8008fd0 <_vfprintf_r+0x690>
 8008fca:	f018 0f01 	tst.w	r8, #1
 8008fce:	d003      	beq.n	8008fd8 <_vfprintf_r+0x698>
 8008fd0:	9b07      	ldr	r3, [sp, #28]
 8008fd2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008fd4:	4413      	add	r3, r2
 8008fd6:	9307      	str	r3, [sp, #28]
 8008fd8:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8008fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fe0:	9315      	str	r3, [sp, #84]	; 0x54
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	461d      	mov	r5, r3
 8008fe6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8008fea:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008fec:	b113      	cbz	r3, 8008ff4 <_vfprintf_r+0x6b4>
 8008fee:	232d      	movs	r3, #45	; 0x2d
 8008ff0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008ff4:	2600      	movs	r6, #0
 8008ff6:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8008ffa:	9b07      	ldr	r3, [sp, #28]
 8008ffc:	42b3      	cmp	r3, r6
 8008ffe:	bfb8      	it	lt
 8009000:	4633      	movlt	r3, r6
 8009002:	9315      	str	r3, [sp, #84]	; 0x54
 8009004:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009008:	b113      	cbz	r3, 8009010 <_vfprintf_r+0x6d0>
 800900a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800900c:	3301      	adds	r3, #1
 800900e:	9315      	str	r3, [sp, #84]	; 0x54
 8009010:	f018 0302 	ands.w	r3, r8, #2
 8009014:	931c      	str	r3, [sp, #112]	; 0x70
 8009016:	bf1e      	ittt	ne
 8009018:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800901a:	3302      	addne	r3, #2
 800901c:	9315      	strne	r3, [sp, #84]	; 0x54
 800901e:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8009022:	931d      	str	r3, [sp, #116]	; 0x74
 8009024:	d121      	bne.n	800906a <_vfprintf_r+0x72a>
 8009026:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800902a:	1a9b      	subs	r3, r3, r2
 800902c:	2b00      	cmp	r3, #0
 800902e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009030:	dd1b      	ble.n	800906a <_vfprintf_r+0x72a>
 8009032:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009036:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009038:	3301      	adds	r3, #1
 800903a:	2810      	cmp	r0, #16
 800903c:	483e      	ldr	r0, [pc, #248]	; (8009138 <_vfprintf_r+0x7f8>)
 800903e:	f104 0108 	add.w	r1, r4, #8
 8009042:	6020      	str	r0, [r4, #0]
 8009044:	f300 82df 	bgt.w	8009606 <_vfprintf_r+0xcc6>
 8009048:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800904a:	2b07      	cmp	r3, #7
 800904c:	4402      	add	r2, r0
 800904e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009052:	6060      	str	r0, [r4, #4]
 8009054:	f340 82ec 	ble.w	8009630 <_vfprintf_r+0xcf0>
 8009058:	4651      	mov	r1, sl
 800905a:	4658      	mov	r0, fp
 800905c:	aa26      	add	r2, sp, #152	; 0x98
 800905e:	f002 fffe 	bl	800c05e <__sprint_r>
 8009062:	2800      	cmp	r0, #0
 8009064:	f040 8622 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009068:	ac29      	add	r4, sp, #164	; 0xa4
 800906a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800906e:	b173      	cbz	r3, 800908e <_vfprintf_r+0x74e>
 8009070:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009074:	6023      	str	r3, [r4, #0]
 8009076:	2301      	movs	r3, #1
 8009078:	6063      	str	r3, [r4, #4]
 800907a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800907c:	3301      	adds	r3, #1
 800907e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009080:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009082:	3301      	adds	r3, #1
 8009084:	2b07      	cmp	r3, #7
 8009086:	9327      	str	r3, [sp, #156]	; 0x9c
 8009088:	f300 82d4 	bgt.w	8009634 <_vfprintf_r+0xcf4>
 800908c:	3408      	adds	r4, #8
 800908e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009090:	b16b      	cbz	r3, 80090ae <_vfprintf_r+0x76e>
 8009092:	ab1f      	add	r3, sp, #124	; 0x7c
 8009094:	6023      	str	r3, [r4, #0]
 8009096:	2302      	movs	r3, #2
 8009098:	6063      	str	r3, [r4, #4]
 800909a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800909c:	3302      	adds	r3, #2
 800909e:	9328      	str	r3, [sp, #160]	; 0xa0
 80090a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090a2:	3301      	adds	r3, #1
 80090a4:	2b07      	cmp	r3, #7
 80090a6:	9327      	str	r3, [sp, #156]	; 0x9c
 80090a8:	f300 82ce 	bgt.w	8009648 <_vfprintf_r+0xd08>
 80090ac:	3408      	adds	r4, #8
 80090ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80090b0:	2b80      	cmp	r3, #128	; 0x80
 80090b2:	d121      	bne.n	80090f8 <_vfprintf_r+0x7b8>
 80090b4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80090b8:	1a9b      	subs	r3, r3, r2
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	9317      	str	r3, [sp, #92]	; 0x5c
 80090be:	dd1b      	ble.n	80090f8 <_vfprintf_r+0x7b8>
 80090c0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80090c4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80090c6:	3301      	adds	r3, #1
 80090c8:	2810      	cmp	r0, #16
 80090ca:	481c      	ldr	r0, [pc, #112]	; (800913c <_vfprintf_r+0x7fc>)
 80090cc:	f104 0108 	add.w	r1, r4, #8
 80090d0:	6020      	str	r0, [r4, #0]
 80090d2:	f300 82c3 	bgt.w	800965c <_vfprintf_r+0xd1c>
 80090d6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80090d8:	2b07      	cmp	r3, #7
 80090da:	4402      	add	r2, r0
 80090dc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80090e0:	6060      	str	r0, [r4, #4]
 80090e2:	f340 82d0 	ble.w	8009686 <_vfprintf_r+0xd46>
 80090e6:	4651      	mov	r1, sl
 80090e8:	4658      	mov	r0, fp
 80090ea:	aa26      	add	r2, sp, #152	; 0x98
 80090ec:	f002 ffb7 	bl	800c05e <__sprint_r>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	f040 85db 	bne.w	8009cac <_vfprintf_r+0x136c>
 80090f6:	ac29      	add	r4, sp, #164	; 0xa4
 80090f8:	9b07      	ldr	r3, [sp, #28]
 80090fa:	1af6      	subs	r6, r6, r3
 80090fc:	2e00      	cmp	r6, #0
 80090fe:	dd28      	ble.n	8009152 <_vfprintf_r+0x812>
 8009100:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009104:	480d      	ldr	r0, [pc, #52]	; (800913c <_vfprintf_r+0x7fc>)
 8009106:	2e10      	cmp	r6, #16
 8009108:	f103 0301 	add.w	r3, r3, #1
 800910c:	f104 0108 	add.w	r1, r4, #8
 8009110:	6020      	str	r0, [r4, #0]
 8009112:	f300 82ba 	bgt.w	800968a <_vfprintf_r+0xd4a>
 8009116:	6066      	str	r6, [r4, #4]
 8009118:	2b07      	cmp	r3, #7
 800911a:	4416      	add	r6, r2
 800911c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009120:	f340 82c6 	ble.w	80096b0 <_vfprintf_r+0xd70>
 8009124:	e00c      	b.n	8009140 <_vfprintf_r+0x800>
 8009126:	bf00      	nop
 8009128:	0800f42d 	.word	0x0800f42d
 800912c:	0800f41c 	.word	0x0800f41c
 8009130:	40300000 	.word	0x40300000
 8009134:	3fe00000 	.word	0x3fe00000
 8009138:	0800f460 	.word	0x0800f460
 800913c:	0800f470 	.word	0x0800f470
 8009140:	4651      	mov	r1, sl
 8009142:	4658      	mov	r0, fp
 8009144:	aa26      	add	r2, sp, #152	; 0x98
 8009146:	f002 ff8a 	bl	800c05e <__sprint_r>
 800914a:	2800      	cmp	r0, #0
 800914c:	f040 85ae 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009150:	ac29      	add	r4, sp, #164	; 0xa4
 8009152:	f418 7f80 	tst.w	r8, #256	; 0x100
 8009156:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8009158:	f040 82b0 	bne.w	80096bc <_vfprintf_r+0xd7c>
 800915c:	9b07      	ldr	r3, [sp, #28]
 800915e:	f8c4 9000 	str.w	r9, [r4]
 8009162:	441e      	add	r6, r3
 8009164:	6063      	str	r3, [r4, #4]
 8009166:	9628      	str	r6, [sp, #160]	; 0xa0
 8009168:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800916a:	3301      	adds	r3, #1
 800916c:	2b07      	cmp	r3, #7
 800916e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009170:	f300 82ea 	bgt.w	8009748 <_vfprintf_r+0xe08>
 8009174:	3408      	adds	r4, #8
 8009176:	f018 0f04 	tst.w	r8, #4
 800917a:	f040 8578 	bne.w	8009c6e <_vfprintf_r+0x132e>
 800917e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8009182:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009184:	428a      	cmp	r2, r1
 8009186:	bfac      	ite	ge
 8009188:	189b      	addge	r3, r3, r2
 800918a:	185b      	addlt	r3, r3, r1
 800918c:	9313      	str	r3, [sp, #76]	; 0x4c
 800918e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009190:	b13b      	cbz	r3, 80091a2 <_vfprintf_r+0x862>
 8009192:	4651      	mov	r1, sl
 8009194:	4658      	mov	r0, fp
 8009196:	aa26      	add	r2, sp, #152	; 0x98
 8009198:	f002 ff61 	bl	800c05e <__sprint_r>
 800919c:	2800      	cmp	r0, #0
 800919e:	f040 8585 	bne.w	8009cac <_vfprintf_r+0x136c>
 80091a2:	2300      	movs	r3, #0
 80091a4:	9327      	str	r3, [sp, #156]	; 0x9c
 80091a6:	2f00      	cmp	r7, #0
 80091a8:	f040 859c 	bne.w	8009ce4 <_vfprintf_r+0x13a4>
 80091ac:	ac29      	add	r4, sp, #164	; 0xa4
 80091ae:	e0e7      	b.n	8009380 <_vfprintf_r+0xa40>
 80091b0:	4607      	mov	r7, r0
 80091b2:	e62d      	b.n	8008e10 <_vfprintf_r+0x4d0>
 80091b4:	2306      	movs	r3, #6
 80091b6:	e61d      	b.n	8008df4 <_vfprintf_r+0x4b4>
 80091b8:	f802 0c01 	strb.w	r0, [r2, #-1]
 80091bc:	e699      	b.n	8008ef2 <_vfprintf_r+0x5b2>
 80091be:	f803 0b01 	strb.w	r0, [r3], #1
 80091c2:	1aca      	subs	r2, r1, r3
 80091c4:	2a00      	cmp	r2, #0
 80091c6:	dafa      	bge.n	80091be <_vfprintf_r+0x87e>
 80091c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091cc:	3201      	adds	r2, #1
 80091ce:	f103 0301 	add.w	r3, r3, #1
 80091d2:	bfb8      	it	lt
 80091d4:	2300      	movlt	r3, #0
 80091d6:	441d      	add	r5, r3
 80091d8:	e69b      	b.n	8008f12 <_vfprintf_r+0x5d2>
 80091da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091dc:	462b      	mov	r3, r5
 80091de:	2030      	movs	r0, #48	; 0x30
 80091e0:	18a9      	adds	r1, r5, r2
 80091e2:	e7ee      	b.n	80091c2 <_vfprintf_r+0x882>
 80091e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091e6:	2b46      	cmp	r3, #70	; 0x46
 80091e8:	d005      	beq.n	80091f6 <_vfprintf_r+0x8b6>
 80091ea:	2b45      	cmp	r3, #69	; 0x45
 80091ec:	d11b      	bne.n	8009226 <_vfprintf_r+0x8e6>
 80091ee:	9b07      	ldr	r3, [sp, #28]
 80091f0:	1c5e      	adds	r6, r3, #1
 80091f2:	2302      	movs	r3, #2
 80091f4:	e001      	b.n	80091fa <_vfprintf_r+0x8ba>
 80091f6:	2303      	movs	r3, #3
 80091f8:	9e07      	ldr	r6, [sp, #28]
 80091fa:	aa24      	add	r2, sp, #144	; 0x90
 80091fc:	9204      	str	r2, [sp, #16]
 80091fe:	aa21      	add	r2, sp, #132	; 0x84
 8009200:	9203      	str	r2, [sp, #12]
 8009202:	aa20      	add	r2, sp, #128	; 0x80
 8009204:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009208:	9300      	str	r3, [sp, #0]
 800920a:	4658      	mov	r0, fp
 800920c:	462b      	mov	r3, r5
 800920e:	9a08      	ldr	r2, [sp, #32]
 8009210:	f000 ff26 	bl	800a060 <_dtoa_r>
 8009214:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009216:	4681      	mov	r9, r0
 8009218:	2b47      	cmp	r3, #71	; 0x47
 800921a:	d106      	bne.n	800922a <_vfprintf_r+0x8ea>
 800921c:	f018 0f01 	tst.w	r8, #1
 8009220:	d103      	bne.n	800922a <_vfprintf_r+0x8ea>
 8009222:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009224:	e675      	b.n	8008f12 <_vfprintf_r+0x5d2>
 8009226:	9e07      	ldr	r6, [sp, #28]
 8009228:	e7e3      	b.n	80091f2 <_vfprintf_r+0x8b2>
 800922a:	eb09 0306 	add.w	r3, r9, r6
 800922e:	930d      	str	r3, [sp, #52]	; 0x34
 8009230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009232:	2b46      	cmp	r3, #70	; 0x46
 8009234:	d111      	bne.n	800925a <_vfprintf_r+0x91a>
 8009236:	f899 3000 	ldrb.w	r3, [r9]
 800923a:	2b30      	cmp	r3, #48	; 0x30
 800923c:	d109      	bne.n	8009252 <_vfprintf_r+0x912>
 800923e:	2200      	movs	r2, #0
 8009240:	2300      	movs	r3, #0
 8009242:	4629      	mov	r1, r5
 8009244:	9808      	ldr	r0, [sp, #32]
 8009246:	f7f7 fbaf 	bl	80009a8 <__aeabi_dcmpeq>
 800924a:	b910      	cbnz	r0, 8009252 <_vfprintf_r+0x912>
 800924c:	f1c6 0601 	rsb	r6, r6, #1
 8009250:	9620      	str	r6, [sp, #128]	; 0x80
 8009252:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009254:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009256:	441a      	add	r2, r3
 8009258:	920d      	str	r2, [sp, #52]	; 0x34
 800925a:	2200      	movs	r2, #0
 800925c:	2300      	movs	r3, #0
 800925e:	4629      	mov	r1, r5
 8009260:	9808      	ldr	r0, [sp, #32]
 8009262:	f7f7 fba1 	bl	80009a8 <__aeabi_dcmpeq>
 8009266:	b108      	cbz	r0, 800926c <_vfprintf_r+0x92c>
 8009268:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800926a:	9324      	str	r3, [sp, #144]	; 0x90
 800926c:	2230      	movs	r2, #48	; 0x30
 800926e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009270:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009272:	4299      	cmp	r1, r3
 8009274:	d9d5      	bls.n	8009222 <_vfprintf_r+0x8e2>
 8009276:	1c59      	adds	r1, r3, #1
 8009278:	9124      	str	r1, [sp, #144]	; 0x90
 800927a:	701a      	strb	r2, [r3, #0]
 800927c:	e7f7      	b.n	800926e <_vfprintf_r+0x92e>
 800927e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009280:	2b46      	cmp	r3, #70	; 0x46
 8009282:	f47f ae57 	bne.w	8008f34 <_vfprintf_r+0x5f4>
 8009286:	9a07      	ldr	r2, [sp, #28]
 8009288:	f008 0301 	and.w	r3, r8, #1
 800928c:	2d00      	cmp	r5, #0
 800928e:	ea43 0302 	orr.w	r3, r3, r2
 8009292:	dd1a      	ble.n	80092ca <_vfprintf_r+0x98a>
 8009294:	2b00      	cmp	r3, #0
 8009296:	d034      	beq.n	8009302 <_vfprintf_r+0x9c2>
 8009298:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800929a:	18eb      	adds	r3, r5, r3
 800929c:	441a      	add	r2, r3
 800929e:	9207      	str	r2, [sp, #28]
 80092a0:	2366      	movs	r3, #102	; 0x66
 80092a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80092a4:	e033      	b.n	800930e <_vfprintf_r+0x9ce>
 80092a6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80092aa:	f802 6b01 	strb.w	r6, [r2], #1
 80092ae:	e678      	b.n	8008fa2 <_vfprintf_r+0x662>
 80092b0:	b941      	cbnz	r1, 80092c4 <_vfprintf_r+0x984>
 80092b2:	2230      	movs	r2, #48	; 0x30
 80092b4:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80092b8:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80092bc:	3330      	adds	r3, #48	; 0x30
 80092be:	f802 3b01 	strb.w	r3, [r2], #1
 80092c2:	e67a      	b.n	8008fba <_vfprintf_r+0x67a>
 80092c4:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80092c8:	e7f8      	b.n	80092bc <_vfprintf_r+0x97c>
 80092ca:	b1e3      	cbz	r3, 8009306 <_vfprintf_r+0x9c6>
 80092cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092ce:	9a07      	ldr	r2, [sp, #28]
 80092d0:	3301      	adds	r3, #1
 80092d2:	e7e3      	b.n	800929c <_vfprintf_r+0x95c>
 80092d4:	9b08      	ldr	r3, [sp, #32]
 80092d6:	429d      	cmp	r5, r3
 80092d8:	db07      	blt.n	80092ea <_vfprintf_r+0x9aa>
 80092da:	f018 0f01 	tst.w	r8, #1
 80092de:	d02d      	beq.n	800933c <_vfprintf_r+0x9fc>
 80092e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092e2:	18eb      	adds	r3, r5, r3
 80092e4:	9307      	str	r3, [sp, #28]
 80092e6:	2367      	movs	r3, #103	; 0x67
 80092e8:	e7db      	b.n	80092a2 <_vfprintf_r+0x962>
 80092ea:	9b08      	ldr	r3, [sp, #32]
 80092ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80092ee:	2d00      	cmp	r5, #0
 80092f0:	4413      	add	r3, r2
 80092f2:	9307      	str	r3, [sp, #28]
 80092f4:	dcf7      	bgt.n	80092e6 <_vfprintf_r+0x9a6>
 80092f6:	9a07      	ldr	r2, [sp, #28]
 80092f8:	f1c5 0301 	rsb	r3, r5, #1
 80092fc:	441a      	add	r2, r3
 80092fe:	4613      	mov	r3, r2
 8009300:	e7f0      	b.n	80092e4 <_vfprintf_r+0x9a4>
 8009302:	9507      	str	r5, [sp, #28]
 8009304:	e7cc      	b.n	80092a0 <_vfprintf_r+0x960>
 8009306:	2366      	movs	r3, #102	; 0x66
 8009308:	930b      	str	r3, [sp, #44]	; 0x2c
 800930a:	2301      	movs	r3, #1
 800930c:	9307      	str	r3, [sp, #28]
 800930e:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8009312:	930d      	str	r3, [sp, #52]	; 0x34
 8009314:	d025      	beq.n	8009362 <_vfprintf_r+0xa22>
 8009316:	2300      	movs	r3, #0
 8009318:	2d00      	cmp	r5, #0
 800931a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800931e:	f77f ae64 	ble.w	8008fea <_vfprintf_r+0x6aa>
 8009322:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009324:	781b      	ldrb	r3, [r3, #0]
 8009326:	2bff      	cmp	r3, #255	; 0xff
 8009328:	d10a      	bne.n	8009340 <_vfprintf_r+0xa00>
 800932a:	9907      	ldr	r1, [sp, #28]
 800932c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009330:	4413      	add	r3, r2
 8009332:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009334:	fb02 1303 	mla	r3, r2, r3, r1
 8009338:	9307      	str	r3, [sp, #28]
 800933a:	e656      	b.n	8008fea <_vfprintf_r+0x6aa>
 800933c:	9507      	str	r5, [sp, #28]
 800933e:	e7d2      	b.n	80092e6 <_vfprintf_r+0x9a6>
 8009340:	42ab      	cmp	r3, r5
 8009342:	daf2      	bge.n	800932a <_vfprintf_r+0x9ea>
 8009344:	1aed      	subs	r5, r5, r3
 8009346:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009348:	785b      	ldrb	r3, [r3, #1]
 800934a:	b133      	cbz	r3, 800935a <_vfprintf_r+0xa1a>
 800934c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800934e:	3301      	adds	r3, #1
 8009350:	930d      	str	r3, [sp, #52]	; 0x34
 8009352:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009354:	3301      	adds	r3, #1
 8009356:	930e      	str	r3, [sp, #56]	; 0x38
 8009358:	e7e3      	b.n	8009322 <_vfprintf_r+0x9e2>
 800935a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800935c:	3301      	adds	r3, #1
 800935e:	930c      	str	r3, [sp, #48]	; 0x30
 8009360:	e7df      	b.n	8009322 <_vfprintf_r+0x9e2>
 8009362:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009364:	930c      	str	r3, [sp, #48]	; 0x30
 8009366:	e640      	b.n	8008fea <_vfprintf_r+0x6aa>
 8009368:	4632      	mov	r2, r6
 800936a:	f852 3b04 	ldr.w	r3, [r2], #4
 800936e:	f018 0f20 	tst.w	r8, #32
 8009372:	920a      	str	r2, [sp, #40]	; 0x28
 8009374:	d009      	beq.n	800938a <_vfprintf_r+0xa4a>
 8009376:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009378:	4610      	mov	r0, r2
 800937a:	17d1      	asrs	r1, r2, #31
 800937c:	e9c3 0100 	strd	r0, r1, [r3]
 8009380:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009382:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8009386:	f7ff bb5a 	b.w	8008a3e <_vfprintf_r+0xfe>
 800938a:	f018 0f10 	tst.w	r8, #16
 800938e:	d002      	beq.n	8009396 <_vfprintf_r+0xa56>
 8009390:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009392:	601a      	str	r2, [r3, #0]
 8009394:	e7f4      	b.n	8009380 <_vfprintf_r+0xa40>
 8009396:	f018 0f40 	tst.w	r8, #64	; 0x40
 800939a:	d002      	beq.n	80093a2 <_vfprintf_r+0xa62>
 800939c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800939e:	801a      	strh	r2, [r3, #0]
 80093a0:	e7ee      	b.n	8009380 <_vfprintf_r+0xa40>
 80093a2:	f418 7f00 	tst.w	r8, #512	; 0x200
 80093a6:	d0f3      	beq.n	8009390 <_vfprintf_r+0xa50>
 80093a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80093aa:	701a      	strb	r2, [r3, #0]
 80093ac:	e7e8      	b.n	8009380 <_vfprintf_r+0xa40>
 80093ae:	f048 0810 	orr.w	r8, r8, #16
 80093b2:	f018 0f20 	tst.w	r8, #32
 80093b6:	d01e      	beq.n	80093f6 <_vfprintf_r+0xab6>
 80093b8:	3607      	adds	r6, #7
 80093ba:	f026 0307 	bic.w	r3, r6, #7
 80093be:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80093c2:	930a      	str	r3, [sp, #40]	; 0x28
 80093c4:	2300      	movs	r3, #0
 80093c6:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80093ca:	2200      	movs	r2, #0
 80093cc:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80093d0:	9a07      	ldr	r2, [sp, #28]
 80093d2:	3201      	adds	r2, #1
 80093d4:	f000 849b 	beq.w	8009d0e <_vfprintf_r+0x13ce>
 80093d8:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 80093dc:	920c      	str	r2, [sp, #48]	; 0x30
 80093de:	ea56 0207 	orrs.w	r2, r6, r7
 80093e2:	f040 849a 	bne.w	8009d1a <_vfprintf_r+0x13da>
 80093e6:	9a07      	ldr	r2, [sp, #28]
 80093e8:	2a00      	cmp	r2, #0
 80093ea:	f000 80f5 	beq.w	80095d8 <_vfprintf_r+0xc98>
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	f040 8496 	bne.w	8009d20 <_vfprintf_r+0x13e0>
 80093f4:	e097      	b.n	8009526 <_vfprintf_r+0xbe6>
 80093f6:	1d33      	adds	r3, r6, #4
 80093f8:	f018 0f10 	tst.w	r8, #16
 80093fc:	930a      	str	r3, [sp, #40]	; 0x28
 80093fe:	d001      	beq.n	8009404 <_vfprintf_r+0xac4>
 8009400:	6836      	ldr	r6, [r6, #0]
 8009402:	e003      	b.n	800940c <_vfprintf_r+0xacc>
 8009404:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009408:	d002      	beq.n	8009410 <_vfprintf_r+0xad0>
 800940a:	8836      	ldrh	r6, [r6, #0]
 800940c:	2700      	movs	r7, #0
 800940e:	e7d9      	b.n	80093c4 <_vfprintf_r+0xa84>
 8009410:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009414:	d0f4      	beq.n	8009400 <_vfprintf_r+0xac0>
 8009416:	7836      	ldrb	r6, [r6, #0]
 8009418:	e7f8      	b.n	800940c <_vfprintf_r+0xacc>
 800941a:	4633      	mov	r3, r6
 800941c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009420:	2278      	movs	r2, #120	; 0x78
 8009422:	930a      	str	r3, [sp, #40]	; 0x28
 8009424:	f647 0330 	movw	r3, #30768	; 0x7830
 8009428:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800942c:	4ba1      	ldr	r3, [pc, #644]	; (80096b4 <_vfprintf_r+0xd74>)
 800942e:	2700      	movs	r7, #0
 8009430:	931b      	str	r3, [sp, #108]	; 0x6c
 8009432:	f048 0802 	orr.w	r8, r8, #2
 8009436:	2302      	movs	r3, #2
 8009438:	920b      	str	r2, [sp, #44]	; 0x2c
 800943a:	e7c6      	b.n	80093ca <_vfprintf_r+0xa8a>
 800943c:	4633      	mov	r3, r6
 800943e:	2500      	movs	r5, #0
 8009440:	f853 9b04 	ldr.w	r9, [r3], #4
 8009444:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8009448:	930a      	str	r3, [sp, #40]	; 0x28
 800944a:	9b07      	ldr	r3, [sp, #28]
 800944c:	1c5e      	adds	r6, r3, #1
 800944e:	d010      	beq.n	8009472 <_vfprintf_r+0xb32>
 8009450:	461a      	mov	r2, r3
 8009452:	4629      	mov	r1, r5
 8009454:	4648      	mov	r0, r9
 8009456:	f001 ffe9 	bl	800b42c <memchr>
 800945a:	4607      	mov	r7, r0
 800945c:	2800      	cmp	r0, #0
 800945e:	f43f ac74 	beq.w	8008d4a <_vfprintf_r+0x40a>
 8009462:	eba0 0309 	sub.w	r3, r0, r9
 8009466:	462f      	mov	r7, r5
 8009468:	462e      	mov	r6, r5
 800946a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800946e:	9307      	str	r3, [sp, #28]
 8009470:	e5c3      	b.n	8008ffa <_vfprintf_r+0x6ba>
 8009472:	4648      	mov	r0, r9
 8009474:	f7f6 fe6c 	bl	8000150 <strlen>
 8009478:	462f      	mov	r7, r5
 800947a:	9007      	str	r0, [sp, #28]
 800947c:	e465      	b.n	8008d4a <_vfprintf_r+0x40a>
 800947e:	f048 0810 	orr.w	r8, r8, #16
 8009482:	f018 0f20 	tst.w	r8, #32
 8009486:	d007      	beq.n	8009498 <_vfprintf_r+0xb58>
 8009488:	3607      	adds	r6, #7
 800948a:	f026 0307 	bic.w	r3, r6, #7
 800948e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009492:	930a      	str	r3, [sp, #40]	; 0x28
 8009494:	2301      	movs	r3, #1
 8009496:	e798      	b.n	80093ca <_vfprintf_r+0xa8a>
 8009498:	1d33      	adds	r3, r6, #4
 800949a:	f018 0f10 	tst.w	r8, #16
 800949e:	930a      	str	r3, [sp, #40]	; 0x28
 80094a0:	d001      	beq.n	80094a6 <_vfprintf_r+0xb66>
 80094a2:	6836      	ldr	r6, [r6, #0]
 80094a4:	e003      	b.n	80094ae <_vfprintf_r+0xb6e>
 80094a6:	f018 0f40 	tst.w	r8, #64	; 0x40
 80094aa:	d002      	beq.n	80094b2 <_vfprintf_r+0xb72>
 80094ac:	8836      	ldrh	r6, [r6, #0]
 80094ae:	2700      	movs	r7, #0
 80094b0:	e7f0      	b.n	8009494 <_vfprintf_r+0xb54>
 80094b2:	f418 7f00 	tst.w	r8, #512	; 0x200
 80094b6:	d0f4      	beq.n	80094a2 <_vfprintf_r+0xb62>
 80094b8:	7836      	ldrb	r6, [r6, #0]
 80094ba:	e7f8      	b.n	80094ae <_vfprintf_r+0xb6e>
 80094bc:	4b7e      	ldr	r3, [pc, #504]	; (80096b8 <_vfprintf_r+0xd78>)
 80094be:	f018 0f20 	tst.w	r8, #32
 80094c2:	931b      	str	r3, [sp, #108]	; 0x6c
 80094c4:	d019      	beq.n	80094fa <_vfprintf_r+0xbba>
 80094c6:	3607      	adds	r6, #7
 80094c8:	f026 0307 	bic.w	r3, r6, #7
 80094cc:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80094d0:	930a      	str	r3, [sp, #40]	; 0x28
 80094d2:	f018 0f01 	tst.w	r8, #1
 80094d6:	d00a      	beq.n	80094ee <_vfprintf_r+0xbae>
 80094d8:	ea56 0307 	orrs.w	r3, r6, r7
 80094dc:	d007      	beq.n	80094ee <_vfprintf_r+0xbae>
 80094de:	2330      	movs	r3, #48	; 0x30
 80094e0:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80094e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094e6:	f048 0802 	orr.w	r8, r8, #2
 80094ea:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80094ee:	2302      	movs	r3, #2
 80094f0:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80094f4:	e769      	b.n	80093ca <_vfprintf_r+0xa8a>
 80094f6:	4b6f      	ldr	r3, [pc, #444]	; (80096b4 <_vfprintf_r+0xd74>)
 80094f8:	e7e1      	b.n	80094be <_vfprintf_r+0xb7e>
 80094fa:	1d33      	adds	r3, r6, #4
 80094fc:	f018 0f10 	tst.w	r8, #16
 8009500:	930a      	str	r3, [sp, #40]	; 0x28
 8009502:	d001      	beq.n	8009508 <_vfprintf_r+0xbc8>
 8009504:	6836      	ldr	r6, [r6, #0]
 8009506:	e003      	b.n	8009510 <_vfprintf_r+0xbd0>
 8009508:	f018 0f40 	tst.w	r8, #64	; 0x40
 800950c:	d002      	beq.n	8009514 <_vfprintf_r+0xbd4>
 800950e:	8836      	ldrh	r6, [r6, #0]
 8009510:	2700      	movs	r7, #0
 8009512:	e7de      	b.n	80094d2 <_vfprintf_r+0xb92>
 8009514:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009518:	d0f4      	beq.n	8009504 <_vfprintf_r+0xbc4>
 800951a:	7836      	ldrb	r6, [r6, #0]
 800951c:	e7f8      	b.n	8009510 <_vfprintf_r+0xbd0>
 800951e:	2f00      	cmp	r7, #0
 8009520:	bf08      	it	eq
 8009522:	2e0a      	cmpeq	r6, #10
 8009524:	d206      	bcs.n	8009534 <_vfprintf_r+0xbf4>
 8009526:	3630      	adds	r6, #48	; 0x30
 8009528:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800952c:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8009530:	f000 bc14 	b.w	8009d5c <_vfprintf_r+0x141c>
 8009534:	2300      	movs	r3, #0
 8009536:	9308      	str	r3, [sp, #32]
 8009538:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800953a:	ad52      	add	r5, sp, #328	; 0x148
 800953c:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8009540:	220a      	movs	r2, #10
 8009542:	2300      	movs	r3, #0
 8009544:	4630      	mov	r0, r6
 8009546:	4639      	mov	r1, r7
 8009548:	f7f7 faee 	bl	8000b28 <__aeabi_uldivmod>
 800954c:	9b08      	ldr	r3, [sp, #32]
 800954e:	3230      	adds	r2, #48	; 0x30
 8009550:	3301      	adds	r3, #1
 8009552:	f105 39ff 	add.w	r9, r5, #4294967295
 8009556:	f805 2c01 	strb.w	r2, [r5, #-1]
 800955a:	9308      	str	r3, [sp, #32]
 800955c:	f1b8 0f00 	cmp.w	r8, #0
 8009560:	d019      	beq.n	8009596 <_vfprintf_r+0xc56>
 8009562:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009564:	9a08      	ldr	r2, [sp, #32]
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	429a      	cmp	r2, r3
 800956a:	d114      	bne.n	8009596 <_vfprintf_r+0xc56>
 800956c:	2aff      	cmp	r2, #255	; 0xff
 800956e:	d012      	beq.n	8009596 <_vfprintf_r+0xc56>
 8009570:	2f00      	cmp	r7, #0
 8009572:	bf08      	it	eq
 8009574:	2e0a      	cmpeq	r6, #10
 8009576:	d30e      	bcc.n	8009596 <_vfprintf_r+0xc56>
 8009578:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800957a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800957c:	eba9 0903 	sub.w	r9, r9, r3
 8009580:	461a      	mov	r2, r3
 8009582:	4648      	mov	r0, r9
 8009584:	f002 fcdd 	bl	800bf42 <strncpy>
 8009588:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800958a:	785d      	ldrb	r5, [r3, #1]
 800958c:	b195      	cbz	r5, 80095b4 <_vfprintf_r+0xc74>
 800958e:	3301      	adds	r3, #1
 8009590:	930e      	str	r3, [sp, #56]	; 0x38
 8009592:	2300      	movs	r3, #0
 8009594:	9308      	str	r3, [sp, #32]
 8009596:	220a      	movs	r2, #10
 8009598:	2300      	movs	r3, #0
 800959a:	4630      	mov	r0, r6
 800959c:	4639      	mov	r1, r7
 800959e:	f7f7 fac3 	bl	8000b28 <__aeabi_uldivmod>
 80095a2:	2f00      	cmp	r7, #0
 80095a4:	bf08      	it	eq
 80095a6:	2e0a      	cmpeq	r6, #10
 80095a8:	f0c0 83d8 	bcc.w	8009d5c <_vfprintf_r+0x141c>
 80095ac:	4606      	mov	r6, r0
 80095ae:	460f      	mov	r7, r1
 80095b0:	464d      	mov	r5, r9
 80095b2:	e7c5      	b.n	8009540 <_vfprintf_r+0xc00>
 80095b4:	9508      	str	r5, [sp, #32]
 80095b6:	e7ee      	b.n	8009596 <_vfprintf_r+0xc56>
 80095b8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80095ba:	f006 030f 	and.w	r3, r6, #15
 80095be:	5cd3      	ldrb	r3, [r2, r3]
 80095c0:	093a      	lsrs	r2, r7, #4
 80095c2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80095c6:	0933      	lsrs	r3, r6, #4
 80095c8:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80095cc:	461e      	mov	r6, r3
 80095ce:	4617      	mov	r7, r2
 80095d0:	ea56 0307 	orrs.w	r3, r6, r7
 80095d4:	d1f0      	bne.n	80095b8 <_vfprintf_r+0xc78>
 80095d6:	e3c1      	b.n	8009d5c <_vfprintf_r+0x141c>
 80095d8:	b933      	cbnz	r3, 80095e8 <_vfprintf_r+0xca8>
 80095da:	f018 0f01 	tst.w	r8, #1
 80095de:	d003      	beq.n	80095e8 <_vfprintf_r+0xca8>
 80095e0:	2330      	movs	r3, #48	; 0x30
 80095e2:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80095e6:	e7a1      	b.n	800952c <_vfprintf_r+0xbec>
 80095e8:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80095ec:	e3b6      	b.n	8009d5c <_vfprintf_r+0x141c>
 80095ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	f000 837d 	beq.w	8009cf0 <_vfprintf_r+0x13b0>
 80095f6:	2000      	movs	r0, #0
 80095f8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80095fc:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009600:	960a      	str	r6, [sp, #40]	; 0x28
 8009602:	f7ff bb3b 	b.w	8008c7c <_vfprintf_r+0x33c>
 8009606:	2010      	movs	r0, #16
 8009608:	2b07      	cmp	r3, #7
 800960a:	4402      	add	r2, r0
 800960c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009610:	6060      	str	r0, [r4, #4]
 8009612:	dd08      	ble.n	8009626 <_vfprintf_r+0xce6>
 8009614:	4651      	mov	r1, sl
 8009616:	4658      	mov	r0, fp
 8009618:	aa26      	add	r2, sp, #152	; 0x98
 800961a:	f002 fd20 	bl	800c05e <__sprint_r>
 800961e:	2800      	cmp	r0, #0
 8009620:	f040 8344 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009624:	a929      	add	r1, sp, #164	; 0xa4
 8009626:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009628:	460c      	mov	r4, r1
 800962a:	3b10      	subs	r3, #16
 800962c:	9317      	str	r3, [sp, #92]	; 0x5c
 800962e:	e500      	b.n	8009032 <_vfprintf_r+0x6f2>
 8009630:	460c      	mov	r4, r1
 8009632:	e51a      	b.n	800906a <_vfprintf_r+0x72a>
 8009634:	4651      	mov	r1, sl
 8009636:	4658      	mov	r0, fp
 8009638:	aa26      	add	r2, sp, #152	; 0x98
 800963a:	f002 fd10 	bl	800c05e <__sprint_r>
 800963e:	2800      	cmp	r0, #0
 8009640:	f040 8334 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009644:	ac29      	add	r4, sp, #164	; 0xa4
 8009646:	e522      	b.n	800908e <_vfprintf_r+0x74e>
 8009648:	4651      	mov	r1, sl
 800964a:	4658      	mov	r0, fp
 800964c:	aa26      	add	r2, sp, #152	; 0x98
 800964e:	f002 fd06 	bl	800c05e <__sprint_r>
 8009652:	2800      	cmp	r0, #0
 8009654:	f040 832a 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009658:	ac29      	add	r4, sp, #164	; 0xa4
 800965a:	e528      	b.n	80090ae <_vfprintf_r+0x76e>
 800965c:	2010      	movs	r0, #16
 800965e:	2b07      	cmp	r3, #7
 8009660:	4402      	add	r2, r0
 8009662:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009666:	6060      	str	r0, [r4, #4]
 8009668:	dd08      	ble.n	800967c <_vfprintf_r+0xd3c>
 800966a:	4651      	mov	r1, sl
 800966c:	4658      	mov	r0, fp
 800966e:	aa26      	add	r2, sp, #152	; 0x98
 8009670:	f002 fcf5 	bl	800c05e <__sprint_r>
 8009674:	2800      	cmp	r0, #0
 8009676:	f040 8319 	bne.w	8009cac <_vfprintf_r+0x136c>
 800967a:	a929      	add	r1, sp, #164	; 0xa4
 800967c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800967e:	460c      	mov	r4, r1
 8009680:	3b10      	subs	r3, #16
 8009682:	9317      	str	r3, [sp, #92]	; 0x5c
 8009684:	e51c      	b.n	80090c0 <_vfprintf_r+0x780>
 8009686:	460c      	mov	r4, r1
 8009688:	e536      	b.n	80090f8 <_vfprintf_r+0x7b8>
 800968a:	2010      	movs	r0, #16
 800968c:	2b07      	cmp	r3, #7
 800968e:	4402      	add	r2, r0
 8009690:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009694:	6060      	str	r0, [r4, #4]
 8009696:	dd08      	ble.n	80096aa <_vfprintf_r+0xd6a>
 8009698:	4651      	mov	r1, sl
 800969a:	4658      	mov	r0, fp
 800969c:	aa26      	add	r2, sp, #152	; 0x98
 800969e:	f002 fcde 	bl	800c05e <__sprint_r>
 80096a2:	2800      	cmp	r0, #0
 80096a4:	f040 8302 	bne.w	8009cac <_vfprintf_r+0x136c>
 80096a8:	a929      	add	r1, sp, #164	; 0xa4
 80096aa:	460c      	mov	r4, r1
 80096ac:	3e10      	subs	r6, #16
 80096ae:	e527      	b.n	8009100 <_vfprintf_r+0x7c0>
 80096b0:	460c      	mov	r4, r1
 80096b2:	e54e      	b.n	8009152 <_vfprintf_r+0x812>
 80096b4:	0800f41c 	.word	0x0800f41c
 80096b8:	0800f42d 	.word	0x0800f42d
 80096bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096be:	2b65      	cmp	r3, #101	; 0x65
 80096c0:	f340 8238 	ble.w	8009b34 <_vfprintf_r+0x11f4>
 80096c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80096c8:	2200      	movs	r2, #0
 80096ca:	2300      	movs	r3, #0
 80096cc:	f7f7 f96c 	bl	80009a8 <__aeabi_dcmpeq>
 80096d0:	2800      	cmp	r0, #0
 80096d2:	d06a      	beq.n	80097aa <_vfprintf_r+0xe6a>
 80096d4:	4b6e      	ldr	r3, [pc, #440]	; (8009890 <_vfprintf_r+0xf50>)
 80096d6:	6023      	str	r3, [r4, #0]
 80096d8:	2301      	movs	r3, #1
 80096da:	441e      	add	r6, r3
 80096dc:	6063      	str	r3, [r4, #4]
 80096de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80096e0:	9628      	str	r6, [sp, #160]	; 0xa0
 80096e2:	3301      	adds	r3, #1
 80096e4:	2b07      	cmp	r3, #7
 80096e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80096e8:	dc38      	bgt.n	800975c <_vfprintf_r+0xe1c>
 80096ea:	3408      	adds	r4, #8
 80096ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80096ee:	9a08      	ldr	r2, [sp, #32]
 80096f0:	4293      	cmp	r3, r2
 80096f2:	db03      	blt.n	80096fc <_vfprintf_r+0xdbc>
 80096f4:	f018 0f01 	tst.w	r8, #1
 80096f8:	f43f ad3d 	beq.w	8009176 <_vfprintf_r+0x836>
 80096fc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80096fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009700:	6023      	str	r3, [r4, #0]
 8009702:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009704:	6063      	str	r3, [r4, #4]
 8009706:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009708:	4413      	add	r3, r2
 800970a:	9328      	str	r3, [sp, #160]	; 0xa0
 800970c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800970e:	3301      	adds	r3, #1
 8009710:	2b07      	cmp	r3, #7
 8009712:	9327      	str	r3, [sp, #156]	; 0x9c
 8009714:	dc2c      	bgt.n	8009770 <_vfprintf_r+0xe30>
 8009716:	3408      	adds	r4, #8
 8009718:	9b08      	ldr	r3, [sp, #32]
 800971a:	1e5d      	subs	r5, r3, #1
 800971c:	2d00      	cmp	r5, #0
 800971e:	f77f ad2a 	ble.w	8009176 <_vfprintf_r+0x836>
 8009722:	f04f 0910 	mov.w	r9, #16
 8009726:	4e5b      	ldr	r6, [pc, #364]	; (8009894 <_vfprintf_r+0xf54>)
 8009728:	2d10      	cmp	r5, #16
 800972a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800972e:	f104 0108 	add.w	r1, r4, #8
 8009732:	f103 0301 	add.w	r3, r3, #1
 8009736:	6026      	str	r6, [r4, #0]
 8009738:	dc24      	bgt.n	8009784 <_vfprintf_r+0xe44>
 800973a:	6065      	str	r5, [r4, #4]
 800973c:	2b07      	cmp	r3, #7
 800973e:	4415      	add	r5, r2
 8009740:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009744:	f340 8290 	ble.w	8009c68 <_vfprintf_r+0x1328>
 8009748:	4651      	mov	r1, sl
 800974a:	4658      	mov	r0, fp
 800974c:	aa26      	add	r2, sp, #152	; 0x98
 800974e:	f002 fc86 	bl	800c05e <__sprint_r>
 8009752:	2800      	cmp	r0, #0
 8009754:	f040 82aa 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009758:	ac29      	add	r4, sp, #164	; 0xa4
 800975a:	e50c      	b.n	8009176 <_vfprintf_r+0x836>
 800975c:	4651      	mov	r1, sl
 800975e:	4658      	mov	r0, fp
 8009760:	aa26      	add	r2, sp, #152	; 0x98
 8009762:	f002 fc7c 	bl	800c05e <__sprint_r>
 8009766:	2800      	cmp	r0, #0
 8009768:	f040 82a0 	bne.w	8009cac <_vfprintf_r+0x136c>
 800976c:	ac29      	add	r4, sp, #164	; 0xa4
 800976e:	e7bd      	b.n	80096ec <_vfprintf_r+0xdac>
 8009770:	4651      	mov	r1, sl
 8009772:	4658      	mov	r0, fp
 8009774:	aa26      	add	r2, sp, #152	; 0x98
 8009776:	f002 fc72 	bl	800c05e <__sprint_r>
 800977a:	2800      	cmp	r0, #0
 800977c:	f040 8296 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009780:	ac29      	add	r4, sp, #164	; 0xa4
 8009782:	e7c9      	b.n	8009718 <_vfprintf_r+0xdd8>
 8009784:	3210      	adds	r2, #16
 8009786:	2b07      	cmp	r3, #7
 8009788:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800978c:	f8c4 9004 	str.w	r9, [r4, #4]
 8009790:	dd08      	ble.n	80097a4 <_vfprintf_r+0xe64>
 8009792:	4651      	mov	r1, sl
 8009794:	4658      	mov	r0, fp
 8009796:	aa26      	add	r2, sp, #152	; 0x98
 8009798:	f002 fc61 	bl	800c05e <__sprint_r>
 800979c:	2800      	cmp	r0, #0
 800979e:	f040 8285 	bne.w	8009cac <_vfprintf_r+0x136c>
 80097a2:	a929      	add	r1, sp, #164	; 0xa4
 80097a4:	460c      	mov	r4, r1
 80097a6:	3d10      	subs	r5, #16
 80097a8:	e7be      	b.n	8009728 <_vfprintf_r+0xde8>
 80097aa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	dc73      	bgt.n	8009898 <_vfprintf_r+0xf58>
 80097b0:	4b37      	ldr	r3, [pc, #220]	; (8009890 <_vfprintf_r+0xf50>)
 80097b2:	6023      	str	r3, [r4, #0]
 80097b4:	2301      	movs	r3, #1
 80097b6:	441e      	add	r6, r3
 80097b8:	6063      	str	r3, [r4, #4]
 80097ba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80097bc:	9628      	str	r6, [sp, #160]	; 0xa0
 80097be:	3301      	adds	r3, #1
 80097c0:	2b07      	cmp	r3, #7
 80097c2:	9327      	str	r3, [sp, #156]	; 0x9c
 80097c4:	dc3c      	bgt.n	8009840 <_vfprintf_r+0xf00>
 80097c6:	3408      	adds	r4, #8
 80097c8:	9908      	ldr	r1, [sp, #32]
 80097ca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80097cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80097ce:	430a      	orrs	r2, r1
 80097d0:	f008 0101 	and.w	r1, r8, #1
 80097d4:	430a      	orrs	r2, r1
 80097d6:	f43f acce 	beq.w	8009176 <_vfprintf_r+0x836>
 80097da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80097dc:	6022      	str	r2, [r4, #0]
 80097de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80097e0:	4413      	add	r3, r2
 80097e2:	9328      	str	r3, [sp, #160]	; 0xa0
 80097e4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80097e6:	6062      	str	r2, [r4, #4]
 80097e8:	3301      	adds	r3, #1
 80097ea:	2b07      	cmp	r3, #7
 80097ec:	9327      	str	r3, [sp, #156]	; 0x9c
 80097ee:	dc31      	bgt.n	8009854 <_vfprintf_r+0xf14>
 80097f0:	3408      	adds	r4, #8
 80097f2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80097f4:	2d00      	cmp	r5, #0
 80097f6:	da1a      	bge.n	800982e <_vfprintf_r+0xeee>
 80097f8:	4623      	mov	r3, r4
 80097fa:	4e26      	ldr	r6, [pc, #152]	; (8009894 <_vfprintf_r+0xf54>)
 80097fc:	426d      	negs	r5, r5
 80097fe:	2d10      	cmp	r5, #16
 8009800:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8009804:	f104 0408 	add.w	r4, r4, #8
 8009808:	f102 0201 	add.w	r2, r2, #1
 800980c:	601e      	str	r6, [r3, #0]
 800980e:	dc2b      	bgt.n	8009868 <_vfprintf_r+0xf28>
 8009810:	605d      	str	r5, [r3, #4]
 8009812:	2a07      	cmp	r2, #7
 8009814:	440d      	add	r5, r1
 8009816:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800981a:	dd08      	ble.n	800982e <_vfprintf_r+0xeee>
 800981c:	4651      	mov	r1, sl
 800981e:	4658      	mov	r0, fp
 8009820:	aa26      	add	r2, sp, #152	; 0x98
 8009822:	f002 fc1c 	bl	800c05e <__sprint_r>
 8009826:	2800      	cmp	r0, #0
 8009828:	f040 8240 	bne.w	8009cac <_vfprintf_r+0x136c>
 800982c:	ac29      	add	r4, sp, #164	; 0xa4
 800982e:	9b08      	ldr	r3, [sp, #32]
 8009830:	9a08      	ldr	r2, [sp, #32]
 8009832:	6063      	str	r3, [r4, #4]
 8009834:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009836:	f8c4 9000 	str.w	r9, [r4]
 800983a:	4413      	add	r3, r2
 800983c:	9328      	str	r3, [sp, #160]	; 0xa0
 800983e:	e493      	b.n	8009168 <_vfprintf_r+0x828>
 8009840:	4651      	mov	r1, sl
 8009842:	4658      	mov	r0, fp
 8009844:	aa26      	add	r2, sp, #152	; 0x98
 8009846:	f002 fc0a 	bl	800c05e <__sprint_r>
 800984a:	2800      	cmp	r0, #0
 800984c:	f040 822e 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009850:	ac29      	add	r4, sp, #164	; 0xa4
 8009852:	e7b9      	b.n	80097c8 <_vfprintf_r+0xe88>
 8009854:	4651      	mov	r1, sl
 8009856:	4658      	mov	r0, fp
 8009858:	aa26      	add	r2, sp, #152	; 0x98
 800985a:	f002 fc00 	bl	800c05e <__sprint_r>
 800985e:	2800      	cmp	r0, #0
 8009860:	f040 8224 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009864:	ac29      	add	r4, sp, #164	; 0xa4
 8009866:	e7c4      	b.n	80097f2 <_vfprintf_r+0xeb2>
 8009868:	2010      	movs	r0, #16
 800986a:	2a07      	cmp	r2, #7
 800986c:	4401      	add	r1, r0
 800986e:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8009872:	6058      	str	r0, [r3, #4]
 8009874:	dd08      	ble.n	8009888 <_vfprintf_r+0xf48>
 8009876:	4651      	mov	r1, sl
 8009878:	4658      	mov	r0, fp
 800987a:	aa26      	add	r2, sp, #152	; 0x98
 800987c:	f002 fbef 	bl	800c05e <__sprint_r>
 8009880:	2800      	cmp	r0, #0
 8009882:	f040 8213 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009886:	ac29      	add	r4, sp, #164	; 0xa4
 8009888:	4623      	mov	r3, r4
 800988a:	3d10      	subs	r5, #16
 800988c:	e7b7      	b.n	80097fe <_vfprintf_r+0xebe>
 800988e:	bf00      	nop
 8009890:	0800f43e 	.word	0x0800f43e
 8009894:	0800f470 	.word	0x0800f470
 8009898:	9b08      	ldr	r3, [sp, #32]
 800989a:	42ab      	cmp	r3, r5
 800989c:	bfa8      	it	ge
 800989e:	462b      	movge	r3, r5
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	9307      	str	r3, [sp, #28]
 80098a4:	dd0a      	ble.n	80098bc <_vfprintf_r+0xf7c>
 80098a6:	441e      	add	r6, r3
 80098a8:	e9c4 9300 	strd	r9, r3, [r4]
 80098ac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80098ae:	9628      	str	r6, [sp, #160]	; 0xa0
 80098b0:	3301      	adds	r3, #1
 80098b2:	2b07      	cmp	r3, #7
 80098b4:	9327      	str	r3, [sp, #156]	; 0x9c
 80098b6:	f300 8088 	bgt.w	80099ca <_vfprintf_r+0x108a>
 80098ba:	3408      	adds	r4, #8
 80098bc:	9b07      	ldr	r3, [sp, #28]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	bfb4      	ite	lt
 80098c2:	462e      	movlt	r6, r5
 80098c4:	1aee      	subge	r6, r5, r3
 80098c6:	2e00      	cmp	r6, #0
 80098c8:	dd19      	ble.n	80098fe <_vfprintf_r+0xfbe>
 80098ca:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80098ce:	4898      	ldr	r0, [pc, #608]	; (8009b30 <_vfprintf_r+0x11f0>)
 80098d0:	2e10      	cmp	r6, #16
 80098d2:	f103 0301 	add.w	r3, r3, #1
 80098d6:	f104 0108 	add.w	r1, r4, #8
 80098da:	6020      	str	r0, [r4, #0]
 80098dc:	dc7f      	bgt.n	80099de <_vfprintf_r+0x109e>
 80098de:	6066      	str	r6, [r4, #4]
 80098e0:	2b07      	cmp	r3, #7
 80098e2:	4416      	add	r6, r2
 80098e4:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80098e8:	f340 808c 	ble.w	8009a04 <_vfprintf_r+0x10c4>
 80098ec:	4651      	mov	r1, sl
 80098ee:	4658      	mov	r0, fp
 80098f0:	aa26      	add	r2, sp, #152	; 0x98
 80098f2:	f002 fbb4 	bl	800c05e <__sprint_r>
 80098f6:	2800      	cmp	r0, #0
 80098f8:	f040 81d8 	bne.w	8009cac <_vfprintf_r+0x136c>
 80098fc:	ac29      	add	r4, sp, #164	; 0xa4
 80098fe:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8009902:	444d      	add	r5, r9
 8009904:	d00a      	beq.n	800991c <_vfprintf_r+0xfdc>
 8009906:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009908:	2b00      	cmp	r3, #0
 800990a:	d17d      	bne.n	8009a08 <_vfprintf_r+0x10c8>
 800990c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800990e:	2b00      	cmp	r3, #0
 8009910:	d17d      	bne.n	8009a0e <_vfprintf_r+0x10ce>
 8009912:	9b08      	ldr	r3, [sp, #32]
 8009914:	444b      	add	r3, r9
 8009916:	429d      	cmp	r5, r3
 8009918:	bf28      	it	cs
 800991a:	461d      	movcs	r5, r3
 800991c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800991e:	9a08      	ldr	r2, [sp, #32]
 8009920:	4293      	cmp	r3, r2
 8009922:	db02      	blt.n	800992a <_vfprintf_r+0xfea>
 8009924:	f018 0f01 	tst.w	r8, #1
 8009928:	d00e      	beq.n	8009948 <_vfprintf_r+0x1008>
 800992a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800992c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800992e:	6023      	str	r3, [r4, #0]
 8009930:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009932:	6063      	str	r3, [r4, #4]
 8009934:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009936:	4413      	add	r3, r2
 8009938:	9328      	str	r3, [sp, #160]	; 0xa0
 800993a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800993c:	3301      	adds	r3, #1
 800993e:	2b07      	cmp	r3, #7
 8009940:	9327      	str	r3, [sp, #156]	; 0x9c
 8009942:	f300 80e0 	bgt.w	8009b06 <_vfprintf_r+0x11c6>
 8009946:	3408      	adds	r4, #8
 8009948:	9b08      	ldr	r3, [sp, #32]
 800994a:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800994c:	eb09 0203 	add.w	r2, r9, r3
 8009950:	1b9e      	subs	r6, r3, r6
 8009952:	1b52      	subs	r2, r2, r5
 8009954:	4296      	cmp	r6, r2
 8009956:	bfa8      	it	ge
 8009958:	4616      	movge	r6, r2
 800995a:	2e00      	cmp	r6, #0
 800995c:	dd0b      	ble.n	8009976 <_vfprintf_r+0x1036>
 800995e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009960:	e9c4 5600 	strd	r5, r6, [r4]
 8009964:	4433      	add	r3, r6
 8009966:	9328      	str	r3, [sp, #160]	; 0xa0
 8009968:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800996a:	3301      	adds	r3, #1
 800996c:	2b07      	cmp	r3, #7
 800996e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009970:	f300 80d3 	bgt.w	8009b1a <_vfprintf_r+0x11da>
 8009974:	3408      	adds	r4, #8
 8009976:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009978:	9b08      	ldr	r3, [sp, #32]
 800997a:	2e00      	cmp	r6, #0
 800997c:	eba3 0505 	sub.w	r5, r3, r5
 8009980:	bfa8      	it	ge
 8009982:	1bad      	subge	r5, r5, r6
 8009984:	2d00      	cmp	r5, #0
 8009986:	f77f abf6 	ble.w	8009176 <_vfprintf_r+0x836>
 800998a:	f04f 0910 	mov.w	r9, #16
 800998e:	4e68      	ldr	r6, [pc, #416]	; (8009b30 <_vfprintf_r+0x11f0>)
 8009990:	2d10      	cmp	r5, #16
 8009992:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009996:	f104 0108 	add.w	r1, r4, #8
 800999a:	f103 0301 	add.w	r3, r3, #1
 800999e:	6026      	str	r6, [r4, #0]
 80099a0:	f77f aecb 	ble.w	800973a <_vfprintf_r+0xdfa>
 80099a4:	3210      	adds	r2, #16
 80099a6:	2b07      	cmp	r3, #7
 80099a8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80099ac:	f8c4 9004 	str.w	r9, [r4, #4]
 80099b0:	dd08      	ble.n	80099c4 <_vfprintf_r+0x1084>
 80099b2:	4651      	mov	r1, sl
 80099b4:	4658      	mov	r0, fp
 80099b6:	aa26      	add	r2, sp, #152	; 0x98
 80099b8:	f002 fb51 	bl	800c05e <__sprint_r>
 80099bc:	2800      	cmp	r0, #0
 80099be:	f040 8175 	bne.w	8009cac <_vfprintf_r+0x136c>
 80099c2:	a929      	add	r1, sp, #164	; 0xa4
 80099c4:	460c      	mov	r4, r1
 80099c6:	3d10      	subs	r5, #16
 80099c8:	e7e2      	b.n	8009990 <_vfprintf_r+0x1050>
 80099ca:	4651      	mov	r1, sl
 80099cc:	4658      	mov	r0, fp
 80099ce:	aa26      	add	r2, sp, #152	; 0x98
 80099d0:	f002 fb45 	bl	800c05e <__sprint_r>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	f040 8169 	bne.w	8009cac <_vfprintf_r+0x136c>
 80099da:	ac29      	add	r4, sp, #164	; 0xa4
 80099dc:	e76e      	b.n	80098bc <_vfprintf_r+0xf7c>
 80099de:	2010      	movs	r0, #16
 80099e0:	2b07      	cmp	r3, #7
 80099e2:	4402      	add	r2, r0
 80099e4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80099e8:	6060      	str	r0, [r4, #4]
 80099ea:	dd08      	ble.n	80099fe <_vfprintf_r+0x10be>
 80099ec:	4651      	mov	r1, sl
 80099ee:	4658      	mov	r0, fp
 80099f0:	aa26      	add	r2, sp, #152	; 0x98
 80099f2:	f002 fb34 	bl	800c05e <__sprint_r>
 80099f6:	2800      	cmp	r0, #0
 80099f8:	f040 8158 	bne.w	8009cac <_vfprintf_r+0x136c>
 80099fc:	a929      	add	r1, sp, #164	; 0xa4
 80099fe:	460c      	mov	r4, r1
 8009a00:	3e10      	subs	r6, #16
 8009a02:	e762      	b.n	80098ca <_vfprintf_r+0xf8a>
 8009a04:	460c      	mov	r4, r1
 8009a06:	e77a      	b.n	80098fe <_vfprintf_r+0xfbe>
 8009a08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d04b      	beq.n	8009aa6 <_vfprintf_r+0x1166>
 8009a0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a10:	3b01      	subs	r3, #1
 8009a12:	930c      	str	r3, [sp, #48]	; 0x30
 8009a14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a16:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009a18:	6023      	str	r3, [r4, #0]
 8009a1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009a1c:	6063      	str	r3, [r4, #4]
 8009a1e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009a20:	4413      	add	r3, r2
 8009a22:	9328      	str	r3, [sp, #160]	; 0xa0
 8009a24:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a26:	3301      	adds	r3, #1
 8009a28:	2b07      	cmp	r3, #7
 8009a2a:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a2c:	dc42      	bgt.n	8009ab4 <_vfprintf_r+0x1174>
 8009a2e:	3408      	adds	r4, #8
 8009a30:	9b08      	ldr	r3, [sp, #32]
 8009a32:	444b      	add	r3, r9
 8009a34:	1b5a      	subs	r2, r3, r5
 8009a36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a38:	781b      	ldrb	r3, [r3, #0]
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	bfa8      	it	ge
 8009a3e:	4613      	movge	r3, r2
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	461e      	mov	r6, r3
 8009a44:	dd0a      	ble.n	8009a5c <_vfprintf_r+0x111c>
 8009a46:	e9c4 5300 	strd	r5, r3, [r4]
 8009a4a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009a4c:	4433      	add	r3, r6
 8009a4e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009a50:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a52:	3301      	adds	r3, #1
 8009a54:	2b07      	cmp	r3, #7
 8009a56:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a58:	dc36      	bgt.n	8009ac8 <_vfprintf_r+0x1188>
 8009a5a:	3408      	adds	r4, #8
 8009a5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a5e:	2e00      	cmp	r6, #0
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	bfb4      	ite	lt
 8009a64:	461e      	movlt	r6, r3
 8009a66:	1b9e      	subge	r6, r3, r6
 8009a68:	2e00      	cmp	r6, #0
 8009a6a:	dd18      	ble.n	8009a9e <_vfprintf_r+0x115e>
 8009a6c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8009a70:	482f      	ldr	r0, [pc, #188]	; (8009b30 <_vfprintf_r+0x11f0>)
 8009a72:	2e10      	cmp	r6, #16
 8009a74:	f102 0201 	add.w	r2, r2, #1
 8009a78:	f104 0108 	add.w	r1, r4, #8
 8009a7c:	6020      	str	r0, [r4, #0]
 8009a7e:	dc2d      	bgt.n	8009adc <_vfprintf_r+0x119c>
 8009a80:	4433      	add	r3, r6
 8009a82:	2a07      	cmp	r2, #7
 8009a84:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009a88:	6066      	str	r6, [r4, #4]
 8009a8a:	dd3a      	ble.n	8009b02 <_vfprintf_r+0x11c2>
 8009a8c:	4651      	mov	r1, sl
 8009a8e:	4658      	mov	r0, fp
 8009a90:	aa26      	add	r2, sp, #152	; 0x98
 8009a92:	f002 fae4 	bl	800c05e <__sprint_r>
 8009a96:	2800      	cmp	r0, #0
 8009a98:	f040 8108 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009a9c:	ac29      	add	r4, sp, #164	; 0xa4
 8009a9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	441d      	add	r5, r3
 8009aa4:	e72f      	b.n	8009906 <_vfprintf_r+0xfc6>
 8009aa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009aa8:	3b01      	subs	r3, #1
 8009aaa:	930e      	str	r3, [sp, #56]	; 0x38
 8009aac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009aae:	3b01      	subs	r3, #1
 8009ab0:	930d      	str	r3, [sp, #52]	; 0x34
 8009ab2:	e7af      	b.n	8009a14 <_vfprintf_r+0x10d4>
 8009ab4:	4651      	mov	r1, sl
 8009ab6:	4658      	mov	r0, fp
 8009ab8:	aa26      	add	r2, sp, #152	; 0x98
 8009aba:	f002 fad0 	bl	800c05e <__sprint_r>
 8009abe:	2800      	cmp	r0, #0
 8009ac0:	f040 80f4 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009ac4:	ac29      	add	r4, sp, #164	; 0xa4
 8009ac6:	e7b3      	b.n	8009a30 <_vfprintf_r+0x10f0>
 8009ac8:	4651      	mov	r1, sl
 8009aca:	4658      	mov	r0, fp
 8009acc:	aa26      	add	r2, sp, #152	; 0x98
 8009ace:	f002 fac6 	bl	800c05e <__sprint_r>
 8009ad2:	2800      	cmp	r0, #0
 8009ad4:	f040 80ea 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009ad8:	ac29      	add	r4, sp, #164	; 0xa4
 8009ada:	e7bf      	b.n	8009a5c <_vfprintf_r+0x111c>
 8009adc:	2010      	movs	r0, #16
 8009ade:	2a07      	cmp	r2, #7
 8009ae0:	4403      	add	r3, r0
 8009ae2:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009ae6:	6060      	str	r0, [r4, #4]
 8009ae8:	dd08      	ble.n	8009afc <_vfprintf_r+0x11bc>
 8009aea:	4651      	mov	r1, sl
 8009aec:	4658      	mov	r0, fp
 8009aee:	aa26      	add	r2, sp, #152	; 0x98
 8009af0:	f002 fab5 	bl	800c05e <__sprint_r>
 8009af4:	2800      	cmp	r0, #0
 8009af6:	f040 80d9 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009afa:	a929      	add	r1, sp, #164	; 0xa4
 8009afc:	460c      	mov	r4, r1
 8009afe:	3e10      	subs	r6, #16
 8009b00:	e7b4      	b.n	8009a6c <_vfprintf_r+0x112c>
 8009b02:	460c      	mov	r4, r1
 8009b04:	e7cb      	b.n	8009a9e <_vfprintf_r+0x115e>
 8009b06:	4651      	mov	r1, sl
 8009b08:	4658      	mov	r0, fp
 8009b0a:	aa26      	add	r2, sp, #152	; 0x98
 8009b0c:	f002 faa7 	bl	800c05e <__sprint_r>
 8009b10:	2800      	cmp	r0, #0
 8009b12:	f040 80cb 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009b16:	ac29      	add	r4, sp, #164	; 0xa4
 8009b18:	e716      	b.n	8009948 <_vfprintf_r+0x1008>
 8009b1a:	4651      	mov	r1, sl
 8009b1c:	4658      	mov	r0, fp
 8009b1e:	aa26      	add	r2, sp, #152	; 0x98
 8009b20:	f002 fa9d 	bl	800c05e <__sprint_r>
 8009b24:	2800      	cmp	r0, #0
 8009b26:	f040 80c1 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009b2a:	ac29      	add	r4, sp, #164	; 0xa4
 8009b2c:	e723      	b.n	8009976 <_vfprintf_r+0x1036>
 8009b2e:	bf00      	nop
 8009b30:	0800f470 	.word	0x0800f470
 8009b34:	9a08      	ldr	r2, [sp, #32]
 8009b36:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b38:	2a01      	cmp	r2, #1
 8009b3a:	f106 0601 	add.w	r6, r6, #1
 8009b3e:	f103 0301 	add.w	r3, r3, #1
 8009b42:	f104 0508 	add.w	r5, r4, #8
 8009b46:	dc03      	bgt.n	8009b50 <_vfprintf_r+0x1210>
 8009b48:	f018 0f01 	tst.w	r8, #1
 8009b4c:	f000 8081 	beq.w	8009c52 <_vfprintf_r+0x1312>
 8009b50:	2201      	movs	r2, #1
 8009b52:	2b07      	cmp	r3, #7
 8009b54:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009b58:	f8c4 9000 	str.w	r9, [r4]
 8009b5c:	6062      	str	r2, [r4, #4]
 8009b5e:	dd08      	ble.n	8009b72 <_vfprintf_r+0x1232>
 8009b60:	4651      	mov	r1, sl
 8009b62:	4658      	mov	r0, fp
 8009b64:	aa26      	add	r2, sp, #152	; 0x98
 8009b66:	f002 fa7a 	bl	800c05e <__sprint_r>
 8009b6a:	2800      	cmp	r0, #0
 8009b6c:	f040 809e 	bne.w	8009cac <_vfprintf_r+0x136c>
 8009b70:	ad29      	add	r5, sp, #164	; 0xa4
 8009b72:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009b74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b76:	602b      	str	r3, [r5, #0]
 8009b78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b7a:	606b      	str	r3, [r5, #4]
 8009b7c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009b7e:	4413      	add	r3, r2
 8009b80:	9328      	str	r3, [sp, #160]	; 0xa0
 8009b82:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b84:	3301      	adds	r3, #1
 8009b86:	2b07      	cmp	r3, #7
 8009b88:	9327      	str	r3, [sp, #156]	; 0x9c
 8009b8a:	dc32      	bgt.n	8009bf2 <_vfprintf_r+0x12b2>
 8009b8c:	3508      	adds	r5, #8
 8009b8e:	9b08      	ldr	r3, [sp, #32]
 8009b90:	2200      	movs	r2, #0
 8009b92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b96:	1e5c      	subs	r4, r3, #1
 8009b98:	2300      	movs	r3, #0
 8009b9a:	f7f6 ff05 	bl	80009a8 <__aeabi_dcmpeq>
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	d130      	bne.n	8009c04 <_vfprintf_r+0x12c4>
 8009ba2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009ba4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ba6:	9a08      	ldr	r2, [sp, #32]
 8009ba8:	3101      	adds	r1, #1
 8009baa:	3b01      	subs	r3, #1
 8009bac:	f109 0001 	add.w	r0, r9, #1
 8009bb0:	4413      	add	r3, r2
 8009bb2:	2907      	cmp	r1, #7
 8009bb4:	e9c5 0400 	strd	r0, r4, [r5]
 8009bb8:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8009bbc:	dd52      	ble.n	8009c64 <_vfprintf_r+0x1324>
 8009bbe:	4651      	mov	r1, sl
 8009bc0:	4658      	mov	r0, fp
 8009bc2:	aa26      	add	r2, sp, #152	; 0x98
 8009bc4:	f002 fa4b 	bl	800c05e <__sprint_r>
 8009bc8:	2800      	cmp	r0, #0
 8009bca:	d16f      	bne.n	8009cac <_vfprintf_r+0x136c>
 8009bcc:	ad29      	add	r5, sp, #164	; 0xa4
 8009bce:	ab22      	add	r3, sp, #136	; 0x88
 8009bd0:	602b      	str	r3, [r5, #0]
 8009bd2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009bd4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009bd6:	606b      	str	r3, [r5, #4]
 8009bd8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bda:	4413      	add	r3, r2
 8009bdc:	9328      	str	r3, [sp, #160]	; 0xa0
 8009bde:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009be0:	3301      	adds	r3, #1
 8009be2:	2b07      	cmp	r3, #7
 8009be4:	9327      	str	r3, [sp, #156]	; 0x9c
 8009be6:	f73f adaf 	bgt.w	8009748 <_vfprintf_r+0xe08>
 8009bea:	f105 0408 	add.w	r4, r5, #8
 8009bee:	f7ff bac2 	b.w	8009176 <_vfprintf_r+0x836>
 8009bf2:	4651      	mov	r1, sl
 8009bf4:	4658      	mov	r0, fp
 8009bf6:	aa26      	add	r2, sp, #152	; 0x98
 8009bf8:	f002 fa31 	bl	800c05e <__sprint_r>
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	d155      	bne.n	8009cac <_vfprintf_r+0x136c>
 8009c00:	ad29      	add	r5, sp, #164	; 0xa4
 8009c02:	e7c4      	b.n	8009b8e <_vfprintf_r+0x124e>
 8009c04:	2c00      	cmp	r4, #0
 8009c06:	dde2      	ble.n	8009bce <_vfprintf_r+0x128e>
 8009c08:	f04f 0910 	mov.w	r9, #16
 8009c0c:	4e5a      	ldr	r6, [pc, #360]	; (8009d78 <_vfprintf_r+0x1438>)
 8009c0e:	2c10      	cmp	r4, #16
 8009c10:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009c14:	f105 0108 	add.w	r1, r5, #8
 8009c18:	f103 0301 	add.w	r3, r3, #1
 8009c1c:	602e      	str	r6, [r5, #0]
 8009c1e:	dc07      	bgt.n	8009c30 <_vfprintf_r+0x12f0>
 8009c20:	606c      	str	r4, [r5, #4]
 8009c22:	2b07      	cmp	r3, #7
 8009c24:	4414      	add	r4, r2
 8009c26:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8009c2a:	dcc8      	bgt.n	8009bbe <_vfprintf_r+0x127e>
 8009c2c:	460d      	mov	r5, r1
 8009c2e:	e7ce      	b.n	8009bce <_vfprintf_r+0x128e>
 8009c30:	3210      	adds	r2, #16
 8009c32:	2b07      	cmp	r3, #7
 8009c34:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009c38:	f8c5 9004 	str.w	r9, [r5, #4]
 8009c3c:	dd06      	ble.n	8009c4c <_vfprintf_r+0x130c>
 8009c3e:	4651      	mov	r1, sl
 8009c40:	4658      	mov	r0, fp
 8009c42:	aa26      	add	r2, sp, #152	; 0x98
 8009c44:	f002 fa0b 	bl	800c05e <__sprint_r>
 8009c48:	bb80      	cbnz	r0, 8009cac <_vfprintf_r+0x136c>
 8009c4a:	a929      	add	r1, sp, #164	; 0xa4
 8009c4c:	460d      	mov	r5, r1
 8009c4e:	3c10      	subs	r4, #16
 8009c50:	e7dd      	b.n	8009c0e <_vfprintf_r+0x12ce>
 8009c52:	2201      	movs	r2, #1
 8009c54:	2b07      	cmp	r3, #7
 8009c56:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009c5a:	f8c4 9000 	str.w	r9, [r4]
 8009c5e:	6062      	str	r2, [r4, #4]
 8009c60:	ddb5      	ble.n	8009bce <_vfprintf_r+0x128e>
 8009c62:	e7ac      	b.n	8009bbe <_vfprintf_r+0x127e>
 8009c64:	3508      	adds	r5, #8
 8009c66:	e7b2      	b.n	8009bce <_vfprintf_r+0x128e>
 8009c68:	460c      	mov	r4, r1
 8009c6a:	f7ff ba84 	b.w	8009176 <_vfprintf_r+0x836>
 8009c6e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009c72:	1a9d      	subs	r5, r3, r2
 8009c74:	2d00      	cmp	r5, #0
 8009c76:	f77f aa82 	ble.w	800917e <_vfprintf_r+0x83e>
 8009c7a:	f04f 0810 	mov.w	r8, #16
 8009c7e:	4e3f      	ldr	r6, [pc, #252]	; (8009d7c <_vfprintf_r+0x143c>)
 8009c80:	2d10      	cmp	r5, #16
 8009c82:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009c86:	6026      	str	r6, [r4, #0]
 8009c88:	f103 0301 	add.w	r3, r3, #1
 8009c8c:	dc17      	bgt.n	8009cbe <_vfprintf_r+0x137e>
 8009c8e:	6065      	str	r5, [r4, #4]
 8009c90:	2b07      	cmp	r3, #7
 8009c92:	4415      	add	r5, r2
 8009c94:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009c98:	f77f aa71 	ble.w	800917e <_vfprintf_r+0x83e>
 8009c9c:	4651      	mov	r1, sl
 8009c9e:	4658      	mov	r0, fp
 8009ca0:	aa26      	add	r2, sp, #152	; 0x98
 8009ca2:	f002 f9dc 	bl	800c05e <__sprint_r>
 8009ca6:	2800      	cmp	r0, #0
 8009ca8:	f43f aa69 	beq.w	800917e <_vfprintf_r+0x83e>
 8009cac:	2f00      	cmp	r7, #0
 8009cae:	f43f a884 	beq.w	8008dba <_vfprintf_r+0x47a>
 8009cb2:	4639      	mov	r1, r7
 8009cb4:	4658      	mov	r0, fp
 8009cb6:	f001 f91b 	bl	800aef0 <_free_r>
 8009cba:	f7ff b87e 	b.w	8008dba <_vfprintf_r+0x47a>
 8009cbe:	3210      	adds	r2, #16
 8009cc0:	2b07      	cmp	r3, #7
 8009cc2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009cc6:	f8c4 8004 	str.w	r8, [r4, #4]
 8009cca:	dc02      	bgt.n	8009cd2 <_vfprintf_r+0x1392>
 8009ccc:	3408      	adds	r4, #8
 8009cce:	3d10      	subs	r5, #16
 8009cd0:	e7d6      	b.n	8009c80 <_vfprintf_r+0x1340>
 8009cd2:	4651      	mov	r1, sl
 8009cd4:	4658      	mov	r0, fp
 8009cd6:	aa26      	add	r2, sp, #152	; 0x98
 8009cd8:	f002 f9c1 	bl	800c05e <__sprint_r>
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	d1e5      	bne.n	8009cac <_vfprintf_r+0x136c>
 8009ce0:	ac29      	add	r4, sp, #164	; 0xa4
 8009ce2:	e7f4      	b.n	8009cce <_vfprintf_r+0x138e>
 8009ce4:	4639      	mov	r1, r7
 8009ce6:	4658      	mov	r0, fp
 8009ce8:	f001 f902 	bl	800aef0 <_free_r>
 8009cec:	f7ff ba5e 	b.w	80091ac <_vfprintf_r+0x86c>
 8009cf0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009cf2:	b91b      	cbnz	r3, 8009cfc <_vfprintf_r+0x13bc>
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	9327      	str	r3, [sp, #156]	; 0x9c
 8009cf8:	f7ff b85f 	b.w	8008dba <_vfprintf_r+0x47a>
 8009cfc:	4651      	mov	r1, sl
 8009cfe:	4658      	mov	r0, fp
 8009d00:	aa26      	add	r2, sp, #152	; 0x98
 8009d02:	f002 f9ac 	bl	800c05e <__sprint_r>
 8009d06:	2800      	cmp	r0, #0
 8009d08:	d0f4      	beq.n	8009cf4 <_vfprintf_r+0x13b4>
 8009d0a:	f7ff b856 	b.w	8008dba <_vfprintf_r+0x47a>
 8009d0e:	ea56 0207 	orrs.w	r2, r6, r7
 8009d12:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8009d16:	f43f ab6a 	beq.w	80093ee <_vfprintf_r+0xaae>
 8009d1a:	2b01      	cmp	r3, #1
 8009d1c:	f43f abff 	beq.w	800951e <_vfprintf_r+0xbde>
 8009d20:	2b02      	cmp	r3, #2
 8009d22:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8009d26:	f43f ac47 	beq.w	80095b8 <_vfprintf_r+0xc78>
 8009d2a:	08f2      	lsrs	r2, r6, #3
 8009d2c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8009d30:	08f8      	lsrs	r0, r7, #3
 8009d32:	f006 0307 	and.w	r3, r6, #7
 8009d36:	4607      	mov	r7, r0
 8009d38:	4616      	mov	r6, r2
 8009d3a:	3330      	adds	r3, #48	; 0x30
 8009d3c:	ea56 0207 	orrs.w	r2, r6, r7
 8009d40:	4649      	mov	r1, r9
 8009d42:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009d46:	d1f0      	bne.n	8009d2a <_vfprintf_r+0x13ea>
 8009d48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d4a:	07d0      	lsls	r0, r2, #31
 8009d4c:	d506      	bpl.n	8009d5c <_vfprintf_r+0x141c>
 8009d4e:	2b30      	cmp	r3, #48	; 0x30
 8009d50:	d004      	beq.n	8009d5c <_vfprintf_r+0x141c>
 8009d52:	2330      	movs	r3, #48	; 0x30
 8009d54:	f809 3c01 	strb.w	r3, [r9, #-1]
 8009d58:	f1a1 0902 	sub.w	r9, r1, #2
 8009d5c:	2700      	movs	r7, #0
 8009d5e:	ab52      	add	r3, sp, #328	; 0x148
 8009d60:	eba3 0309 	sub.w	r3, r3, r9
 8009d64:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8009d68:	9e07      	ldr	r6, [sp, #28]
 8009d6a:	9307      	str	r3, [sp, #28]
 8009d6c:	463d      	mov	r5, r7
 8009d6e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8009d72:	f7ff b942 	b.w	8008ffa <_vfprintf_r+0x6ba>
 8009d76:	bf00      	nop
 8009d78:	0800f470 	.word	0x0800f470
 8009d7c:	0800f460 	.word	0x0800f460

08009d80 <__sbprintf>:
 8009d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d82:	461f      	mov	r7, r3
 8009d84:	898b      	ldrh	r3, [r1, #12]
 8009d86:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8009d8a:	f023 0302 	bic.w	r3, r3, #2
 8009d8e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009d92:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009d94:	4615      	mov	r5, r2
 8009d96:	9319      	str	r3, [sp, #100]	; 0x64
 8009d98:	89cb      	ldrh	r3, [r1, #14]
 8009d9a:	4606      	mov	r6, r0
 8009d9c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009da0:	69cb      	ldr	r3, [r1, #28]
 8009da2:	a816      	add	r0, sp, #88	; 0x58
 8009da4:	9307      	str	r3, [sp, #28]
 8009da6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009da8:	460c      	mov	r4, r1
 8009daa:	9309      	str	r3, [sp, #36]	; 0x24
 8009dac:	ab1a      	add	r3, sp, #104	; 0x68
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	9304      	str	r3, [sp, #16]
 8009db2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009db6:	9302      	str	r3, [sp, #8]
 8009db8:	9305      	str	r3, [sp, #20]
 8009dba:	2300      	movs	r3, #0
 8009dbc:	9306      	str	r3, [sp, #24]
 8009dbe:	f001 fac5 	bl	800b34c <__retarget_lock_init_recursive>
 8009dc2:	462a      	mov	r2, r5
 8009dc4:	463b      	mov	r3, r7
 8009dc6:	4669      	mov	r1, sp
 8009dc8:	4630      	mov	r0, r6
 8009dca:	f7fe fdb9 	bl	8008940 <_vfprintf_r>
 8009dce:	1e05      	subs	r5, r0, #0
 8009dd0:	db07      	blt.n	8009de2 <__sbprintf+0x62>
 8009dd2:	4669      	mov	r1, sp
 8009dd4:	4630      	mov	r0, r6
 8009dd6:	f000 ff8f 	bl	800acf8 <_fflush_r>
 8009dda:	2800      	cmp	r0, #0
 8009ddc:	bf18      	it	ne
 8009dde:	f04f 35ff 	movne.w	r5, #4294967295
 8009de2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009de6:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009de8:	065b      	lsls	r3, r3, #25
 8009dea:	bf42      	ittt	mi
 8009dec:	89a3      	ldrhmi	r3, [r4, #12]
 8009dee:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009df2:	81a3      	strhmi	r3, [r4, #12]
 8009df4:	f001 faab 	bl	800b34e <__retarget_lock_close_recursive>
 8009df8:	4628      	mov	r0, r5
 8009dfa:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8009dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009e00 <_vsnprintf_r>:
 8009e00:	b530      	push	{r4, r5, lr}
 8009e02:	1e14      	subs	r4, r2, #0
 8009e04:	4605      	mov	r5, r0
 8009e06:	b09b      	sub	sp, #108	; 0x6c
 8009e08:	4618      	mov	r0, r3
 8009e0a:	da05      	bge.n	8009e18 <_vsnprintf_r+0x18>
 8009e0c:	238b      	movs	r3, #139	; 0x8b
 8009e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e12:	602b      	str	r3, [r5, #0]
 8009e14:	b01b      	add	sp, #108	; 0x6c
 8009e16:	bd30      	pop	{r4, r5, pc}
 8009e18:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009e1c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009e20:	bf0c      	ite	eq
 8009e22:	4623      	moveq	r3, r4
 8009e24:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009e28:	9302      	str	r3, [sp, #8]
 8009e2a:	9305      	str	r3, [sp, #20]
 8009e2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009e30:	4602      	mov	r2, r0
 8009e32:	9100      	str	r1, [sp, #0]
 8009e34:	9104      	str	r1, [sp, #16]
 8009e36:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009e3a:	4669      	mov	r1, sp
 8009e3c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009e3e:	4628      	mov	r0, r5
 8009e40:	f7fd fb9a 	bl	8007578 <_svfprintf_r>
 8009e44:	1c43      	adds	r3, r0, #1
 8009e46:	bfbc      	itt	lt
 8009e48:	238b      	movlt	r3, #139	; 0x8b
 8009e4a:	602b      	strlt	r3, [r5, #0]
 8009e4c:	2c00      	cmp	r4, #0
 8009e4e:	d0e1      	beq.n	8009e14 <_vsnprintf_r+0x14>
 8009e50:	2200      	movs	r2, #0
 8009e52:	9b00      	ldr	r3, [sp, #0]
 8009e54:	701a      	strb	r2, [r3, #0]
 8009e56:	e7dd      	b.n	8009e14 <_vsnprintf_r+0x14>

08009e58 <vsnprintf>:
 8009e58:	b507      	push	{r0, r1, r2, lr}
 8009e5a:	9300      	str	r3, [sp, #0]
 8009e5c:	4613      	mov	r3, r2
 8009e5e:	460a      	mov	r2, r1
 8009e60:	4601      	mov	r1, r0
 8009e62:	4803      	ldr	r0, [pc, #12]	; (8009e70 <vsnprintf+0x18>)
 8009e64:	6800      	ldr	r0, [r0, #0]
 8009e66:	f7ff ffcb 	bl	8009e00 <_vsnprintf_r>
 8009e6a:	b003      	add	sp, #12
 8009e6c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009e70:	20000034 	.word	0x20000034

08009e74 <__swsetup_r>:
 8009e74:	b538      	push	{r3, r4, r5, lr}
 8009e76:	4b2a      	ldr	r3, [pc, #168]	; (8009f20 <__swsetup_r+0xac>)
 8009e78:	4605      	mov	r5, r0
 8009e7a:	6818      	ldr	r0, [r3, #0]
 8009e7c:	460c      	mov	r4, r1
 8009e7e:	b118      	cbz	r0, 8009e88 <__swsetup_r+0x14>
 8009e80:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009e82:	b90b      	cbnz	r3, 8009e88 <__swsetup_r+0x14>
 8009e84:	f000 ffa4 	bl	800add0 <__sinit>
 8009e88:	89a3      	ldrh	r3, [r4, #12]
 8009e8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e8e:	0718      	lsls	r0, r3, #28
 8009e90:	d422      	bmi.n	8009ed8 <__swsetup_r+0x64>
 8009e92:	06d9      	lsls	r1, r3, #27
 8009e94:	d407      	bmi.n	8009ea6 <__swsetup_r+0x32>
 8009e96:	2309      	movs	r3, #9
 8009e98:	602b      	str	r3, [r5, #0]
 8009e9a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8009ea2:	81a3      	strh	r3, [r4, #12]
 8009ea4:	e034      	b.n	8009f10 <__swsetup_r+0x9c>
 8009ea6:	0758      	lsls	r0, r3, #29
 8009ea8:	d512      	bpl.n	8009ed0 <__swsetup_r+0x5c>
 8009eaa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009eac:	b141      	cbz	r1, 8009ec0 <__swsetup_r+0x4c>
 8009eae:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009eb2:	4299      	cmp	r1, r3
 8009eb4:	d002      	beq.n	8009ebc <__swsetup_r+0x48>
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	f001 f81a 	bl	800aef0 <_free_r>
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	6323      	str	r3, [r4, #48]	; 0x30
 8009ec0:	89a3      	ldrh	r3, [r4, #12]
 8009ec2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ec6:	81a3      	strh	r3, [r4, #12]
 8009ec8:	2300      	movs	r3, #0
 8009eca:	6063      	str	r3, [r4, #4]
 8009ecc:	6923      	ldr	r3, [r4, #16]
 8009ece:	6023      	str	r3, [r4, #0]
 8009ed0:	89a3      	ldrh	r3, [r4, #12]
 8009ed2:	f043 0308 	orr.w	r3, r3, #8
 8009ed6:	81a3      	strh	r3, [r4, #12]
 8009ed8:	6923      	ldr	r3, [r4, #16]
 8009eda:	b94b      	cbnz	r3, 8009ef0 <__swsetup_r+0x7c>
 8009edc:	89a3      	ldrh	r3, [r4, #12]
 8009ede:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ee2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ee6:	d003      	beq.n	8009ef0 <__swsetup_r+0x7c>
 8009ee8:	4621      	mov	r1, r4
 8009eea:	4628      	mov	r0, r5
 8009eec:	f001 fa5e 	bl	800b3ac <__smakebuf_r>
 8009ef0:	89a0      	ldrh	r0, [r4, #12]
 8009ef2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ef6:	f010 0301 	ands.w	r3, r0, #1
 8009efa:	d00a      	beq.n	8009f12 <__swsetup_r+0x9e>
 8009efc:	2300      	movs	r3, #0
 8009efe:	60a3      	str	r3, [r4, #8]
 8009f00:	6963      	ldr	r3, [r4, #20]
 8009f02:	425b      	negs	r3, r3
 8009f04:	61a3      	str	r3, [r4, #24]
 8009f06:	6923      	ldr	r3, [r4, #16]
 8009f08:	b943      	cbnz	r3, 8009f1c <__swsetup_r+0xa8>
 8009f0a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f0e:	d1c4      	bne.n	8009e9a <__swsetup_r+0x26>
 8009f10:	bd38      	pop	{r3, r4, r5, pc}
 8009f12:	0781      	lsls	r1, r0, #30
 8009f14:	bf58      	it	pl
 8009f16:	6963      	ldrpl	r3, [r4, #20]
 8009f18:	60a3      	str	r3, [r4, #8]
 8009f1a:	e7f4      	b.n	8009f06 <__swsetup_r+0x92>
 8009f1c:	2000      	movs	r0, #0
 8009f1e:	e7f7      	b.n	8009f10 <__swsetup_r+0x9c>
 8009f20:	20000034 	.word	0x20000034

08009f24 <register_fini>:
 8009f24:	4b02      	ldr	r3, [pc, #8]	; (8009f30 <register_fini+0xc>)
 8009f26:	b113      	cbz	r3, 8009f2e <register_fini+0xa>
 8009f28:	4802      	ldr	r0, [pc, #8]	; (8009f34 <register_fini+0x10>)
 8009f2a:	f000 b805 	b.w	8009f38 <atexit>
 8009f2e:	4770      	bx	lr
 8009f30:	00000000 	.word	0x00000000
 8009f34:	0800ae21 	.word	0x0800ae21

08009f38 <atexit>:
 8009f38:	2300      	movs	r3, #0
 8009f3a:	4601      	mov	r1, r0
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f002 bddc 	b.w	800cafc <__register_exitproc>

08009f44 <quorem>:
 8009f44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f48:	6903      	ldr	r3, [r0, #16]
 8009f4a:	690c      	ldr	r4, [r1, #16]
 8009f4c:	4607      	mov	r7, r0
 8009f4e:	42a3      	cmp	r3, r4
 8009f50:	f2c0 8083 	blt.w	800a05a <quorem+0x116>
 8009f54:	3c01      	subs	r4, #1
 8009f56:	f100 0514 	add.w	r5, r0, #20
 8009f5a:	f101 0814 	add.w	r8, r1, #20
 8009f5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f62:	9301      	str	r3, [sp, #4]
 8009f64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	fbb2 f6f3 	udiv	r6, r2, r3
 8009f74:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009f78:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f7c:	d332      	bcc.n	8009fe4 <quorem+0xa0>
 8009f7e:	f04f 0e00 	mov.w	lr, #0
 8009f82:	4640      	mov	r0, r8
 8009f84:	46ac      	mov	ip, r5
 8009f86:	46f2      	mov	sl, lr
 8009f88:	f850 2b04 	ldr.w	r2, [r0], #4
 8009f8c:	b293      	uxth	r3, r2
 8009f8e:	fb06 e303 	mla	r3, r6, r3, lr
 8009f92:	0c12      	lsrs	r2, r2, #16
 8009f94:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009f98:	fb06 e202 	mla	r2, r6, r2, lr
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	ebaa 0303 	sub.w	r3, sl, r3
 8009fa2:	f8dc a000 	ldr.w	sl, [ip]
 8009fa6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009faa:	fa1f fa8a 	uxth.w	sl, sl
 8009fae:	4453      	add	r3, sl
 8009fb0:	fa1f fa82 	uxth.w	sl, r2
 8009fb4:	f8dc 2000 	ldr.w	r2, [ip]
 8009fb8:	4581      	cmp	r9, r0
 8009fba:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009fbe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fc2:	b29b      	uxth	r3, r3
 8009fc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fc8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009fcc:	f84c 3b04 	str.w	r3, [ip], #4
 8009fd0:	d2da      	bcs.n	8009f88 <quorem+0x44>
 8009fd2:	f855 300b 	ldr.w	r3, [r5, fp]
 8009fd6:	b92b      	cbnz	r3, 8009fe4 <quorem+0xa0>
 8009fd8:	9b01      	ldr	r3, [sp, #4]
 8009fda:	3b04      	subs	r3, #4
 8009fdc:	429d      	cmp	r5, r3
 8009fde:	461a      	mov	r2, r3
 8009fe0:	d32f      	bcc.n	800a042 <quorem+0xfe>
 8009fe2:	613c      	str	r4, [r7, #16]
 8009fe4:	4638      	mov	r0, r7
 8009fe6:	f001 fc83 	bl	800b8f0 <__mcmp>
 8009fea:	2800      	cmp	r0, #0
 8009fec:	db25      	blt.n	800a03a <quorem+0xf6>
 8009fee:	4628      	mov	r0, r5
 8009ff0:	f04f 0c00 	mov.w	ip, #0
 8009ff4:	3601      	adds	r6, #1
 8009ff6:	f858 1b04 	ldr.w	r1, [r8], #4
 8009ffa:	f8d0 e000 	ldr.w	lr, [r0]
 8009ffe:	b28b      	uxth	r3, r1
 800a000:	ebac 0303 	sub.w	r3, ip, r3
 800a004:	fa1f f28e 	uxth.w	r2, lr
 800a008:	4413      	add	r3, r2
 800a00a:	0c0a      	lsrs	r2, r1, #16
 800a00c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a010:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a014:	b29b      	uxth	r3, r3
 800a016:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a01a:	45c1      	cmp	r9, r8
 800a01c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a020:	f840 3b04 	str.w	r3, [r0], #4
 800a024:	d2e7      	bcs.n	8009ff6 <quorem+0xb2>
 800a026:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a02a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a02e:	b922      	cbnz	r2, 800a03a <quorem+0xf6>
 800a030:	3b04      	subs	r3, #4
 800a032:	429d      	cmp	r5, r3
 800a034:	461a      	mov	r2, r3
 800a036:	d30a      	bcc.n	800a04e <quorem+0x10a>
 800a038:	613c      	str	r4, [r7, #16]
 800a03a:	4630      	mov	r0, r6
 800a03c:	b003      	add	sp, #12
 800a03e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a042:	6812      	ldr	r2, [r2, #0]
 800a044:	3b04      	subs	r3, #4
 800a046:	2a00      	cmp	r2, #0
 800a048:	d1cb      	bne.n	8009fe2 <quorem+0x9e>
 800a04a:	3c01      	subs	r4, #1
 800a04c:	e7c6      	b.n	8009fdc <quorem+0x98>
 800a04e:	6812      	ldr	r2, [r2, #0]
 800a050:	3b04      	subs	r3, #4
 800a052:	2a00      	cmp	r2, #0
 800a054:	d1f0      	bne.n	800a038 <quorem+0xf4>
 800a056:	3c01      	subs	r4, #1
 800a058:	e7eb      	b.n	800a032 <quorem+0xee>
 800a05a:	2000      	movs	r0, #0
 800a05c:	e7ee      	b.n	800a03c <quorem+0xf8>
	...

0800a060 <_dtoa_r>:
 800a060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a064:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800a066:	b097      	sub	sp, #92	; 0x5c
 800a068:	4681      	mov	r9, r0
 800a06a:	4614      	mov	r4, r2
 800a06c:	461d      	mov	r5, r3
 800a06e:	4692      	mov	sl, r2
 800a070:	469b      	mov	fp, r3
 800a072:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800a074:	b149      	cbz	r1, 800a08a <_dtoa_r+0x2a>
 800a076:	2301      	movs	r3, #1
 800a078:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a07a:	4093      	lsls	r3, r2
 800a07c:	608b      	str	r3, [r1, #8]
 800a07e:	604a      	str	r2, [r1, #4]
 800a080:	f001 fa2f 	bl	800b4e2 <_Bfree>
 800a084:	2300      	movs	r3, #0
 800a086:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a08a:	1e2b      	subs	r3, r5, #0
 800a08c:	bfad      	iteet	ge
 800a08e:	2300      	movge	r3, #0
 800a090:	2201      	movlt	r2, #1
 800a092:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a096:	6033      	strge	r3, [r6, #0]
 800a098:	4ba3      	ldr	r3, [pc, #652]	; (800a328 <_dtoa_r+0x2c8>)
 800a09a:	bfb8      	it	lt
 800a09c:	6032      	strlt	r2, [r6, #0]
 800a09e:	ea33 030b 	bics.w	r3, r3, fp
 800a0a2:	f8cd b00c 	str.w	fp, [sp, #12]
 800a0a6:	d119      	bne.n	800a0dc <_dtoa_r+0x7c>
 800a0a8:	f242 730f 	movw	r3, #9999	; 0x270f
 800a0ac:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a0ae:	6013      	str	r3, [r2, #0]
 800a0b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a0b4:	4323      	orrs	r3, r4
 800a0b6:	f000 857b 	beq.w	800abb0 <_dtoa_r+0xb50>
 800a0ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0bc:	b90b      	cbnz	r3, 800a0c2 <_dtoa_r+0x62>
 800a0be:	4b9b      	ldr	r3, [pc, #620]	; (800a32c <_dtoa_r+0x2cc>)
 800a0c0:	e020      	b.n	800a104 <_dtoa_r+0xa4>
 800a0c2:	4b9a      	ldr	r3, [pc, #616]	; (800a32c <_dtoa_r+0x2cc>)
 800a0c4:	9306      	str	r3, [sp, #24]
 800a0c6:	3303      	adds	r3, #3
 800a0c8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a0ca:	6013      	str	r3, [r2, #0]
 800a0cc:	9806      	ldr	r0, [sp, #24]
 800a0ce:	b017      	add	sp, #92	; 0x5c
 800a0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d4:	4b96      	ldr	r3, [pc, #600]	; (800a330 <_dtoa_r+0x2d0>)
 800a0d6:	9306      	str	r3, [sp, #24]
 800a0d8:	3308      	adds	r3, #8
 800a0da:	e7f5      	b.n	800a0c8 <_dtoa_r+0x68>
 800a0dc:	2200      	movs	r2, #0
 800a0de:	2300      	movs	r3, #0
 800a0e0:	4650      	mov	r0, sl
 800a0e2:	4659      	mov	r1, fp
 800a0e4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800a0e8:	f7f6 fc5e 	bl	80009a8 <__aeabi_dcmpeq>
 800a0ec:	4607      	mov	r7, r0
 800a0ee:	b158      	cbz	r0, 800a108 <_dtoa_r+0xa8>
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a0f4:	6013      	str	r3, [r2, #0]
 800a0f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	f000 8556 	beq.w	800abaa <_dtoa_r+0xb4a>
 800a0fe:	488d      	ldr	r0, [pc, #564]	; (800a334 <_dtoa_r+0x2d4>)
 800a100:	6018      	str	r0, [r3, #0]
 800a102:	1e43      	subs	r3, r0, #1
 800a104:	9306      	str	r3, [sp, #24]
 800a106:	e7e1      	b.n	800a0cc <_dtoa_r+0x6c>
 800a108:	ab14      	add	r3, sp, #80	; 0x50
 800a10a:	9301      	str	r3, [sp, #4]
 800a10c:	ab15      	add	r3, sp, #84	; 0x54
 800a10e:	9300      	str	r3, [sp, #0]
 800a110:	4648      	mov	r0, r9
 800a112:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a116:	f001 fc97 	bl	800ba48 <__d2b>
 800a11a:	9b03      	ldr	r3, [sp, #12]
 800a11c:	4680      	mov	r8, r0
 800a11e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800a122:	2e00      	cmp	r6, #0
 800a124:	d07f      	beq.n	800a226 <_dtoa_r+0x1c6>
 800a126:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a12a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a12c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800a130:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a134:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a138:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a13c:	9713      	str	r7, [sp, #76]	; 0x4c
 800a13e:	2200      	movs	r2, #0
 800a140:	4b7d      	ldr	r3, [pc, #500]	; (800a338 <_dtoa_r+0x2d8>)
 800a142:	f7f6 f811 	bl	8000168 <__aeabi_dsub>
 800a146:	a372      	add	r3, pc, #456	; (adr r3, 800a310 <_dtoa_r+0x2b0>)
 800a148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a14c:	f7f6 f9c4 	bl	80004d8 <__aeabi_dmul>
 800a150:	a371      	add	r3, pc, #452	; (adr r3, 800a318 <_dtoa_r+0x2b8>)
 800a152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a156:	f7f6 f809 	bl	800016c <__adddf3>
 800a15a:	4604      	mov	r4, r0
 800a15c:	4630      	mov	r0, r6
 800a15e:	460d      	mov	r5, r1
 800a160:	f7f6 f950 	bl	8000404 <__aeabi_i2d>
 800a164:	a36e      	add	r3, pc, #440	; (adr r3, 800a320 <_dtoa_r+0x2c0>)
 800a166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16a:	f7f6 f9b5 	bl	80004d8 <__aeabi_dmul>
 800a16e:	4602      	mov	r2, r0
 800a170:	460b      	mov	r3, r1
 800a172:	4620      	mov	r0, r4
 800a174:	4629      	mov	r1, r5
 800a176:	f7f5 fff9 	bl	800016c <__adddf3>
 800a17a:	4604      	mov	r4, r0
 800a17c:	460d      	mov	r5, r1
 800a17e:	f7f6 fc5b 	bl	8000a38 <__aeabi_d2iz>
 800a182:	2200      	movs	r2, #0
 800a184:	9003      	str	r0, [sp, #12]
 800a186:	2300      	movs	r3, #0
 800a188:	4620      	mov	r0, r4
 800a18a:	4629      	mov	r1, r5
 800a18c:	f7f6 fc16 	bl	80009bc <__aeabi_dcmplt>
 800a190:	b150      	cbz	r0, 800a1a8 <_dtoa_r+0x148>
 800a192:	9803      	ldr	r0, [sp, #12]
 800a194:	f7f6 f936 	bl	8000404 <__aeabi_i2d>
 800a198:	4622      	mov	r2, r4
 800a19a:	462b      	mov	r3, r5
 800a19c:	f7f6 fc04 	bl	80009a8 <__aeabi_dcmpeq>
 800a1a0:	b910      	cbnz	r0, 800a1a8 <_dtoa_r+0x148>
 800a1a2:	9b03      	ldr	r3, [sp, #12]
 800a1a4:	3b01      	subs	r3, #1
 800a1a6:	9303      	str	r3, [sp, #12]
 800a1a8:	9b03      	ldr	r3, [sp, #12]
 800a1aa:	2b16      	cmp	r3, #22
 800a1ac:	d858      	bhi.n	800a260 <_dtoa_r+0x200>
 800a1ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a1b2:	9a03      	ldr	r2, [sp, #12]
 800a1b4:	4b61      	ldr	r3, [pc, #388]	; (800a33c <_dtoa_r+0x2dc>)
 800a1b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1be:	f7f6 fbfd 	bl	80009bc <__aeabi_dcmplt>
 800a1c2:	2800      	cmp	r0, #0
 800a1c4:	d04e      	beq.n	800a264 <_dtoa_r+0x204>
 800a1c6:	9b03      	ldr	r3, [sp, #12]
 800a1c8:	3b01      	subs	r3, #1
 800a1ca:	9303      	str	r3, [sp, #12]
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a1d2:	1b9e      	subs	r6, r3, r6
 800a1d4:	1e73      	subs	r3, r6, #1
 800a1d6:	9309      	str	r3, [sp, #36]	; 0x24
 800a1d8:	bf49      	itett	mi
 800a1da:	f1c6 0301 	rsbmi	r3, r6, #1
 800a1de:	2300      	movpl	r3, #0
 800a1e0:	9308      	strmi	r3, [sp, #32]
 800a1e2:	2300      	movmi	r3, #0
 800a1e4:	bf54      	ite	pl
 800a1e6:	9308      	strpl	r3, [sp, #32]
 800a1e8:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a1ea:	9b03      	ldr	r3, [sp, #12]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	db3b      	blt.n	800a268 <_dtoa_r+0x208>
 800a1f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1f2:	9a03      	ldr	r2, [sp, #12]
 800a1f4:	4413      	add	r3, r2
 800a1f6:	9309      	str	r3, [sp, #36]	; 0x24
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	920e      	str	r2, [sp, #56]	; 0x38
 800a1fc:	930a      	str	r3, [sp, #40]	; 0x28
 800a1fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a200:	2b09      	cmp	r3, #9
 800a202:	d86b      	bhi.n	800a2dc <_dtoa_r+0x27c>
 800a204:	2b05      	cmp	r3, #5
 800a206:	bfc4      	itt	gt
 800a208:	3b04      	subgt	r3, #4
 800a20a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800a20c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a20e:	bfc8      	it	gt
 800a210:	2400      	movgt	r4, #0
 800a212:	f1a3 0302 	sub.w	r3, r3, #2
 800a216:	bfd8      	it	le
 800a218:	2401      	movle	r4, #1
 800a21a:	2b03      	cmp	r3, #3
 800a21c:	d869      	bhi.n	800a2f2 <_dtoa_r+0x292>
 800a21e:	e8df f003 	tbb	[pc, r3]
 800a222:	392c      	.short	0x392c
 800a224:	5b37      	.short	0x5b37
 800a226:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800a22a:	441e      	add	r6, r3
 800a22c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800a230:	2b20      	cmp	r3, #32
 800a232:	dd10      	ble.n	800a256 <_dtoa_r+0x1f6>
 800a234:	9a03      	ldr	r2, [sp, #12]
 800a236:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800a23a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800a23e:	409a      	lsls	r2, r3
 800a240:	fa24 f000 	lsr.w	r0, r4, r0
 800a244:	4310      	orrs	r0, r2
 800a246:	f7f6 f8cd 	bl	80003e4 <__aeabi_ui2d>
 800a24a:	2301      	movs	r3, #1
 800a24c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a250:	3e01      	subs	r6, #1
 800a252:	9313      	str	r3, [sp, #76]	; 0x4c
 800a254:	e773      	b.n	800a13e <_dtoa_r+0xde>
 800a256:	f1c3 0320 	rsb	r3, r3, #32
 800a25a:	fa04 f003 	lsl.w	r0, r4, r3
 800a25e:	e7f2      	b.n	800a246 <_dtoa_r+0x1e6>
 800a260:	2301      	movs	r3, #1
 800a262:	e7b4      	b.n	800a1ce <_dtoa_r+0x16e>
 800a264:	900f      	str	r0, [sp, #60]	; 0x3c
 800a266:	e7b3      	b.n	800a1d0 <_dtoa_r+0x170>
 800a268:	9b08      	ldr	r3, [sp, #32]
 800a26a:	9a03      	ldr	r2, [sp, #12]
 800a26c:	1a9b      	subs	r3, r3, r2
 800a26e:	9308      	str	r3, [sp, #32]
 800a270:	4253      	negs	r3, r2
 800a272:	930a      	str	r3, [sp, #40]	; 0x28
 800a274:	2300      	movs	r3, #0
 800a276:	930e      	str	r3, [sp, #56]	; 0x38
 800a278:	e7c1      	b.n	800a1fe <_dtoa_r+0x19e>
 800a27a:	2300      	movs	r3, #0
 800a27c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a27e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a280:	2b00      	cmp	r3, #0
 800a282:	dc39      	bgt.n	800a2f8 <_dtoa_r+0x298>
 800a284:	2301      	movs	r3, #1
 800a286:	461a      	mov	r2, r3
 800a288:	9304      	str	r3, [sp, #16]
 800a28a:	9307      	str	r3, [sp, #28]
 800a28c:	9221      	str	r2, [sp, #132]	; 0x84
 800a28e:	e00c      	b.n	800a2aa <_dtoa_r+0x24a>
 800a290:	2301      	movs	r3, #1
 800a292:	e7f3      	b.n	800a27c <_dtoa_r+0x21c>
 800a294:	2300      	movs	r3, #0
 800a296:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a298:	930b      	str	r3, [sp, #44]	; 0x2c
 800a29a:	9b03      	ldr	r3, [sp, #12]
 800a29c:	4413      	add	r3, r2
 800a29e:	9304      	str	r3, [sp, #16]
 800a2a0:	3301      	adds	r3, #1
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	9307      	str	r3, [sp, #28]
 800a2a6:	bfb8      	it	lt
 800a2a8:	2301      	movlt	r3, #1
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800a2b0:	2204      	movs	r2, #4
 800a2b2:	f102 0014 	add.w	r0, r2, #20
 800a2b6:	4298      	cmp	r0, r3
 800a2b8:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800a2bc:	d920      	bls.n	800a300 <_dtoa_r+0x2a0>
 800a2be:	4648      	mov	r0, r9
 800a2c0:	f001 f8ea 	bl	800b498 <_Balloc>
 800a2c4:	9006      	str	r0, [sp, #24]
 800a2c6:	2800      	cmp	r0, #0
 800a2c8:	d13e      	bne.n	800a348 <_dtoa_r+0x2e8>
 800a2ca:	4602      	mov	r2, r0
 800a2cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a2d0:	4b1b      	ldr	r3, [pc, #108]	; (800a340 <_dtoa_r+0x2e0>)
 800a2d2:	481c      	ldr	r0, [pc, #112]	; (800a344 <_dtoa_r+0x2e4>)
 800a2d4:	f002 fc52 	bl	800cb7c <__assert_func>
 800a2d8:	2301      	movs	r3, #1
 800a2da:	e7dc      	b.n	800a296 <_dtoa_r+0x236>
 800a2dc:	2401      	movs	r4, #1
 800a2de:	2300      	movs	r3, #0
 800a2e0:	940b      	str	r4, [sp, #44]	; 0x2c
 800a2e2:	9320      	str	r3, [sp, #128]	; 0x80
 800a2e4:	f04f 33ff 	mov.w	r3, #4294967295
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	9304      	str	r3, [sp, #16]
 800a2ec:	9307      	str	r3, [sp, #28]
 800a2ee:	2312      	movs	r3, #18
 800a2f0:	e7cc      	b.n	800a28c <_dtoa_r+0x22c>
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2f6:	e7f5      	b.n	800a2e4 <_dtoa_r+0x284>
 800a2f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2fa:	9304      	str	r3, [sp, #16]
 800a2fc:	9307      	str	r3, [sp, #28]
 800a2fe:	e7d4      	b.n	800a2aa <_dtoa_r+0x24a>
 800a300:	3101      	adds	r1, #1
 800a302:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800a306:	0052      	lsls	r2, r2, #1
 800a308:	e7d3      	b.n	800a2b2 <_dtoa_r+0x252>
 800a30a:	bf00      	nop
 800a30c:	f3af 8000 	nop.w
 800a310:	636f4361 	.word	0x636f4361
 800a314:	3fd287a7 	.word	0x3fd287a7
 800a318:	8b60c8b3 	.word	0x8b60c8b3
 800a31c:	3fc68a28 	.word	0x3fc68a28
 800a320:	509f79fb 	.word	0x509f79fb
 800a324:	3fd34413 	.word	0x3fd34413
 800a328:	7ff00000 	.word	0x7ff00000
 800a32c:	0800f480 	.word	0x0800f480
 800a330:	0800f484 	.word	0x0800f484
 800a334:	0800f43f 	.word	0x0800f43f
 800a338:	3ff80000 	.word	0x3ff80000
 800a33c:	0800f588 	.word	0x0800f588
 800a340:	0800f48d 	.word	0x0800f48d
 800a344:	0800f49e 	.word	0x0800f49e
 800a348:	9b06      	ldr	r3, [sp, #24]
 800a34a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a34e:	9b07      	ldr	r3, [sp, #28]
 800a350:	2b0e      	cmp	r3, #14
 800a352:	f200 80a1 	bhi.w	800a498 <_dtoa_r+0x438>
 800a356:	2c00      	cmp	r4, #0
 800a358:	f000 809e 	beq.w	800a498 <_dtoa_r+0x438>
 800a35c:	9b03      	ldr	r3, [sp, #12]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	dd34      	ble.n	800a3cc <_dtoa_r+0x36c>
 800a362:	4a96      	ldr	r2, [pc, #600]	; (800a5bc <_dtoa_r+0x55c>)
 800a364:	f003 030f 	and.w	r3, r3, #15
 800a368:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a36c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a370:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a374:	9b03      	ldr	r3, [sp, #12]
 800a376:	05d8      	lsls	r0, r3, #23
 800a378:	ea4f 1523 	mov.w	r5, r3, asr #4
 800a37c:	d516      	bpl.n	800a3ac <_dtoa_r+0x34c>
 800a37e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a382:	4b8f      	ldr	r3, [pc, #572]	; (800a5c0 <_dtoa_r+0x560>)
 800a384:	2603      	movs	r6, #3
 800a386:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a38a:	f7f6 f9cf 	bl	800072c <__aeabi_ddiv>
 800a38e:	4682      	mov	sl, r0
 800a390:	468b      	mov	fp, r1
 800a392:	f005 050f 	and.w	r5, r5, #15
 800a396:	4c8a      	ldr	r4, [pc, #552]	; (800a5c0 <_dtoa_r+0x560>)
 800a398:	b955      	cbnz	r5, 800a3b0 <_dtoa_r+0x350>
 800a39a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a39e:	4650      	mov	r0, sl
 800a3a0:	4659      	mov	r1, fp
 800a3a2:	f7f6 f9c3 	bl	800072c <__aeabi_ddiv>
 800a3a6:	4682      	mov	sl, r0
 800a3a8:	468b      	mov	fp, r1
 800a3aa:	e028      	b.n	800a3fe <_dtoa_r+0x39e>
 800a3ac:	2602      	movs	r6, #2
 800a3ae:	e7f2      	b.n	800a396 <_dtoa_r+0x336>
 800a3b0:	07e9      	lsls	r1, r5, #31
 800a3b2:	d508      	bpl.n	800a3c6 <_dtoa_r+0x366>
 800a3b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a3b8:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a3bc:	f7f6 f88c 	bl	80004d8 <__aeabi_dmul>
 800a3c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a3c4:	3601      	adds	r6, #1
 800a3c6:	106d      	asrs	r5, r5, #1
 800a3c8:	3408      	adds	r4, #8
 800a3ca:	e7e5      	b.n	800a398 <_dtoa_r+0x338>
 800a3cc:	f000 809f 	beq.w	800a50e <_dtoa_r+0x4ae>
 800a3d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a3d4:	9b03      	ldr	r3, [sp, #12]
 800a3d6:	2602      	movs	r6, #2
 800a3d8:	425c      	negs	r4, r3
 800a3da:	4b78      	ldr	r3, [pc, #480]	; (800a5bc <_dtoa_r+0x55c>)
 800a3dc:	f004 020f 	and.w	r2, r4, #15
 800a3e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e8:	f7f6 f876 	bl	80004d8 <__aeabi_dmul>
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	4682      	mov	sl, r0
 800a3f0:	468b      	mov	fp, r1
 800a3f2:	4d73      	ldr	r5, [pc, #460]	; (800a5c0 <_dtoa_r+0x560>)
 800a3f4:	1124      	asrs	r4, r4, #4
 800a3f6:	2c00      	cmp	r4, #0
 800a3f8:	d17e      	bne.n	800a4f8 <_dtoa_r+0x498>
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d1d3      	bne.n	800a3a6 <_dtoa_r+0x346>
 800a3fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a400:	2b00      	cmp	r3, #0
 800a402:	f000 8086 	beq.w	800a512 <_dtoa_r+0x4b2>
 800a406:	2200      	movs	r2, #0
 800a408:	4650      	mov	r0, sl
 800a40a:	4659      	mov	r1, fp
 800a40c:	4b6d      	ldr	r3, [pc, #436]	; (800a5c4 <_dtoa_r+0x564>)
 800a40e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800a412:	f7f6 fad3 	bl	80009bc <__aeabi_dcmplt>
 800a416:	2800      	cmp	r0, #0
 800a418:	d07b      	beq.n	800a512 <_dtoa_r+0x4b2>
 800a41a:	9b07      	ldr	r3, [sp, #28]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d078      	beq.n	800a512 <_dtoa_r+0x4b2>
 800a420:	9b04      	ldr	r3, [sp, #16]
 800a422:	2b00      	cmp	r3, #0
 800a424:	dd36      	ble.n	800a494 <_dtoa_r+0x434>
 800a426:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a42a:	9b03      	ldr	r3, [sp, #12]
 800a42c:	2200      	movs	r2, #0
 800a42e:	1e5d      	subs	r5, r3, #1
 800a430:	4b65      	ldr	r3, [pc, #404]	; (800a5c8 <_dtoa_r+0x568>)
 800a432:	f7f6 f851 	bl	80004d8 <__aeabi_dmul>
 800a436:	4682      	mov	sl, r0
 800a438:	468b      	mov	fp, r1
 800a43a:	9c04      	ldr	r4, [sp, #16]
 800a43c:	3601      	adds	r6, #1
 800a43e:	4630      	mov	r0, r6
 800a440:	f7f5 ffe0 	bl	8000404 <__aeabi_i2d>
 800a444:	4652      	mov	r2, sl
 800a446:	465b      	mov	r3, fp
 800a448:	f7f6 f846 	bl	80004d8 <__aeabi_dmul>
 800a44c:	2200      	movs	r2, #0
 800a44e:	4b5f      	ldr	r3, [pc, #380]	; (800a5cc <_dtoa_r+0x56c>)
 800a450:	f7f5 fe8c 	bl	800016c <__adddf3>
 800a454:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a458:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a45c:	9611      	str	r6, [sp, #68]	; 0x44
 800a45e:	2c00      	cmp	r4, #0
 800a460:	d15a      	bne.n	800a518 <_dtoa_r+0x4b8>
 800a462:	2200      	movs	r2, #0
 800a464:	4650      	mov	r0, sl
 800a466:	4659      	mov	r1, fp
 800a468:	4b59      	ldr	r3, [pc, #356]	; (800a5d0 <_dtoa_r+0x570>)
 800a46a:	f7f5 fe7d 	bl	8000168 <__aeabi_dsub>
 800a46e:	4633      	mov	r3, r6
 800a470:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a472:	4682      	mov	sl, r0
 800a474:	468b      	mov	fp, r1
 800a476:	f7f6 fabf 	bl	80009f8 <__aeabi_dcmpgt>
 800a47a:	2800      	cmp	r0, #0
 800a47c:	f040 828b 	bne.w	800a996 <_dtoa_r+0x936>
 800a480:	4650      	mov	r0, sl
 800a482:	4659      	mov	r1, fp
 800a484:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a486:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a48a:	f7f6 fa97 	bl	80009bc <__aeabi_dcmplt>
 800a48e:	2800      	cmp	r0, #0
 800a490:	f040 827f 	bne.w	800a992 <_dtoa_r+0x932>
 800a494:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800a498:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	f2c0 814d 	blt.w	800a73a <_dtoa_r+0x6da>
 800a4a0:	9a03      	ldr	r2, [sp, #12]
 800a4a2:	2a0e      	cmp	r2, #14
 800a4a4:	f300 8149 	bgt.w	800a73a <_dtoa_r+0x6da>
 800a4a8:	4b44      	ldr	r3, [pc, #272]	; (800a5bc <_dtoa_r+0x55c>)
 800a4aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4ae:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a4b2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a4b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	f280 80d6 	bge.w	800a66a <_dtoa_r+0x60a>
 800a4be:	9b07      	ldr	r3, [sp, #28]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	f300 80d2 	bgt.w	800a66a <_dtoa_r+0x60a>
 800a4c6:	f040 8263 	bne.w	800a990 <_dtoa_r+0x930>
 800a4ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	4b3f      	ldr	r3, [pc, #252]	; (800a5d0 <_dtoa_r+0x570>)
 800a4d2:	f7f6 f801 	bl	80004d8 <__aeabi_dmul>
 800a4d6:	4652      	mov	r2, sl
 800a4d8:	465b      	mov	r3, fp
 800a4da:	f7f6 fa83 	bl	80009e4 <__aeabi_dcmpge>
 800a4de:	9c07      	ldr	r4, [sp, #28]
 800a4e0:	4625      	mov	r5, r4
 800a4e2:	2800      	cmp	r0, #0
 800a4e4:	f040 823c 	bne.w	800a960 <_dtoa_r+0x900>
 800a4e8:	2331      	movs	r3, #49	; 0x31
 800a4ea:	9e06      	ldr	r6, [sp, #24]
 800a4ec:	f806 3b01 	strb.w	r3, [r6], #1
 800a4f0:	9b03      	ldr	r3, [sp, #12]
 800a4f2:	3301      	adds	r3, #1
 800a4f4:	9303      	str	r3, [sp, #12]
 800a4f6:	e237      	b.n	800a968 <_dtoa_r+0x908>
 800a4f8:	07e2      	lsls	r2, r4, #31
 800a4fa:	d505      	bpl.n	800a508 <_dtoa_r+0x4a8>
 800a4fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a500:	f7f5 ffea 	bl	80004d8 <__aeabi_dmul>
 800a504:	2301      	movs	r3, #1
 800a506:	3601      	adds	r6, #1
 800a508:	1064      	asrs	r4, r4, #1
 800a50a:	3508      	adds	r5, #8
 800a50c:	e773      	b.n	800a3f6 <_dtoa_r+0x396>
 800a50e:	2602      	movs	r6, #2
 800a510:	e775      	b.n	800a3fe <_dtoa_r+0x39e>
 800a512:	9d03      	ldr	r5, [sp, #12]
 800a514:	9c07      	ldr	r4, [sp, #28]
 800a516:	e792      	b.n	800a43e <_dtoa_r+0x3de>
 800a518:	9906      	ldr	r1, [sp, #24]
 800a51a:	4b28      	ldr	r3, [pc, #160]	; (800a5bc <_dtoa_r+0x55c>)
 800a51c:	4421      	add	r1, r4
 800a51e:	9112      	str	r1, [sp, #72]	; 0x48
 800a520:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a522:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a526:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800a52a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a52e:	2900      	cmp	r1, #0
 800a530:	d052      	beq.n	800a5d8 <_dtoa_r+0x578>
 800a532:	2000      	movs	r0, #0
 800a534:	4927      	ldr	r1, [pc, #156]	; (800a5d4 <_dtoa_r+0x574>)
 800a536:	f7f6 f8f9 	bl	800072c <__aeabi_ddiv>
 800a53a:	4632      	mov	r2, r6
 800a53c:	463b      	mov	r3, r7
 800a53e:	f7f5 fe13 	bl	8000168 <__aeabi_dsub>
 800a542:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a546:	9e06      	ldr	r6, [sp, #24]
 800a548:	4659      	mov	r1, fp
 800a54a:	4650      	mov	r0, sl
 800a54c:	f7f6 fa74 	bl	8000a38 <__aeabi_d2iz>
 800a550:	4604      	mov	r4, r0
 800a552:	f7f5 ff57 	bl	8000404 <__aeabi_i2d>
 800a556:	4602      	mov	r2, r0
 800a558:	460b      	mov	r3, r1
 800a55a:	4650      	mov	r0, sl
 800a55c:	4659      	mov	r1, fp
 800a55e:	f7f5 fe03 	bl	8000168 <__aeabi_dsub>
 800a562:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a566:	3430      	adds	r4, #48	; 0x30
 800a568:	f806 4b01 	strb.w	r4, [r6], #1
 800a56c:	4682      	mov	sl, r0
 800a56e:	468b      	mov	fp, r1
 800a570:	f7f6 fa24 	bl	80009bc <__aeabi_dcmplt>
 800a574:	2800      	cmp	r0, #0
 800a576:	d170      	bne.n	800a65a <_dtoa_r+0x5fa>
 800a578:	4652      	mov	r2, sl
 800a57a:	465b      	mov	r3, fp
 800a57c:	2000      	movs	r0, #0
 800a57e:	4911      	ldr	r1, [pc, #68]	; (800a5c4 <_dtoa_r+0x564>)
 800a580:	f7f5 fdf2 	bl	8000168 <__aeabi_dsub>
 800a584:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a588:	f7f6 fa18 	bl	80009bc <__aeabi_dcmplt>
 800a58c:	2800      	cmp	r0, #0
 800a58e:	f040 80b6 	bne.w	800a6fe <_dtoa_r+0x69e>
 800a592:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a594:	429e      	cmp	r6, r3
 800a596:	f43f af7d 	beq.w	800a494 <_dtoa_r+0x434>
 800a59a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a59e:	2200      	movs	r2, #0
 800a5a0:	4b09      	ldr	r3, [pc, #36]	; (800a5c8 <_dtoa_r+0x568>)
 800a5a2:	f7f5 ff99 	bl	80004d8 <__aeabi_dmul>
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a5ac:	4b06      	ldr	r3, [pc, #24]	; (800a5c8 <_dtoa_r+0x568>)
 800a5ae:	4650      	mov	r0, sl
 800a5b0:	4659      	mov	r1, fp
 800a5b2:	f7f5 ff91 	bl	80004d8 <__aeabi_dmul>
 800a5b6:	4682      	mov	sl, r0
 800a5b8:	468b      	mov	fp, r1
 800a5ba:	e7c5      	b.n	800a548 <_dtoa_r+0x4e8>
 800a5bc:	0800f588 	.word	0x0800f588
 800a5c0:	0800f560 	.word	0x0800f560
 800a5c4:	3ff00000 	.word	0x3ff00000
 800a5c8:	40240000 	.word	0x40240000
 800a5cc:	401c0000 	.word	0x401c0000
 800a5d0:	40140000 	.word	0x40140000
 800a5d4:	3fe00000 	.word	0x3fe00000
 800a5d8:	4630      	mov	r0, r6
 800a5da:	4639      	mov	r1, r7
 800a5dc:	f7f5 ff7c 	bl	80004d8 <__aeabi_dmul>
 800a5e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a5e4:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a5e6:	9e06      	ldr	r6, [sp, #24]
 800a5e8:	4659      	mov	r1, fp
 800a5ea:	4650      	mov	r0, sl
 800a5ec:	f7f6 fa24 	bl	8000a38 <__aeabi_d2iz>
 800a5f0:	4604      	mov	r4, r0
 800a5f2:	f7f5 ff07 	bl	8000404 <__aeabi_i2d>
 800a5f6:	4602      	mov	r2, r0
 800a5f8:	460b      	mov	r3, r1
 800a5fa:	4650      	mov	r0, sl
 800a5fc:	4659      	mov	r1, fp
 800a5fe:	f7f5 fdb3 	bl	8000168 <__aeabi_dsub>
 800a602:	3430      	adds	r4, #48	; 0x30
 800a604:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a606:	f806 4b01 	strb.w	r4, [r6], #1
 800a60a:	429e      	cmp	r6, r3
 800a60c:	4682      	mov	sl, r0
 800a60e:	468b      	mov	fp, r1
 800a610:	f04f 0200 	mov.w	r2, #0
 800a614:	d123      	bne.n	800a65e <_dtoa_r+0x5fe>
 800a616:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a61a:	4bb2      	ldr	r3, [pc, #712]	; (800a8e4 <_dtoa_r+0x884>)
 800a61c:	f7f5 fda6 	bl	800016c <__adddf3>
 800a620:	4602      	mov	r2, r0
 800a622:	460b      	mov	r3, r1
 800a624:	4650      	mov	r0, sl
 800a626:	4659      	mov	r1, fp
 800a628:	f7f6 f9e6 	bl	80009f8 <__aeabi_dcmpgt>
 800a62c:	2800      	cmp	r0, #0
 800a62e:	d166      	bne.n	800a6fe <_dtoa_r+0x69e>
 800a630:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a634:	2000      	movs	r0, #0
 800a636:	49ab      	ldr	r1, [pc, #684]	; (800a8e4 <_dtoa_r+0x884>)
 800a638:	f7f5 fd96 	bl	8000168 <__aeabi_dsub>
 800a63c:	4602      	mov	r2, r0
 800a63e:	460b      	mov	r3, r1
 800a640:	4650      	mov	r0, sl
 800a642:	4659      	mov	r1, fp
 800a644:	f7f6 f9ba 	bl	80009bc <__aeabi_dcmplt>
 800a648:	2800      	cmp	r0, #0
 800a64a:	f43f af23 	beq.w	800a494 <_dtoa_r+0x434>
 800a64e:	463e      	mov	r6, r7
 800a650:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a654:	3f01      	subs	r7, #1
 800a656:	2b30      	cmp	r3, #48	; 0x30
 800a658:	d0f9      	beq.n	800a64e <_dtoa_r+0x5ee>
 800a65a:	9503      	str	r5, [sp, #12]
 800a65c:	e03e      	b.n	800a6dc <_dtoa_r+0x67c>
 800a65e:	4ba2      	ldr	r3, [pc, #648]	; (800a8e8 <_dtoa_r+0x888>)
 800a660:	f7f5 ff3a 	bl	80004d8 <__aeabi_dmul>
 800a664:	4682      	mov	sl, r0
 800a666:	468b      	mov	fp, r1
 800a668:	e7be      	b.n	800a5e8 <_dtoa_r+0x588>
 800a66a:	4654      	mov	r4, sl
 800a66c:	f04f 0a00 	mov.w	sl, #0
 800a670:	465d      	mov	r5, fp
 800a672:	9e06      	ldr	r6, [sp, #24]
 800a674:	f8df b270 	ldr.w	fp, [pc, #624]	; 800a8e8 <_dtoa_r+0x888>
 800a678:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a67c:	4620      	mov	r0, r4
 800a67e:	4629      	mov	r1, r5
 800a680:	f7f6 f854 	bl	800072c <__aeabi_ddiv>
 800a684:	f7f6 f9d8 	bl	8000a38 <__aeabi_d2iz>
 800a688:	4607      	mov	r7, r0
 800a68a:	f7f5 febb 	bl	8000404 <__aeabi_i2d>
 800a68e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a692:	f7f5 ff21 	bl	80004d8 <__aeabi_dmul>
 800a696:	4602      	mov	r2, r0
 800a698:	460b      	mov	r3, r1
 800a69a:	4620      	mov	r0, r4
 800a69c:	4629      	mov	r1, r5
 800a69e:	f7f5 fd63 	bl	8000168 <__aeabi_dsub>
 800a6a2:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800a6a6:	f806 4b01 	strb.w	r4, [r6], #1
 800a6aa:	9c06      	ldr	r4, [sp, #24]
 800a6ac:	9d07      	ldr	r5, [sp, #28]
 800a6ae:	1b34      	subs	r4, r6, r4
 800a6b0:	42a5      	cmp	r5, r4
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	d133      	bne.n	800a720 <_dtoa_r+0x6c0>
 800a6b8:	f7f5 fd58 	bl	800016c <__adddf3>
 800a6bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6c0:	4604      	mov	r4, r0
 800a6c2:	460d      	mov	r5, r1
 800a6c4:	f7f6 f998 	bl	80009f8 <__aeabi_dcmpgt>
 800a6c8:	b9c0      	cbnz	r0, 800a6fc <_dtoa_r+0x69c>
 800a6ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6ce:	4620      	mov	r0, r4
 800a6d0:	4629      	mov	r1, r5
 800a6d2:	f7f6 f969 	bl	80009a8 <__aeabi_dcmpeq>
 800a6d6:	b108      	cbz	r0, 800a6dc <_dtoa_r+0x67c>
 800a6d8:	07fb      	lsls	r3, r7, #31
 800a6da:	d40f      	bmi.n	800a6fc <_dtoa_r+0x69c>
 800a6dc:	4648      	mov	r0, r9
 800a6de:	4641      	mov	r1, r8
 800a6e0:	f000 feff 	bl	800b4e2 <_Bfree>
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	9803      	ldr	r0, [sp, #12]
 800a6e8:	7033      	strb	r3, [r6, #0]
 800a6ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a6ec:	3001      	adds	r0, #1
 800a6ee:	6018      	str	r0, [r3, #0]
 800a6f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	f43f acea 	beq.w	800a0cc <_dtoa_r+0x6c>
 800a6f8:	601e      	str	r6, [r3, #0]
 800a6fa:	e4e7      	b.n	800a0cc <_dtoa_r+0x6c>
 800a6fc:	9d03      	ldr	r5, [sp, #12]
 800a6fe:	4633      	mov	r3, r6
 800a700:	461e      	mov	r6, r3
 800a702:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a706:	2a39      	cmp	r2, #57	; 0x39
 800a708:	d106      	bne.n	800a718 <_dtoa_r+0x6b8>
 800a70a:	9a06      	ldr	r2, [sp, #24]
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d1f7      	bne.n	800a700 <_dtoa_r+0x6a0>
 800a710:	2230      	movs	r2, #48	; 0x30
 800a712:	9906      	ldr	r1, [sp, #24]
 800a714:	3501      	adds	r5, #1
 800a716:	700a      	strb	r2, [r1, #0]
 800a718:	781a      	ldrb	r2, [r3, #0]
 800a71a:	3201      	adds	r2, #1
 800a71c:	701a      	strb	r2, [r3, #0]
 800a71e:	e79c      	b.n	800a65a <_dtoa_r+0x5fa>
 800a720:	4652      	mov	r2, sl
 800a722:	465b      	mov	r3, fp
 800a724:	f7f5 fed8 	bl	80004d8 <__aeabi_dmul>
 800a728:	2200      	movs	r2, #0
 800a72a:	2300      	movs	r3, #0
 800a72c:	4604      	mov	r4, r0
 800a72e:	460d      	mov	r5, r1
 800a730:	f7f6 f93a 	bl	80009a8 <__aeabi_dcmpeq>
 800a734:	2800      	cmp	r0, #0
 800a736:	d09f      	beq.n	800a678 <_dtoa_r+0x618>
 800a738:	e7d0      	b.n	800a6dc <_dtoa_r+0x67c>
 800a73a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a73c:	2a00      	cmp	r2, #0
 800a73e:	f000 80cb 	beq.w	800a8d8 <_dtoa_r+0x878>
 800a742:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a744:	2a01      	cmp	r2, #1
 800a746:	f300 80ae 	bgt.w	800a8a6 <_dtoa_r+0x846>
 800a74a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a74c:	2a00      	cmp	r2, #0
 800a74e:	f000 80a6 	beq.w	800a89e <_dtoa_r+0x83e>
 800a752:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a756:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a758:	9e08      	ldr	r6, [sp, #32]
 800a75a:	9a08      	ldr	r2, [sp, #32]
 800a75c:	2101      	movs	r1, #1
 800a75e:	441a      	add	r2, r3
 800a760:	9208      	str	r2, [sp, #32]
 800a762:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a764:	4648      	mov	r0, r9
 800a766:	441a      	add	r2, r3
 800a768:	9209      	str	r2, [sp, #36]	; 0x24
 800a76a:	f000 ff5b 	bl	800b624 <__i2b>
 800a76e:	4605      	mov	r5, r0
 800a770:	2e00      	cmp	r6, #0
 800a772:	dd0c      	ble.n	800a78e <_dtoa_r+0x72e>
 800a774:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a776:	2b00      	cmp	r3, #0
 800a778:	dd09      	ble.n	800a78e <_dtoa_r+0x72e>
 800a77a:	42b3      	cmp	r3, r6
 800a77c:	bfa8      	it	ge
 800a77e:	4633      	movge	r3, r6
 800a780:	9a08      	ldr	r2, [sp, #32]
 800a782:	1af6      	subs	r6, r6, r3
 800a784:	1ad2      	subs	r2, r2, r3
 800a786:	9208      	str	r2, [sp, #32]
 800a788:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a78a:	1ad3      	subs	r3, r2, r3
 800a78c:	9309      	str	r3, [sp, #36]	; 0x24
 800a78e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a790:	b1f3      	cbz	r3, 800a7d0 <_dtoa_r+0x770>
 800a792:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a794:	2b00      	cmp	r3, #0
 800a796:	f000 80a3 	beq.w	800a8e0 <_dtoa_r+0x880>
 800a79a:	2c00      	cmp	r4, #0
 800a79c:	dd10      	ble.n	800a7c0 <_dtoa_r+0x760>
 800a79e:	4629      	mov	r1, r5
 800a7a0:	4622      	mov	r2, r4
 800a7a2:	4648      	mov	r0, r9
 800a7a4:	f000 fff8 	bl	800b798 <__pow5mult>
 800a7a8:	4642      	mov	r2, r8
 800a7aa:	4601      	mov	r1, r0
 800a7ac:	4605      	mov	r5, r0
 800a7ae:	4648      	mov	r0, r9
 800a7b0:	f000 ff4e 	bl	800b650 <__multiply>
 800a7b4:	4607      	mov	r7, r0
 800a7b6:	4641      	mov	r1, r8
 800a7b8:	4648      	mov	r0, r9
 800a7ba:	f000 fe92 	bl	800b4e2 <_Bfree>
 800a7be:	46b8      	mov	r8, r7
 800a7c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7c2:	1b1a      	subs	r2, r3, r4
 800a7c4:	d004      	beq.n	800a7d0 <_dtoa_r+0x770>
 800a7c6:	4641      	mov	r1, r8
 800a7c8:	4648      	mov	r0, r9
 800a7ca:	f000 ffe5 	bl	800b798 <__pow5mult>
 800a7ce:	4680      	mov	r8, r0
 800a7d0:	2101      	movs	r1, #1
 800a7d2:	4648      	mov	r0, r9
 800a7d4:	f000 ff26 	bl	800b624 <__i2b>
 800a7d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7da:	4604      	mov	r4, r0
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	f340 8085 	ble.w	800a8ec <_dtoa_r+0x88c>
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	4601      	mov	r1, r0
 800a7e6:	4648      	mov	r0, r9
 800a7e8:	f000 ffd6 	bl	800b798 <__pow5mult>
 800a7ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a7ee:	4604      	mov	r4, r0
 800a7f0:	2b01      	cmp	r3, #1
 800a7f2:	dd7e      	ble.n	800a8f2 <_dtoa_r+0x892>
 800a7f4:	2700      	movs	r7, #0
 800a7f6:	6923      	ldr	r3, [r4, #16]
 800a7f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a7fc:	6918      	ldr	r0, [r3, #16]
 800a7fe:	f000 fec3 	bl	800b588 <__hi0bits>
 800a802:	f1c0 0020 	rsb	r0, r0, #32
 800a806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a808:	4418      	add	r0, r3
 800a80a:	f010 001f 	ands.w	r0, r0, #31
 800a80e:	f000 808e 	beq.w	800a92e <_dtoa_r+0x8ce>
 800a812:	f1c0 0320 	rsb	r3, r0, #32
 800a816:	2b04      	cmp	r3, #4
 800a818:	f340 8087 	ble.w	800a92a <_dtoa_r+0x8ca>
 800a81c:	f1c0 001c 	rsb	r0, r0, #28
 800a820:	9b08      	ldr	r3, [sp, #32]
 800a822:	4406      	add	r6, r0
 800a824:	4403      	add	r3, r0
 800a826:	9308      	str	r3, [sp, #32]
 800a828:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a82a:	4403      	add	r3, r0
 800a82c:	9309      	str	r3, [sp, #36]	; 0x24
 800a82e:	9b08      	ldr	r3, [sp, #32]
 800a830:	2b00      	cmp	r3, #0
 800a832:	dd05      	ble.n	800a840 <_dtoa_r+0x7e0>
 800a834:	4641      	mov	r1, r8
 800a836:	461a      	mov	r2, r3
 800a838:	4648      	mov	r0, r9
 800a83a:	f000 ffed 	bl	800b818 <__lshift>
 800a83e:	4680      	mov	r8, r0
 800a840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a842:	2b00      	cmp	r3, #0
 800a844:	dd05      	ble.n	800a852 <_dtoa_r+0x7f2>
 800a846:	4621      	mov	r1, r4
 800a848:	461a      	mov	r2, r3
 800a84a:	4648      	mov	r0, r9
 800a84c:	f000 ffe4 	bl	800b818 <__lshift>
 800a850:	4604      	mov	r4, r0
 800a852:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a854:	2b00      	cmp	r3, #0
 800a856:	d06c      	beq.n	800a932 <_dtoa_r+0x8d2>
 800a858:	4621      	mov	r1, r4
 800a85a:	4640      	mov	r0, r8
 800a85c:	f001 f848 	bl	800b8f0 <__mcmp>
 800a860:	2800      	cmp	r0, #0
 800a862:	da66      	bge.n	800a932 <_dtoa_r+0x8d2>
 800a864:	9b03      	ldr	r3, [sp, #12]
 800a866:	4641      	mov	r1, r8
 800a868:	3b01      	subs	r3, #1
 800a86a:	9303      	str	r3, [sp, #12]
 800a86c:	220a      	movs	r2, #10
 800a86e:	2300      	movs	r3, #0
 800a870:	4648      	mov	r0, r9
 800a872:	f000 fe3f 	bl	800b4f4 <__multadd>
 800a876:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a878:	4680      	mov	r8, r0
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	f000 819f 	beq.w	800abbe <_dtoa_r+0xb5e>
 800a880:	2300      	movs	r3, #0
 800a882:	4629      	mov	r1, r5
 800a884:	220a      	movs	r2, #10
 800a886:	4648      	mov	r0, r9
 800a888:	f000 fe34 	bl	800b4f4 <__multadd>
 800a88c:	9b04      	ldr	r3, [sp, #16]
 800a88e:	4605      	mov	r5, r0
 800a890:	2b00      	cmp	r3, #0
 800a892:	f300 8089 	bgt.w	800a9a8 <_dtoa_r+0x948>
 800a896:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a898:	2b02      	cmp	r3, #2
 800a89a:	dc52      	bgt.n	800a942 <_dtoa_r+0x8e2>
 800a89c:	e084      	b.n	800a9a8 <_dtoa_r+0x948>
 800a89e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a8a0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a8a4:	e757      	b.n	800a756 <_dtoa_r+0x6f6>
 800a8a6:	9b07      	ldr	r3, [sp, #28]
 800a8a8:	1e5c      	subs	r4, r3, #1
 800a8aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8ac:	42a3      	cmp	r3, r4
 800a8ae:	bfb7      	itett	lt
 800a8b0:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a8b2:	1b1c      	subge	r4, r3, r4
 800a8b4:	1ae2      	sublt	r2, r4, r3
 800a8b6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a8b8:	bfbe      	ittt	lt
 800a8ba:	940a      	strlt	r4, [sp, #40]	; 0x28
 800a8bc:	189b      	addlt	r3, r3, r2
 800a8be:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a8c0:	9b07      	ldr	r3, [sp, #28]
 800a8c2:	bfb8      	it	lt
 800a8c4:	2400      	movlt	r4, #0
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	bfb7      	itett	lt
 800a8ca:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800a8ce:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800a8d2:	1a9e      	sublt	r6, r3, r2
 800a8d4:	2300      	movlt	r3, #0
 800a8d6:	e740      	b.n	800a75a <_dtoa_r+0x6fa>
 800a8d8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a8da:	9e08      	ldr	r6, [sp, #32]
 800a8dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a8de:	e747      	b.n	800a770 <_dtoa_r+0x710>
 800a8e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8e2:	e770      	b.n	800a7c6 <_dtoa_r+0x766>
 800a8e4:	3fe00000 	.word	0x3fe00000
 800a8e8:	40240000 	.word	0x40240000
 800a8ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a8ee:	2b01      	cmp	r3, #1
 800a8f0:	dc17      	bgt.n	800a922 <_dtoa_r+0x8c2>
 800a8f2:	f1ba 0f00 	cmp.w	sl, #0
 800a8f6:	d114      	bne.n	800a922 <_dtoa_r+0x8c2>
 800a8f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a8fc:	b99b      	cbnz	r3, 800a926 <_dtoa_r+0x8c6>
 800a8fe:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800a902:	0d3f      	lsrs	r7, r7, #20
 800a904:	053f      	lsls	r7, r7, #20
 800a906:	b137      	cbz	r7, 800a916 <_dtoa_r+0x8b6>
 800a908:	2701      	movs	r7, #1
 800a90a:	9b08      	ldr	r3, [sp, #32]
 800a90c:	3301      	adds	r3, #1
 800a90e:	9308      	str	r3, [sp, #32]
 800a910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a912:	3301      	adds	r3, #1
 800a914:	9309      	str	r3, [sp, #36]	; 0x24
 800a916:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a918:	2b00      	cmp	r3, #0
 800a91a:	f47f af6c 	bne.w	800a7f6 <_dtoa_r+0x796>
 800a91e:	2001      	movs	r0, #1
 800a920:	e771      	b.n	800a806 <_dtoa_r+0x7a6>
 800a922:	2700      	movs	r7, #0
 800a924:	e7f7      	b.n	800a916 <_dtoa_r+0x8b6>
 800a926:	4657      	mov	r7, sl
 800a928:	e7f5      	b.n	800a916 <_dtoa_r+0x8b6>
 800a92a:	d080      	beq.n	800a82e <_dtoa_r+0x7ce>
 800a92c:	4618      	mov	r0, r3
 800a92e:	301c      	adds	r0, #28
 800a930:	e776      	b.n	800a820 <_dtoa_r+0x7c0>
 800a932:	9b07      	ldr	r3, [sp, #28]
 800a934:	2b00      	cmp	r3, #0
 800a936:	dc31      	bgt.n	800a99c <_dtoa_r+0x93c>
 800a938:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a93a:	2b02      	cmp	r3, #2
 800a93c:	dd2e      	ble.n	800a99c <_dtoa_r+0x93c>
 800a93e:	9b07      	ldr	r3, [sp, #28]
 800a940:	9304      	str	r3, [sp, #16]
 800a942:	9b04      	ldr	r3, [sp, #16]
 800a944:	b963      	cbnz	r3, 800a960 <_dtoa_r+0x900>
 800a946:	4621      	mov	r1, r4
 800a948:	2205      	movs	r2, #5
 800a94a:	4648      	mov	r0, r9
 800a94c:	f000 fdd2 	bl	800b4f4 <__multadd>
 800a950:	4601      	mov	r1, r0
 800a952:	4604      	mov	r4, r0
 800a954:	4640      	mov	r0, r8
 800a956:	f000 ffcb 	bl	800b8f0 <__mcmp>
 800a95a:	2800      	cmp	r0, #0
 800a95c:	f73f adc4 	bgt.w	800a4e8 <_dtoa_r+0x488>
 800a960:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a962:	9e06      	ldr	r6, [sp, #24]
 800a964:	43db      	mvns	r3, r3
 800a966:	9303      	str	r3, [sp, #12]
 800a968:	2700      	movs	r7, #0
 800a96a:	4621      	mov	r1, r4
 800a96c:	4648      	mov	r0, r9
 800a96e:	f000 fdb8 	bl	800b4e2 <_Bfree>
 800a972:	2d00      	cmp	r5, #0
 800a974:	f43f aeb2 	beq.w	800a6dc <_dtoa_r+0x67c>
 800a978:	b12f      	cbz	r7, 800a986 <_dtoa_r+0x926>
 800a97a:	42af      	cmp	r7, r5
 800a97c:	d003      	beq.n	800a986 <_dtoa_r+0x926>
 800a97e:	4639      	mov	r1, r7
 800a980:	4648      	mov	r0, r9
 800a982:	f000 fdae 	bl	800b4e2 <_Bfree>
 800a986:	4629      	mov	r1, r5
 800a988:	4648      	mov	r0, r9
 800a98a:	f000 fdaa 	bl	800b4e2 <_Bfree>
 800a98e:	e6a5      	b.n	800a6dc <_dtoa_r+0x67c>
 800a990:	2400      	movs	r4, #0
 800a992:	4625      	mov	r5, r4
 800a994:	e7e4      	b.n	800a960 <_dtoa_r+0x900>
 800a996:	9503      	str	r5, [sp, #12]
 800a998:	4625      	mov	r5, r4
 800a99a:	e5a5      	b.n	800a4e8 <_dtoa_r+0x488>
 800a99c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	f000 80c4 	beq.w	800ab2c <_dtoa_r+0xacc>
 800a9a4:	9b07      	ldr	r3, [sp, #28]
 800a9a6:	9304      	str	r3, [sp, #16]
 800a9a8:	2e00      	cmp	r6, #0
 800a9aa:	dd05      	ble.n	800a9b8 <_dtoa_r+0x958>
 800a9ac:	4629      	mov	r1, r5
 800a9ae:	4632      	mov	r2, r6
 800a9b0:	4648      	mov	r0, r9
 800a9b2:	f000 ff31 	bl	800b818 <__lshift>
 800a9b6:	4605      	mov	r5, r0
 800a9b8:	2f00      	cmp	r7, #0
 800a9ba:	d058      	beq.n	800aa6e <_dtoa_r+0xa0e>
 800a9bc:	4648      	mov	r0, r9
 800a9be:	6869      	ldr	r1, [r5, #4]
 800a9c0:	f000 fd6a 	bl	800b498 <_Balloc>
 800a9c4:	4606      	mov	r6, r0
 800a9c6:	b920      	cbnz	r0, 800a9d2 <_dtoa_r+0x972>
 800a9c8:	4602      	mov	r2, r0
 800a9ca:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a9ce:	4b80      	ldr	r3, [pc, #512]	; (800abd0 <_dtoa_r+0xb70>)
 800a9d0:	e47f      	b.n	800a2d2 <_dtoa_r+0x272>
 800a9d2:	692a      	ldr	r2, [r5, #16]
 800a9d4:	f105 010c 	add.w	r1, r5, #12
 800a9d8:	3202      	adds	r2, #2
 800a9da:	0092      	lsls	r2, r2, #2
 800a9dc:	300c      	adds	r0, #12
 800a9de:	f000 fd33 	bl	800b448 <memcpy>
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	4631      	mov	r1, r6
 800a9e6:	4648      	mov	r0, r9
 800a9e8:	f000 ff16 	bl	800b818 <__lshift>
 800a9ec:	462f      	mov	r7, r5
 800a9ee:	4605      	mov	r5, r0
 800a9f0:	9b06      	ldr	r3, [sp, #24]
 800a9f2:	9a06      	ldr	r2, [sp, #24]
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	9307      	str	r3, [sp, #28]
 800a9f8:	9b04      	ldr	r3, [sp, #16]
 800a9fa:	4413      	add	r3, r2
 800a9fc:	930a      	str	r3, [sp, #40]	; 0x28
 800a9fe:	f00a 0301 	and.w	r3, sl, #1
 800aa02:	9309      	str	r3, [sp, #36]	; 0x24
 800aa04:	9b07      	ldr	r3, [sp, #28]
 800aa06:	4621      	mov	r1, r4
 800aa08:	4640      	mov	r0, r8
 800aa0a:	f103 3bff 	add.w	fp, r3, #4294967295
 800aa0e:	f7ff fa99 	bl	8009f44 <quorem>
 800aa12:	4639      	mov	r1, r7
 800aa14:	9004      	str	r0, [sp, #16]
 800aa16:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aa1a:	4640      	mov	r0, r8
 800aa1c:	f000 ff68 	bl	800b8f0 <__mcmp>
 800aa20:	462a      	mov	r2, r5
 800aa22:	9008      	str	r0, [sp, #32]
 800aa24:	4621      	mov	r1, r4
 800aa26:	4648      	mov	r0, r9
 800aa28:	f000 ff7e 	bl	800b928 <__mdiff>
 800aa2c:	68c2      	ldr	r2, [r0, #12]
 800aa2e:	4606      	mov	r6, r0
 800aa30:	b9fa      	cbnz	r2, 800aa72 <_dtoa_r+0xa12>
 800aa32:	4601      	mov	r1, r0
 800aa34:	4640      	mov	r0, r8
 800aa36:	f000 ff5b 	bl	800b8f0 <__mcmp>
 800aa3a:	4602      	mov	r2, r0
 800aa3c:	4631      	mov	r1, r6
 800aa3e:	4648      	mov	r0, r9
 800aa40:	920b      	str	r2, [sp, #44]	; 0x2c
 800aa42:	f000 fd4e 	bl	800b4e2 <_Bfree>
 800aa46:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aa48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa4a:	9e07      	ldr	r6, [sp, #28]
 800aa4c:	ea43 0102 	orr.w	r1, r3, r2
 800aa50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa52:	430b      	orrs	r3, r1
 800aa54:	d10f      	bne.n	800aa76 <_dtoa_r+0xa16>
 800aa56:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aa5a:	d028      	beq.n	800aaae <_dtoa_r+0xa4e>
 800aa5c:	9b08      	ldr	r3, [sp, #32]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	dd02      	ble.n	800aa68 <_dtoa_r+0xa08>
 800aa62:	9b04      	ldr	r3, [sp, #16]
 800aa64:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800aa68:	f88b a000 	strb.w	sl, [fp]
 800aa6c:	e77d      	b.n	800a96a <_dtoa_r+0x90a>
 800aa6e:	4628      	mov	r0, r5
 800aa70:	e7bc      	b.n	800a9ec <_dtoa_r+0x98c>
 800aa72:	2201      	movs	r2, #1
 800aa74:	e7e2      	b.n	800aa3c <_dtoa_r+0x9dc>
 800aa76:	9b08      	ldr	r3, [sp, #32]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	db04      	blt.n	800aa86 <_dtoa_r+0xa26>
 800aa7c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800aa7e:	430b      	orrs	r3, r1
 800aa80:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa82:	430b      	orrs	r3, r1
 800aa84:	d120      	bne.n	800aac8 <_dtoa_r+0xa68>
 800aa86:	2a00      	cmp	r2, #0
 800aa88:	ddee      	ble.n	800aa68 <_dtoa_r+0xa08>
 800aa8a:	4641      	mov	r1, r8
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	4648      	mov	r0, r9
 800aa90:	f000 fec2 	bl	800b818 <__lshift>
 800aa94:	4621      	mov	r1, r4
 800aa96:	4680      	mov	r8, r0
 800aa98:	f000 ff2a 	bl	800b8f0 <__mcmp>
 800aa9c:	2800      	cmp	r0, #0
 800aa9e:	dc03      	bgt.n	800aaa8 <_dtoa_r+0xa48>
 800aaa0:	d1e2      	bne.n	800aa68 <_dtoa_r+0xa08>
 800aaa2:	f01a 0f01 	tst.w	sl, #1
 800aaa6:	d0df      	beq.n	800aa68 <_dtoa_r+0xa08>
 800aaa8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aaac:	d1d9      	bne.n	800aa62 <_dtoa_r+0xa02>
 800aaae:	2339      	movs	r3, #57	; 0x39
 800aab0:	f88b 3000 	strb.w	r3, [fp]
 800aab4:	4633      	mov	r3, r6
 800aab6:	461e      	mov	r6, r3
 800aab8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800aabc:	3b01      	subs	r3, #1
 800aabe:	2a39      	cmp	r2, #57	; 0x39
 800aac0:	d06a      	beq.n	800ab98 <_dtoa_r+0xb38>
 800aac2:	3201      	adds	r2, #1
 800aac4:	701a      	strb	r2, [r3, #0]
 800aac6:	e750      	b.n	800a96a <_dtoa_r+0x90a>
 800aac8:	2a00      	cmp	r2, #0
 800aaca:	dd07      	ble.n	800aadc <_dtoa_r+0xa7c>
 800aacc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aad0:	d0ed      	beq.n	800aaae <_dtoa_r+0xa4e>
 800aad2:	f10a 0301 	add.w	r3, sl, #1
 800aad6:	f88b 3000 	strb.w	r3, [fp]
 800aada:	e746      	b.n	800a96a <_dtoa_r+0x90a>
 800aadc:	9b07      	ldr	r3, [sp, #28]
 800aade:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aae0:	f803 ac01 	strb.w	sl, [r3, #-1]
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d041      	beq.n	800ab6c <_dtoa_r+0xb0c>
 800aae8:	4641      	mov	r1, r8
 800aaea:	2300      	movs	r3, #0
 800aaec:	220a      	movs	r2, #10
 800aaee:	4648      	mov	r0, r9
 800aaf0:	f000 fd00 	bl	800b4f4 <__multadd>
 800aaf4:	42af      	cmp	r7, r5
 800aaf6:	4680      	mov	r8, r0
 800aaf8:	f04f 0300 	mov.w	r3, #0
 800aafc:	f04f 020a 	mov.w	r2, #10
 800ab00:	4639      	mov	r1, r7
 800ab02:	4648      	mov	r0, r9
 800ab04:	d107      	bne.n	800ab16 <_dtoa_r+0xab6>
 800ab06:	f000 fcf5 	bl	800b4f4 <__multadd>
 800ab0a:	4607      	mov	r7, r0
 800ab0c:	4605      	mov	r5, r0
 800ab0e:	9b07      	ldr	r3, [sp, #28]
 800ab10:	3301      	adds	r3, #1
 800ab12:	9307      	str	r3, [sp, #28]
 800ab14:	e776      	b.n	800aa04 <_dtoa_r+0x9a4>
 800ab16:	f000 fced 	bl	800b4f4 <__multadd>
 800ab1a:	4629      	mov	r1, r5
 800ab1c:	4607      	mov	r7, r0
 800ab1e:	2300      	movs	r3, #0
 800ab20:	220a      	movs	r2, #10
 800ab22:	4648      	mov	r0, r9
 800ab24:	f000 fce6 	bl	800b4f4 <__multadd>
 800ab28:	4605      	mov	r5, r0
 800ab2a:	e7f0      	b.n	800ab0e <_dtoa_r+0xaae>
 800ab2c:	9b07      	ldr	r3, [sp, #28]
 800ab2e:	9304      	str	r3, [sp, #16]
 800ab30:	9e06      	ldr	r6, [sp, #24]
 800ab32:	4621      	mov	r1, r4
 800ab34:	4640      	mov	r0, r8
 800ab36:	f7ff fa05 	bl	8009f44 <quorem>
 800ab3a:	9b06      	ldr	r3, [sp, #24]
 800ab3c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ab40:	f806 ab01 	strb.w	sl, [r6], #1
 800ab44:	1af2      	subs	r2, r6, r3
 800ab46:	9b04      	ldr	r3, [sp, #16]
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	dd07      	ble.n	800ab5c <_dtoa_r+0xafc>
 800ab4c:	4641      	mov	r1, r8
 800ab4e:	2300      	movs	r3, #0
 800ab50:	220a      	movs	r2, #10
 800ab52:	4648      	mov	r0, r9
 800ab54:	f000 fcce 	bl	800b4f4 <__multadd>
 800ab58:	4680      	mov	r8, r0
 800ab5a:	e7ea      	b.n	800ab32 <_dtoa_r+0xad2>
 800ab5c:	9b04      	ldr	r3, [sp, #16]
 800ab5e:	2700      	movs	r7, #0
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	bfcc      	ite	gt
 800ab64:	461e      	movgt	r6, r3
 800ab66:	2601      	movle	r6, #1
 800ab68:	9b06      	ldr	r3, [sp, #24]
 800ab6a:	441e      	add	r6, r3
 800ab6c:	4641      	mov	r1, r8
 800ab6e:	2201      	movs	r2, #1
 800ab70:	4648      	mov	r0, r9
 800ab72:	f000 fe51 	bl	800b818 <__lshift>
 800ab76:	4621      	mov	r1, r4
 800ab78:	4680      	mov	r8, r0
 800ab7a:	f000 feb9 	bl	800b8f0 <__mcmp>
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	dc98      	bgt.n	800aab4 <_dtoa_r+0xa54>
 800ab82:	d102      	bne.n	800ab8a <_dtoa_r+0xb2a>
 800ab84:	f01a 0f01 	tst.w	sl, #1
 800ab88:	d194      	bne.n	800aab4 <_dtoa_r+0xa54>
 800ab8a:	4633      	mov	r3, r6
 800ab8c:	461e      	mov	r6, r3
 800ab8e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab92:	2a30      	cmp	r2, #48	; 0x30
 800ab94:	d0fa      	beq.n	800ab8c <_dtoa_r+0xb2c>
 800ab96:	e6e8      	b.n	800a96a <_dtoa_r+0x90a>
 800ab98:	9a06      	ldr	r2, [sp, #24]
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d18b      	bne.n	800aab6 <_dtoa_r+0xa56>
 800ab9e:	9b03      	ldr	r3, [sp, #12]
 800aba0:	3301      	adds	r3, #1
 800aba2:	9303      	str	r3, [sp, #12]
 800aba4:	2331      	movs	r3, #49	; 0x31
 800aba6:	7013      	strb	r3, [r2, #0]
 800aba8:	e6df      	b.n	800a96a <_dtoa_r+0x90a>
 800abaa:	4b0a      	ldr	r3, [pc, #40]	; (800abd4 <_dtoa_r+0xb74>)
 800abac:	f7ff baaa 	b.w	800a104 <_dtoa_r+0xa4>
 800abb0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	f47f aa8e 	bne.w	800a0d4 <_dtoa_r+0x74>
 800abb8:	4b07      	ldr	r3, [pc, #28]	; (800abd8 <_dtoa_r+0xb78>)
 800abba:	f7ff baa3 	b.w	800a104 <_dtoa_r+0xa4>
 800abbe:	9b04      	ldr	r3, [sp, #16]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	dcb5      	bgt.n	800ab30 <_dtoa_r+0xad0>
 800abc4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800abc6:	2b02      	cmp	r3, #2
 800abc8:	f73f aebb 	bgt.w	800a942 <_dtoa_r+0x8e2>
 800abcc:	e7b0      	b.n	800ab30 <_dtoa_r+0xad0>
 800abce:	bf00      	nop
 800abd0:	0800f48d 	.word	0x0800f48d
 800abd4:	0800f43e 	.word	0x0800f43e
 800abd8:	0800f484 	.word	0x0800f484

0800abdc <__sflush_r>:
 800abdc:	898b      	ldrh	r3, [r1, #12]
 800abde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abe2:	4605      	mov	r5, r0
 800abe4:	0718      	lsls	r0, r3, #28
 800abe6:	460c      	mov	r4, r1
 800abe8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800abec:	d45f      	bmi.n	800acae <__sflush_r+0xd2>
 800abee:	684b      	ldr	r3, [r1, #4]
 800abf0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	818a      	strh	r2, [r1, #12]
 800abf8:	dc05      	bgt.n	800ac06 <__sflush_r+0x2a>
 800abfa:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	dc02      	bgt.n	800ac06 <__sflush_r+0x2a>
 800ac00:	2000      	movs	r0, #0
 800ac02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ac08:	2e00      	cmp	r6, #0
 800ac0a:	d0f9      	beq.n	800ac00 <__sflush_r+0x24>
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ac12:	682f      	ldr	r7, [r5, #0]
 800ac14:	602b      	str	r3, [r5, #0]
 800ac16:	d036      	beq.n	800ac86 <__sflush_r+0xaa>
 800ac18:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800ac1a:	89a3      	ldrh	r3, [r4, #12]
 800ac1c:	075a      	lsls	r2, r3, #29
 800ac1e:	d505      	bpl.n	800ac2c <__sflush_r+0x50>
 800ac20:	6863      	ldr	r3, [r4, #4]
 800ac22:	1ac0      	subs	r0, r0, r3
 800ac24:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ac26:	b10b      	cbz	r3, 800ac2c <__sflush_r+0x50>
 800ac28:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ac2a:	1ac0      	subs	r0, r0, r3
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	4602      	mov	r2, r0
 800ac30:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ac32:	4628      	mov	r0, r5
 800ac34:	69e1      	ldr	r1, [r4, #28]
 800ac36:	47b0      	blx	r6
 800ac38:	1c43      	adds	r3, r0, #1
 800ac3a:	89a3      	ldrh	r3, [r4, #12]
 800ac3c:	d106      	bne.n	800ac4c <__sflush_r+0x70>
 800ac3e:	6829      	ldr	r1, [r5, #0]
 800ac40:	291d      	cmp	r1, #29
 800ac42:	d830      	bhi.n	800aca6 <__sflush_r+0xca>
 800ac44:	4a2b      	ldr	r2, [pc, #172]	; (800acf4 <__sflush_r+0x118>)
 800ac46:	40ca      	lsrs	r2, r1
 800ac48:	07d6      	lsls	r6, r2, #31
 800ac4a:	d52c      	bpl.n	800aca6 <__sflush_r+0xca>
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ac52:	b21b      	sxth	r3, r3
 800ac54:	6062      	str	r2, [r4, #4]
 800ac56:	6922      	ldr	r2, [r4, #16]
 800ac58:	04d9      	lsls	r1, r3, #19
 800ac5a:	81a3      	strh	r3, [r4, #12]
 800ac5c:	6022      	str	r2, [r4, #0]
 800ac5e:	d504      	bpl.n	800ac6a <__sflush_r+0x8e>
 800ac60:	1c42      	adds	r2, r0, #1
 800ac62:	d101      	bne.n	800ac68 <__sflush_r+0x8c>
 800ac64:	682b      	ldr	r3, [r5, #0]
 800ac66:	b903      	cbnz	r3, 800ac6a <__sflush_r+0x8e>
 800ac68:	6520      	str	r0, [r4, #80]	; 0x50
 800ac6a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ac6c:	602f      	str	r7, [r5, #0]
 800ac6e:	2900      	cmp	r1, #0
 800ac70:	d0c6      	beq.n	800ac00 <__sflush_r+0x24>
 800ac72:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800ac76:	4299      	cmp	r1, r3
 800ac78:	d002      	beq.n	800ac80 <__sflush_r+0xa4>
 800ac7a:	4628      	mov	r0, r5
 800ac7c:	f000 f938 	bl	800aef0 <_free_r>
 800ac80:	2000      	movs	r0, #0
 800ac82:	6320      	str	r0, [r4, #48]	; 0x30
 800ac84:	e7bd      	b.n	800ac02 <__sflush_r+0x26>
 800ac86:	69e1      	ldr	r1, [r4, #28]
 800ac88:	2301      	movs	r3, #1
 800ac8a:	4628      	mov	r0, r5
 800ac8c:	47b0      	blx	r6
 800ac8e:	1c41      	adds	r1, r0, #1
 800ac90:	d1c3      	bne.n	800ac1a <__sflush_r+0x3e>
 800ac92:	682b      	ldr	r3, [r5, #0]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d0c0      	beq.n	800ac1a <__sflush_r+0x3e>
 800ac98:	2b1d      	cmp	r3, #29
 800ac9a:	d001      	beq.n	800aca0 <__sflush_r+0xc4>
 800ac9c:	2b16      	cmp	r3, #22
 800ac9e:	d101      	bne.n	800aca4 <__sflush_r+0xc8>
 800aca0:	602f      	str	r7, [r5, #0]
 800aca2:	e7ad      	b.n	800ac00 <__sflush_r+0x24>
 800aca4:	89a3      	ldrh	r3, [r4, #12]
 800aca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acaa:	81a3      	strh	r3, [r4, #12]
 800acac:	e7a9      	b.n	800ac02 <__sflush_r+0x26>
 800acae:	690f      	ldr	r7, [r1, #16]
 800acb0:	2f00      	cmp	r7, #0
 800acb2:	d0a5      	beq.n	800ac00 <__sflush_r+0x24>
 800acb4:	079b      	lsls	r3, r3, #30
 800acb6:	bf18      	it	ne
 800acb8:	2300      	movne	r3, #0
 800acba:	680e      	ldr	r6, [r1, #0]
 800acbc:	bf08      	it	eq
 800acbe:	694b      	ldreq	r3, [r1, #20]
 800acc0:	eba6 0807 	sub.w	r8, r6, r7
 800acc4:	600f      	str	r7, [r1, #0]
 800acc6:	608b      	str	r3, [r1, #8]
 800acc8:	f1b8 0f00 	cmp.w	r8, #0
 800accc:	dd98      	ble.n	800ac00 <__sflush_r+0x24>
 800acce:	4643      	mov	r3, r8
 800acd0:	463a      	mov	r2, r7
 800acd2:	4628      	mov	r0, r5
 800acd4:	69e1      	ldr	r1, [r4, #28]
 800acd6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800acd8:	47b0      	blx	r6
 800acda:	2800      	cmp	r0, #0
 800acdc:	dc06      	bgt.n	800acec <__sflush_r+0x110>
 800acde:	89a3      	ldrh	r3, [r4, #12]
 800ace0:	f04f 30ff 	mov.w	r0, #4294967295
 800ace4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ace8:	81a3      	strh	r3, [r4, #12]
 800acea:	e78a      	b.n	800ac02 <__sflush_r+0x26>
 800acec:	4407      	add	r7, r0
 800acee:	eba8 0800 	sub.w	r8, r8, r0
 800acf2:	e7e9      	b.n	800acc8 <__sflush_r+0xec>
 800acf4:	20400001 	.word	0x20400001

0800acf8 <_fflush_r>:
 800acf8:	b538      	push	{r3, r4, r5, lr}
 800acfa:	460c      	mov	r4, r1
 800acfc:	4605      	mov	r5, r0
 800acfe:	b118      	cbz	r0, 800ad08 <_fflush_r+0x10>
 800ad00:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ad02:	b90b      	cbnz	r3, 800ad08 <_fflush_r+0x10>
 800ad04:	f000 f864 	bl	800add0 <__sinit>
 800ad08:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800ad0c:	b1b8      	cbz	r0, 800ad3e <_fflush_r+0x46>
 800ad0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad10:	07db      	lsls	r3, r3, #31
 800ad12:	d404      	bmi.n	800ad1e <_fflush_r+0x26>
 800ad14:	0581      	lsls	r1, r0, #22
 800ad16:	d402      	bmi.n	800ad1e <_fflush_r+0x26>
 800ad18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad1a:	f000 fb19 	bl	800b350 <__retarget_lock_acquire_recursive>
 800ad1e:	4628      	mov	r0, r5
 800ad20:	4621      	mov	r1, r4
 800ad22:	f7ff ff5b 	bl	800abdc <__sflush_r>
 800ad26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad28:	4605      	mov	r5, r0
 800ad2a:	07da      	lsls	r2, r3, #31
 800ad2c:	d405      	bmi.n	800ad3a <_fflush_r+0x42>
 800ad2e:	89a3      	ldrh	r3, [r4, #12]
 800ad30:	059b      	lsls	r3, r3, #22
 800ad32:	d402      	bmi.n	800ad3a <_fflush_r+0x42>
 800ad34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad36:	f000 fb0c 	bl	800b352 <__retarget_lock_release_recursive>
 800ad3a:	4628      	mov	r0, r5
 800ad3c:	bd38      	pop	{r3, r4, r5, pc}
 800ad3e:	4605      	mov	r5, r0
 800ad40:	e7fb      	b.n	800ad3a <_fflush_r+0x42>
	...

0800ad44 <std>:
 800ad44:	2300      	movs	r3, #0
 800ad46:	b510      	push	{r4, lr}
 800ad48:	4604      	mov	r4, r0
 800ad4a:	e9c0 3300 	strd	r3, r3, [r0]
 800ad4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad52:	6083      	str	r3, [r0, #8]
 800ad54:	8181      	strh	r1, [r0, #12]
 800ad56:	6643      	str	r3, [r0, #100]	; 0x64
 800ad58:	81c2      	strh	r2, [r0, #14]
 800ad5a:	6183      	str	r3, [r0, #24]
 800ad5c:	4619      	mov	r1, r3
 800ad5e:	2208      	movs	r2, #8
 800ad60:	305c      	adds	r0, #92	; 0x5c
 800ad62:	f7fc fb2b 	bl	80073bc <memset>
 800ad66:	4b07      	ldr	r3, [pc, #28]	; (800ad84 <std+0x40>)
 800ad68:	61e4      	str	r4, [r4, #28]
 800ad6a:	6223      	str	r3, [r4, #32]
 800ad6c:	4b06      	ldr	r3, [pc, #24]	; (800ad88 <std+0x44>)
 800ad6e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ad72:	6263      	str	r3, [r4, #36]	; 0x24
 800ad74:	4b05      	ldr	r3, [pc, #20]	; (800ad8c <std+0x48>)
 800ad76:	62a3      	str	r3, [r4, #40]	; 0x28
 800ad78:	4b05      	ldr	r3, [pc, #20]	; (800ad90 <std+0x4c>)
 800ad7a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ad7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad80:	f000 bae4 	b.w	800b34c <__retarget_lock_init_recursive>
 800ad84:	0800bebd 	.word	0x0800bebd
 800ad88:	0800bedf 	.word	0x0800bedf
 800ad8c:	0800bf17 	.word	0x0800bf17
 800ad90:	0800bf3b 	.word	0x0800bf3b

0800ad94 <_cleanup_r>:
 800ad94:	4901      	ldr	r1, [pc, #4]	; (800ad9c <_cleanup_r+0x8>)
 800ad96:	f000 bab5 	b.w	800b304 <_fwalk_reent>
 800ad9a:	bf00      	nop
 800ad9c:	0800cc35 	.word	0x0800cc35

0800ada0 <__sfp_lock_acquire>:
 800ada0:	4801      	ldr	r0, [pc, #4]	; (800ada8 <__sfp_lock_acquire+0x8>)
 800ada2:	f000 bad5 	b.w	800b350 <__retarget_lock_acquire_recursive>
 800ada6:	bf00      	nop
 800ada8:	20001a18 	.word	0x20001a18

0800adac <__sfp_lock_release>:
 800adac:	4801      	ldr	r0, [pc, #4]	; (800adb4 <__sfp_lock_release+0x8>)
 800adae:	f000 bad0 	b.w	800b352 <__retarget_lock_release_recursive>
 800adb2:	bf00      	nop
 800adb4:	20001a18 	.word	0x20001a18

0800adb8 <__sinit_lock_acquire>:
 800adb8:	4801      	ldr	r0, [pc, #4]	; (800adc0 <__sinit_lock_acquire+0x8>)
 800adba:	f000 bac9 	b.w	800b350 <__retarget_lock_acquire_recursive>
 800adbe:	bf00      	nop
 800adc0:	20001a13 	.word	0x20001a13

0800adc4 <__sinit_lock_release>:
 800adc4:	4801      	ldr	r0, [pc, #4]	; (800adcc <__sinit_lock_release+0x8>)
 800adc6:	f000 bac4 	b.w	800b352 <__retarget_lock_release_recursive>
 800adca:	bf00      	nop
 800adcc:	20001a13 	.word	0x20001a13

0800add0 <__sinit>:
 800add0:	b510      	push	{r4, lr}
 800add2:	4604      	mov	r4, r0
 800add4:	f7ff fff0 	bl	800adb8 <__sinit_lock_acquire>
 800add8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800adda:	b11a      	cbz	r2, 800ade4 <__sinit+0x14>
 800addc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ade0:	f7ff bff0 	b.w	800adc4 <__sinit_lock_release>
 800ade4:	4b0d      	ldr	r3, [pc, #52]	; (800ae1c <__sinit+0x4c>)
 800ade6:	2104      	movs	r1, #4
 800ade8:	63e3      	str	r3, [r4, #60]	; 0x3c
 800adea:	2303      	movs	r3, #3
 800adec:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800adf0:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800adf4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800adf8:	6860      	ldr	r0, [r4, #4]
 800adfa:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800adfe:	f7ff ffa1 	bl	800ad44 <std>
 800ae02:	2201      	movs	r2, #1
 800ae04:	2109      	movs	r1, #9
 800ae06:	68a0      	ldr	r0, [r4, #8]
 800ae08:	f7ff ff9c 	bl	800ad44 <std>
 800ae0c:	2202      	movs	r2, #2
 800ae0e:	2112      	movs	r1, #18
 800ae10:	68e0      	ldr	r0, [r4, #12]
 800ae12:	f7ff ff97 	bl	800ad44 <std>
 800ae16:	2301      	movs	r3, #1
 800ae18:	63a3      	str	r3, [r4, #56]	; 0x38
 800ae1a:	e7df      	b.n	800addc <__sinit+0xc>
 800ae1c:	0800ad95 	.word	0x0800ad95

0800ae20 <__libc_fini_array>:
 800ae20:	b538      	push	{r3, r4, r5, lr}
 800ae22:	4d07      	ldr	r5, [pc, #28]	; (800ae40 <__libc_fini_array+0x20>)
 800ae24:	4c07      	ldr	r4, [pc, #28]	; (800ae44 <__libc_fini_array+0x24>)
 800ae26:	1b64      	subs	r4, r4, r5
 800ae28:	10a4      	asrs	r4, r4, #2
 800ae2a:	b91c      	cbnz	r4, 800ae34 <__libc_fini_array+0x14>
 800ae2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae30:	f002 b960 	b.w	800d0f4 <_fini>
 800ae34:	3c01      	subs	r4, #1
 800ae36:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800ae3a:	4798      	blx	r3
 800ae3c:	e7f5      	b.n	800ae2a <__libc_fini_array+0xa>
 800ae3e:	bf00      	nop
 800ae40:	0800f7d4 	.word	0x0800f7d4
 800ae44:	0800f7d8 	.word	0x0800f7d8

0800ae48 <_malloc_trim_r>:
 800ae48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae4c:	4606      	mov	r6, r0
 800ae4e:	2008      	movs	r0, #8
 800ae50:	460c      	mov	r4, r1
 800ae52:	f7fd fd67 	bl	8008924 <sysconf>
 800ae56:	4680      	mov	r8, r0
 800ae58:	4f22      	ldr	r7, [pc, #136]	; (800aee4 <_malloc_trim_r+0x9c>)
 800ae5a:	4630      	mov	r0, r6
 800ae5c:	f7fc fab6 	bl	80073cc <__malloc_lock>
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	685d      	ldr	r5, [r3, #4]
 800ae64:	f025 0503 	bic.w	r5, r5, #3
 800ae68:	1b2c      	subs	r4, r5, r4
 800ae6a:	3c11      	subs	r4, #17
 800ae6c:	4444      	add	r4, r8
 800ae6e:	fbb4 f4f8 	udiv	r4, r4, r8
 800ae72:	3c01      	subs	r4, #1
 800ae74:	fb08 f404 	mul.w	r4, r8, r4
 800ae78:	45a0      	cmp	r8, r4
 800ae7a:	dd05      	ble.n	800ae88 <_malloc_trim_r+0x40>
 800ae7c:	4630      	mov	r0, r6
 800ae7e:	f7fc faab 	bl	80073d8 <__malloc_unlock>
 800ae82:	2000      	movs	r0, #0
 800ae84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae88:	2100      	movs	r1, #0
 800ae8a:	4630      	mov	r0, r6
 800ae8c:	f7f7 f97e 	bl	800218c <_sbrk_r>
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	442b      	add	r3, r5
 800ae94:	4298      	cmp	r0, r3
 800ae96:	d1f1      	bne.n	800ae7c <_malloc_trim_r+0x34>
 800ae98:	4630      	mov	r0, r6
 800ae9a:	4261      	negs	r1, r4
 800ae9c:	f7f7 f976 	bl	800218c <_sbrk_r>
 800aea0:	3001      	adds	r0, #1
 800aea2:	d110      	bne.n	800aec6 <_malloc_trim_r+0x7e>
 800aea4:	2100      	movs	r1, #0
 800aea6:	4630      	mov	r0, r6
 800aea8:	f7f7 f970 	bl	800218c <_sbrk_r>
 800aeac:	68ba      	ldr	r2, [r7, #8]
 800aeae:	1a83      	subs	r3, r0, r2
 800aeb0:	2b0f      	cmp	r3, #15
 800aeb2:	dde3      	ble.n	800ae7c <_malloc_trim_r+0x34>
 800aeb4:	490c      	ldr	r1, [pc, #48]	; (800aee8 <_malloc_trim_r+0xa0>)
 800aeb6:	f043 0301 	orr.w	r3, r3, #1
 800aeba:	6809      	ldr	r1, [r1, #0]
 800aebc:	6053      	str	r3, [r2, #4]
 800aebe:	1a40      	subs	r0, r0, r1
 800aec0:	490a      	ldr	r1, [pc, #40]	; (800aeec <_malloc_trim_r+0xa4>)
 800aec2:	6008      	str	r0, [r1, #0]
 800aec4:	e7da      	b.n	800ae7c <_malloc_trim_r+0x34>
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	4a08      	ldr	r2, [pc, #32]	; (800aeec <_malloc_trim_r+0xa4>)
 800aeca:	1b2d      	subs	r5, r5, r4
 800aecc:	f045 0501 	orr.w	r5, r5, #1
 800aed0:	605d      	str	r5, [r3, #4]
 800aed2:	6813      	ldr	r3, [r2, #0]
 800aed4:	4630      	mov	r0, r6
 800aed6:	1b1c      	subs	r4, r3, r4
 800aed8:	6014      	str	r4, [r2, #0]
 800aeda:	f7fc fa7d 	bl	80073d8 <__malloc_unlock>
 800aede:	2001      	movs	r0, #1
 800aee0:	e7d0      	b.n	800ae84 <_malloc_trim_r+0x3c>
 800aee2:	bf00      	nop
 800aee4:	20000460 	.word	0x20000460
 800aee8:	20000868 	.word	0x20000868
 800aeec:	20001928 	.word	0x20001928

0800aef0 <_free_r>:
 800aef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aef2:	4605      	mov	r5, r0
 800aef4:	460f      	mov	r7, r1
 800aef6:	2900      	cmp	r1, #0
 800aef8:	f000 80b1 	beq.w	800b05e <_free_r+0x16e>
 800aefc:	f7fc fa66 	bl	80073cc <__malloc_lock>
 800af00:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800af04:	4856      	ldr	r0, [pc, #344]	; (800b060 <_free_r+0x170>)
 800af06:	f022 0401 	bic.w	r4, r2, #1
 800af0a:	f1a7 0308 	sub.w	r3, r7, #8
 800af0e:	eb03 0c04 	add.w	ip, r3, r4
 800af12:	6881      	ldr	r1, [r0, #8]
 800af14:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800af18:	4561      	cmp	r1, ip
 800af1a:	f026 0603 	bic.w	r6, r6, #3
 800af1e:	f002 0201 	and.w	r2, r2, #1
 800af22:	d11b      	bne.n	800af5c <_free_r+0x6c>
 800af24:	4434      	add	r4, r6
 800af26:	b93a      	cbnz	r2, 800af38 <_free_r+0x48>
 800af28:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800af2c:	1a9b      	subs	r3, r3, r2
 800af2e:	4414      	add	r4, r2
 800af30:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800af34:	60ca      	str	r2, [r1, #12]
 800af36:	6091      	str	r1, [r2, #8]
 800af38:	f044 0201 	orr.w	r2, r4, #1
 800af3c:	605a      	str	r2, [r3, #4]
 800af3e:	6083      	str	r3, [r0, #8]
 800af40:	4b48      	ldr	r3, [pc, #288]	; (800b064 <_free_r+0x174>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	42a3      	cmp	r3, r4
 800af46:	d804      	bhi.n	800af52 <_free_r+0x62>
 800af48:	4b47      	ldr	r3, [pc, #284]	; (800b068 <_free_r+0x178>)
 800af4a:	4628      	mov	r0, r5
 800af4c:	6819      	ldr	r1, [r3, #0]
 800af4e:	f7ff ff7b 	bl	800ae48 <_malloc_trim_r>
 800af52:	4628      	mov	r0, r5
 800af54:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800af58:	f7fc ba3e 	b.w	80073d8 <__malloc_unlock>
 800af5c:	f8cc 6004 	str.w	r6, [ip, #4]
 800af60:	2a00      	cmp	r2, #0
 800af62:	d138      	bne.n	800afd6 <_free_r+0xe6>
 800af64:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800af68:	f100 0708 	add.w	r7, r0, #8
 800af6c:	1a5b      	subs	r3, r3, r1
 800af6e:	440c      	add	r4, r1
 800af70:	6899      	ldr	r1, [r3, #8]
 800af72:	42b9      	cmp	r1, r7
 800af74:	d031      	beq.n	800afda <_free_r+0xea>
 800af76:	68df      	ldr	r7, [r3, #12]
 800af78:	60cf      	str	r7, [r1, #12]
 800af7a:	60b9      	str	r1, [r7, #8]
 800af7c:	eb0c 0106 	add.w	r1, ip, r6
 800af80:	6849      	ldr	r1, [r1, #4]
 800af82:	07c9      	lsls	r1, r1, #31
 800af84:	d40b      	bmi.n	800af9e <_free_r+0xae>
 800af86:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800af8a:	4434      	add	r4, r6
 800af8c:	bb3a      	cbnz	r2, 800afde <_free_r+0xee>
 800af8e:	4e37      	ldr	r6, [pc, #220]	; (800b06c <_free_r+0x17c>)
 800af90:	42b1      	cmp	r1, r6
 800af92:	d124      	bne.n	800afde <_free_r+0xee>
 800af94:	2201      	movs	r2, #1
 800af96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af9a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800af9e:	f044 0101 	orr.w	r1, r4, #1
 800afa2:	6059      	str	r1, [r3, #4]
 800afa4:	511c      	str	r4, [r3, r4]
 800afa6:	2a00      	cmp	r2, #0
 800afa8:	d1d3      	bne.n	800af52 <_free_r+0x62>
 800afaa:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800afae:	d21b      	bcs.n	800afe8 <_free_r+0xf8>
 800afb0:	0961      	lsrs	r1, r4, #5
 800afb2:	08e2      	lsrs	r2, r4, #3
 800afb4:	2401      	movs	r4, #1
 800afb6:	408c      	lsls	r4, r1
 800afb8:	6841      	ldr	r1, [r0, #4]
 800afba:	3201      	adds	r2, #1
 800afbc:	430c      	orrs	r4, r1
 800afbe:	6044      	str	r4, [r0, #4]
 800afc0:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800afc4:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800afc8:	3908      	subs	r1, #8
 800afca:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800afce:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800afd2:	60e3      	str	r3, [r4, #12]
 800afd4:	e7bd      	b.n	800af52 <_free_r+0x62>
 800afd6:	2200      	movs	r2, #0
 800afd8:	e7d0      	b.n	800af7c <_free_r+0x8c>
 800afda:	2201      	movs	r2, #1
 800afdc:	e7ce      	b.n	800af7c <_free_r+0x8c>
 800afde:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800afe2:	60ce      	str	r6, [r1, #12]
 800afe4:	60b1      	str	r1, [r6, #8]
 800afe6:	e7da      	b.n	800af9e <_free_r+0xae>
 800afe8:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800afec:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800aff0:	d214      	bcs.n	800b01c <_free_r+0x12c>
 800aff2:	09a2      	lsrs	r2, r4, #6
 800aff4:	3238      	adds	r2, #56	; 0x38
 800aff6:	1c51      	adds	r1, r2, #1
 800aff8:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800affc:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800b000:	428e      	cmp	r6, r1
 800b002:	d125      	bne.n	800b050 <_free_r+0x160>
 800b004:	2401      	movs	r4, #1
 800b006:	1092      	asrs	r2, r2, #2
 800b008:	fa04 f202 	lsl.w	r2, r4, r2
 800b00c:	6844      	ldr	r4, [r0, #4]
 800b00e:	4322      	orrs	r2, r4
 800b010:	6042      	str	r2, [r0, #4]
 800b012:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800b016:	60b3      	str	r3, [r6, #8]
 800b018:	60cb      	str	r3, [r1, #12]
 800b01a:	e79a      	b.n	800af52 <_free_r+0x62>
 800b01c:	2a14      	cmp	r2, #20
 800b01e:	d801      	bhi.n	800b024 <_free_r+0x134>
 800b020:	325b      	adds	r2, #91	; 0x5b
 800b022:	e7e8      	b.n	800aff6 <_free_r+0x106>
 800b024:	2a54      	cmp	r2, #84	; 0x54
 800b026:	d802      	bhi.n	800b02e <_free_r+0x13e>
 800b028:	0b22      	lsrs	r2, r4, #12
 800b02a:	326e      	adds	r2, #110	; 0x6e
 800b02c:	e7e3      	b.n	800aff6 <_free_r+0x106>
 800b02e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b032:	d802      	bhi.n	800b03a <_free_r+0x14a>
 800b034:	0be2      	lsrs	r2, r4, #15
 800b036:	3277      	adds	r2, #119	; 0x77
 800b038:	e7dd      	b.n	800aff6 <_free_r+0x106>
 800b03a:	f240 5154 	movw	r1, #1364	; 0x554
 800b03e:	428a      	cmp	r2, r1
 800b040:	bf96      	itet	ls
 800b042:	0ca2      	lsrls	r2, r4, #18
 800b044:	227e      	movhi	r2, #126	; 0x7e
 800b046:	327c      	addls	r2, #124	; 0x7c
 800b048:	e7d5      	b.n	800aff6 <_free_r+0x106>
 800b04a:	6889      	ldr	r1, [r1, #8]
 800b04c:	428e      	cmp	r6, r1
 800b04e:	d004      	beq.n	800b05a <_free_r+0x16a>
 800b050:	684a      	ldr	r2, [r1, #4]
 800b052:	f022 0203 	bic.w	r2, r2, #3
 800b056:	42a2      	cmp	r2, r4
 800b058:	d8f7      	bhi.n	800b04a <_free_r+0x15a>
 800b05a:	68ce      	ldr	r6, [r1, #12]
 800b05c:	e7d9      	b.n	800b012 <_free_r+0x122>
 800b05e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b060:	20000460 	.word	0x20000460
 800b064:	2000086c 	.word	0x2000086c
 800b068:	20001958 	.word	0x20001958
 800b06c:	20000468 	.word	0x20000468

0800b070 <__sfvwrite_r>:
 800b070:	6893      	ldr	r3, [r2, #8]
 800b072:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b076:	4606      	mov	r6, r0
 800b078:	460c      	mov	r4, r1
 800b07a:	4690      	mov	r8, r2
 800b07c:	b91b      	cbnz	r3, 800b086 <__sfvwrite_r+0x16>
 800b07e:	2000      	movs	r0, #0
 800b080:	b003      	add	sp, #12
 800b082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b086:	898b      	ldrh	r3, [r1, #12]
 800b088:	0718      	lsls	r0, r3, #28
 800b08a:	d550      	bpl.n	800b12e <__sfvwrite_r+0xbe>
 800b08c:	690b      	ldr	r3, [r1, #16]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d04d      	beq.n	800b12e <__sfvwrite_r+0xbe>
 800b092:	89a3      	ldrh	r3, [r4, #12]
 800b094:	f8d8 7000 	ldr.w	r7, [r8]
 800b098:	f013 0902 	ands.w	r9, r3, #2
 800b09c:	d16c      	bne.n	800b178 <__sfvwrite_r+0x108>
 800b09e:	f013 0301 	ands.w	r3, r3, #1
 800b0a2:	f000 809c 	beq.w	800b1de <__sfvwrite_r+0x16e>
 800b0a6:	4648      	mov	r0, r9
 800b0a8:	46ca      	mov	sl, r9
 800b0aa:	46cb      	mov	fp, r9
 800b0ac:	f1bb 0f00 	cmp.w	fp, #0
 800b0b0:	f000 8103 	beq.w	800b2ba <__sfvwrite_r+0x24a>
 800b0b4:	b950      	cbnz	r0, 800b0cc <__sfvwrite_r+0x5c>
 800b0b6:	465a      	mov	r2, fp
 800b0b8:	210a      	movs	r1, #10
 800b0ba:	4650      	mov	r0, sl
 800b0bc:	f000 f9b6 	bl	800b42c <memchr>
 800b0c0:	2800      	cmp	r0, #0
 800b0c2:	f000 80ff 	beq.w	800b2c4 <__sfvwrite_r+0x254>
 800b0c6:	3001      	adds	r0, #1
 800b0c8:	eba0 090a 	sub.w	r9, r0, sl
 800b0cc:	6820      	ldr	r0, [r4, #0]
 800b0ce:	6921      	ldr	r1, [r4, #16]
 800b0d0:	45d9      	cmp	r9, fp
 800b0d2:	464a      	mov	r2, r9
 800b0d4:	bf28      	it	cs
 800b0d6:	465a      	movcs	r2, fp
 800b0d8:	4288      	cmp	r0, r1
 800b0da:	6963      	ldr	r3, [r4, #20]
 800b0dc:	f240 80f5 	bls.w	800b2ca <__sfvwrite_r+0x25a>
 800b0e0:	68a5      	ldr	r5, [r4, #8]
 800b0e2:	441d      	add	r5, r3
 800b0e4:	42aa      	cmp	r2, r5
 800b0e6:	f340 80f0 	ble.w	800b2ca <__sfvwrite_r+0x25a>
 800b0ea:	4651      	mov	r1, sl
 800b0ec:	462a      	mov	r2, r5
 800b0ee:	f000 f9b9 	bl	800b464 <memmove>
 800b0f2:	6823      	ldr	r3, [r4, #0]
 800b0f4:	4621      	mov	r1, r4
 800b0f6:	442b      	add	r3, r5
 800b0f8:	4630      	mov	r0, r6
 800b0fa:	6023      	str	r3, [r4, #0]
 800b0fc:	f7ff fdfc 	bl	800acf8 <_fflush_r>
 800b100:	2800      	cmp	r0, #0
 800b102:	d167      	bne.n	800b1d4 <__sfvwrite_r+0x164>
 800b104:	ebb9 0905 	subs.w	r9, r9, r5
 800b108:	f040 80f7 	bne.w	800b2fa <__sfvwrite_r+0x28a>
 800b10c:	4621      	mov	r1, r4
 800b10e:	4630      	mov	r0, r6
 800b110:	f7ff fdf2 	bl	800acf8 <_fflush_r>
 800b114:	2800      	cmp	r0, #0
 800b116:	d15d      	bne.n	800b1d4 <__sfvwrite_r+0x164>
 800b118:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800b11c:	44aa      	add	sl, r5
 800b11e:	ebab 0b05 	sub.w	fp, fp, r5
 800b122:	1b55      	subs	r5, r2, r5
 800b124:	f8c8 5008 	str.w	r5, [r8, #8]
 800b128:	2d00      	cmp	r5, #0
 800b12a:	d1bf      	bne.n	800b0ac <__sfvwrite_r+0x3c>
 800b12c:	e7a7      	b.n	800b07e <__sfvwrite_r+0xe>
 800b12e:	4621      	mov	r1, r4
 800b130:	4630      	mov	r0, r6
 800b132:	f7fe fe9f 	bl	8009e74 <__swsetup_r>
 800b136:	2800      	cmp	r0, #0
 800b138:	d0ab      	beq.n	800b092 <__sfvwrite_r+0x22>
 800b13a:	f04f 30ff 	mov.w	r0, #4294967295
 800b13e:	e79f      	b.n	800b080 <__sfvwrite_r+0x10>
 800b140:	e9d7 b900 	ldrd	fp, r9, [r7]
 800b144:	3708      	adds	r7, #8
 800b146:	f1b9 0f00 	cmp.w	r9, #0
 800b14a:	d0f9      	beq.n	800b140 <__sfvwrite_r+0xd0>
 800b14c:	45d1      	cmp	r9, sl
 800b14e:	464b      	mov	r3, r9
 800b150:	465a      	mov	r2, fp
 800b152:	bf28      	it	cs
 800b154:	4653      	movcs	r3, sl
 800b156:	4630      	mov	r0, r6
 800b158:	69e1      	ldr	r1, [r4, #28]
 800b15a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b15c:	47a8      	blx	r5
 800b15e:	2800      	cmp	r0, #0
 800b160:	dd38      	ble.n	800b1d4 <__sfvwrite_r+0x164>
 800b162:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b166:	4483      	add	fp, r0
 800b168:	eba9 0900 	sub.w	r9, r9, r0
 800b16c:	1a18      	subs	r0, r3, r0
 800b16e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b172:	2800      	cmp	r0, #0
 800b174:	d1e7      	bne.n	800b146 <__sfvwrite_r+0xd6>
 800b176:	e782      	b.n	800b07e <__sfvwrite_r+0xe>
 800b178:	f04f 0b00 	mov.w	fp, #0
 800b17c:	f8df a180 	ldr.w	sl, [pc, #384]	; 800b300 <__sfvwrite_r+0x290>
 800b180:	46d9      	mov	r9, fp
 800b182:	e7e0      	b.n	800b146 <__sfvwrite_r+0xd6>
 800b184:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800b188:	3708      	adds	r7, #8
 800b18a:	f1ba 0f00 	cmp.w	sl, #0
 800b18e:	d0f9      	beq.n	800b184 <__sfvwrite_r+0x114>
 800b190:	89a3      	ldrh	r3, [r4, #12]
 800b192:	68a2      	ldr	r2, [r4, #8]
 800b194:	0599      	lsls	r1, r3, #22
 800b196:	6820      	ldr	r0, [r4, #0]
 800b198:	d563      	bpl.n	800b262 <__sfvwrite_r+0x1f2>
 800b19a:	4552      	cmp	r2, sl
 800b19c:	d836      	bhi.n	800b20c <__sfvwrite_r+0x19c>
 800b19e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800b1a2:	d033      	beq.n	800b20c <__sfvwrite_r+0x19c>
 800b1a4:	6921      	ldr	r1, [r4, #16]
 800b1a6:	6965      	ldr	r5, [r4, #20]
 800b1a8:	eba0 0b01 	sub.w	fp, r0, r1
 800b1ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b1b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b1b4:	f10b 0201 	add.w	r2, fp, #1
 800b1b8:	106d      	asrs	r5, r5, #1
 800b1ba:	4452      	add	r2, sl
 800b1bc:	4295      	cmp	r5, r2
 800b1be:	bf38      	it	cc
 800b1c0:	4615      	movcc	r5, r2
 800b1c2:	055b      	lsls	r3, r3, #21
 800b1c4:	d53d      	bpl.n	800b242 <__sfvwrite_r+0x1d2>
 800b1c6:	4629      	mov	r1, r5
 800b1c8:	4630      	mov	r0, r6
 800b1ca:	f7fb feb5 	bl	8006f38 <_malloc_r>
 800b1ce:	b948      	cbnz	r0, 800b1e4 <__sfvwrite_r+0x174>
 800b1d0:	230c      	movs	r3, #12
 800b1d2:	6033      	str	r3, [r6, #0]
 800b1d4:	89a3      	ldrh	r3, [r4, #12]
 800b1d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1da:	81a3      	strh	r3, [r4, #12]
 800b1dc:	e7ad      	b.n	800b13a <__sfvwrite_r+0xca>
 800b1de:	4699      	mov	r9, r3
 800b1e0:	469a      	mov	sl, r3
 800b1e2:	e7d2      	b.n	800b18a <__sfvwrite_r+0x11a>
 800b1e4:	465a      	mov	r2, fp
 800b1e6:	6921      	ldr	r1, [r4, #16]
 800b1e8:	9001      	str	r0, [sp, #4]
 800b1ea:	f000 f92d 	bl	800b448 <memcpy>
 800b1ee:	89a2      	ldrh	r2, [r4, #12]
 800b1f0:	9b01      	ldr	r3, [sp, #4]
 800b1f2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b1f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b1fa:	81a2      	strh	r2, [r4, #12]
 800b1fc:	4652      	mov	r2, sl
 800b1fe:	6123      	str	r3, [r4, #16]
 800b200:	6165      	str	r5, [r4, #20]
 800b202:	445b      	add	r3, fp
 800b204:	eba5 050b 	sub.w	r5, r5, fp
 800b208:	6023      	str	r3, [r4, #0]
 800b20a:	60a5      	str	r5, [r4, #8]
 800b20c:	4552      	cmp	r2, sl
 800b20e:	bf28      	it	cs
 800b210:	4652      	movcs	r2, sl
 800b212:	4655      	mov	r5, sl
 800b214:	4649      	mov	r1, r9
 800b216:	6820      	ldr	r0, [r4, #0]
 800b218:	9201      	str	r2, [sp, #4]
 800b21a:	f000 f923 	bl	800b464 <memmove>
 800b21e:	68a3      	ldr	r3, [r4, #8]
 800b220:	9a01      	ldr	r2, [sp, #4]
 800b222:	1a9b      	subs	r3, r3, r2
 800b224:	60a3      	str	r3, [r4, #8]
 800b226:	6823      	ldr	r3, [r4, #0]
 800b228:	441a      	add	r2, r3
 800b22a:	6022      	str	r2, [r4, #0]
 800b22c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800b230:	44a9      	add	r9, r5
 800b232:	ebaa 0a05 	sub.w	sl, sl, r5
 800b236:	1b45      	subs	r5, r0, r5
 800b238:	f8c8 5008 	str.w	r5, [r8, #8]
 800b23c:	2d00      	cmp	r5, #0
 800b23e:	d1a4      	bne.n	800b18a <__sfvwrite_r+0x11a>
 800b240:	e71d      	b.n	800b07e <__sfvwrite_r+0xe>
 800b242:	462a      	mov	r2, r5
 800b244:	4630      	mov	r0, r6
 800b246:	f000 fc5b 	bl	800bb00 <_realloc_r>
 800b24a:	4603      	mov	r3, r0
 800b24c:	2800      	cmp	r0, #0
 800b24e:	d1d5      	bne.n	800b1fc <__sfvwrite_r+0x18c>
 800b250:	4630      	mov	r0, r6
 800b252:	6921      	ldr	r1, [r4, #16]
 800b254:	f7ff fe4c 	bl	800aef0 <_free_r>
 800b258:	89a3      	ldrh	r3, [r4, #12]
 800b25a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b25e:	81a3      	strh	r3, [r4, #12]
 800b260:	e7b6      	b.n	800b1d0 <__sfvwrite_r+0x160>
 800b262:	6923      	ldr	r3, [r4, #16]
 800b264:	4283      	cmp	r3, r0
 800b266:	d302      	bcc.n	800b26e <__sfvwrite_r+0x1fe>
 800b268:	6961      	ldr	r1, [r4, #20]
 800b26a:	4551      	cmp	r1, sl
 800b26c:	d915      	bls.n	800b29a <__sfvwrite_r+0x22a>
 800b26e:	4552      	cmp	r2, sl
 800b270:	bf28      	it	cs
 800b272:	4652      	movcs	r2, sl
 800b274:	4615      	mov	r5, r2
 800b276:	4649      	mov	r1, r9
 800b278:	f000 f8f4 	bl	800b464 <memmove>
 800b27c:	68a3      	ldr	r3, [r4, #8]
 800b27e:	6822      	ldr	r2, [r4, #0]
 800b280:	1b5b      	subs	r3, r3, r5
 800b282:	442a      	add	r2, r5
 800b284:	60a3      	str	r3, [r4, #8]
 800b286:	6022      	str	r2, [r4, #0]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d1cf      	bne.n	800b22c <__sfvwrite_r+0x1bc>
 800b28c:	4621      	mov	r1, r4
 800b28e:	4630      	mov	r0, r6
 800b290:	f7ff fd32 	bl	800acf8 <_fflush_r>
 800b294:	2800      	cmp	r0, #0
 800b296:	d0c9      	beq.n	800b22c <__sfvwrite_r+0x1bc>
 800b298:	e79c      	b.n	800b1d4 <__sfvwrite_r+0x164>
 800b29a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800b29e:	459a      	cmp	sl, r3
 800b2a0:	bf38      	it	cc
 800b2a2:	4653      	movcc	r3, sl
 800b2a4:	fb93 f3f1 	sdiv	r3, r3, r1
 800b2a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b2aa:	434b      	muls	r3, r1
 800b2ac:	464a      	mov	r2, r9
 800b2ae:	4630      	mov	r0, r6
 800b2b0:	69e1      	ldr	r1, [r4, #28]
 800b2b2:	47a8      	blx	r5
 800b2b4:	1e05      	subs	r5, r0, #0
 800b2b6:	dcb9      	bgt.n	800b22c <__sfvwrite_r+0x1bc>
 800b2b8:	e78c      	b.n	800b1d4 <__sfvwrite_r+0x164>
 800b2ba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b2be:	2000      	movs	r0, #0
 800b2c0:	3708      	adds	r7, #8
 800b2c2:	e6f3      	b.n	800b0ac <__sfvwrite_r+0x3c>
 800b2c4:	f10b 0901 	add.w	r9, fp, #1
 800b2c8:	e700      	b.n	800b0cc <__sfvwrite_r+0x5c>
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	dc08      	bgt.n	800b2e0 <__sfvwrite_r+0x270>
 800b2ce:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b2d0:	4652      	mov	r2, sl
 800b2d2:	4630      	mov	r0, r6
 800b2d4:	69e1      	ldr	r1, [r4, #28]
 800b2d6:	47a8      	blx	r5
 800b2d8:	1e05      	subs	r5, r0, #0
 800b2da:	f73f af13 	bgt.w	800b104 <__sfvwrite_r+0x94>
 800b2de:	e779      	b.n	800b1d4 <__sfvwrite_r+0x164>
 800b2e0:	4651      	mov	r1, sl
 800b2e2:	9201      	str	r2, [sp, #4]
 800b2e4:	f000 f8be 	bl	800b464 <memmove>
 800b2e8:	9a01      	ldr	r2, [sp, #4]
 800b2ea:	68a3      	ldr	r3, [r4, #8]
 800b2ec:	4615      	mov	r5, r2
 800b2ee:	1a9b      	subs	r3, r3, r2
 800b2f0:	60a3      	str	r3, [r4, #8]
 800b2f2:	6823      	ldr	r3, [r4, #0]
 800b2f4:	4413      	add	r3, r2
 800b2f6:	6023      	str	r3, [r4, #0]
 800b2f8:	e704      	b.n	800b104 <__sfvwrite_r+0x94>
 800b2fa:	2001      	movs	r0, #1
 800b2fc:	e70c      	b.n	800b118 <__sfvwrite_r+0xa8>
 800b2fe:	bf00      	nop
 800b300:	7ffffc00 	.word	0x7ffffc00

0800b304 <_fwalk_reent>:
 800b304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b308:	4606      	mov	r6, r0
 800b30a:	4688      	mov	r8, r1
 800b30c:	2700      	movs	r7, #0
 800b30e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800b312:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b316:	f1b9 0901 	subs.w	r9, r9, #1
 800b31a:	d505      	bpl.n	800b328 <_fwalk_reent+0x24>
 800b31c:	6824      	ldr	r4, [r4, #0]
 800b31e:	2c00      	cmp	r4, #0
 800b320:	d1f7      	bne.n	800b312 <_fwalk_reent+0xe>
 800b322:	4638      	mov	r0, r7
 800b324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b328:	89ab      	ldrh	r3, [r5, #12]
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	d907      	bls.n	800b33e <_fwalk_reent+0x3a>
 800b32e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b332:	3301      	adds	r3, #1
 800b334:	d003      	beq.n	800b33e <_fwalk_reent+0x3a>
 800b336:	4629      	mov	r1, r5
 800b338:	4630      	mov	r0, r6
 800b33a:	47c0      	blx	r8
 800b33c:	4307      	orrs	r7, r0
 800b33e:	3568      	adds	r5, #104	; 0x68
 800b340:	e7e9      	b.n	800b316 <_fwalk_reent+0x12>
	...

0800b344 <_localeconv_r>:
 800b344:	4800      	ldr	r0, [pc, #0]	; (800b348 <_localeconv_r+0x4>)
 800b346:	4770      	bx	lr
 800b348:	20000964 	.word	0x20000964

0800b34c <__retarget_lock_init_recursive>:
 800b34c:	4770      	bx	lr

0800b34e <__retarget_lock_close_recursive>:
 800b34e:	4770      	bx	lr

0800b350 <__retarget_lock_acquire_recursive>:
 800b350:	4770      	bx	lr

0800b352 <__retarget_lock_release_recursive>:
 800b352:	4770      	bx	lr

0800b354 <__swhatbuf_r>:
 800b354:	b570      	push	{r4, r5, r6, lr}
 800b356:	460e      	mov	r6, r1
 800b358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b35c:	4614      	mov	r4, r2
 800b35e:	2900      	cmp	r1, #0
 800b360:	461d      	mov	r5, r3
 800b362:	b096      	sub	sp, #88	; 0x58
 800b364:	da09      	bge.n	800b37a <__swhatbuf_r+0x26>
 800b366:	2200      	movs	r2, #0
 800b368:	89b3      	ldrh	r3, [r6, #12]
 800b36a:	602a      	str	r2, [r5, #0]
 800b36c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b370:	d116      	bne.n	800b3a0 <__swhatbuf_r+0x4c>
 800b372:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b376:	6023      	str	r3, [r4, #0]
 800b378:	e015      	b.n	800b3a6 <__swhatbuf_r+0x52>
 800b37a:	466a      	mov	r2, sp
 800b37c:	f001 fd2e 	bl	800cddc <_fstat_r>
 800b380:	2800      	cmp	r0, #0
 800b382:	dbf0      	blt.n	800b366 <__swhatbuf_r+0x12>
 800b384:	9a01      	ldr	r2, [sp, #4]
 800b386:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b38a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b38e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b392:	425a      	negs	r2, r3
 800b394:	415a      	adcs	r2, r3
 800b396:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b39a:	602a      	str	r2, [r5, #0]
 800b39c:	6023      	str	r3, [r4, #0]
 800b39e:	e002      	b.n	800b3a6 <__swhatbuf_r+0x52>
 800b3a0:	2340      	movs	r3, #64	; 0x40
 800b3a2:	4610      	mov	r0, r2
 800b3a4:	6023      	str	r3, [r4, #0]
 800b3a6:	b016      	add	sp, #88	; 0x58
 800b3a8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b3ac <__smakebuf_r>:
 800b3ac:	898b      	ldrh	r3, [r1, #12]
 800b3ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b3b0:	079d      	lsls	r5, r3, #30
 800b3b2:	4606      	mov	r6, r0
 800b3b4:	460c      	mov	r4, r1
 800b3b6:	d507      	bpl.n	800b3c8 <__smakebuf_r+0x1c>
 800b3b8:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800b3bc:	6023      	str	r3, [r4, #0]
 800b3be:	6123      	str	r3, [r4, #16]
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	6163      	str	r3, [r4, #20]
 800b3c4:	b002      	add	sp, #8
 800b3c6:	bd70      	pop	{r4, r5, r6, pc}
 800b3c8:	466a      	mov	r2, sp
 800b3ca:	ab01      	add	r3, sp, #4
 800b3cc:	f7ff ffc2 	bl	800b354 <__swhatbuf_r>
 800b3d0:	9900      	ldr	r1, [sp, #0]
 800b3d2:	4605      	mov	r5, r0
 800b3d4:	4630      	mov	r0, r6
 800b3d6:	f7fb fdaf 	bl	8006f38 <_malloc_r>
 800b3da:	b948      	cbnz	r0, 800b3f0 <__smakebuf_r+0x44>
 800b3dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3e0:	059a      	lsls	r2, r3, #22
 800b3e2:	d4ef      	bmi.n	800b3c4 <__smakebuf_r+0x18>
 800b3e4:	f023 0303 	bic.w	r3, r3, #3
 800b3e8:	f043 0302 	orr.w	r3, r3, #2
 800b3ec:	81a3      	strh	r3, [r4, #12]
 800b3ee:	e7e3      	b.n	800b3b8 <__smakebuf_r+0xc>
 800b3f0:	4b0d      	ldr	r3, [pc, #52]	; (800b428 <__smakebuf_r+0x7c>)
 800b3f2:	63f3      	str	r3, [r6, #60]	; 0x3c
 800b3f4:	89a3      	ldrh	r3, [r4, #12]
 800b3f6:	6020      	str	r0, [r4, #0]
 800b3f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3fc:	81a3      	strh	r3, [r4, #12]
 800b3fe:	9b00      	ldr	r3, [sp, #0]
 800b400:	6120      	str	r0, [r4, #16]
 800b402:	6163      	str	r3, [r4, #20]
 800b404:	9b01      	ldr	r3, [sp, #4]
 800b406:	b15b      	cbz	r3, 800b420 <__smakebuf_r+0x74>
 800b408:	4630      	mov	r0, r6
 800b40a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b40e:	f001 fcf7 	bl	800ce00 <_isatty_r>
 800b412:	b128      	cbz	r0, 800b420 <__smakebuf_r+0x74>
 800b414:	89a3      	ldrh	r3, [r4, #12]
 800b416:	f023 0303 	bic.w	r3, r3, #3
 800b41a:	f043 0301 	orr.w	r3, r3, #1
 800b41e:	81a3      	strh	r3, [r4, #12]
 800b420:	89a0      	ldrh	r0, [r4, #12]
 800b422:	4305      	orrs	r5, r0
 800b424:	81a5      	strh	r5, [r4, #12]
 800b426:	e7cd      	b.n	800b3c4 <__smakebuf_r+0x18>
 800b428:	0800ad95 	.word	0x0800ad95

0800b42c <memchr>:
 800b42c:	4603      	mov	r3, r0
 800b42e:	b510      	push	{r4, lr}
 800b430:	b2c9      	uxtb	r1, r1
 800b432:	4402      	add	r2, r0
 800b434:	4293      	cmp	r3, r2
 800b436:	4618      	mov	r0, r3
 800b438:	d101      	bne.n	800b43e <memchr+0x12>
 800b43a:	2000      	movs	r0, #0
 800b43c:	e003      	b.n	800b446 <memchr+0x1a>
 800b43e:	7804      	ldrb	r4, [r0, #0]
 800b440:	3301      	adds	r3, #1
 800b442:	428c      	cmp	r4, r1
 800b444:	d1f6      	bne.n	800b434 <memchr+0x8>
 800b446:	bd10      	pop	{r4, pc}

0800b448 <memcpy>:
 800b448:	440a      	add	r2, r1
 800b44a:	4291      	cmp	r1, r2
 800b44c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b450:	d100      	bne.n	800b454 <memcpy+0xc>
 800b452:	4770      	bx	lr
 800b454:	b510      	push	{r4, lr}
 800b456:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b45a:	4291      	cmp	r1, r2
 800b45c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b460:	d1f9      	bne.n	800b456 <memcpy+0xe>
 800b462:	bd10      	pop	{r4, pc}

0800b464 <memmove>:
 800b464:	4288      	cmp	r0, r1
 800b466:	b510      	push	{r4, lr}
 800b468:	eb01 0402 	add.w	r4, r1, r2
 800b46c:	d902      	bls.n	800b474 <memmove+0x10>
 800b46e:	4284      	cmp	r4, r0
 800b470:	4623      	mov	r3, r4
 800b472:	d807      	bhi.n	800b484 <memmove+0x20>
 800b474:	1e43      	subs	r3, r0, #1
 800b476:	42a1      	cmp	r1, r4
 800b478:	d008      	beq.n	800b48c <memmove+0x28>
 800b47a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b47e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b482:	e7f8      	b.n	800b476 <memmove+0x12>
 800b484:	4601      	mov	r1, r0
 800b486:	4402      	add	r2, r0
 800b488:	428a      	cmp	r2, r1
 800b48a:	d100      	bne.n	800b48e <memmove+0x2a>
 800b48c:	bd10      	pop	{r4, pc}
 800b48e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b492:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b496:	e7f7      	b.n	800b488 <memmove+0x24>

0800b498 <_Balloc>:
 800b498:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b49a:	b570      	push	{r4, r5, r6, lr}
 800b49c:	4605      	mov	r5, r0
 800b49e:	460c      	mov	r4, r1
 800b4a0:	b17b      	cbz	r3, 800b4c2 <_Balloc+0x2a>
 800b4a2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800b4a4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b4a8:	b9a0      	cbnz	r0, 800b4d4 <_Balloc+0x3c>
 800b4aa:	2101      	movs	r1, #1
 800b4ac:	fa01 f604 	lsl.w	r6, r1, r4
 800b4b0:	1d72      	adds	r2, r6, #5
 800b4b2:	4628      	mov	r0, r5
 800b4b4:	0092      	lsls	r2, r2, #2
 800b4b6:	f001 fb7f 	bl	800cbb8 <_calloc_r>
 800b4ba:	b148      	cbz	r0, 800b4d0 <_Balloc+0x38>
 800b4bc:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800b4c0:	e00b      	b.n	800b4da <_Balloc+0x42>
 800b4c2:	2221      	movs	r2, #33	; 0x21
 800b4c4:	2104      	movs	r1, #4
 800b4c6:	f001 fb77 	bl	800cbb8 <_calloc_r>
 800b4ca:	64e8      	str	r0, [r5, #76]	; 0x4c
 800b4cc:	2800      	cmp	r0, #0
 800b4ce:	d1e8      	bne.n	800b4a2 <_Balloc+0xa>
 800b4d0:	2000      	movs	r0, #0
 800b4d2:	bd70      	pop	{r4, r5, r6, pc}
 800b4d4:	6802      	ldr	r2, [r0, #0]
 800b4d6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800b4da:	2300      	movs	r3, #0
 800b4dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b4e0:	e7f7      	b.n	800b4d2 <_Balloc+0x3a>

0800b4e2 <_Bfree>:
 800b4e2:	b131      	cbz	r1, 800b4f2 <_Bfree+0x10>
 800b4e4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800b4e6:	684a      	ldr	r2, [r1, #4]
 800b4e8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b4ec:	6008      	str	r0, [r1, #0]
 800b4ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b4f2:	4770      	bx	lr

0800b4f4 <__multadd>:
 800b4f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4f8:	4698      	mov	r8, r3
 800b4fa:	460c      	mov	r4, r1
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	690e      	ldr	r6, [r1, #16]
 800b500:	4607      	mov	r7, r0
 800b502:	f101 0014 	add.w	r0, r1, #20
 800b506:	6805      	ldr	r5, [r0, #0]
 800b508:	3301      	adds	r3, #1
 800b50a:	b2a9      	uxth	r1, r5
 800b50c:	fb02 8101 	mla	r1, r2, r1, r8
 800b510:	0c2d      	lsrs	r5, r5, #16
 800b512:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b516:	fb02 c505 	mla	r5, r2, r5, ip
 800b51a:	b289      	uxth	r1, r1
 800b51c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b520:	429e      	cmp	r6, r3
 800b522:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b526:	f840 1b04 	str.w	r1, [r0], #4
 800b52a:	dcec      	bgt.n	800b506 <__multadd+0x12>
 800b52c:	f1b8 0f00 	cmp.w	r8, #0
 800b530:	d022      	beq.n	800b578 <__multadd+0x84>
 800b532:	68a3      	ldr	r3, [r4, #8]
 800b534:	42b3      	cmp	r3, r6
 800b536:	dc19      	bgt.n	800b56c <__multadd+0x78>
 800b538:	6861      	ldr	r1, [r4, #4]
 800b53a:	4638      	mov	r0, r7
 800b53c:	3101      	adds	r1, #1
 800b53e:	f7ff ffab 	bl	800b498 <_Balloc>
 800b542:	4605      	mov	r5, r0
 800b544:	b928      	cbnz	r0, 800b552 <__multadd+0x5e>
 800b546:	4602      	mov	r2, r0
 800b548:	21b5      	movs	r1, #181	; 0xb5
 800b54a:	4b0d      	ldr	r3, [pc, #52]	; (800b580 <__multadd+0x8c>)
 800b54c:	480d      	ldr	r0, [pc, #52]	; (800b584 <__multadd+0x90>)
 800b54e:	f001 fb15 	bl	800cb7c <__assert_func>
 800b552:	6922      	ldr	r2, [r4, #16]
 800b554:	f104 010c 	add.w	r1, r4, #12
 800b558:	3202      	adds	r2, #2
 800b55a:	0092      	lsls	r2, r2, #2
 800b55c:	300c      	adds	r0, #12
 800b55e:	f7ff ff73 	bl	800b448 <memcpy>
 800b562:	4621      	mov	r1, r4
 800b564:	4638      	mov	r0, r7
 800b566:	f7ff ffbc 	bl	800b4e2 <_Bfree>
 800b56a:	462c      	mov	r4, r5
 800b56c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b570:	3601      	adds	r6, #1
 800b572:	f8c3 8014 	str.w	r8, [r3, #20]
 800b576:	6126      	str	r6, [r4, #16]
 800b578:	4620      	mov	r0, r4
 800b57a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b57e:	bf00      	nop
 800b580:	0800f48d 	.word	0x0800f48d
 800b584:	0800f4fd 	.word	0x0800f4fd

0800b588 <__hi0bits>:
 800b588:	0c02      	lsrs	r2, r0, #16
 800b58a:	0412      	lsls	r2, r2, #16
 800b58c:	4603      	mov	r3, r0
 800b58e:	b9ca      	cbnz	r2, 800b5c4 <__hi0bits+0x3c>
 800b590:	0403      	lsls	r3, r0, #16
 800b592:	2010      	movs	r0, #16
 800b594:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b598:	bf04      	itt	eq
 800b59a:	021b      	lsleq	r3, r3, #8
 800b59c:	3008      	addeq	r0, #8
 800b59e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b5a2:	bf04      	itt	eq
 800b5a4:	011b      	lsleq	r3, r3, #4
 800b5a6:	3004      	addeq	r0, #4
 800b5a8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b5ac:	bf04      	itt	eq
 800b5ae:	009b      	lsleq	r3, r3, #2
 800b5b0:	3002      	addeq	r0, #2
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	db05      	blt.n	800b5c2 <__hi0bits+0x3a>
 800b5b6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b5ba:	f100 0001 	add.w	r0, r0, #1
 800b5be:	bf08      	it	eq
 800b5c0:	2020      	moveq	r0, #32
 800b5c2:	4770      	bx	lr
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	e7e5      	b.n	800b594 <__hi0bits+0xc>

0800b5c8 <__lo0bits>:
 800b5c8:	6803      	ldr	r3, [r0, #0]
 800b5ca:	4602      	mov	r2, r0
 800b5cc:	f013 0007 	ands.w	r0, r3, #7
 800b5d0:	d00b      	beq.n	800b5ea <__lo0bits+0x22>
 800b5d2:	07d9      	lsls	r1, r3, #31
 800b5d4:	d422      	bmi.n	800b61c <__lo0bits+0x54>
 800b5d6:	0798      	lsls	r0, r3, #30
 800b5d8:	bf49      	itett	mi
 800b5da:	085b      	lsrmi	r3, r3, #1
 800b5dc:	089b      	lsrpl	r3, r3, #2
 800b5de:	2001      	movmi	r0, #1
 800b5e0:	6013      	strmi	r3, [r2, #0]
 800b5e2:	bf5c      	itt	pl
 800b5e4:	2002      	movpl	r0, #2
 800b5e6:	6013      	strpl	r3, [r2, #0]
 800b5e8:	4770      	bx	lr
 800b5ea:	b299      	uxth	r1, r3
 800b5ec:	b909      	cbnz	r1, 800b5f2 <__lo0bits+0x2a>
 800b5ee:	2010      	movs	r0, #16
 800b5f0:	0c1b      	lsrs	r3, r3, #16
 800b5f2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b5f6:	bf04      	itt	eq
 800b5f8:	0a1b      	lsreq	r3, r3, #8
 800b5fa:	3008      	addeq	r0, #8
 800b5fc:	0719      	lsls	r1, r3, #28
 800b5fe:	bf04      	itt	eq
 800b600:	091b      	lsreq	r3, r3, #4
 800b602:	3004      	addeq	r0, #4
 800b604:	0799      	lsls	r1, r3, #30
 800b606:	bf04      	itt	eq
 800b608:	089b      	lsreq	r3, r3, #2
 800b60a:	3002      	addeq	r0, #2
 800b60c:	07d9      	lsls	r1, r3, #31
 800b60e:	d403      	bmi.n	800b618 <__lo0bits+0x50>
 800b610:	085b      	lsrs	r3, r3, #1
 800b612:	f100 0001 	add.w	r0, r0, #1
 800b616:	d003      	beq.n	800b620 <__lo0bits+0x58>
 800b618:	6013      	str	r3, [r2, #0]
 800b61a:	4770      	bx	lr
 800b61c:	2000      	movs	r0, #0
 800b61e:	4770      	bx	lr
 800b620:	2020      	movs	r0, #32
 800b622:	4770      	bx	lr

0800b624 <__i2b>:
 800b624:	b510      	push	{r4, lr}
 800b626:	460c      	mov	r4, r1
 800b628:	2101      	movs	r1, #1
 800b62a:	f7ff ff35 	bl	800b498 <_Balloc>
 800b62e:	4602      	mov	r2, r0
 800b630:	b928      	cbnz	r0, 800b63e <__i2b+0x1a>
 800b632:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b636:	4b04      	ldr	r3, [pc, #16]	; (800b648 <__i2b+0x24>)
 800b638:	4804      	ldr	r0, [pc, #16]	; (800b64c <__i2b+0x28>)
 800b63a:	f001 fa9f 	bl	800cb7c <__assert_func>
 800b63e:	2301      	movs	r3, #1
 800b640:	6144      	str	r4, [r0, #20]
 800b642:	6103      	str	r3, [r0, #16]
 800b644:	bd10      	pop	{r4, pc}
 800b646:	bf00      	nop
 800b648:	0800f48d 	.word	0x0800f48d
 800b64c:	0800f4fd 	.word	0x0800f4fd

0800b650 <__multiply>:
 800b650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b654:	4614      	mov	r4, r2
 800b656:	690a      	ldr	r2, [r1, #16]
 800b658:	6923      	ldr	r3, [r4, #16]
 800b65a:	460d      	mov	r5, r1
 800b65c:	429a      	cmp	r2, r3
 800b65e:	bfbe      	ittt	lt
 800b660:	460b      	movlt	r3, r1
 800b662:	4625      	movlt	r5, r4
 800b664:	461c      	movlt	r4, r3
 800b666:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b66a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b66e:	68ab      	ldr	r3, [r5, #8]
 800b670:	6869      	ldr	r1, [r5, #4]
 800b672:	eb0a 0709 	add.w	r7, sl, r9
 800b676:	42bb      	cmp	r3, r7
 800b678:	b085      	sub	sp, #20
 800b67a:	bfb8      	it	lt
 800b67c:	3101      	addlt	r1, #1
 800b67e:	f7ff ff0b 	bl	800b498 <_Balloc>
 800b682:	b930      	cbnz	r0, 800b692 <__multiply+0x42>
 800b684:	4602      	mov	r2, r0
 800b686:	f240 115d 	movw	r1, #349	; 0x15d
 800b68a:	4b41      	ldr	r3, [pc, #260]	; (800b790 <__multiply+0x140>)
 800b68c:	4841      	ldr	r0, [pc, #260]	; (800b794 <__multiply+0x144>)
 800b68e:	f001 fa75 	bl	800cb7c <__assert_func>
 800b692:	f100 0614 	add.w	r6, r0, #20
 800b696:	4633      	mov	r3, r6
 800b698:	2200      	movs	r2, #0
 800b69a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b69e:	4543      	cmp	r3, r8
 800b6a0:	d31e      	bcc.n	800b6e0 <__multiply+0x90>
 800b6a2:	f105 0c14 	add.w	ip, r5, #20
 800b6a6:	f104 0314 	add.w	r3, r4, #20
 800b6aa:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b6ae:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b6b2:	9202      	str	r2, [sp, #8]
 800b6b4:	ebac 0205 	sub.w	r2, ip, r5
 800b6b8:	3a15      	subs	r2, #21
 800b6ba:	f022 0203 	bic.w	r2, r2, #3
 800b6be:	3204      	adds	r2, #4
 800b6c0:	f105 0115 	add.w	r1, r5, #21
 800b6c4:	458c      	cmp	ip, r1
 800b6c6:	bf38      	it	cc
 800b6c8:	2204      	movcc	r2, #4
 800b6ca:	9201      	str	r2, [sp, #4]
 800b6cc:	9a02      	ldr	r2, [sp, #8]
 800b6ce:	9303      	str	r3, [sp, #12]
 800b6d0:	429a      	cmp	r2, r3
 800b6d2:	d808      	bhi.n	800b6e6 <__multiply+0x96>
 800b6d4:	2f00      	cmp	r7, #0
 800b6d6:	dc55      	bgt.n	800b784 <__multiply+0x134>
 800b6d8:	6107      	str	r7, [r0, #16]
 800b6da:	b005      	add	sp, #20
 800b6dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e0:	f843 2b04 	str.w	r2, [r3], #4
 800b6e4:	e7db      	b.n	800b69e <__multiply+0x4e>
 800b6e6:	f8b3 a000 	ldrh.w	sl, [r3]
 800b6ea:	f1ba 0f00 	cmp.w	sl, #0
 800b6ee:	d020      	beq.n	800b732 <__multiply+0xe2>
 800b6f0:	46b1      	mov	r9, r6
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	f105 0e14 	add.w	lr, r5, #20
 800b6f8:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b6fc:	f8d9 b000 	ldr.w	fp, [r9]
 800b700:	b2a1      	uxth	r1, r4
 800b702:	fa1f fb8b 	uxth.w	fp, fp
 800b706:	fb0a b101 	mla	r1, sl, r1, fp
 800b70a:	4411      	add	r1, r2
 800b70c:	f8d9 2000 	ldr.w	r2, [r9]
 800b710:	0c24      	lsrs	r4, r4, #16
 800b712:	0c12      	lsrs	r2, r2, #16
 800b714:	fb0a 2404 	mla	r4, sl, r4, r2
 800b718:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b71c:	b289      	uxth	r1, r1
 800b71e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b722:	45f4      	cmp	ip, lr
 800b724:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b728:	f849 1b04 	str.w	r1, [r9], #4
 800b72c:	d8e4      	bhi.n	800b6f8 <__multiply+0xa8>
 800b72e:	9901      	ldr	r1, [sp, #4]
 800b730:	5072      	str	r2, [r6, r1]
 800b732:	9a03      	ldr	r2, [sp, #12]
 800b734:	3304      	adds	r3, #4
 800b736:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b73a:	f1b9 0f00 	cmp.w	r9, #0
 800b73e:	d01f      	beq.n	800b780 <__multiply+0x130>
 800b740:	46b6      	mov	lr, r6
 800b742:	f04f 0a00 	mov.w	sl, #0
 800b746:	6834      	ldr	r4, [r6, #0]
 800b748:	f105 0114 	add.w	r1, r5, #20
 800b74c:	880a      	ldrh	r2, [r1, #0]
 800b74e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b752:	b2a4      	uxth	r4, r4
 800b754:	fb09 b202 	mla	r2, r9, r2, fp
 800b758:	4492      	add	sl, r2
 800b75a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b75e:	f84e 4b04 	str.w	r4, [lr], #4
 800b762:	f851 4b04 	ldr.w	r4, [r1], #4
 800b766:	f8be 2000 	ldrh.w	r2, [lr]
 800b76a:	0c24      	lsrs	r4, r4, #16
 800b76c:	fb09 2404 	mla	r4, r9, r4, r2
 800b770:	458c      	cmp	ip, r1
 800b772:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b776:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b77a:	d8e7      	bhi.n	800b74c <__multiply+0xfc>
 800b77c:	9a01      	ldr	r2, [sp, #4]
 800b77e:	50b4      	str	r4, [r6, r2]
 800b780:	3604      	adds	r6, #4
 800b782:	e7a3      	b.n	800b6cc <__multiply+0x7c>
 800b784:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d1a5      	bne.n	800b6d8 <__multiply+0x88>
 800b78c:	3f01      	subs	r7, #1
 800b78e:	e7a1      	b.n	800b6d4 <__multiply+0x84>
 800b790:	0800f48d 	.word	0x0800f48d
 800b794:	0800f4fd 	.word	0x0800f4fd

0800b798 <__pow5mult>:
 800b798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b79c:	4615      	mov	r5, r2
 800b79e:	f012 0203 	ands.w	r2, r2, #3
 800b7a2:	4606      	mov	r6, r0
 800b7a4:	460f      	mov	r7, r1
 800b7a6:	d007      	beq.n	800b7b8 <__pow5mult+0x20>
 800b7a8:	4c1a      	ldr	r4, [pc, #104]	; (800b814 <__pow5mult+0x7c>)
 800b7aa:	3a01      	subs	r2, #1
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b7b2:	f7ff fe9f 	bl	800b4f4 <__multadd>
 800b7b6:	4607      	mov	r7, r0
 800b7b8:	10ad      	asrs	r5, r5, #2
 800b7ba:	d027      	beq.n	800b80c <__pow5mult+0x74>
 800b7bc:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800b7be:	b944      	cbnz	r4, 800b7d2 <__pow5mult+0x3a>
 800b7c0:	f240 2171 	movw	r1, #625	; 0x271
 800b7c4:	4630      	mov	r0, r6
 800b7c6:	f7ff ff2d 	bl	800b624 <__i2b>
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	4604      	mov	r4, r0
 800b7ce:	64b0      	str	r0, [r6, #72]	; 0x48
 800b7d0:	6003      	str	r3, [r0, #0]
 800b7d2:	f04f 0900 	mov.w	r9, #0
 800b7d6:	07eb      	lsls	r3, r5, #31
 800b7d8:	d50a      	bpl.n	800b7f0 <__pow5mult+0x58>
 800b7da:	4639      	mov	r1, r7
 800b7dc:	4622      	mov	r2, r4
 800b7de:	4630      	mov	r0, r6
 800b7e0:	f7ff ff36 	bl	800b650 <__multiply>
 800b7e4:	4680      	mov	r8, r0
 800b7e6:	4639      	mov	r1, r7
 800b7e8:	4630      	mov	r0, r6
 800b7ea:	f7ff fe7a 	bl	800b4e2 <_Bfree>
 800b7ee:	4647      	mov	r7, r8
 800b7f0:	106d      	asrs	r5, r5, #1
 800b7f2:	d00b      	beq.n	800b80c <__pow5mult+0x74>
 800b7f4:	6820      	ldr	r0, [r4, #0]
 800b7f6:	b938      	cbnz	r0, 800b808 <__pow5mult+0x70>
 800b7f8:	4622      	mov	r2, r4
 800b7fa:	4621      	mov	r1, r4
 800b7fc:	4630      	mov	r0, r6
 800b7fe:	f7ff ff27 	bl	800b650 <__multiply>
 800b802:	6020      	str	r0, [r4, #0]
 800b804:	f8c0 9000 	str.w	r9, [r0]
 800b808:	4604      	mov	r4, r0
 800b80a:	e7e4      	b.n	800b7d6 <__pow5mult+0x3e>
 800b80c:	4638      	mov	r0, r7
 800b80e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b812:	bf00      	nop
 800b814:	0800f650 	.word	0x0800f650

0800b818 <__lshift>:
 800b818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b81c:	460c      	mov	r4, r1
 800b81e:	4607      	mov	r7, r0
 800b820:	4691      	mov	r9, r2
 800b822:	6923      	ldr	r3, [r4, #16]
 800b824:	6849      	ldr	r1, [r1, #4]
 800b826:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b82a:	68a3      	ldr	r3, [r4, #8]
 800b82c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b830:	f108 0601 	add.w	r6, r8, #1
 800b834:	42b3      	cmp	r3, r6
 800b836:	db0b      	blt.n	800b850 <__lshift+0x38>
 800b838:	4638      	mov	r0, r7
 800b83a:	f7ff fe2d 	bl	800b498 <_Balloc>
 800b83e:	4605      	mov	r5, r0
 800b840:	b948      	cbnz	r0, 800b856 <__lshift+0x3e>
 800b842:	4602      	mov	r2, r0
 800b844:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b848:	4b27      	ldr	r3, [pc, #156]	; (800b8e8 <__lshift+0xd0>)
 800b84a:	4828      	ldr	r0, [pc, #160]	; (800b8ec <__lshift+0xd4>)
 800b84c:	f001 f996 	bl	800cb7c <__assert_func>
 800b850:	3101      	adds	r1, #1
 800b852:	005b      	lsls	r3, r3, #1
 800b854:	e7ee      	b.n	800b834 <__lshift+0x1c>
 800b856:	2300      	movs	r3, #0
 800b858:	f100 0114 	add.w	r1, r0, #20
 800b85c:	f100 0210 	add.w	r2, r0, #16
 800b860:	4618      	mov	r0, r3
 800b862:	4553      	cmp	r3, sl
 800b864:	db33      	blt.n	800b8ce <__lshift+0xb6>
 800b866:	6920      	ldr	r0, [r4, #16]
 800b868:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b86c:	f104 0314 	add.w	r3, r4, #20
 800b870:	f019 091f 	ands.w	r9, r9, #31
 800b874:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b878:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b87c:	d02b      	beq.n	800b8d6 <__lshift+0xbe>
 800b87e:	468a      	mov	sl, r1
 800b880:	2200      	movs	r2, #0
 800b882:	f1c9 0e20 	rsb	lr, r9, #32
 800b886:	6818      	ldr	r0, [r3, #0]
 800b888:	fa00 f009 	lsl.w	r0, r0, r9
 800b88c:	4302      	orrs	r2, r0
 800b88e:	f84a 2b04 	str.w	r2, [sl], #4
 800b892:	f853 2b04 	ldr.w	r2, [r3], #4
 800b896:	459c      	cmp	ip, r3
 800b898:	fa22 f20e 	lsr.w	r2, r2, lr
 800b89c:	d8f3      	bhi.n	800b886 <__lshift+0x6e>
 800b89e:	ebac 0304 	sub.w	r3, ip, r4
 800b8a2:	3b15      	subs	r3, #21
 800b8a4:	f023 0303 	bic.w	r3, r3, #3
 800b8a8:	3304      	adds	r3, #4
 800b8aa:	f104 0015 	add.w	r0, r4, #21
 800b8ae:	4584      	cmp	ip, r0
 800b8b0:	bf38      	it	cc
 800b8b2:	2304      	movcc	r3, #4
 800b8b4:	50ca      	str	r2, [r1, r3]
 800b8b6:	b10a      	cbz	r2, 800b8bc <__lshift+0xa4>
 800b8b8:	f108 0602 	add.w	r6, r8, #2
 800b8bc:	3e01      	subs	r6, #1
 800b8be:	4638      	mov	r0, r7
 800b8c0:	4621      	mov	r1, r4
 800b8c2:	612e      	str	r6, [r5, #16]
 800b8c4:	f7ff fe0d 	bl	800b4e2 <_Bfree>
 800b8c8:	4628      	mov	r0, r5
 800b8ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800b8d2:	3301      	adds	r3, #1
 800b8d4:	e7c5      	b.n	800b862 <__lshift+0x4a>
 800b8d6:	3904      	subs	r1, #4
 800b8d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8dc:	459c      	cmp	ip, r3
 800b8de:	f841 2f04 	str.w	r2, [r1, #4]!
 800b8e2:	d8f9      	bhi.n	800b8d8 <__lshift+0xc0>
 800b8e4:	e7ea      	b.n	800b8bc <__lshift+0xa4>
 800b8e6:	bf00      	nop
 800b8e8:	0800f48d 	.word	0x0800f48d
 800b8ec:	0800f4fd 	.word	0x0800f4fd

0800b8f0 <__mcmp>:
 800b8f0:	4603      	mov	r3, r0
 800b8f2:	690a      	ldr	r2, [r1, #16]
 800b8f4:	6900      	ldr	r0, [r0, #16]
 800b8f6:	b530      	push	{r4, r5, lr}
 800b8f8:	1a80      	subs	r0, r0, r2
 800b8fa:	d10d      	bne.n	800b918 <__mcmp+0x28>
 800b8fc:	3314      	adds	r3, #20
 800b8fe:	3114      	adds	r1, #20
 800b900:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b904:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b908:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b90c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b910:	4295      	cmp	r5, r2
 800b912:	d002      	beq.n	800b91a <__mcmp+0x2a>
 800b914:	d304      	bcc.n	800b920 <__mcmp+0x30>
 800b916:	2001      	movs	r0, #1
 800b918:	bd30      	pop	{r4, r5, pc}
 800b91a:	42a3      	cmp	r3, r4
 800b91c:	d3f4      	bcc.n	800b908 <__mcmp+0x18>
 800b91e:	e7fb      	b.n	800b918 <__mcmp+0x28>
 800b920:	f04f 30ff 	mov.w	r0, #4294967295
 800b924:	e7f8      	b.n	800b918 <__mcmp+0x28>
	...

0800b928 <__mdiff>:
 800b928:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b92c:	460c      	mov	r4, r1
 800b92e:	4606      	mov	r6, r0
 800b930:	4611      	mov	r1, r2
 800b932:	4620      	mov	r0, r4
 800b934:	4692      	mov	sl, r2
 800b936:	f7ff ffdb 	bl	800b8f0 <__mcmp>
 800b93a:	1e05      	subs	r5, r0, #0
 800b93c:	d111      	bne.n	800b962 <__mdiff+0x3a>
 800b93e:	4629      	mov	r1, r5
 800b940:	4630      	mov	r0, r6
 800b942:	f7ff fda9 	bl	800b498 <_Balloc>
 800b946:	4602      	mov	r2, r0
 800b948:	b928      	cbnz	r0, 800b956 <__mdiff+0x2e>
 800b94a:	f240 2132 	movw	r1, #562	; 0x232
 800b94e:	4b3c      	ldr	r3, [pc, #240]	; (800ba40 <__mdiff+0x118>)
 800b950:	483c      	ldr	r0, [pc, #240]	; (800ba44 <__mdiff+0x11c>)
 800b952:	f001 f913 	bl	800cb7c <__assert_func>
 800b956:	2301      	movs	r3, #1
 800b958:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b95c:	4610      	mov	r0, r2
 800b95e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b962:	bfa4      	itt	ge
 800b964:	4653      	movge	r3, sl
 800b966:	46a2      	movge	sl, r4
 800b968:	4630      	mov	r0, r6
 800b96a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800b96e:	bfa6      	itte	ge
 800b970:	461c      	movge	r4, r3
 800b972:	2500      	movge	r5, #0
 800b974:	2501      	movlt	r5, #1
 800b976:	f7ff fd8f 	bl	800b498 <_Balloc>
 800b97a:	4602      	mov	r2, r0
 800b97c:	b918      	cbnz	r0, 800b986 <__mdiff+0x5e>
 800b97e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b982:	4b2f      	ldr	r3, [pc, #188]	; (800ba40 <__mdiff+0x118>)
 800b984:	e7e4      	b.n	800b950 <__mdiff+0x28>
 800b986:	f100 0814 	add.w	r8, r0, #20
 800b98a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800b98e:	60c5      	str	r5, [r0, #12]
 800b990:	f04f 0c00 	mov.w	ip, #0
 800b994:	f10a 0514 	add.w	r5, sl, #20
 800b998:	f10a 0010 	add.w	r0, sl, #16
 800b99c:	46c2      	mov	sl, r8
 800b99e:	6926      	ldr	r6, [r4, #16]
 800b9a0:	f104 0914 	add.w	r9, r4, #20
 800b9a4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800b9a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b9ac:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800b9b0:	f859 3b04 	ldr.w	r3, [r9], #4
 800b9b4:	fa1f f18b 	uxth.w	r1, fp
 800b9b8:	4461      	add	r1, ip
 800b9ba:	fa1f fc83 	uxth.w	ip, r3
 800b9be:	0c1b      	lsrs	r3, r3, #16
 800b9c0:	eba1 010c 	sub.w	r1, r1, ip
 800b9c4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b9c8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b9cc:	b289      	uxth	r1, r1
 800b9ce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800b9d2:	454e      	cmp	r6, r9
 800b9d4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b9d8:	f84a 3b04 	str.w	r3, [sl], #4
 800b9dc:	d8e6      	bhi.n	800b9ac <__mdiff+0x84>
 800b9de:	1b33      	subs	r3, r6, r4
 800b9e0:	3b15      	subs	r3, #21
 800b9e2:	f023 0303 	bic.w	r3, r3, #3
 800b9e6:	3415      	adds	r4, #21
 800b9e8:	3304      	adds	r3, #4
 800b9ea:	42a6      	cmp	r6, r4
 800b9ec:	bf38      	it	cc
 800b9ee:	2304      	movcc	r3, #4
 800b9f0:	441d      	add	r5, r3
 800b9f2:	4443      	add	r3, r8
 800b9f4:	461e      	mov	r6, r3
 800b9f6:	462c      	mov	r4, r5
 800b9f8:	4574      	cmp	r4, lr
 800b9fa:	d30e      	bcc.n	800ba1a <__mdiff+0xf2>
 800b9fc:	f10e 0103 	add.w	r1, lr, #3
 800ba00:	1b49      	subs	r1, r1, r5
 800ba02:	f021 0103 	bic.w	r1, r1, #3
 800ba06:	3d03      	subs	r5, #3
 800ba08:	45ae      	cmp	lr, r5
 800ba0a:	bf38      	it	cc
 800ba0c:	2100      	movcc	r1, #0
 800ba0e:	4419      	add	r1, r3
 800ba10:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ba14:	b18b      	cbz	r3, 800ba3a <__mdiff+0x112>
 800ba16:	6117      	str	r7, [r2, #16]
 800ba18:	e7a0      	b.n	800b95c <__mdiff+0x34>
 800ba1a:	f854 8b04 	ldr.w	r8, [r4], #4
 800ba1e:	fa1f f188 	uxth.w	r1, r8
 800ba22:	4461      	add	r1, ip
 800ba24:	1408      	asrs	r0, r1, #16
 800ba26:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800ba2a:	b289      	uxth	r1, r1
 800ba2c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ba30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba34:	f846 1b04 	str.w	r1, [r6], #4
 800ba38:	e7de      	b.n	800b9f8 <__mdiff+0xd0>
 800ba3a:	3f01      	subs	r7, #1
 800ba3c:	e7e8      	b.n	800ba10 <__mdiff+0xe8>
 800ba3e:	bf00      	nop
 800ba40:	0800f48d 	.word	0x0800f48d
 800ba44:	0800f4fd 	.word	0x0800f4fd

0800ba48 <__d2b>:
 800ba48:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ba4c:	2101      	movs	r1, #1
 800ba4e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800ba52:	4690      	mov	r8, r2
 800ba54:	461d      	mov	r5, r3
 800ba56:	f7ff fd1f 	bl	800b498 <_Balloc>
 800ba5a:	4604      	mov	r4, r0
 800ba5c:	b930      	cbnz	r0, 800ba6c <__d2b+0x24>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	f240 310a 	movw	r1, #778	; 0x30a
 800ba64:	4b24      	ldr	r3, [pc, #144]	; (800baf8 <__d2b+0xb0>)
 800ba66:	4825      	ldr	r0, [pc, #148]	; (800bafc <__d2b+0xb4>)
 800ba68:	f001 f888 	bl	800cb7c <__assert_func>
 800ba6c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ba70:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800ba74:	bb2d      	cbnz	r5, 800bac2 <__d2b+0x7a>
 800ba76:	9301      	str	r3, [sp, #4]
 800ba78:	f1b8 0300 	subs.w	r3, r8, #0
 800ba7c:	d026      	beq.n	800bacc <__d2b+0x84>
 800ba7e:	4668      	mov	r0, sp
 800ba80:	9300      	str	r3, [sp, #0]
 800ba82:	f7ff fda1 	bl	800b5c8 <__lo0bits>
 800ba86:	9900      	ldr	r1, [sp, #0]
 800ba88:	b1f0      	cbz	r0, 800bac8 <__d2b+0x80>
 800ba8a:	9a01      	ldr	r2, [sp, #4]
 800ba8c:	f1c0 0320 	rsb	r3, r0, #32
 800ba90:	fa02 f303 	lsl.w	r3, r2, r3
 800ba94:	430b      	orrs	r3, r1
 800ba96:	40c2      	lsrs	r2, r0
 800ba98:	6163      	str	r3, [r4, #20]
 800ba9a:	9201      	str	r2, [sp, #4]
 800ba9c:	9b01      	ldr	r3, [sp, #4]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	bf14      	ite	ne
 800baa2:	2102      	movne	r1, #2
 800baa4:	2101      	moveq	r1, #1
 800baa6:	61a3      	str	r3, [r4, #24]
 800baa8:	6121      	str	r1, [r4, #16]
 800baaa:	b1c5      	cbz	r5, 800bade <__d2b+0x96>
 800baac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bab0:	4405      	add	r5, r0
 800bab2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bab6:	603d      	str	r5, [r7, #0]
 800bab8:	6030      	str	r0, [r6, #0]
 800baba:	4620      	mov	r0, r4
 800babc:	b002      	add	sp, #8
 800babe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bac2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bac6:	e7d6      	b.n	800ba76 <__d2b+0x2e>
 800bac8:	6161      	str	r1, [r4, #20]
 800baca:	e7e7      	b.n	800ba9c <__d2b+0x54>
 800bacc:	a801      	add	r0, sp, #4
 800bace:	f7ff fd7b 	bl	800b5c8 <__lo0bits>
 800bad2:	2101      	movs	r1, #1
 800bad4:	9b01      	ldr	r3, [sp, #4]
 800bad6:	6121      	str	r1, [r4, #16]
 800bad8:	6163      	str	r3, [r4, #20]
 800bada:	3020      	adds	r0, #32
 800badc:	e7e5      	b.n	800baaa <__d2b+0x62>
 800bade:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800bae2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bae6:	6038      	str	r0, [r7, #0]
 800bae8:	6918      	ldr	r0, [r3, #16]
 800baea:	f7ff fd4d 	bl	800b588 <__hi0bits>
 800baee:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800baf2:	6031      	str	r1, [r6, #0]
 800baf4:	e7e1      	b.n	800baba <__d2b+0x72>
 800baf6:	bf00      	nop
 800baf8:	0800f48d 	.word	0x0800f48d
 800bafc:	0800f4fd 	.word	0x0800f4fd

0800bb00 <_realloc_r>:
 800bb00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb04:	460c      	mov	r4, r1
 800bb06:	4681      	mov	r9, r0
 800bb08:	4611      	mov	r1, r2
 800bb0a:	b924      	cbnz	r4, 800bb16 <_realloc_r+0x16>
 800bb0c:	b003      	add	sp, #12
 800bb0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb12:	f7fb ba11 	b.w	8006f38 <_malloc_r>
 800bb16:	9201      	str	r2, [sp, #4]
 800bb18:	f7fb fc58 	bl	80073cc <__malloc_lock>
 800bb1c:	9901      	ldr	r1, [sp, #4]
 800bb1e:	f101 080b 	add.w	r8, r1, #11
 800bb22:	f1b8 0f16 	cmp.w	r8, #22
 800bb26:	d90b      	bls.n	800bb40 <_realloc_r+0x40>
 800bb28:	f038 0807 	bics.w	r8, r8, #7
 800bb2c:	d50a      	bpl.n	800bb44 <_realloc_r+0x44>
 800bb2e:	230c      	movs	r3, #12
 800bb30:	f04f 0b00 	mov.w	fp, #0
 800bb34:	f8c9 3000 	str.w	r3, [r9]
 800bb38:	4658      	mov	r0, fp
 800bb3a:	b003      	add	sp, #12
 800bb3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb40:	f04f 0810 	mov.w	r8, #16
 800bb44:	4588      	cmp	r8, r1
 800bb46:	d3f2      	bcc.n	800bb2e <_realloc_r+0x2e>
 800bb48:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800bb4c:	f1a4 0a08 	sub.w	sl, r4, #8
 800bb50:	f025 0603 	bic.w	r6, r5, #3
 800bb54:	45b0      	cmp	r8, r6
 800bb56:	f340 8173 	ble.w	800be40 <_realloc_r+0x340>
 800bb5a:	48aa      	ldr	r0, [pc, #680]	; (800be04 <_realloc_r+0x304>)
 800bb5c:	eb0a 0306 	add.w	r3, sl, r6
 800bb60:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800bb64:	685a      	ldr	r2, [r3, #4]
 800bb66:	459c      	cmp	ip, r3
 800bb68:	9001      	str	r0, [sp, #4]
 800bb6a:	d005      	beq.n	800bb78 <_realloc_r+0x78>
 800bb6c:	f022 0001 	bic.w	r0, r2, #1
 800bb70:	4418      	add	r0, r3
 800bb72:	6840      	ldr	r0, [r0, #4]
 800bb74:	07c7      	lsls	r7, r0, #31
 800bb76:	d427      	bmi.n	800bbc8 <_realloc_r+0xc8>
 800bb78:	f022 0203 	bic.w	r2, r2, #3
 800bb7c:	459c      	cmp	ip, r3
 800bb7e:	eb06 0702 	add.w	r7, r6, r2
 800bb82:	d119      	bne.n	800bbb8 <_realloc_r+0xb8>
 800bb84:	f108 0010 	add.w	r0, r8, #16
 800bb88:	42b8      	cmp	r0, r7
 800bb8a:	dc1f      	bgt.n	800bbcc <_realloc_r+0xcc>
 800bb8c:	9a01      	ldr	r2, [sp, #4]
 800bb8e:	eba7 0708 	sub.w	r7, r7, r8
 800bb92:	eb0a 0308 	add.w	r3, sl, r8
 800bb96:	f047 0701 	orr.w	r7, r7, #1
 800bb9a:	6093      	str	r3, [r2, #8]
 800bb9c:	605f      	str	r7, [r3, #4]
 800bb9e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bba2:	4648      	mov	r0, r9
 800bba4:	f003 0301 	and.w	r3, r3, #1
 800bba8:	ea43 0308 	orr.w	r3, r3, r8
 800bbac:	f844 3c04 	str.w	r3, [r4, #-4]
 800bbb0:	f7fb fc12 	bl	80073d8 <__malloc_unlock>
 800bbb4:	46a3      	mov	fp, r4
 800bbb6:	e7bf      	b.n	800bb38 <_realloc_r+0x38>
 800bbb8:	45b8      	cmp	r8, r7
 800bbba:	dc07      	bgt.n	800bbcc <_realloc_r+0xcc>
 800bbbc:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800bbc0:	60da      	str	r2, [r3, #12]
 800bbc2:	6093      	str	r3, [r2, #8]
 800bbc4:	4655      	mov	r5, sl
 800bbc6:	e080      	b.n	800bcca <_realloc_r+0x1ca>
 800bbc8:	2200      	movs	r2, #0
 800bbca:	4613      	mov	r3, r2
 800bbcc:	07e8      	lsls	r0, r5, #31
 800bbce:	f100 80e8 	bmi.w	800bda2 <_realloc_r+0x2a2>
 800bbd2:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800bbd6:	ebaa 0505 	sub.w	r5, sl, r5
 800bbda:	6868      	ldr	r0, [r5, #4]
 800bbdc:	f020 0003 	bic.w	r0, r0, #3
 800bbe0:	eb00 0b06 	add.w	fp, r0, r6
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	f000 80a7 	beq.w	800bd38 <_realloc_r+0x238>
 800bbea:	459c      	cmp	ip, r3
 800bbec:	eb02 070b 	add.w	r7, r2, fp
 800bbf0:	d14b      	bne.n	800bc8a <_realloc_r+0x18a>
 800bbf2:	f108 0310 	add.w	r3, r8, #16
 800bbf6:	42bb      	cmp	r3, r7
 800bbf8:	f300 809e 	bgt.w	800bd38 <_realloc_r+0x238>
 800bbfc:	46ab      	mov	fp, r5
 800bbfe:	68eb      	ldr	r3, [r5, #12]
 800bc00:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800bc04:	60d3      	str	r3, [r2, #12]
 800bc06:	609a      	str	r2, [r3, #8]
 800bc08:	1f32      	subs	r2, r6, #4
 800bc0a:	2a24      	cmp	r2, #36	; 0x24
 800bc0c:	d838      	bhi.n	800bc80 <_realloc_r+0x180>
 800bc0e:	2a13      	cmp	r2, #19
 800bc10:	d934      	bls.n	800bc7c <_realloc_r+0x17c>
 800bc12:	6823      	ldr	r3, [r4, #0]
 800bc14:	2a1b      	cmp	r2, #27
 800bc16:	60ab      	str	r3, [r5, #8]
 800bc18:	6863      	ldr	r3, [r4, #4]
 800bc1a:	60eb      	str	r3, [r5, #12]
 800bc1c:	d81b      	bhi.n	800bc56 <_realloc_r+0x156>
 800bc1e:	3408      	adds	r4, #8
 800bc20:	f105 0310 	add.w	r3, r5, #16
 800bc24:	6822      	ldr	r2, [r4, #0]
 800bc26:	601a      	str	r2, [r3, #0]
 800bc28:	6862      	ldr	r2, [r4, #4]
 800bc2a:	605a      	str	r2, [r3, #4]
 800bc2c:	68a2      	ldr	r2, [r4, #8]
 800bc2e:	609a      	str	r2, [r3, #8]
 800bc30:	9a01      	ldr	r2, [sp, #4]
 800bc32:	eba7 0708 	sub.w	r7, r7, r8
 800bc36:	eb05 0308 	add.w	r3, r5, r8
 800bc3a:	f047 0701 	orr.w	r7, r7, #1
 800bc3e:	6093      	str	r3, [r2, #8]
 800bc40:	605f      	str	r7, [r3, #4]
 800bc42:	686b      	ldr	r3, [r5, #4]
 800bc44:	f003 0301 	and.w	r3, r3, #1
 800bc48:	ea43 0308 	orr.w	r3, r3, r8
 800bc4c:	606b      	str	r3, [r5, #4]
 800bc4e:	4648      	mov	r0, r9
 800bc50:	f7fb fbc2 	bl	80073d8 <__malloc_unlock>
 800bc54:	e770      	b.n	800bb38 <_realloc_r+0x38>
 800bc56:	68a3      	ldr	r3, [r4, #8]
 800bc58:	2a24      	cmp	r2, #36	; 0x24
 800bc5a:	612b      	str	r3, [r5, #16]
 800bc5c:	68e3      	ldr	r3, [r4, #12]
 800bc5e:	bf18      	it	ne
 800bc60:	3410      	addne	r4, #16
 800bc62:	616b      	str	r3, [r5, #20]
 800bc64:	bf09      	itett	eq
 800bc66:	6923      	ldreq	r3, [r4, #16]
 800bc68:	f105 0318 	addne.w	r3, r5, #24
 800bc6c:	61ab      	streq	r3, [r5, #24]
 800bc6e:	6962      	ldreq	r2, [r4, #20]
 800bc70:	bf02      	ittt	eq
 800bc72:	f105 0320 	addeq.w	r3, r5, #32
 800bc76:	61ea      	streq	r2, [r5, #28]
 800bc78:	3418      	addeq	r4, #24
 800bc7a:	e7d3      	b.n	800bc24 <_realloc_r+0x124>
 800bc7c:	465b      	mov	r3, fp
 800bc7e:	e7d1      	b.n	800bc24 <_realloc_r+0x124>
 800bc80:	4621      	mov	r1, r4
 800bc82:	4658      	mov	r0, fp
 800bc84:	f7ff fbee 	bl	800b464 <memmove>
 800bc88:	e7d2      	b.n	800bc30 <_realloc_r+0x130>
 800bc8a:	45b8      	cmp	r8, r7
 800bc8c:	dc54      	bgt.n	800bd38 <_realloc_r+0x238>
 800bc8e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800bc92:	4628      	mov	r0, r5
 800bc94:	60da      	str	r2, [r3, #12]
 800bc96:	6093      	str	r3, [r2, #8]
 800bc98:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800bc9c:	68eb      	ldr	r3, [r5, #12]
 800bc9e:	60d3      	str	r3, [r2, #12]
 800bca0:	609a      	str	r2, [r3, #8]
 800bca2:	1f32      	subs	r2, r6, #4
 800bca4:	2a24      	cmp	r2, #36	; 0x24
 800bca6:	d843      	bhi.n	800bd30 <_realloc_r+0x230>
 800bca8:	2a13      	cmp	r2, #19
 800bcaa:	d908      	bls.n	800bcbe <_realloc_r+0x1be>
 800bcac:	6823      	ldr	r3, [r4, #0]
 800bcae:	2a1b      	cmp	r2, #27
 800bcb0:	60ab      	str	r3, [r5, #8]
 800bcb2:	6863      	ldr	r3, [r4, #4]
 800bcb4:	60eb      	str	r3, [r5, #12]
 800bcb6:	d828      	bhi.n	800bd0a <_realloc_r+0x20a>
 800bcb8:	3408      	adds	r4, #8
 800bcba:	f105 0010 	add.w	r0, r5, #16
 800bcbe:	6823      	ldr	r3, [r4, #0]
 800bcc0:	6003      	str	r3, [r0, #0]
 800bcc2:	6863      	ldr	r3, [r4, #4]
 800bcc4:	6043      	str	r3, [r0, #4]
 800bcc6:	68a3      	ldr	r3, [r4, #8]
 800bcc8:	6083      	str	r3, [r0, #8]
 800bcca:	686a      	ldr	r2, [r5, #4]
 800bccc:	eba7 0008 	sub.w	r0, r7, r8
 800bcd0:	280f      	cmp	r0, #15
 800bcd2:	f002 0201 	and.w	r2, r2, #1
 800bcd6:	eb05 0307 	add.w	r3, r5, r7
 800bcda:	f240 80b3 	bls.w	800be44 <_realloc_r+0x344>
 800bcde:	eb05 0108 	add.w	r1, r5, r8
 800bce2:	ea48 0202 	orr.w	r2, r8, r2
 800bce6:	f040 0001 	orr.w	r0, r0, #1
 800bcea:	606a      	str	r2, [r5, #4]
 800bcec:	6048      	str	r0, [r1, #4]
 800bcee:	685a      	ldr	r2, [r3, #4]
 800bcf0:	4648      	mov	r0, r9
 800bcf2:	f042 0201 	orr.w	r2, r2, #1
 800bcf6:	605a      	str	r2, [r3, #4]
 800bcf8:	3108      	adds	r1, #8
 800bcfa:	f7ff f8f9 	bl	800aef0 <_free_r>
 800bcfe:	4648      	mov	r0, r9
 800bd00:	f7fb fb6a 	bl	80073d8 <__malloc_unlock>
 800bd04:	f105 0b08 	add.w	fp, r5, #8
 800bd08:	e716      	b.n	800bb38 <_realloc_r+0x38>
 800bd0a:	68a3      	ldr	r3, [r4, #8]
 800bd0c:	2a24      	cmp	r2, #36	; 0x24
 800bd0e:	612b      	str	r3, [r5, #16]
 800bd10:	68e3      	ldr	r3, [r4, #12]
 800bd12:	bf18      	it	ne
 800bd14:	f105 0018 	addne.w	r0, r5, #24
 800bd18:	616b      	str	r3, [r5, #20]
 800bd1a:	bf09      	itett	eq
 800bd1c:	6923      	ldreq	r3, [r4, #16]
 800bd1e:	3410      	addne	r4, #16
 800bd20:	61ab      	streq	r3, [r5, #24]
 800bd22:	6963      	ldreq	r3, [r4, #20]
 800bd24:	bf02      	ittt	eq
 800bd26:	f105 0020 	addeq.w	r0, r5, #32
 800bd2a:	61eb      	streq	r3, [r5, #28]
 800bd2c:	3418      	addeq	r4, #24
 800bd2e:	e7c6      	b.n	800bcbe <_realloc_r+0x1be>
 800bd30:	4621      	mov	r1, r4
 800bd32:	f7ff fb97 	bl	800b464 <memmove>
 800bd36:	e7c8      	b.n	800bcca <_realloc_r+0x1ca>
 800bd38:	45d8      	cmp	r8, fp
 800bd3a:	dc32      	bgt.n	800bda2 <_realloc_r+0x2a2>
 800bd3c:	4628      	mov	r0, r5
 800bd3e:	68eb      	ldr	r3, [r5, #12]
 800bd40:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800bd44:	60d3      	str	r3, [r2, #12]
 800bd46:	609a      	str	r2, [r3, #8]
 800bd48:	1f32      	subs	r2, r6, #4
 800bd4a:	2a24      	cmp	r2, #36	; 0x24
 800bd4c:	d825      	bhi.n	800bd9a <_realloc_r+0x29a>
 800bd4e:	2a13      	cmp	r2, #19
 800bd50:	d908      	bls.n	800bd64 <_realloc_r+0x264>
 800bd52:	6823      	ldr	r3, [r4, #0]
 800bd54:	2a1b      	cmp	r2, #27
 800bd56:	60ab      	str	r3, [r5, #8]
 800bd58:	6863      	ldr	r3, [r4, #4]
 800bd5a:	60eb      	str	r3, [r5, #12]
 800bd5c:	d80a      	bhi.n	800bd74 <_realloc_r+0x274>
 800bd5e:	3408      	adds	r4, #8
 800bd60:	f105 0010 	add.w	r0, r5, #16
 800bd64:	6823      	ldr	r3, [r4, #0]
 800bd66:	6003      	str	r3, [r0, #0]
 800bd68:	6863      	ldr	r3, [r4, #4]
 800bd6a:	6043      	str	r3, [r0, #4]
 800bd6c:	68a3      	ldr	r3, [r4, #8]
 800bd6e:	6083      	str	r3, [r0, #8]
 800bd70:	465f      	mov	r7, fp
 800bd72:	e7aa      	b.n	800bcca <_realloc_r+0x1ca>
 800bd74:	68a3      	ldr	r3, [r4, #8]
 800bd76:	2a24      	cmp	r2, #36	; 0x24
 800bd78:	612b      	str	r3, [r5, #16]
 800bd7a:	68e3      	ldr	r3, [r4, #12]
 800bd7c:	bf18      	it	ne
 800bd7e:	f105 0018 	addne.w	r0, r5, #24
 800bd82:	616b      	str	r3, [r5, #20]
 800bd84:	bf09      	itett	eq
 800bd86:	6923      	ldreq	r3, [r4, #16]
 800bd88:	3410      	addne	r4, #16
 800bd8a:	61ab      	streq	r3, [r5, #24]
 800bd8c:	6963      	ldreq	r3, [r4, #20]
 800bd8e:	bf02      	ittt	eq
 800bd90:	f105 0020 	addeq.w	r0, r5, #32
 800bd94:	61eb      	streq	r3, [r5, #28]
 800bd96:	3418      	addeq	r4, #24
 800bd98:	e7e4      	b.n	800bd64 <_realloc_r+0x264>
 800bd9a:	4621      	mov	r1, r4
 800bd9c:	f7ff fb62 	bl	800b464 <memmove>
 800bda0:	e7e6      	b.n	800bd70 <_realloc_r+0x270>
 800bda2:	4648      	mov	r0, r9
 800bda4:	f7fb f8c8 	bl	8006f38 <_malloc_r>
 800bda8:	4683      	mov	fp, r0
 800bdaa:	2800      	cmp	r0, #0
 800bdac:	f43f af4f 	beq.w	800bc4e <_realloc_r+0x14e>
 800bdb0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bdb4:	f1a0 0208 	sub.w	r2, r0, #8
 800bdb8:	f023 0301 	bic.w	r3, r3, #1
 800bdbc:	4453      	add	r3, sl
 800bdbe:	4293      	cmp	r3, r2
 800bdc0:	d105      	bne.n	800bdce <_realloc_r+0x2ce>
 800bdc2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800bdc6:	f027 0703 	bic.w	r7, r7, #3
 800bdca:	4437      	add	r7, r6
 800bdcc:	e6fa      	b.n	800bbc4 <_realloc_r+0xc4>
 800bdce:	1f32      	subs	r2, r6, #4
 800bdd0:	2a24      	cmp	r2, #36	; 0x24
 800bdd2:	d831      	bhi.n	800be38 <_realloc_r+0x338>
 800bdd4:	2a13      	cmp	r2, #19
 800bdd6:	d92c      	bls.n	800be32 <_realloc_r+0x332>
 800bdd8:	6823      	ldr	r3, [r4, #0]
 800bdda:	2a1b      	cmp	r2, #27
 800bddc:	6003      	str	r3, [r0, #0]
 800bdde:	6863      	ldr	r3, [r4, #4]
 800bde0:	6043      	str	r3, [r0, #4]
 800bde2:	d811      	bhi.n	800be08 <_realloc_r+0x308>
 800bde4:	f104 0208 	add.w	r2, r4, #8
 800bde8:	f100 0308 	add.w	r3, r0, #8
 800bdec:	6811      	ldr	r1, [r2, #0]
 800bdee:	6019      	str	r1, [r3, #0]
 800bdf0:	6851      	ldr	r1, [r2, #4]
 800bdf2:	6059      	str	r1, [r3, #4]
 800bdf4:	6892      	ldr	r2, [r2, #8]
 800bdf6:	609a      	str	r2, [r3, #8]
 800bdf8:	4621      	mov	r1, r4
 800bdfa:	4648      	mov	r0, r9
 800bdfc:	f7ff f878 	bl	800aef0 <_free_r>
 800be00:	e725      	b.n	800bc4e <_realloc_r+0x14e>
 800be02:	bf00      	nop
 800be04:	20000460 	.word	0x20000460
 800be08:	68a3      	ldr	r3, [r4, #8]
 800be0a:	2a24      	cmp	r2, #36	; 0x24
 800be0c:	6083      	str	r3, [r0, #8]
 800be0e:	68e3      	ldr	r3, [r4, #12]
 800be10:	bf18      	it	ne
 800be12:	f104 0210 	addne.w	r2, r4, #16
 800be16:	60c3      	str	r3, [r0, #12]
 800be18:	bf09      	itett	eq
 800be1a:	6923      	ldreq	r3, [r4, #16]
 800be1c:	f100 0310 	addne.w	r3, r0, #16
 800be20:	6103      	streq	r3, [r0, #16]
 800be22:	6961      	ldreq	r1, [r4, #20]
 800be24:	bf02      	ittt	eq
 800be26:	f104 0218 	addeq.w	r2, r4, #24
 800be2a:	f100 0318 	addeq.w	r3, r0, #24
 800be2e:	6141      	streq	r1, [r0, #20]
 800be30:	e7dc      	b.n	800bdec <_realloc_r+0x2ec>
 800be32:	4603      	mov	r3, r0
 800be34:	4622      	mov	r2, r4
 800be36:	e7d9      	b.n	800bdec <_realloc_r+0x2ec>
 800be38:	4621      	mov	r1, r4
 800be3a:	f7ff fb13 	bl	800b464 <memmove>
 800be3e:	e7db      	b.n	800bdf8 <_realloc_r+0x2f8>
 800be40:	4637      	mov	r7, r6
 800be42:	e6bf      	b.n	800bbc4 <_realloc_r+0xc4>
 800be44:	4317      	orrs	r7, r2
 800be46:	606f      	str	r7, [r5, #4]
 800be48:	685a      	ldr	r2, [r3, #4]
 800be4a:	f042 0201 	orr.w	r2, r2, #1
 800be4e:	605a      	str	r2, [r3, #4]
 800be50:	e755      	b.n	800bcfe <_realloc_r+0x1fe>
 800be52:	bf00      	nop

0800be54 <frexp>:
 800be54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be56:	4617      	mov	r7, r2
 800be58:	2200      	movs	r2, #0
 800be5a:	603a      	str	r2, [r7, #0]
 800be5c:	4a14      	ldr	r2, [pc, #80]	; (800beb0 <frexp+0x5c>)
 800be5e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800be62:	4296      	cmp	r6, r2
 800be64:	4604      	mov	r4, r0
 800be66:	460d      	mov	r5, r1
 800be68:	460b      	mov	r3, r1
 800be6a:	dc1e      	bgt.n	800beaa <frexp+0x56>
 800be6c:	4602      	mov	r2, r0
 800be6e:	4332      	orrs	r2, r6
 800be70:	d01b      	beq.n	800beaa <frexp+0x56>
 800be72:	4a10      	ldr	r2, [pc, #64]	; (800beb4 <frexp+0x60>)
 800be74:	400a      	ands	r2, r1
 800be76:	b952      	cbnz	r2, 800be8e <frexp+0x3a>
 800be78:	2200      	movs	r2, #0
 800be7a:	4b0f      	ldr	r3, [pc, #60]	; (800beb8 <frexp+0x64>)
 800be7c:	f7f4 fb2c 	bl	80004d8 <__aeabi_dmul>
 800be80:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800be84:	4604      	mov	r4, r0
 800be86:	460b      	mov	r3, r1
 800be88:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800be8c:	603a      	str	r2, [r7, #0]
 800be8e:	683a      	ldr	r2, [r7, #0]
 800be90:	1536      	asrs	r6, r6, #20
 800be92:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800be96:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800be9a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800be9e:	4416      	add	r6, r2
 800bea0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800bea4:	603e      	str	r6, [r7, #0]
 800bea6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800beaa:	4620      	mov	r0, r4
 800beac:	4629      	mov	r1, r5
 800beae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800beb0:	7fefffff 	.word	0x7fefffff
 800beb4:	7ff00000 	.word	0x7ff00000
 800beb8:	43500000 	.word	0x43500000

0800bebc <__sread>:
 800bebc:	b510      	push	{r4, lr}
 800bebe:	460c      	mov	r4, r1
 800bec0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bec4:	f000 ffd6 	bl	800ce74 <_read_r>
 800bec8:	2800      	cmp	r0, #0
 800beca:	bfab      	itete	ge
 800becc:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800bece:	89a3      	ldrhlt	r3, [r4, #12]
 800bed0:	181b      	addge	r3, r3, r0
 800bed2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bed6:	bfac      	ite	ge
 800bed8:	6523      	strge	r3, [r4, #80]	; 0x50
 800beda:	81a3      	strhlt	r3, [r4, #12]
 800bedc:	bd10      	pop	{r4, pc}

0800bede <__swrite>:
 800bede:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bee2:	461f      	mov	r7, r3
 800bee4:	898b      	ldrh	r3, [r1, #12]
 800bee6:	4605      	mov	r5, r0
 800bee8:	05db      	lsls	r3, r3, #23
 800beea:	460c      	mov	r4, r1
 800beec:	4616      	mov	r6, r2
 800beee:	d505      	bpl.n	800befc <__swrite+0x1e>
 800bef0:	2302      	movs	r3, #2
 800bef2:	2200      	movs	r2, #0
 800bef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bef8:	f000 ff98 	bl	800ce2c <_lseek_r>
 800befc:	89a3      	ldrh	r3, [r4, #12]
 800befe:	4632      	mov	r2, r6
 800bf00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bf04:	81a3      	strh	r3, [r4, #12]
 800bf06:	4628      	mov	r0, r5
 800bf08:	463b      	mov	r3, r7
 800bf0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf12:	f000 bde1 	b.w	800cad8 <_write_r>

0800bf16 <__sseek>:
 800bf16:	b510      	push	{r4, lr}
 800bf18:	460c      	mov	r4, r1
 800bf1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf1e:	f000 ff85 	bl	800ce2c <_lseek_r>
 800bf22:	1c43      	adds	r3, r0, #1
 800bf24:	89a3      	ldrh	r3, [r4, #12]
 800bf26:	bf15      	itete	ne
 800bf28:	6520      	strne	r0, [r4, #80]	; 0x50
 800bf2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bf2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bf32:	81a3      	strheq	r3, [r4, #12]
 800bf34:	bf18      	it	ne
 800bf36:	81a3      	strhne	r3, [r4, #12]
 800bf38:	bd10      	pop	{r4, pc}

0800bf3a <__sclose>:
 800bf3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf3e:	f000 be69 	b.w	800cc14 <_close_r>

0800bf42 <strncpy>:
 800bf42:	4603      	mov	r3, r0
 800bf44:	b510      	push	{r4, lr}
 800bf46:	3901      	subs	r1, #1
 800bf48:	b132      	cbz	r2, 800bf58 <strncpy+0x16>
 800bf4a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bf4e:	3a01      	subs	r2, #1
 800bf50:	f803 4b01 	strb.w	r4, [r3], #1
 800bf54:	2c00      	cmp	r4, #0
 800bf56:	d1f7      	bne.n	800bf48 <strncpy+0x6>
 800bf58:	2100      	movs	r1, #0
 800bf5a:	441a      	add	r2, r3
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	d100      	bne.n	800bf62 <strncpy+0x20>
 800bf60:	bd10      	pop	{r4, pc}
 800bf62:	f803 1b01 	strb.w	r1, [r3], #1
 800bf66:	e7f9      	b.n	800bf5c <strncpy+0x1a>

0800bf68 <__ssprint_r>:
 800bf68:	6893      	ldr	r3, [r2, #8]
 800bf6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf6e:	4680      	mov	r8, r0
 800bf70:	460c      	mov	r4, r1
 800bf72:	4617      	mov	r7, r2
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d061      	beq.n	800c03c <__ssprint_r+0xd4>
 800bf78:	2300      	movs	r3, #0
 800bf7a:	469b      	mov	fp, r3
 800bf7c:	f8d2 a000 	ldr.w	sl, [r2]
 800bf80:	9301      	str	r3, [sp, #4]
 800bf82:	f1bb 0f00 	cmp.w	fp, #0
 800bf86:	d02b      	beq.n	800bfe0 <__ssprint_r+0x78>
 800bf88:	68a6      	ldr	r6, [r4, #8]
 800bf8a:	45b3      	cmp	fp, r6
 800bf8c:	d342      	bcc.n	800c014 <__ssprint_r+0xac>
 800bf8e:	89a2      	ldrh	r2, [r4, #12]
 800bf90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bf94:	d03e      	beq.n	800c014 <__ssprint_r+0xac>
 800bf96:	6825      	ldr	r5, [r4, #0]
 800bf98:	6921      	ldr	r1, [r4, #16]
 800bf9a:	eba5 0901 	sub.w	r9, r5, r1
 800bf9e:	6965      	ldr	r5, [r4, #20]
 800bfa0:	f109 0001 	add.w	r0, r9, #1
 800bfa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bfa8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bfac:	106d      	asrs	r5, r5, #1
 800bfae:	4458      	add	r0, fp
 800bfb0:	4285      	cmp	r5, r0
 800bfb2:	bf38      	it	cc
 800bfb4:	4605      	movcc	r5, r0
 800bfb6:	0553      	lsls	r3, r2, #21
 800bfb8:	d545      	bpl.n	800c046 <__ssprint_r+0xde>
 800bfba:	4629      	mov	r1, r5
 800bfbc:	4640      	mov	r0, r8
 800bfbe:	f7fa ffbb 	bl	8006f38 <_malloc_r>
 800bfc2:	4606      	mov	r6, r0
 800bfc4:	b9a0      	cbnz	r0, 800bff0 <__ssprint_r+0x88>
 800bfc6:	230c      	movs	r3, #12
 800bfc8:	f8c8 3000 	str.w	r3, [r8]
 800bfcc:	89a3      	ldrh	r3, [r4, #12]
 800bfce:	f04f 30ff 	mov.w	r0, #4294967295
 800bfd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfd6:	81a3      	strh	r3, [r4, #12]
 800bfd8:	2300      	movs	r3, #0
 800bfda:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800bfde:	e02f      	b.n	800c040 <__ssprint_r+0xd8>
 800bfe0:	f8da 3000 	ldr.w	r3, [sl]
 800bfe4:	f8da b004 	ldr.w	fp, [sl, #4]
 800bfe8:	9301      	str	r3, [sp, #4]
 800bfea:	f10a 0a08 	add.w	sl, sl, #8
 800bfee:	e7c8      	b.n	800bf82 <__ssprint_r+0x1a>
 800bff0:	464a      	mov	r2, r9
 800bff2:	6921      	ldr	r1, [r4, #16]
 800bff4:	f7ff fa28 	bl	800b448 <memcpy>
 800bff8:	89a2      	ldrh	r2, [r4, #12]
 800bffa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800bffe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c002:	81a2      	strh	r2, [r4, #12]
 800c004:	6126      	str	r6, [r4, #16]
 800c006:	444e      	add	r6, r9
 800c008:	6026      	str	r6, [r4, #0]
 800c00a:	465e      	mov	r6, fp
 800c00c:	6165      	str	r5, [r4, #20]
 800c00e:	eba5 0509 	sub.w	r5, r5, r9
 800c012:	60a5      	str	r5, [r4, #8]
 800c014:	455e      	cmp	r6, fp
 800c016:	bf28      	it	cs
 800c018:	465e      	movcs	r6, fp
 800c01a:	9901      	ldr	r1, [sp, #4]
 800c01c:	4632      	mov	r2, r6
 800c01e:	6820      	ldr	r0, [r4, #0]
 800c020:	f7ff fa20 	bl	800b464 <memmove>
 800c024:	68a2      	ldr	r2, [r4, #8]
 800c026:	1b92      	subs	r2, r2, r6
 800c028:	60a2      	str	r2, [r4, #8]
 800c02a:	6822      	ldr	r2, [r4, #0]
 800c02c:	4432      	add	r2, r6
 800c02e:	6022      	str	r2, [r4, #0]
 800c030:	68ba      	ldr	r2, [r7, #8]
 800c032:	eba2 030b 	sub.w	r3, r2, fp
 800c036:	60bb      	str	r3, [r7, #8]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d1d1      	bne.n	800bfe0 <__ssprint_r+0x78>
 800c03c:	2000      	movs	r0, #0
 800c03e:	6078      	str	r0, [r7, #4]
 800c040:	b003      	add	sp, #12
 800c042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c046:	462a      	mov	r2, r5
 800c048:	4640      	mov	r0, r8
 800c04a:	f7ff fd59 	bl	800bb00 <_realloc_r>
 800c04e:	4606      	mov	r6, r0
 800c050:	2800      	cmp	r0, #0
 800c052:	d1d7      	bne.n	800c004 <__ssprint_r+0x9c>
 800c054:	4640      	mov	r0, r8
 800c056:	6921      	ldr	r1, [r4, #16]
 800c058:	f7fe ff4a 	bl	800aef0 <_free_r>
 800c05c:	e7b3      	b.n	800bfc6 <__ssprint_r+0x5e>

0800c05e <__sprint_r>:
 800c05e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c062:	6893      	ldr	r3, [r2, #8]
 800c064:	4680      	mov	r8, r0
 800c066:	460f      	mov	r7, r1
 800c068:	4614      	mov	r4, r2
 800c06a:	b91b      	cbnz	r3, 800c074 <__sprint_r+0x16>
 800c06c:	4618      	mov	r0, r3
 800c06e:	6053      	str	r3, [r2, #4]
 800c070:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c074:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c076:	049d      	lsls	r5, r3, #18
 800c078:	d520      	bpl.n	800c0bc <__sprint_r+0x5e>
 800c07a:	6815      	ldr	r5, [r2, #0]
 800c07c:	3508      	adds	r5, #8
 800c07e:	f04f 0900 	mov.w	r9, #0
 800c082:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800c086:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800c08a:	45ca      	cmp	sl, r9
 800c08c:	dc0b      	bgt.n	800c0a6 <__sprint_r+0x48>
 800c08e:	68a0      	ldr	r0, [r4, #8]
 800c090:	f026 0603 	bic.w	r6, r6, #3
 800c094:	1b80      	subs	r0, r0, r6
 800c096:	60a0      	str	r0, [r4, #8]
 800c098:	3508      	adds	r5, #8
 800c09a:	2800      	cmp	r0, #0
 800c09c:	d1ef      	bne.n	800c07e <__sprint_r+0x20>
 800c09e:	2300      	movs	r3, #0
 800c0a0:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800c0a4:	e7e4      	b.n	800c070 <__sprint_r+0x12>
 800c0a6:	463a      	mov	r2, r7
 800c0a8:	4640      	mov	r0, r8
 800c0aa:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800c0ae:	f000 fe6c 	bl	800cd8a <_fputwc_r>
 800c0b2:	1c43      	adds	r3, r0, #1
 800c0b4:	d0f3      	beq.n	800c09e <__sprint_r+0x40>
 800c0b6:	f109 0901 	add.w	r9, r9, #1
 800c0ba:	e7e6      	b.n	800c08a <__sprint_r+0x2c>
 800c0bc:	f7fe ffd8 	bl	800b070 <__sfvwrite_r>
 800c0c0:	e7ed      	b.n	800c09e <__sprint_r+0x40>
	...

0800c0c4 <_vfiprintf_r>:
 800c0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0c8:	b0bb      	sub	sp, #236	; 0xec
 800c0ca:	460f      	mov	r7, r1
 800c0cc:	461d      	mov	r5, r3
 800c0ce:	461c      	mov	r4, r3
 800c0d0:	4681      	mov	r9, r0
 800c0d2:	9202      	str	r2, [sp, #8]
 800c0d4:	b118      	cbz	r0, 800c0de <_vfiprintf_r+0x1a>
 800c0d6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c0d8:	b90b      	cbnz	r3, 800c0de <_vfiprintf_r+0x1a>
 800c0da:	f7fe fe79 	bl	800add0 <__sinit>
 800c0de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c0e0:	07d8      	lsls	r0, r3, #31
 800c0e2:	d405      	bmi.n	800c0f0 <_vfiprintf_r+0x2c>
 800c0e4:	89bb      	ldrh	r3, [r7, #12]
 800c0e6:	0599      	lsls	r1, r3, #22
 800c0e8:	d402      	bmi.n	800c0f0 <_vfiprintf_r+0x2c>
 800c0ea:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c0ec:	f7ff f930 	bl	800b350 <__retarget_lock_acquire_recursive>
 800c0f0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c0f4:	049a      	lsls	r2, r3, #18
 800c0f6:	d406      	bmi.n	800c106 <_vfiprintf_r+0x42>
 800c0f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c0fc:	81bb      	strh	r3, [r7, #12]
 800c0fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c100:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c104:	667b      	str	r3, [r7, #100]	; 0x64
 800c106:	89bb      	ldrh	r3, [r7, #12]
 800c108:	071e      	lsls	r6, r3, #28
 800c10a:	d501      	bpl.n	800c110 <_vfiprintf_r+0x4c>
 800c10c:	693b      	ldr	r3, [r7, #16]
 800c10e:	b9ab      	cbnz	r3, 800c13c <_vfiprintf_r+0x78>
 800c110:	4639      	mov	r1, r7
 800c112:	4648      	mov	r0, r9
 800c114:	f7fd feae 	bl	8009e74 <__swsetup_r>
 800c118:	b180      	cbz	r0, 800c13c <_vfiprintf_r+0x78>
 800c11a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c11c:	07d8      	lsls	r0, r3, #31
 800c11e:	d506      	bpl.n	800c12e <_vfiprintf_r+0x6a>
 800c120:	f04f 33ff 	mov.w	r3, #4294967295
 800c124:	9303      	str	r3, [sp, #12]
 800c126:	9803      	ldr	r0, [sp, #12]
 800c128:	b03b      	add	sp, #236	; 0xec
 800c12a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c12e:	89bb      	ldrh	r3, [r7, #12]
 800c130:	0599      	lsls	r1, r3, #22
 800c132:	d4f5      	bmi.n	800c120 <_vfiprintf_r+0x5c>
 800c134:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c136:	f7ff f90c 	bl	800b352 <__retarget_lock_release_recursive>
 800c13a:	e7f1      	b.n	800c120 <_vfiprintf_r+0x5c>
 800c13c:	89bb      	ldrh	r3, [r7, #12]
 800c13e:	f003 021a 	and.w	r2, r3, #26
 800c142:	2a0a      	cmp	r2, #10
 800c144:	d113      	bne.n	800c16e <_vfiprintf_r+0xaa>
 800c146:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800c14a:	2a00      	cmp	r2, #0
 800c14c:	db0f      	blt.n	800c16e <_vfiprintf_r+0xaa>
 800c14e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c150:	07d2      	lsls	r2, r2, #31
 800c152:	d404      	bmi.n	800c15e <_vfiprintf_r+0x9a>
 800c154:	059e      	lsls	r6, r3, #22
 800c156:	d402      	bmi.n	800c15e <_vfiprintf_r+0x9a>
 800c158:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c15a:	f7ff f8fa 	bl	800b352 <__retarget_lock_release_recursive>
 800c15e:	462b      	mov	r3, r5
 800c160:	4639      	mov	r1, r7
 800c162:	4648      	mov	r0, r9
 800c164:	9a02      	ldr	r2, [sp, #8]
 800c166:	f000 fc2d 	bl	800c9c4 <__sbprintf>
 800c16a:	9003      	str	r0, [sp, #12]
 800c16c:	e7db      	b.n	800c126 <_vfiprintf_r+0x62>
 800c16e:	2300      	movs	r3, #0
 800c170:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800c174:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800c178:	ae11      	add	r6, sp, #68	; 0x44
 800c17a:	960e      	str	r6, [sp, #56]	; 0x38
 800c17c:	9308      	str	r3, [sp, #32]
 800c17e:	930a      	str	r3, [sp, #40]	; 0x28
 800c180:	9303      	str	r3, [sp, #12]
 800c182:	9b02      	ldr	r3, [sp, #8]
 800c184:	461d      	mov	r5, r3
 800c186:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c18a:	b10a      	cbz	r2, 800c190 <_vfiprintf_r+0xcc>
 800c18c:	2a25      	cmp	r2, #37	; 0x25
 800c18e:	d1f9      	bne.n	800c184 <_vfiprintf_r+0xc0>
 800c190:	9b02      	ldr	r3, [sp, #8]
 800c192:	ebb5 0803 	subs.w	r8, r5, r3
 800c196:	d00d      	beq.n	800c1b4 <_vfiprintf_r+0xf0>
 800c198:	e9c6 3800 	strd	r3, r8, [r6]
 800c19c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c19e:	4443      	add	r3, r8
 800c1a0:	9310      	str	r3, [sp, #64]	; 0x40
 800c1a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c1a4:	3301      	adds	r3, #1
 800c1a6:	2b07      	cmp	r3, #7
 800c1a8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c1aa:	dc75      	bgt.n	800c298 <_vfiprintf_r+0x1d4>
 800c1ac:	3608      	adds	r6, #8
 800c1ae:	9b03      	ldr	r3, [sp, #12]
 800c1b0:	4443      	add	r3, r8
 800c1b2:	9303      	str	r3, [sp, #12]
 800c1b4:	782b      	ldrb	r3, [r5, #0]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	f000 83c6 	beq.w	800c948 <_vfiprintf_r+0x884>
 800c1bc:	2300      	movs	r3, #0
 800c1be:	f04f 31ff 	mov.w	r1, #4294967295
 800c1c2:	469a      	mov	sl, r3
 800c1c4:	1c6a      	adds	r2, r5, #1
 800c1c6:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c1ca:	9101      	str	r1, [sp, #4]
 800c1cc:	9304      	str	r3, [sp, #16]
 800c1ce:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c1d2:	9202      	str	r2, [sp, #8]
 800c1d4:	f1a3 0220 	sub.w	r2, r3, #32
 800c1d8:	2a5a      	cmp	r2, #90	; 0x5a
 800c1da:	f200 830e 	bhi.w	800c7fa <_vfiprintf_r+0x736>
 800c1de:	e8df f012 	tbh	[pc, r2, lsl #1]
 800c1e2:	0098      	.short	0x0098
 800c1e4:	030c030c 	.word	0x030c030c
 800c1e8:	030c00a0 	.word	0x030c00a0
 800c1ec:	030c030c 	.word	0x030c030c
 800c1f0:	030c0080 	.word	0x030c0080
 800c1f4:	00a3030c 	.word	0x00a3030c
 800c1f8:	030c00ad 	.word	0x030c00ad
 800c1fc:	00af00aa 	.word	0x00af00aa
 800c200:	00ca030c 	.word	0x00ca030c
 800c204:	00cd00cd 	.word	0x00cd00cd
 800c208:	00cd00cd 	.word	0x00cd00cd
 800c20c:	00cd00cd 	.word	0x00cd00cd
 800c210:	00cd00cd 	.word	0x00cd00cd
 800c214:	030c00cd 	.word	0x030c00cd
 800c218:	030c030c 	.word	0x030c030c
 800c21c:	030c030c 	.word	0x030c030c
 800c220:	030c030c 	.word	0x030c030c
 800c224:	030c030c 	.word	0x030c030c
 800c228:	010500f7 	.word	0x010500f7
 800c22c:	030c030c 	.word	0x030c030c
 800c230:	030c030c 	.word	0x030c030c
 800c234:	030c030c 	.word	0x030c030c
 800c238:	030c030c 	.word	0x030c030c
 800c23c:	030c030c 	.word	0x030c030c
 800c240:	030c014b 	.word	0x030c014b
 800c244:	030c030c 	.word	0x030c030c
 800c248:	030c0191 	.word	0x030c0191
 800c24c:	030c026f 	.word	0x030c026f
 800c250:	028d030c 	.word	0x028d030c
 800c254:	030c030c 	.word	0x030c030c
 800c258:	030c030c 	.word	0x030c030c
 800c25c:	030c030c 	.word	0x030c030c
 800c260:	030c030c 	.word	0x030c030c
 800c264:	030c030c 	.word	0x030c030c
 800c268:	010700f7 	.word	0x010700f7
 800c26c:	030c030c 	.word	0x030c030c
 800c270:	00dd030c 	.word	0x00dd030c
 800c274:	00f10107 	.word	0x00f10107
 800c278:	00ea030c 	.word	0x00ea030c
 800c27c:	012e030c 	.word	0x012e030c
 800c280:	0180014d 	.word	0x0180014d
 800c284:	030c00f1 	.word	0x030c00f1
 800c288:	00960191 	.word	0x00960191
 800c28c:	030c0271 	.word	0x030c0271
 800c290:	0065030c 	.word	0x0065030c
 800c294:	0096030c 	.word	0x0096030c
 800c298:	4639      	mov	r1, r7
 800c29a:	4648      	mov	r0, r9
 800c29c:	aa0e      	add	r2, sp, #56	; 0x38
 800c29e:	f7ff fede 	bl	800c05e <__sprint_r>
 800c2a2:	2800      	cmp	r0, #0
 800c2a4:	f040 832f 	bne.w	800c906 <_vfiprintf_r+0x842>
 800c2a8:	ae11      	add	r6, sp, #68	; 0x44
 800c2aa:	e780      	b.n	800c1ae <_vfiprintf_r+0xea>
 800c2ac:	4a94      	ldr	r2, [pc, #592]	; (800c500 <_vfiprintf_r+0x43c>)
 800c2ae:	f01a 0f20 	tst.w	sl, #32
 800c2b2:	9206      	str	r2, [sp, #24]
 800c2b4:	f000 8224 	beq.w	800c700 <_vfiprintf_r+0x63c>
 800c2b8:	3407      	adds	r4, #7
 800c2ba:	f024 0b07 	bic.w	fp, r4, #7
 800c2be:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c2c2:	f01a 0f01 	tst.w	sl, #1
 800c2c6:	d009      	beq.n	800c2dc <_vfiprintf_r+0x218>
 800c2c8:	ea54 0205 	orrs.w	r2, r4, r5
 800c2cc:	bf1f      	itttt	ne
 800c2ce:	2230      	movne	r2, #48	; 0x30
 800c2d0:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800c2d4:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800c2d8:	f04a 0a02 	orrne.w	sl, sl, #2
 800c2dc:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c2e0:	e10b      	b.n	800c4fa <_vfiprintf_r+0x436>
 800c2e2:	4648      	mov	r0, r9
 800c2e4:	f7ff f82e 	bl	800b344 <_localeconv_r>
 800c2e8:	6843      	ldr	r3, [r0, #4]
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	930a      	str	r3, [sp, #40]	; 0x28
 800c2ee:	f7f3 ff2f 	bl	8000150 <strlen>
 800c2f2:	9008      	str	r0, [sp, #32]
 800c2f4:	4648      	mov	r0, r9
 800c2f6:	f7ff f825 	bl	800b344 <_localeconv_r>
 800c2fa:	6883      	ldr	r3, [r0, #8]
 800c2fc:	9307      	str	r3, [sp, #28]
 800c2fe:	9b08      	ldr	r3, [sp, #32]
 800c300:	b12b      	cbz	r3, 800c30e <_vfiprintf_r+0x24a>
 800c302:	9b07      	ldr	r3, [sp, #28]
 800c304:	b11b      	cbz	r3, 800c30e <_vfiprintf_r+0x24a>
 800c306:	781b      	ldrb	r3, [r3, #0]
 800c308:	b10b      	cbz	r3, 800c30e <_vfiprintf_r+0x24a>
 800c30a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800c30e:	9a02      	ldr	r2, [sp, #8]
 800c310:	e75d      	b.n	800c1ce <_vfiprintf_r+0x10a>
 800c312:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c316:	2b00      	cmp	r3, #0
 800c318:	d1f9      	bne.n	800c30e <_vfiprintf_r+0x24a>
 800c31a:	2320      	movs	r3, #32
 800c31c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c320:	e7f5      	b.n	800c30e <_vfiprintf_r+0x24a>
 800c322:	f04a 0a01 	orr.w	sl, sl, #1
 800c326:	e7f2      	b.n	800c30e <_vfiprintf_r+0x24a>
 800c328:	f854 3b04 	ldr.w	r3, [r4], #4
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	9304      	str	r3, [sp, #16]
 800c330:	daed      	bge.n	800c30e <_vfiprintf_r+0x24a>
 800c332:	425b      	negs	r3, r3
 800c334:	9304      	str	r3, [sp, #16]
 800c336:	f04a 0a04 	orr.w	sl, sl, #4
 800c33a:	e7e8      	b.n	800c30e <_vfiprintf_r+0x24a>
 800c33c:	232b      	movs	r3, #43	; 0x2b
 800c33e:	e7ed      	b.n	800c31c <_vfiprintf_r+0x258>
 800c340:	9a02      	ldr	r2, [sp, #8]
 800c342:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c346:	2b2a      	cmp	r3, #42	; 0x2a
 800c348:	d112      	bne.n	800c370 <_vfiprintf_r+0x2ac>
 800c34a:	f854 0b04 	ldr.w	r0, [r4], #4
 800c34e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800c352:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c356:	e7da      	b.n	800c30e <_vfiprintf_r+0x24a>
 800c358:	200a      	movs	r0, #10
 800c35a:	9b01      	ldr	r3, [sp, #4]
 800c35c:	fb00 1303 	mla	r3, r0, r3, r1
 800c360:	9301      	str	r3, [sp, #4]
 800c362:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c366:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c36a:	2909      	cmp	r1, #9
 800c36c:	d9f4      	bls.n	800c358 <_vfiprintf_r+0x294>
 800c36e:	e730      	b.n	800c1d2 <_vfiprintf_r+0x10e>
 800c370:	2100      	movs	r1, #0
 800c372:	9101      	str	r1, [sp, #4]
 800c374:	e7f7      	b.n	800c366 <_vfiprintf_r+0x2a2>
 800c376:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800c37a:	e7c8      	b.n	800c30e <_vfiprintf_r+0x24a>
 800c37c:	2100      	movs	r1, #0
 800c37e:	9a02      	ldr	r2, [sp, #8]
 800c380:	9104      	str	r1, [sp, #16]
 800c382:	200a      	movs	r0, #10
 800c384:	9904      	ldr	r1, [sp, #16]
 800c386:	3b30      	subs	r3, #48	; 0x30
 800c388:	fb00 3301 	mla	r3, r0, r1, r3
 800c38c:	9304      	str	r3, [sp, #16]
 800c38e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c392:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c396:	2909      	cmp	r1, #9
 800c398:	d9f3      	bls.n	800c382 <_vfiprintf_r+0x2be>
 800c39a:	e71a      	b.n	800c1d2 <_vfiprintf_r+0x10e>
 800c39c:	9b02      	ldr	r3, [sp, #8]
 800c39e:	781b      	ldrb	r3, [r3, #0]
 800c3a0:	2b68      	cmp	r3, #104	; 0x68
 800c3a2:	bf01      	itttt	eq
 800c3a4:	9b02      	ldreq	r3, [sp, #8]
 800c3a6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800c3aa:	3301      	addeq	r3, #1
 800c3ac:	9302      	streq	r3, [sp, #8]
 800c3ae:	bf18      	it	ne
 800c3b0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800c3b4:	e7ab      	b.n	800c30e <_vfiprintf_r+0x24a>
 800c3b6:	9b02      	ldr	r3, [sp, #8]
 800c3b8:	781b      	ldrb	r3, [r3, #0]
 800c3ba:	2b6c      	cmp	r3, #108	; 0x6c
 800c3bc:	d105      	bne.n	800c3ca <_vfiprintf_r+0x306>
 800c3be:	9b02      	ldr	r3, [sp, #8]
 800c3c0:	3301      	adds	r3, #1
 800c3c2:	9302      	str	r3, [sp, #8]
 800c3c4:	f04a 0a20 	orr.w	sl, sl, #32
 800c3c8:	e7a1      	b.n	800c30e <_vfiprintf_r+0x24a>
 800c3ca:	f04a 0a10 	orr.w	sl, sl, #16
 800c3ce:	e79e      	b.n	800c30e <_vfiprintf_r+0x24a>
 800c3d0:	46a3      	mov	fp, r4
 800c3d2:	2100      	movs	r1, #0
 800c3d4:	f85b 3b04 	ldr.w	r3, [fp], #4
 800c3d8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800c3dc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	460d      	mov	r5, r1
 800c3e4:	9301      	str	r3, [sp, #4]
 800c3e6:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800c3ea:	e0a0      	b.n	800c52e <_vfiprintf_r+0x46a>
 800c3ec:	f04a 0a10 	orr.w	sl, sl, #16
 800c3f0:	f01a 0f20 	tst.w	sl, #32
 800c3f4:	d010      	beq.n	800c418 <_vfiprintf_r+0x354>
 800c3f6:	3407      	adds	r4, #7
 800c3f8:	f024 0b07 	bic.w	fp, r4, #7
 800c3fc:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c400:	2c00      	cmp	r4, #0
 800c402:	f175 0300 	sbcs.w	r3, r5, #0
 800c406:	da05      	bge.n	800c414 <_vfiprintf_r+0x350>
 800c408:	232d      	movs	r3, #45	; 0x2d
 800c40a:	4264      	negs	r4, r4
 800c40c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800c410:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c414:	2301      	movs	r3, #1
 800c416:	e03f      	b.n	800c498 <_vfiprintf_r+0x3d4>
 800c418:	f01a 0f10 	tst.w	sl, #16
 800c41c:	f104 0b04 	add.w	fp, r4, #4
 800c420:	d002      	beq.n	800c428 <_vfiprintf_r+0x364>
 800c422:	6824      	ldr	r4, [r4, #0]
 800c424:	17e5      	asrs	r5, r4, #31
 800c426:	e7eb      	b.n	800c400 <_vfiprintf_r+0x33c>
 800c428:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c42c:	6824      	ldr	r4, [r4, #0]
 800c42e:	d001      	beq.n	800c434 <_vfiprintf_r+0x370>
 800c430:	b224      	sxth	r4, r4
 800c432:	e7f7      	b.n	800c424 <_vfiprintf_r+0x360>
 800c434:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c438:	bf18      	it	ne
 800c43a:	b264      	sxtbne	r4, r4
 800c43c:	e7f2      	b.n	800c424 <_vfiprintf_r+0x360>
 800c43e:	f01a 0f20 	tst.w	sl, #32
 800c442:	f854 3b04 	ldr.w	r3, [r4], #4
 800c446:	d005      	beq.n	800c454 <_vfiprintf_r+0x390>
 800c448:	9a03      	ldr	r2, [sp, #12]
 800c44a:	4610      	mov	r0, r2
 800c44c:	17d1      	asrs	r1, r2, #31
 800c44e:	e9c3 0100 	strd	r0, r1, [r3]
 800c452:	e696      	b.n	800c182 <_vfiprintf_r+0xbe>
 800c454:	f01a 0f10 	tst.w	sl, #16
 800c458:	d002      	beq.n	800c460 <_vfiprintf_r+0x39c>
 800c45a:	9a03      	ldr	r2, [sp, #12]
 800c45c:	601a      	str	r2, [r3, #0]
 800c45e:	e690      	b.n	800c182 <_vfiprintf_r+0xbe>
 800c460:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c464:	d002      	beq.n	800c46c <_vfiprintf_r+0x3a8>
 800c466:	9a03      	ldr	r2, [sp, #12]
 800c468:	801a      	strh	r2, [r3, #0]
 800c46a:	e68a      	b.n	800c182 <_vfiprintf_r+0xbe>
 800c46c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c470:	d0f3      	beq.n	800c45a <_vfiprintf_r+0x396>
 800c472:	9a03      	ldr	r2, [sp, #12]
 800c474:	701a      	strb	r2, [r3, #0]
 800c476:	e684      	b.n	800c182 <_vfiprintf_r+0xbe>
 800c478:	f04a 0a10 	orr.w	sl, sl, #16
 800c47c:	f01a 0f20 	tst.w	sl, #32
 800c480:	d01d      	beq.n	800c4be <_vfiprintf_r+0x3fa>
 800c482:	3407      	adds	r4, #7
 800c484:	f024 0b07 	bic.w	fp, r4, #7
 800c488:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c48c:	2300      	movs	r3, #0
 800c48e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c492:	2200      	movs	r2, #0
 800c494:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800c498:	9a01      	ldr	r2, [sp, #4]
 800c49a:	3201      	adds	r2, #1
 800c49c:	f000 8261 	beq.w	800c962 <_vfiprintf_r+0x89e>
 800c4a0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800c4a4:	9205      	str	r2, [sp, #20]
 800c4a6:	ea54 0205 	orrs.w	r2, r4, r5
 800c4aa:	f040 8260 	bne.w	800c96e <_vfiprintf_r+0x8aa>
 800c4ae:	9a01      	ldr	r2, [sp, #4]
 800c4b0:	2a00      	cmp	r2, #0
 800c4b2:	f000 8197 	beq.w	800c7e4 <_vfiprintf_r+0x720>
 800c4b6:	2b01      	cmp	r3, #1
 800c4b8:	f040 825c 	bne.w	800c974 <_vfiprintf_r+0x8b0>
 800c4bc:	e136      	b.n	800c72c <_vfiprintf_r+0x668>
 800c4be:	f01a 0f10 	tst.w	sl, #16
 800c4c2:	f104 0b04 	add.w	fp, r4, #4
 800c4c6:	d001      	beq.n	800c4cc <_vfiprintf_r+0x408>
 800c4c8:	6824      	ldr	r4, [r4, #0]
 800c4ca:	e003      	b.n	800c4d4 <_vfiprintf_r+0x410>
 800c4cc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c4d0:	d002      	beq.n	800c4d8 <_vfiprintf_r+0x414>
 800c4d2:	8824      	ldrh	r4, [r4, #0]
 800c4d4:	2500      	movs	r5, #0
 800c4d6:	e7d9      	b.n	800c48c <_vfiprintf_r+0x3c8>
 800c4d8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c4dc:	d0f4      	beq.n	800c4c8 <_vfiprintf_r+0x404>
 800c4de:	7824      	ldrb	r4, [r4, #0]
 800c4e0:	e7f8      	b.n	800c4d4 <_vfiprintf_r+0x410>
 800c4e2:	f647 0330 	movw	r3, #30768	; 0x7830
 800c4e6:	46a3      	mov	fp, r4
 800c4e8:	2500      	movs	r5, #0
 800c4ea:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800c4ee:	4b04      	ldr	r3, [pc, #16]	; (800c500 <_vfiprintf_r+0x43c>)
 800c4f0:	f85b 4b04 	ldr.w	r4, [fp], #4
 800c4f4:	f04a 0a02 	orr.w	sl, sl, #2
 800c4f8:	9306      	str	r3, [sp, #24]
 800c4fa:	2302      	movs	r3, #2
 800c4fc:	e7c9      	b.n	800c492 <_vfiprintf_r+0x3ce>
 800c4fe:	bf00      	nop
 800c500:	0800f41c 	.word	0x0800f41c
 800c504:	46a3      	mov	fp, r4
 800c506:	2500      	movs	r5, #0
 800c508:	9b01      	ldr	r3, [sp, #4]
 800c50a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800c50e:	1c5c      	adds	r4, r3, #1
 800c510:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800c514:	f000 80cf 	beq.w	800c6b6 <_vfiprintf_r+0x5f2>
 800c518:	461a      	mov	r2, r3
 800c51a:	4629      	mov	r1, r5
 800c51c:	4640      	mov	r0, r8
 800c51e:	f7fe ff85 	bl	800b42c <memchr>
 800c522:	2800      	cmp	r0, #0
 800c524:	f000 8173 	beq.w	800c80e <_vfiprintf_r+0x74a>
 800c528:	eba0 0308 	sub.w	r3, r0, r8
 800c52c:	9301      	str	r3, [sp, #4]
 800c52e:	9b01      	ldr	r3, [sp, #4]
 800c530:	42ab      	cmp	r3, r5
 800c532:	bfb8      	it	lt
 800c534:	462b      	movlt	r3, r5
 800c536:	9305      	str	r3, [sp, #20]
 800c538:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c53c:	b113      	cbz	r3, 800c544 <_vfiprintf_r+0x480>
 800c53e:	9b05      	ldr	r3, [sp, #20]
 800c540:	3301      	adds	r3, #1
 800c542:	9305      	str	r3, [sp, #20]
 800c544:	f01a 0302 	ands.w	r3, sl, #2
 800c548:	9309      	str	r3, [sp, #36]	; 0x24
 800c54a:	bf1e      	ittt	ne
 800c54c:	9b05      	ldrne	r3, [sp, #20]
 800c54e:	3302      	addne	r3, #2
 800c550:	9305      	strne	r3, [sp, #20]
 800c552:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800c556:	930b      	str	r3, [sp, #44]	; 0x2c
 800c558:	d11f      	bne.n	800c59a <_vfiprintf_r+0x4d6>
 800c55a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800c55e:	1a9c      	subs	r4, r3, r2
 800c560:	2c00      	cmp	r4, #0
 800c562:	dd1a      	ble.n	800c59a <_vfiprintf_r+0x4d6>
 800c564:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800c568:	48b4      	ldr	r0, [pc, #720]	; (800c83c <_vfiprintf_r+0x778>)
 800c56a:	2c10      	cmp	r4, #16
 800c56c:	f103 0301 	add.w	r3, r3, #1
 800c570:	f106 0108 	add.w	r1, r6, #8
 800c574:	6030      	str	r0, [r6, #0]
 800c576:	f300 814c 	bgt.w	800c812 <_vfiprintf_r+0x74e>
 800c57a:	6074      	str	r4, [r6, #4]
 800c57c:	2b07      	cmp	r3, #7
 800c57e:	4414      	add	r4, r2
 800c580:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c584:	f340 8157 	ble.w	800c836 <_vfiprintf_r+0x772>
 800c588:	4639      	mov	r1, r7
 800c58a:	4648      	mov	r0, r9
 800c58c:	aa0e      	add	r2, sp, #56	; 0x38
 800c58e:	f7ff fd66 	bl	800c05e <__sprint_r>
 800c592:	2800      	cmp	r0, #0
 800c594:	f040 81b7 	bne.w	800c906 <_vfiprintf_r+0x842>
 800c598:	ae11      	add	r6, sp, #68	; 0x44
 800c59a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c59e:	b173      	cbz	r3, 800c5be <_vfiprintf_r+0x4fa>
 800c5a0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800c5a4:	6032      	str	r2, [r6, #0]
 800c5a6:	2201      	movs	r2, #1
 800c5a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c5aa:	6072      	str	r2, [r6, #4]
 800c5ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c5ae:	3301      	adds	r3, #1
 800c5b0:	3201      	adds	r2, #1
 800c5b2:	2b07      	cmp	r3, #7
 800c5b4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c5b8:	f300 8146 	bgt.w	800c848 <_vfiprintf_r+0x784>
 800c5bc:	3608      	adds	r6, #8
 800c5be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5c0:	b16b      	cbz	r3, 800c5de <_vfiprintf_r+0x51a>
 800c5c2:	aa0d      	add	r2, sp, #52	; 0x34
 800c5c4:	6032      	str	r2, [r6, #0]
 800c5c6:	2202      	movs	r2, #2
 800c5c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c5ca:	6072      	str	r2, [r6, #4]
 800c5cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c5ce:	3301      	adds	r3, #1
 800c5d0:	3202      	adds	r2, #2
 800c5d2:	2b07      	cmp	r3, #7
 800c5d4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c5d8:	f300 813f 	bgt.w	800c85a <_vfiprintf_r+0x796>
 800c5dc:	3608      	adds	r6, #8
 800c5de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5e0:	2b80      	cmp	r3, #128	; 0x80
 800c5e2:	d11f      	bne.n	800c624 <_vfiprintf_r+0x560>
 800c5e4:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800c5e8:	1a9c      	subs	r4, r3, r2
 800c5ea:	2c00      	cmp	r4, #0
 800c5ec:	dd1a      	ble.n	800c624 <_vfiprintf_r+0x560>
 800c5ee:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800c5f2:	4893      	ldr	r0, [pc, #588]	; (800c840 <_vfiprintf_r+0x77c>)
 800c5f4:	2c10      	cmp	r4, #16
 800c5f6:	f103 0301 	add.w	r3, r3, #1
 800c5fa:	f106 0108 	add.w	r1, r6, #8
 800c5fe:	6030      	str	r0, [r6, #0]
 800c600:	f300 8134 	bgt.w	800c86c <_vfiprintf_r+0x7a8>
 800c604:	6074      	str	r4, [r6, #4]
 800c606:	2b07      	cmp	r3, #7
 800c608:	4414      	add	r4, r2
 800c60a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c60e:	f340 813f 	ble.w	800c890 <_vfiprintf_r+0x7cc>
 800c612:	4639      	mov	r1, r7
 800c614:	4648      	mov	r0, r9
 800c616:	aa0e      	add	r2, sp, #56	; 0x38
 800c618:	f7ff fd21 	bl	800c05e <__sprint_r>
 800c61c:	2800      	cmp	r0, #0
 800c61e:	f040 8172 	bne.w	800c906 <_vfiprintf_r+0x842>
 800c622:	ae11      	add	r6, sp, #68	; 0x44
 800c624:	9b01      	ldr	r3, [sp, #4]
 800c626:	1aec      	subs	r4, r5, r3
 800c628:	2c00      	cmp	r4, #0
 800c62a:	dd1a      	ble.n	800c662 <_vfiprintf_r+0x59e>
 800c62c:	4d84      	ldr	r5, [pc, #528]	; (800c840 <_vfiprintf_r+0x77c>)
 800c62e:	2c10      	cmp	r4, #16
 800c630:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800c634:	f106 0208 	add.w	r2, r6, #8
 800c638:	f103 0301 	add.w	r3, r3, #1
 800c63c:	6035      	str	r5, [r6, #0]
 800c63e:	f300 8129 	bgt.w	800c894 <_vfiprintf_r+0x7d0>
 800c642:	6074      	str	r4, [r6, #4]
 800c644:	2b07      	cmp	r3, #7
 800c646:	440c      	add	r4, r1
 800c648:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800c64c:	f340 8133 	ble.w	800c8b6 <_vfiprintf_r+0x7f2>
 800c650:	4639      	mov	r1, r7
 800c652:	4648      	mov	r0, r9
 800c654:	aa0e      	add	r2, sp, #56	; 0x38
 800c656:	f7ff fd02 	bl	800c05e <__sprint_r>
 800c65a:	2800      	cmp	r0, #0
 800c65c:	f040 8153 	bne.w	800c906 <_vfiprintf_r+0x842>
 800c660:	ae11      	add	r6, sp, #68	; 0x44
 800c662:	9b01      	ldr	r3, [sp, #4]
 800c664:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c666:	6073      	str	r3, [r6, #4]
 800c668:	4418      	add	r0, r3
 800c66a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c66c:	f8c6 8000 	str.w	r8, [r6]
 800c670:	3301      	adds	r3, #1
 800c672:	2b07      	cmp	r3, #7
 800c674:	9010      	str	r0, [sp, #64]	; 0x40
 800c676:	930f      	str	r3, [sp, #60]	; 0x3c
 800c678:	f300 811f 	bgt.w	800c8ba <_vfiprintf_r+0x7f6>
 800c67c:	f106 0308 	add.w	r3, r6, #8
 800c680:	f01a 0f04 	tst.w	sl, #4
 800c684:	f040 8121 	bne.w	800c8ca <_vfiprintf_r+0x806>
 800c688:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800c68c:	9905      	ldr	r1, [sp, #20]
 800c68e:	428a      	cmp	r2, r1
 800c690:	bfac      	ite	ge
 800c692:	189b      	addge	r3, r3, r2
 800c694:	185b      	addlt	r3, r3, r1
 800c696:	9303      	str	r3, [sp, #12]
 800c698:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c69a:	b13b      	cbz	r3, 800c6ac <_vfiprintf_r+0x5e8>
 800c69c:	4639      	mov	r1, r7
 800c69e:	4648      	mov	r0, r9
 800c6a0:	aa0e      	add	r2, sp, #56	; 0x38
 800c6a2:	f7ff fcdc 	bl	800c05e <__sprint_r>
 800c6a6:	2800      	cmp	r0, #0
 800c6a8:	f040 812d 	bne.w	800c906 <_vfiprintf_r+0x842>
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	465c      	mov	r4, fp
 800c6b0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6b2:	ae11      	add	r6, sp, #68	; 0x44
 800c6b4:	e565      	b.n	800c182 <_vfiprintf_r+0xbe>
 800c6b6:	4640      	mov	r0, r8
 800c6b8:	f7f3 fd4a 	bl	8000150 <strlen>
 800c6bc:	9001      	str	r0, [sp, #4]
 800c6be:	e736      	b.n	800c52e <_vfiprintf_r+0x46a>
 800c6c0:	f04a 0a10 	orr.w	sl, sl, #16
 800c6c4:	f01a 0f20 	tst.w	sl, #32
 800c6c8:	d006      	beq.n	800c6d8 <_vfiprintf_r+0x614>
 800c6ca:	3407      	adds	r4, #7
 800c6cc:	f024 0b07 	bic.w	fp, r4, #7
 800c6d0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	e6dc      	b.n	800c492 <_vfiprintf_r+0x3ce>
 800c6d8:	f01a 0f10 	tst.w	sl, #16
 800c6dc:	f104 0b04 	add.w	fp, r4, #4
 800c6e0:	d001      	beq.n	800c6e6 <_vfiprintf_r+0x622>
 800c6e2:	6824      	ldr	r4, [r4, #0]
 800c6e4:	e003      	b.n	800c6ee <_vfiprintf_r+0x62a>
 800c6e6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c6ea:	d002      	beq.n	800c6f2 <_vfiprintf_r+0x62e>
 800c6ec:	8824      	ldrh	r4, [r4, #0]
 800c6ee:	2500      	movs	r5, #0
 800c6f0:	e7f0      	b.n	800c6d4 <_vfiprintf_r+0x610>
 800c6f2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c6f6:	d0f4      	beq.n	800c6e2 <_vfiprintf_r+0x61e>
 800c6f8:	7824      	ldrb	r4, [r4, #0]
 800c6fa:	e7f8      	b.n	800c6ee <_vfiprintf_r+0x62a>
 800c6fc:	4a51      	ldr	r2, [pc, #324]	; (800c844 <_vfiprintf_r+0x780>)
 800c6fe:	e5d6      	b.n	800c2ae <_vfiprintf_r+0x1ea>
 800c700:	f01a 0f10 	tst.w	sl, #16
 800c704:	f104 0b04 	add.w	fp, r4, #4
 800c708:	d001      	beq.n	800c70e <_vfiprintf_r+0x64a>
 800c70a:	6824      	ldr	r4, [r4, #0]
 800c70c:	e003      	b.n	800c716 <_vfiprintf_r+0x652>
 800c70e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c712:	d002      	beq.n	800c71a <_vfiprintf_r+0x656>
 800c714:	8824      	ldrh	r4, [r4, #0]
 800c716:	2500      	movs	r5, #0
 800c718:	e5d3      	b.n	800c2c2 <_vfiprintf_r+0x1fe>
 800c71a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c71e:	d0f4      	beq.n	800c70a <_vfiprintf_r+0x646>
 800c720:	7824      	ldrb	r4, [r4, #0]
 800c722:	e7f8      	b.n	800c716 <_vfiprintf_r+0x652>
 800c724:	2d00      	cmp	r5, #0
 800c726:	bf08      	it	eq
 800c728:	2c0a      	cmpeq	r4, #10
 800c72a:	d205      	bcs.n	800c738 <_vfiprintf_r+0x674>
 800c72c:	3430      	adds	r4, #48	; 0x30
 800c72e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800c732:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800c736:	e13b      	b.n	800c9b0 <_vfiprintf_r+0x8ec>
 800c738:	f04f 0a00 	mov.w	sl, #0
 800c73c:	ab3a      	add	r3, sp, #232	; 0xe8
 800c73e:	9309      	str	r3, [sp, #36]	; 0x24
 800c740:	9b05      	ldr	r3, [sp, #20]
 800c742:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c746:	930b      	str	r3, [sp, #44]	; 0x2c
 800c748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c74a:	220a      	movs	r2, #10
 800c74c:	4620      	mov	r0, r4
 800c74e:	4629      	mov	r1, r5
 800c750:	f103 38ff 	add.w	r8, r3, #4294967295
 800c754:	2300      	movs	r3, #0
 800c756:	f7f4 f9e7 	bl	8000b28 <__aeabi_uldivmod>
 800c75a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c75c:	3230      	adds	r2, #48	; 0x30
 800c75e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800c762:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c764:	f10a 0a01 	add.w	sl, sl, #1
 800c768:	b1d3      	cbz	r3, 800c7a0 <_vfiprintf_r+0x6dc>
 800c76a:	9b07      	ldr	r3, [sp, #28]
 800c76c:	781b      	ldrb	r3, [r3, #0]
 800c76e:	4553      	cmp	r3, sl
 800c770:	d116      	bne.n	800c7a0 <_vfiprintf_r+0x6dc>
 800c772:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800c776:	d013      	beq.n	800c7a0 <_vfiprintf_r+0x6dc>
 800c778:	2d00      	cmp	r5, #0
 800c77a:	bf08      	it	eq
 800c77c:	2c0a      	cmpeq	r4, #10
 800c77e:	d30f      	bcc.n	800c7a0 <_vfiprintf_r+0x6dc>
 800c780:	9b08      	ldr	r3, [sp, #32]
 800c782:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c784:	eba8 0803 	sub.w	r8, r8, r3
 800c788:	461a      	mov	r2, r3
 800c78a:	4640      	mov	r0, r8
 800c78c:	f7ff fbd9 	bl	800bf42 <strncpy>
 800c790:	9b07      	ldr	r3, [sp, #28]
 800c792:	785b      	ldrb	r3, [r3, #1]
 800c794:	b1a3      	cbz	r3, 800c7c0 <_vfiprintf_r+0x6fc>
 800c796:	f04f 0a00 	mov.w	sl, #0
 800c79a:	9b07      	ldr	r3, [sp, #28]
 800c79c:	3301      	adds	r3, #1
 800c79e:	9307      	str	r3, [sp, #28]
 800c7a0:	220a      	movs	r2, #10
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	4620      	mov	r0, r4
 800c7a6:	4629      	mov	r1, r5
 800c7a8:	f7f4 f9be 	bl	8000b28 <__aeabi_uldivmod>
 800c7ac:	2d00      	cmp	r5, #0
 800c7ae:	bf08      	it	eq
 800c7b0:	2c0a      	cmpeq	r4, #10
 800c7b2:	f0c0 80fd 	bcc.w	800c9b0 <_vfiprintf_r+0x8ec>
 800c7b6:	4604      	mov	r4, r0
 800c7b8:	460d      	mov	r5, r1
 800c7ba:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800c7be:	e7c3      	b.n	800c748 <_vfiprintf_r+0x684>
 800c7c0:	469a      	mov	sl, r3
 800c7c2:	e7ed      	b.n	800c7a0 <_vfiprintf_r+0x6dc>
 800c7c4:	9a06      	ldr	r2, [sp, #24]
 800c7c6:	f004 030f 	and.w	r3, r4, #15
 800c7ca:	5cd3      	ldrb	r3, [r2, r3]
 800c7cc:	092a      	lsrs	r2, r5, #4
 800c7ce:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c7d2:	0923      	lsrs	r3, r4, #4
 800c7d4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800c7d8:	461c      	mov	r4, r3
 800c7da:	4615      	mov	r5, r2
 800c7dc:	ea54 0305 	orrs.w	r3, r4, r5
 800c7e0:	d1f0      	bne.n	800c7c4 <_vfiprintf_r+0x700>
 800c7e2:	e0e5      	b.n	800c9b0 <_vfiprintf_r+0x8ec>
 800c7e4:	b933      	cbnz	r3, 800c7f4 <_vfiprintf_r+0x730>
 800c7e6:	f01a 0f01 	tst.w	sl, #1
 800c7ea:	d003      	beq.n	800c7f4 <_vfiprintf_r+0x730>
 800c7ec:	2330      	movs	r3, #48	; 0x30
 800c7ee:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800c7f2:	e79e      	b.n	800c732 <_vfiprintf_r+0x66e>
 800c7f4:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800c7f8:	e0da      	b.n	800c9b0 <_vfiprintf_r+0x8ec>
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	f000 80a4 	beq.w	800c948 <_vfiprintf_r+0x884>
 800c800:	2100      	movs	r1, #0
 800c802:	46a3      	mov	fp, r4
 800c804:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800c808:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800c80c:	e5e8      	b.n	800c3e0 <_vfiprintf_r+0x31c>
 800c80e:	4605      	mov	r5, r0
 800c810:	e68d      	b.n	800c52e <_vfiprintf_r+0x46a>
 800c812:	2010      	movs	r0, #16
 800c814:	2b07      	cmp	r3, #7
 800c816:	4402      	add	r2, r0
 800c818:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c81c:	6070      	str	r0, [r6, #4]
 800c81e:	dd07      	ble.n	800c830 <_vfiprintf_r+0x76c>
 800c820:	4639      	mov	r1, r7
 800c822:	4648      	mov	r0, r9
 800c824:	aa0e      	add	r2, sp, #56	; 0x38
 800c826:	f7ff fc1a 	bl	800c05e <__sprint_r>
 800c82a:	2800      	cmp	r0, #0
 800c82c:	d16b      	bne.n	800c906 <_vfiprintf_r+0x842>
 800c82e:	a911      	add	r1, sp, #68	; 0x44
 800c830:	460e      	mov	r6, r1
 800c832:	3c10      	subs	r4, #16
 800c834:	e696      	b.n	800c564 <_vfiprintf_r+0x4a0>
 800c836:	460e      	mov	r6, r1
 800c838:	e6af      	b.n	800c59a <_vfiprintf_r+0x4d6>
 800c83a:	bf00      	nop
 800c83c:	0800f65c 	.word	0x0800f65c
 800c840:	0800f66c 	.word	0x0800f66c
 800c844:	0800f42d 	.word	0x0800f42d
 800c848:	4639      	mov	r1, r7
 800c84a:	4648      	mov	r0, r9
 800c84c:	aa0e      	add	r2, sp, #56	; 0x38
 800c84e:	f7ff fc06 	bl	800c05e <__sprint_r>
 800c852:	2800      	cmp	r0, #0
 800c854:	d157      	bne.n	800c906 <_vfiprintf_r+0x842>
 800c856:	ae11      	add	r6, sp, #68	; 0x44
 800c858:	e6b1      	b.n	800c5be <_vfiprintf_r+0x4fa>
 800c85a:	4639      	mov	r1, r7
 800c85c:	4648      	mov	r0, r9
 800c85e:	aa0e      	add	r2, sp, #56	; 0x38
 800c860:	f7ff fbfd 	bl	800c05e <__sprint_r>
 800c864:	2800      	cmp	r0, #0
 800c866:	d14e      	bne.n	800c906 <_vfiprintf_r+0x842>
 800c868:	ae11      	add	r6, sp, #68	; 0x44
 800c86a:	e6b8      	b.n	800c5de <_vfiprintf_r+0x51a>
 800c86c:	2010      	movs	r0, #16
 800c86e:	2b07      	cmp	r3, #7
 800c870:	4402      	add	r2, r0
 800c872:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c876:	6070      	str	r0, [r6, #4]
 800c878:	dd07      	ble.n	800c88a <_vfiprintf_r+0x7c6>
 800c87a:	4639      	mov	r1, r7
 800c87c:	4648      	mov	r0, r9
 800c87e:	aa0e      	add	r2, sp, #56	; 0x38
 800c880:	f7ff fbed 	bl	800c05e <__sprint_r>
 800c884:	2800      	cmp	r0, #0
 800c886:	d13e      	bne.n	800c906 <_vfiprintf_r+0x842>
 800c888:	a911      	add	r1, sp, #68	; 0x44
 800c88a:	460e      	mov	r6, r1
 800c88c:	3c10      	subs	r4, #16
 800c88e:	e6ae      	b.n	800c5ee <_vfiprintf_r+0x52a>
 800c890:	460e      	mov	r6, r1
 800c892:	e6c7      	b.n	800c624 <_vfiprintf_r+0x560>
 800c894:	2010      	movs	r0, #16
 800c896:	2b07      	cmp	r3, #7
 800c898:	4401      	add	r1, r0
 800c89a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800c89e:	6070      	str	r0, [r6, #4]
 800c8a0:	dd06      	ble.n	800c8b0 <_vfiprintf_r+0x7ec>
 800c8a2:	4639      	mov	r1, r7
 800c8a4:	4648      	mov	r0, r9
 800c8a6:	aa0e      	add	r2, sp, #56	; 0x38
 800c8a8:	f7ff fbd9 	bl	800c05e <__sprint_r>
 800c8ac:	bb58      	cbnz	r0, 800c906 <_vfiprintf_r+0x842>
 800c8ae:	aa11      	add	r2, sp, #68	; 0x44
 800c8b0:	4616      	mov	r6, r2
 800c8b2:	3c10      	subs	r4, #16
 800c8b4:	e6bb      	b.n	800c62e <_vfiprintf_r+0x56a>
 800c8b6:	4616      	mov	r6, r2
 800c8b8:	e6d3      	b.n	800c662 <_vfiprintf_r+0x59e>
 800c8ba:	4639      	mov	r1, r7
 800c8bc:	4648      	mov	r0, r9
 800c8be:	aa0e      	add	r2, sp, #56	; 0x38
 800c8c0:	f7ff fbcd 	bl	800c05e <__sprint_r>
 800c8c4:	b9f8      	cbnz	r0, 800c906 <_vfiprintf_r+0x842>
 800c8c6:	ab11      	add	r3, sp, #68	; 0x44
 800c8c8:	e6da      	b.n	800c680 <_vfiprintf_r+0x5bc>
 800c8ca:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800c8ce:	1a54      	subs	r4, r2, r1
 800c8d0:	2c00      	cmp	r4, #0
 800c8d2:	f77f aed9 	ble.w	800c688 <_vfiprintf_r+0x5c4>
 800c8d6:	2610      	movs	r6, #16
 800c8d8:	4d39      	ldr	r5, [pc, #228]	; (800c9c0 <_vfiprintf_r+0x8fc>)
 800c8da:	2c10      	cmp	r4, #16
 800c8dc:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800c8e0:	601d      	str	r5, [r3, #0]
 800c8e2:	f102 0201 	add.w	r2, r2, #1
 800c8e6:	dc1d      	bgt.n	800c924 <_vfiprintf_r+0x860>
 800c8e8:	605c      	str	r4, [r3, #4]
 800c8ea:	2a07      	cmp	r2, #7
 800c8ec:	440c      	add	r4, r1
 800c8ee:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800c8f2:	f77f aec9 	ble.w	800c688 <_vfiprintf_r+0x5c4>
 800c8f6:	4639      	mov	r1, r7
 800c8f8:	4648      	mov	r0, r9
 800c8fa:	aa0e      	add	r2, sp, #56	; 0x38
 800c8fc:	f7ff fbaf 	bl	800c05e <__sprint_r>
 800c900:	2800      	cmp	r0, #0
 800c902:	f43f aec1 	beq.w	800c688 <_vfiprintf_r+0x5c4>
 800c906:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c908:	07d9      	lsls	r1, r3, #31
 800c90a:	d405      	bmi.n	800c918 <_vfiprintf_r+0x854>
 800c90c:	89bb      	ldrh	r3, [r7, #12]
 800c90e:	059a      	lsls	r2, r3, #22
 800c910:	d402      	bmi.n	800c918 <_vfiprintf_r+0x854>
 800c912:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c914:	f7fe fd1d 	bl	800b352 <__retarget_lock_release_recursive>
 800c918:	89bb      	ldrh	r3, [r7, #12]
 800c91a:	065b      	lsls	r3, r3, #25
 800c91c:	f57f ac03 	bpl.w	800c126 <_vfiprintf_r+0x62>
 800c920:	f7ff bbfe 	b.w	800c120 <_vfiprintf_r+0x5c>
 800c924:	3110      	adds	r1, #16
 800c926:	2a07      	cmp	r2, #7
 800c928:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c92c:	605e      	str	r6, [r3, #4]
 800c92e:	dc02      	bgt.n	800c936 <_vfiprintf_r+0x872>
 800c930:	3308      	adds	r3, #8
 800c932:	3c10      	subs	r4, #16
 800c934:	e7d1      	b.n	800c8da <_vfiprintf_r+0x816>
 800c936:	4639      	mov	r1, r7
 800c938:	4648      	mov	r0, r9
 800c93a:	aa0e      	add	r2, sp, #56	; 0x38
 800c93c:	f7ff fb8f 	bl	800c05e <__sprint_r>
 800c940:	2800      	cmp	r0, #0
 800c942:	d1e0      	bne.n	800c906 <_vfiprintf_r+0x842>
 800c944:	ab11      	add	r3, sp, #68	; 0x44
 800c946:	e7f4      	b.n	800c932 <_vfiprintf_r+0x86e>
 800c948:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c94a:	b913      	cbnz	r3, 800c952 <_vfiprintf_r+0x88e>
 800c94c:	2300      	movs	r3, #0
 800c94e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c950:	e7d9      	b.n	800c906 <_vfiprintf_r+0x842>
 800c952:	4639      	mov	r1, r7
 800c954:	4648      	mov	r0, r9
 800c956:	aa0e      	add	r2, sp, #56	; 0x38
 800c958:	f7ff fb81 	bl	800c05e <__sprint_r>
 800c95c:	2800      	cmp	r0, #0
 800c95e:	d0f5      	beq.n	800c94c <_vfiprintf_r+0x888>
 800c960:	e7d1      	b.n	800c906 <_vfiprintf_r+0x842>
 800c962:	ea54 0205 	orrs.w	r2, r4, r5
 800c966:	f8cd a014 	str.w	sl, [sp, #20]
 800c96a:	f43f ada4 	beq.w	800c4b6 <_vfiprintf_r+0x3f2>
 800c96e:	2b01      	cmp	r3, #1
 800c970:	f43f aed8 	beq.w	800c724 <_vfiprintf_r+0x660>
 800c974:	2b02      	cmp	r3, #2
 800c976:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800c97a:	f43f af23 	beq.w	800c7c4 <_vfiprintf_r+0x700>
 800c97e:	08e2      	lsrs	r2, r4, #3
 800c980:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800c984:	08e8      	lsrs	r0, r5, #3
 800c986:	f004 0307 	and.w	r3, r4, #7
 800c98a:	4605      	mov	r5, r0
 800c98c:	4614      	mov	r4, r2
 800c98e:	3330      	adds	r3, #48	; 0x30
 800c990:	ea54 0205 	orrs.w	r2, r4, r5
 800c994:	4641      	mov	r1, r8
 800c996:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c99a:	d1f0      	bne.n	800c97e <_vfiprintf_r+0x8ba>
 800c99c:	9a05      	ldr	r2, [sp, #20]
 800c99e:	07d0      	lsls	r0, r2, #31
 800c9a0:	d506      	bpl.n	800c9b0 <_vfiprintf_r+0x8ec>
 800c9a2:	2b30      	cmp	r3, #48	; 0x30
 800c9a4:	d004      	beq.n	800c9b0 <_vfiprintf_r+0x8ec>
 800c9a6:	2330      	movs	r3, #48	; 0x30
 800c9a8:	f808 3c01 	strb.w	r3, [r8, #-1]
 800c9ac:	f1a1 0802 	sub.w	r8, r1, #2
 800c9b0:	ab3a      	add	r3, sp, #232	; 0xe8
 800c9b2:	eba3 0308 	sub.w	r3, r3, r8
 800c9b6:	9d01      	ldr	r5, [sp, #4]
 800c9b8:	f8dd a014 	ldr.w	sl, [sp, #20]
 800c9bc:	9301      	str	r3, [sp, #4]
 800c9be:	e5b6      	b.n	800c52e <_vfiprintf_r+0x46a>
 800c9c0:	0800f65c 	.word	0x0800f65c

0800c9c4 <__sbprintf>:
 800c9c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9c6:	461f      	mov	r7, r3
 800c9c8:	898b      	ldrh	r3, [r1, #12]
 800c9ca:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800c9ce:	f023 0302 	bic.w	r3, r3, #2
 800c9d2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c9d6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c9d8:	4615      	mov	r5, r2
 800c9da:	9319      	str	r3, [sp, #100]	; 0x64
 800c9dc:	89cb      	ldrh	r3, [r1, #14]
 800c9de:	4606      	mov	r6, r0
 800c9e0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c9e4:	69cb      	ldr	r3, [r1, #28]
 800c9e6:	a816      	add	r0, sp, #88	; 0x58
 800c9e8:	9307      	str	r3, [sp, #28]
 800c9ea:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800c9ec:	460c      	mov	r4, r1
 800c9ee:	9309      	str	r3, [sp, #36]	; 0x24
 800c9f0:	ab1a      	add	r3, sp, #104	; 0x68
 800c9f2:	9300      	str	r3, [sp, #0]
 800c9f4:	9304      	str	r3, [sp, #16]
 800c9f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c9fa:	9302      	str	r3, [sp, #8]
 800c9fc:	9305      	str	r3, [sp, #20]
 800c9fe:	2300      	movs	r3, #0
 800ca00:	9306      	str	r3, [sp, #24]
 800ca02:	f7fe fca3 	bl	800b34c <__retarget_lock_init_recursive>
 800ca06:	462a      	mov	r2, r5
 800ca08:	463b      	mov	r3, r7
 800ca0a:	4669      	mov	r1, sp
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	f7ff fb59 	bl	800c0c4 <_vfiprintf_r>
 800ca12:	1e05      	subs	r5, r0, #0
 800ca14:	db07      	blt.n	800ca26 <__sbprintf+0x62>
 800ca16:	4669      	mov	r1, sp
 800ca18:	4630      	mov	r0, r6
 800ca1a:	f7fe f96d 	bl	800acf8 <_fflush_r>
 800ca1e:	2800      	cmp	r0, #0
 800ca20:	bf18      	it	ne
 800ca22:	f04f 35ff 	movne.w	r5, #4294967295
 800ca26:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ca2a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ca2c:	065b      	lsls	r3, r3, #25
 800ca2e:	bf42      	ittt	mi
 800ca30:	89a3      	ldrhmi	r3, [r4, #12]
 800ca32:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800ca36:	81a3      	strhmi	r3, [r4, #12]
 800ca38:	f7fe fc89 	bl	800b34e <__retarget_lock_close_recursive>
 800ca3c:	4628      	mov	r0, r5
 800ca3e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800ca42:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ca44 <__swbuf_r>:
 800ca44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca46:	460e      	mov	r6, r1
 800ca48:	4614      	mov	r4, r2
 800ca4a:	4605      	mov	r5, r0
 800ca4c:	b118      	cbz	r0, 800ca56 <__swbuf_r+0x12>
 800ca4e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ca50:	b90b      	cbnz	r3, 800ca56 <__swbuf_r+0x12>
 800ca52:	f7fe f9bd 	bl	800add0 <__sinit>
 800ca56:	69a3      	ldr	r3, [r4, #24]
 800ca58:	60a3      	str	r3, [r4, #8]
 800ca5a:	89a3      	ldrh	r3, [r4, #12]
 800ca5c:	0719      	lsls	r1, r3, #28
 800ca5e:	d529      	bpl.n	800cab4 <__swbuf_r+0x70>
 800ca60:	6923      	ldr	r3, [r4, #16]
 800ca62:	b33b      	cbz	r3, 800cab4 <__swbuf_r+0x70>
 800ca64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca68:	b2f6      	uxtb	r6, r6
 800ca6a:	049a      	lsls	r2, r3, #18
 800ca6c:	4637      	mov	r7, r6
 800ca6e:	d52a      	bpl.n	800cac6 <__swbuf_r+0x82>
 800ca70:	6823      	ldr	r3, [r4, #0]
 800ca72:	6920      	ldr	r0, [r4, #16]
 800ca74:	1a18      	subs	r0, r3, r0
 800ca76:	6963      	ldr	r3, [r4, #20]
 800ca78:	4283      	cmp	r3, r0
 800ca7a:	dc04      	bgt.n	800ca86 <__swbuf_r+0x42>
 800ca7c:	4621      	mov	r1, r4
 800ca7e:	4628      	mov	r0, r5
 800ca80:	f7fe f93a 	bl	800acf8 <_fflush_r>
 800ca84:	b9e0      	cbnz	r0, 800cac0 <__swbuf_r+0x7c>
 800ca86:	68a3      	ldr	r3, [r4, #8]
 800ca88:	3001      	adds	r0, #1
 800ca8a:	3b01      	subs	r3, #1
 800ca8c:	60a3      	str	r3, [r4, #8]
 800ca8e:	6823      	ldr	r3, [r4, #0]
 800ca90:	1c5a      	adds	r2, r3, #1
 800ca92:	6022      	str	r2, [r4, #0]
 800ca94:	701e      	strb	r6, [r3, #0]
 800ca96:	6963      	ldr	r3, [r4, #20]
 800ca98:	4283      	cmp	r3, r0
 800ca9a:	d004      	beq.n	800caa6 <__swbuf_r+0x62>
 800ca9c:	89a3      	ldrh	r3, [r4, #12]
 800ca9e:	07db      	lsls	r3, r3, #31
 800caa0:	d506      	bpl.n	800cab0 <__swbuf_r+0x6c>
 800caa2:	2e0a      	cmp	r6, #10
 800caa4:	d104      	bne.n	800cab0 <__swbuf_r+0x6c>
 800caa6:	4621      	mov	r1, r4
 800caa8:	4628      	mov	r0, r5
 800caaa:	f7fe f925 	bl	800acf8 <_fflush_r>
 800caae:	b938      	cbnz	r0, 800cac0 <__swbuf_r+0x7c>
 800cab0:	4638      	mov	r0, r7
 800cab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cab4:	4621      	mov	r1, r4
 800cab6:	4628      	mov	r0, r5
 800cab8:	f7fd f9dc 	bl	8009e74 <__swsetup_r>
 800cabc:	2800      	cmp	r0, #0
 800cabe:	d0d1      	beq.n	800ca64 <__swbuf_r+0x20>
 800cac0:	f04f 37ff 	mov.w	r7, #4294967295
 800cac4:	e7f4      	b.n	800cab0 <__swbuf_r+0x6c>
 800cac6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800caca:	81a3      	strh	r3, [r4, #12]
 800cacc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cace:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cad2:	6663      	str	r3, [r4, #100]	; 0x64
 800cad4:	e7cc      	b.n	800ca70 <__swbuf_r+0x2c>
	...

0800cad8 <_write_r>:
 800cad8:	b538      	push	{r3, r4, r5, lr}
 800cada:	4604      	mov	r4, r0
 800cadc:	4608      	mov	r0, r1
 800cade:	4611      	mov	r1, r2
 800cae0:	2200      	movs	r2, #0
 800cae2:	4d05      	ldr	r5, [pc, #20]	; (800caf8 <_write_r+0x20>)
 800cae4:	602a      	str	r2, [r5, #0]
 800cae6:	461a      	mov	r2, r3
 800cae8:	f7f5 fbd6 	bl	8002298 <_write>
 800caec:	1c43      	adds	r3, r0, #1
 800caee:	d102      	bne.n	800caf6 <_write_r+0x1e>
 800caf0:	682b      	ldr	r3, [r5, #0]
 800caf2:	b103      	cbz	r3, 800caf6 <_write_r+0x1e>
 800caf4:	6023      	str	r3, [r4, #0]
 800caf6:	bd38      	pop	{r3, r4, r5, pc}
 800caf8:	20001a1c 	.word	0x20001a1c

0800cafc <__register_exitproc>:
 800cafc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb00:	4d1c      	ldr	r5, [pc, #112]	; (800cb74 <__register_exitproc+0x78>)
 800cb02:	4606      	mov	r6, r0
 800cb04:	6828      	ldr	r0, [r5, #0]
 800cb06:	4698      	mov	r8, r3
 800cb08:	460f      	mov	r7, r1
 800cb0a:	4691      	mov	r9, r2
 800cb0c:	f7fe fc20 	bl	800b350 <__retarget_lock_acquire_recursive>
 800cb10:	4b19      	ldr	r3, [pc, #100]	; (800cb78 <__register_exitproc+0x7c>)
 800cb12:	4628      	mov	r0, r5
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800cb1a:	b91c      	cbnz	r4, 800cb24 <__register_exitproc+0x28>
 800cb1c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800cb20:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800cb24:	6865      	ldr	r5, [r4, #4]
 800cb26:	6800      	ldr	r0, [r0, #0]
 800cb28:	2d1f      	cmp	r5, #31
 800cb2a:	dd05      	ble.n	800cb38 <__register_exitproc+0x3c>
 800cb2c:	f7fe fc11 	bl	800b352 <__retarget_lock_release_recursive>
 800cb30:	f04f 30ff 	mov.w	r0, #4294967295
 800cb34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb38:	b19e      	cbz	r6, 800cb62 <__register_exitproc+0x66>
 800cb3a:	2201      	movs	r2, #1
 800cb3c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800cb40:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800cb44:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800cb48:	40aa      	lsls	r2, r5
 800cb4a:	4313      	orrs	r3, r2
 800cb4c:	2e02      	cmp	r6, #2
 800cb4e:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800cb52:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800cb56:	bf02      	ittt	eq
 800cb58:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800cb5c:	431a      	orreq	r2, r3
 800cb5e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800cb62:	1c6b      	adds	r3, r5, #1
 800cb64:	3502      	adds	r5, #2
 800cb66:	6063      	str	r3, [r4, #4]
 800cb68:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800cb6c:	f7fe fbf1 	bl	800b352 <__retarget_lock_release_recursive>
 800cb70:	2000      	movs	r0, #0
 800cb72:	e7df      	b.n	800cb34 <__register_exitproc+0x38>
 800cb74:	20000870 	.word	0x20000870
 800cb78:	0800f408 	.word	0x0800f408

0800cb7c <__assert_func>:
 800cb7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cb7e:	4614      	mov	r4, r2
 800cb80:	461a      	mov	r2, r3
 800cb82:	4b09      	ldr	r3, [pc, #36]	; (800cba8 <__assert_func+0x2c>)
 800cb84:	4605      	mov	r5, r0
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	68d8      	ldr	r0, [r3, #12]
 800cb8a:	b14c      	cbz	r4, 800cba0 <__assert_func+0x24>
 800cb8c:	4b07      	ldr	r3, [pc, #28]	; (800cbac <__assert_func+0x30>)
 800cb8e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cb92:	9100      	str	r1, [sp, #0]
 800cb94:	462b      	mov	r3, r5
 800cb96:	4906      	ldr	r1, [pc, #24]	; (800cbb0 <__assert_func+0x34>)
 800cb98:	f000 f8a4 	bl	800cce4 <fiprintf>
 800cb9c:	f000 f99f 	bl	800cede <abort>
 800cba0:	4b04      	ldr	r3, [pc, #16]	; (800cbb4 <__assert_func+0x38>)
 800cba2:	461c      	mov	r4, r3
 800cba4:	e7f3      	b.n	800cb8e <__assert_func+0x12>
 800cba6:	bf00      	nop
 800cba8:	20000034 	.word	0x20000034
 800cbac:	0800f67c 	.word	0x0800f67c
 800cbb0:	0800f689 	.word	0x0800f689
 800cbb4:	0800f6b7 	.word	0x0800f6b7

0800cbb8 <_calloc_r>:
 800cbb8:	b510      	push	{r4, lr}
 800cbba:	4351      	muls	r1, r2
 800cbbc:	f7fa f9bc 	bl	8006f38 <_malloc_r>
 800cbc0:	4604      	mov	r4, r0
 800cbc2:	b198      	cbz	r0, 800cbec <_calloc_r+0x34>
 800cbc4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800cbc8:	f022 0203 	bic.w	r2, r2, #3
 800cbcc:	3a04      	subs	r2, #4
 800cbce:	2a24      	cmp	r2, #36	; 0x24
 800cbd0:	d81b      	bhi.n	800cc0a <_calloc_r+0x52>
 800cbd2:	2a13      	cmp	r2, #19
 800cbd4:	d917      	bls.n	800cc06 <_calloc_r+0x4e>
 800cbd6:	2100      	movs	r1, #0
 800cbd8:	2a1b      	cmp	r2, #27
 800cbda:	e9c0 1100 	strd	r1, r1, [r0]
 800cbde:	d807      	bhi.n	800cbf0 <_calloc_r+0x38>
 800cbe0:	f100 0308 	add.w	r3, r0, #8
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	e9c3 2200 	strd	r2, r2, [r3]
 800cbea:	609a      	str	r2, [r3, #8]
 800cbec:	4620      	mov	r0, r4
 800cbee:	bd10      	pop	{r4, pc}
 800cbf0:	2a24      	cmp	r2, #36	; 0x24
 800cbf2:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800cbf6:	bf11      	iteee	ne
 800cbf8:	f100 0310 	addne.w	r3, r0, #16
 800cbfc:	6101      	streq	r1, [r0, #16]
 800cbfe:	f100 0318 	addeq.w	r3, r0, #24
 800cc02:	6141      	streq	r1, [r0, #20]
 800cc04:	e7ee      	b.n	800cbe4 <_calloc_r+0x2c>
 800cc06:	4603      	mov	r3, r0
 800cc08:	e7ec      	b.n	800cbe4 <_calloc_r+0x2c>
 800cc0a:	2100      	movs	r1, #0
 800cc0c:	f7fa fbd6 	bl	80073bc <memset>
 800cc10:	e7ec      	b.n	800cbec <_calloc_r+0x34>
	...

0800cc14 <_close_r>:
 800cc14:	b538      	push	{r3, r4, r5, lr}
 800cc16:	2300      	movs	r3, #0
 800cc18:	4d05      	ldr	r5, [pc, #20]	; (800cc30 <_close_r+0x1c>)
 800cc1a:	4604      	mov	r4, r0
 800cc1c:	4608      	mov	r0, r1
 800cc1e:	602b      	str	r3, [r5, #0]
 800cc20:	f000 fa20 	bl	800d064 <_close>
 800cc24:	1c43      	adds	r3, r0, #1
 800cc26:	d102      	bne.n	800cc2e <_close_r+0x1a>
 800cc28:	682b      	ldr	r3, [r5, #0]
 800cc2a:	b103      	cbz	r3, 800cc2e <_close_r+0x1a>
 800cc2c:	6023      	str	r3, [r4, #0]
 800cc2e:	bd38      	pop	{r3, r4, r5, pc}
 800cc30:	20001a1c 	.word	0x20001a1c

0800cc34 <_fclose_r>:
 800cc34:	b570      	push	{r4, r5, r6, lr}
 800cc36:	4606      	mov	r6, r0
 800cc38:	460c      	mov	r4, r1
 800cc3a:	b911      	cbnz	r1, 800cc42 <_fclose_r+0xe>
 800cc3c:	2500      	movs	r5, #0
 800cc3e:	4628      	mov	r0, r5
 800cc40:	bd70      	pop	{r4, r5, r6, pc}
 800cc42:	b118      	cbz	r0, 800cc4c <_fclose_r+0x18>
 800cc44:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cc46:	b90b      	cbnz	r3, 800cc4c <_fclose_r+0x18>
 800cc48:	f7fe f8c2 	bl	800add0 <__sinit>
 800cc4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc4e:	07d8      	lsls	r0, r3, #31
 800cc50:	d405      	bmi.n	800cc5e <_fclose_r+0x2a>
 800cc52:	89a3      	ldrh	r3, [r4, #12]
 800cc54:	0599      	lsls	r1, r3, #22
 800cc56:	d402      	bmi.n	800cc5e <_fclose_r+0x2a>
 800cc58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc5a:	f7fe fb79 	bl	800b350 <__retarget_lock_acquire_recursive>
 800cc5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc62:	b93b      	cbnz	r3, 800cc74 <_fclose_r+0x40>
 800cc64:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800cc66:	f015 0501 	ands.w	r5, r5, #1
 800cc6a:	d1e7      	bne.n	800cc3c <_fclose_r+0x8>
 800cc6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc6e:	f7fe fb70 	bl	800b352 <__retarget_lock_release_recursive>
 800cc72:	e7e4      	b.n	800cc3e <_fclose_r+0xa>
 800cc74:	4621      	mov	r1, r4
 800cc76:	4630      	mov	r0, r6
 800cc78:	f7fd ffb0 	bl	800abdc <__sflush_r>
 800cc7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800cc7e:	4605      	mov	r5, r0
 800cc80:	b133      	cbz	r3, 800cc90 <_fclose_r+0x5c>
 800cc82:	4630      	mov	r0, r6
 800cc84:	69e1      	ldr	r1, [r4, #28]
 800cc86:	4798      	blx	r3
 800cc88:	2800      	cmp	r0, #0
 800cc8a:	bfb8      	it	lt
 800cc8c:	f04f 35ff 	movlt.w	r5, #4294967295
 800cc90:	89a3      	ldrh	r3, [r4, #12]
 800cc92:	061a      	lsls	r2, r3, #24
 800cc94:	d503      	bpl.n	800cc9e <_fclose_r+0x6a>
 800cc96:	4630      	mov	r0, r6
 800cc98:	6921      	ldr	r1, [r4, #16]
 800cc9a:	f7fe f929 	bl	800aef0 <_free_r>
 800cc9e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800cca0:	b141      	cbz	r1, 800ccb4 <_fclose_r+0x80>
 800cca2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800cca6:	4299      	cmp	r1, r3
 800cca8:	d002      	beq.n	800ccb0 <_fclose_r+0x7c>
 800ccaa:	4630      	mov	r0, r6
 800ccac:	f7fe f920 	bl	800aef0 <_free_r>
 800ccb0:	2300      	movs	r3, #0
 800ccb2:	6323      	str	r3, [r4, #48]	; 0x30
 800ccb4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ccb6:	b121      	cbz	r1, 800ccc2 <_fclose_r+0x8e>
 800ccb8:	4630      	mov	r0, r6
 800ccba:	f7fe f919 	bl	800aef0 <_free_r>
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	6463      	str	r3, [r4, #68]	; 0x44
 800ccc2:	f7fe f86d 	bl	800ada0 <__sfp_lock_acquire>
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	81a3      	strh	r3, [r4, #12]
 800ccca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cccc:	07db      	lsls	r3, r3, #31
 800ccce:	d402      	bmi.n	800ccd6 <_fclose_r+0xa2>
 800ccd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccd2:	f7fe fb3e 	bl	800b352 <__retarget_lock_release_recursive>
 800ccd6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccd8:	f7fe fb39 	bl	800b34e <__retarget_lock_close_recursive>
 800ccdc:	f7fe f866 	bl	800adac <__sfp_lock_release>
 800cce0:	e7ad      	b.n	800cc3e <_fclose_r+0xa>
	...

0800cce4 <fiprintf>:
 800cce4:	b40e      	push	{r1, r2, r3}
 800cce6:	b503      	push	{r0, r1, lr}
 800cce8:	4601      	mov	r1, r0
 800ccea:	ab03      	add	r3, sp, #12
 800ccec:	4805      	ldr	r0, [pc, #20]	; (800cd04 <fiprintf+0x20>)
 800ccee:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccf2:	6800      	ldr	r0, [r0, #0]
 800ccf4:	9301      	str	r3, [sp, #4]
 800ccf6:	f7ff f9e5 	bl	800c0c4 <_vfiprintf_r>
 800ccfa:	b002      	add	sp, #8
 800ccfc:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd00:	b003      	add	sp, #12
 800cd02:	4770      	bx	lr
 800cd04:	20000034 	.word	0x20000034

0800cd08 <__fputwc>:
 800cd08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd0c:	4680      	mov	r8, r0
 800cd0e:	460e      	mov	r6, r1
 800cd10:	4615      	mov	r5, r2
 800cd12:	f000 f885 	bl	800ce20 <__locale_mb_cur_max>
 800cd16:	2801      	cmp	r0, #1
 800cd18:	4604      	mov	r4, r0
 800cd1a:	d11b      	bne.n	800cd54 <__fputwc+0x4c>
 800cd1c:	1e73      	subs	r3, r6, #1
 800cd1e:	2bfe      	cmp	r3, #254	; 0xfe
 800cd20:	d818      	bhi.n	800cd54 <__fputwc+0x4c>
 800cd22:	f88d 6004 	strb.w	r6, [sp, #4]
 800cd26:	2700      	movs	r7, #0
 800cd28:	f10d 0904 	add.w	r9, sp, #4
 800cd2c:	42a7      	cmp	r7, r4
 800cd2e:	d020      	beq.n	800cd72 <__fputwc+0x6a>
 800cd30:	68ab      	ldr	r3, [r5, #8]
 800cd32:	f817 1009 	ldrb.w	r1, [r7, r9]
 800cd36:	3b01      	subs	r3, #1
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	60ab      	str	r3, [r5, #8]
 800cd3c:	da04      	bge.n	800cd48 <__fputwc+0x40>
 800cd3e:	69aa      	ldr	r2, [r5, #24]
 800cd40:	4293      	cmp	r3, r2
 800cd42:	db1a      	blt.n	800cd7a <__fputwc+0x72>
 800cd44:	290a      	cmp	r1, #10
 800cd46:	d018      	beq.n	800cd7a <__fputwc+0x72>
 800cd48:	682b      	ldr	r3, [r5, #0]
 800cd4a:	1c5a      	adds	r2, r3, #1
 800cd4c:	602a      	str	r2, [r5, #0]
 800cd4e:	7019      	strb	r1, [r3, #0]
 800cd50:	3701      	adds	r7, #1
 800cd52:	e7eb      	b.n	800cd2c <__fputwc+0x24>
 800cd54:	4632      	mov	r2, r6
 800cd56:	4640      	mov	r0, r8
 800cd58:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800cd5c:	a901      	add	r1, sp, #4
 800cd5e:	f000 f89b 	bl	800ce98 <_wcrtomb_r>
 800cd62:	1c42      	adds	r2, r0, #1
 800cd64:	4604      	mov	r4, r0
 800cd66:	d1de      	bne.n	800cd26 <__fputwc+0x1e>
 800cd68:	4606      	mov	r6, r0
 800cd6a:	89ab      	ldrh	r3, [r5, #12]
 800cd6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd70:	81ab      	strh	r3, [r5, #12]
 800cd72:	4630      	mov	r0, r6
 800cd74:	b003      	add	sp, #12
 800cd76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd7a:	462a      	mov	r2, r5
 800cd7c:	4640      	mov	r0, r8
 800cd7e:	f7ff fe61 	bl	800ca44 <__swbuf_r>
 800cd82:	1c43      	adds	r3, r0, #1
 800cd84:	d1e4      	bne.n	800cd50 <__fputwc+0x48>
 800cd86:	4606      	mov	r6, r0
 800cd88:	e7f3      	b.n	800cd72 <__fputwc+0x6a>

0800cd8a <_fputwc_r>:
 800cd8a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800cd8c:	b570      	push	{r4, r5, r6, lr}
 800cd8e:	07db      	lsls	r3, r3, #31
 800cd90:	4605      	mov	r5, r0
 800cd92:	460e      	mov	r6, r1
 800cd94:	4614      	mov	r4, r2
 800cd96:	d405      	bmi.n	800cda4 <_fputwc_r+0x1a>
 800cd98:	8993      	ldrh	r3, [r2, #12]
 800cd9a:	0598      	lsls	r0, r3, #22
 800cd9c:	d402      	bmi.n	800cda4 <_fputwc_r+0x1a>
 800cd9e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800cda0:	f7fe fad6 	bl	800b350 <__retarget_lock_acquire_recursive>
 800cda4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cda8:	0499      	lsls	r1, r3, #18
 800cdaa:	d406      	bmi.n	800cdba <_fputwc_r+0x30>
 800cdac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cdb0:	81a3      	strh	r3, [r4, #12]
 800cdb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdb4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cdb8:	6663      	str	r3, [r4, #100]	; 0x64
 800cdba:	4622      	mov	r2, r4
 800cdbc:	4628      	mov	r0, r5
 800cdbe:	4631      	mov	r1, r6
 800cdc0:	f7ff ffa2 	bl	800cd08 <__fputwc>
 800cdc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdc6:	4605      	mov	r5, r0
 800cdc8:	07da      	lsls	r2, r3, #31
 800cdca:	d405      	bmi.n	800cdd8 <_fputwc_r+0x4e>
 800cdcc:	89a3      	ldrh	r3, [r4, #12]
 800cdce:	059b      	lsls	r3, r3, #22
 800cdd0:	d402      	bmi.n	800cdd8 <_fputwc_r+0x4e>
 800cdd2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cdd4:	f7fe fabd 	bl	800b352 <__retarget_lock_release_recursive>
 800cdd8:	4628      	mov	r0, r5
 800cdda:	bd70      	pop	{r4, r5, r6, pc}

0800cddc <_fstat_r>:
 800cddc:	b538      	push	{r3, r4, r5, lr}
 800cdde:	2300      	movs	r3, #0
 800cde0:	4d06      	ldr	r5, [pc, #24]	; (800cdfc <_fstat_r+0x20>)
 800cde2:	4604      	mov	r4, r0
 800cde4:	4608      	mov	r0, r1
 800cde6:	4611      	mov	r1, r2
 800cde8:	602b      	str	r3, [r5, #0]
 800cdea:	f7f5 f97d 	bl	80020e8 <_fstat>
 800cdee:	1c43      	adds	r3, r0, #1
 800cdf0:	d102      	bne.n	800cdf8 <_fstat_r+0x1c>
 800cdf2:	682b      	ldr	r3, [r5, #0]
 800cdf4:	b103      	cbz	r3, 800cdf8 <_fstat_r+0x1c>
 800cdf6:	6023      	str	r3, [r4, #0]
 800cdf8:	bd38      	pop	{r3, r4, r5, pc}
 800cdfa:	bf00      	nop
 800cdfc:	20001a1c 	.word	0x20001a1c

0800ce00 <_isatty_r>:
 800ce00:	b538      	push	{r3, r4, r5, lr}
 800ce02:	2300      	movs	r3, #0
 800ce04:	4d05      	ldr	r5, [pc, #20]	; (800ce1c <_isatty_r+0x1c>)
 800ce06:	4604      	mov	r4, r0
 800ce08:	4608      	mov	r0, r1
 800ce0a:	602b      	str	r3, [r5, #0]
 800ce0c:	f000 f950 	bl	800d0b0 <_isatty>
 800ce10:	1c43      	adds	r3, r0, #1
 800ce12:	d102      	bne.n	800ce1a <_isatty_r+0x1a>
 800ce14:	682b      	ldr	r3, [r5, #0]
 800ce16:	b103      	cbz	r3, 800ce1a <_isatty_r+0x1a>
 800ce18:	6023      	str	r3, [r4, #0]
 800ce1a:	bd38      	pop	{r3, r4, r5, pc}
 800ce1c:	20001a1c 	.word	0x20001a1c

0800ce20 <__locale_mb_cur_max>:
 800ce20:	4b01      	ldr	r3, [pc, #4]	; (800ce28 <__locale_mb_cur_max+0x8>)
 800ce22:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800ce26:	4770      	bx	lr
 800ce28:	20000874 	.word	0x20000874

0800ce2c <_lseek_r>:
 800ce2c:	b538      	push	{r3, r4, r5, lr}
 800ce2e:	4604      	mov	r4, r0
 800ce30:	4608      	mov	r0, r1
 800ce32:	4611      	mov	r1, r2
 800ce34:	2200      	movs	r2, #0
 800ce36:	4d05      	ldr	r5, [pc, #20]	; (800ce4c <_lseek_r+0x20>)
 800ce38:	602a      	str	r2, [r5, #0]
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	f000 f902 	bl	800d044 <_lseek>
 800ce40:	1c43      	adds	r3, r0, #1
 800ce42:	d102      	bne.n	800ce4a <_lseek_r+0x1e>
 800ce44:	682b      	ldr	r3, [r5, #0]
 800ce46:	b103      	cbz	r3, 800ce4a <_lseek_r+0x1e>
 800ce48:	6023      	str	r3, [r4, #0]
 800ce4a:	bd38      	pop	{r3, r4, r5, pc}
 800ce4c:	20001a1c 	.word	0x20001a1c

0800ce50 <__ascii_mbtowc>:
 800ce50:	b082      	sub	sp, #8
 800ce52:	b901      	cbnz	r1, 800ce56 <__ascii_mbtowc+0x6>
 800ce54:	a901      	add	r1, sp, #4
 800ce56:	b142      	cbz	r2, 800ce6a <__ascii_mbtowc+0x1a>
 800ce58:	b14b      	cbz	r3, 800ce6e <__ascii_mbtowc+0x1e>
 800ce5a:	7813      	ldrb	r3, [r2, #0]
 800ce5c:	600b      	str	r3, [r1, #0]
 800ce5e:	7812      	ldrb	r2, [r2, #0]
 800ce60:	1e10      	subs	r0, r2, #0
 800ce62:	bf18      	it	ne
 800ce64:	2001      	movne	r0, #1
 800ce66:	b002      	add	sp, #8
 800ce68:	4770      	bx	lr
 800ce6a:	4610      	mov	r0, r2
 800ce6c:	e7fb      	b.n	800ce66 <__ascii_mbtowc+0x16>
 800ce6e:	f06f 0001 	mvn.w	r0, #1
 800ce72:	e7f8      	b.n	800ce66 <__ascii_mbtowc+0x16>

0800ce74 <_read_r>:
 800ce74:	b538      	push	{r3, r4, r5, lr}
 800ce76:	4604      	mov	r4, r0
 800ce78:	4608      	mov	r0, r1
 800ce7a:	4611      	mov	r1, r2
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	4d05      	ldr	r5, [pc, #20]	; (800ce94 <_read_r+0x20>)
 800ce80:	602a      	str	r2, [r5, #0]
 800ce82:	461a      	mov	r2, r3
 800ce84:	f7f5 f9ca 	bl	800221c <_read>
 800ce88:	1c43      	adds	r3, r0, #1
 800ce8a:	d102      	bne.n	800ce92 <_read_r+0x1e>
 800ce8c:	682b      	ldr	r3, [r5, #0]
 800ce8e:	b103      	cbz	r3, 800ce92 <_read_r+0x1e>
 800ce90:	6023      	str	r3, [r4, #0]
 800ce92:	bd38      	pop	{r3, r4, r5, pc}
 800ce94:	20001a1c 	.word	0x20001a1c

0800ce98 <_wcrtomb_r>:
 800ce98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce9a:	4c09      	ldr	r4, [pc, #36]	; (800cec0 <_wcrtomb_r+0x28>)
 800ce9c:	4605      	mov	r5, r0
 800ce9e:	461e      	mov	r6, r3
 800cea0:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800cea4:	b085      	sub	sp, #20
 800cea6:	b909      	cbnz	r1, 800ceac <_wcrtomb_r+0x14>
 800cea8:	460a      	mov	r2, r1
 800ceaa:	a901      	add	r1, sp, #4
 800ceac:	47b8      	blx	r7
 800ceae:	1c43      	adds	r3, r0, #1
 800ceb0:	bf01      	itttt	eq
 800ceb2:	2300      	moveq	r3, #0
 800ceb4:	6033      	streq	r3, [r6, #0]
 800ceb6:	238a      	moveq	r3, #138	; 0x8a
 800ceb8:	602b      	streq	r3, [r5, #0]
 800ceba:	b005      	add	sp, #20
 800cebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cebe:	bf00      	nop
 800cec0:	20000874 	.word	0x20000874

0800cec4 <__ascii_wctomb>:
 800cec4:	4603      	mov	r3, r0
 800cec6:	4608      	mov	r0, r1
 800cec8:	b141      	cbz	r1, 800cedc <__ascii_wctomb+0x18>
 800ceca:	2aff      	cmp	r2, #255	; 0xff
 800cecc:	d904      	bls.n	800ced8 <__ascii_wctomb+0x14>
 800cece:	228a      	movs	r2, #138	; 0x8a
 800ced0:	f04f 30ff 	mov.w	r0, #4294967295
 800ced4:	601a      	str	r2, [r3, #0]
 800ced6:	4770      	bx	lr
 800ced8:	2001      	movs	r0, #1
 800ceda:	700a      	strb	r2, [r1, #0]
 800cedc:	4770      	bx	lr

0800cede <abort>:
 800cede:	2006      	movs	r0, #6
 800cee0:	b508      	push	{r3, lr}
 800cee2:	f000 f82d 	bl	800cf40 <raise>
 800cee6:	2001      	movs	r0, #1
 800cee8:	f7f5 f8f2 	bl	80020d0 <_exit>

0800ceec <_raise_r>:
 800ceec:	291f      	cmp	r1, #31
 800ceee:	b538      	push	{r3, r4, r5, lr}
 800cef0:	4604      	mov	r4, r0
 800cef2:	460d      	mov	r5, r1
 800cef4:	d904      	bls.n	800cf00 <_raise_r+0x14>
 800cef6:	2316      	movs	r3, #22
 800cef8:	6003      	str	r3, [r0, #0]
 800cefa:	f04f 30ff 	mov.w	r0, #4294967295
 800cefe:	bd38      	pop	{r3, r4, r5, pc}
 800cf00:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800cf04:	b112      	cbz	r2, 800cf0c <_raise_r+0x20>
 800cf06:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf0a:	b94b      	cbnz	r3, 800cf20 <_raise_r+0x34>
 800cf0c:	4620      	mov	r0, r4
 800cf0e:	f000 f831 	bl	800cf74 <_getpid_r>
 800cf12:	462a      	mov	r2, r5
 800cf14:	4601      	mov	r1, r0
 800cf16:	4620      	mov	r0, r4
 800cf18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf1c:	f000 b818 	b.w	800cf50 <_kill_r>
 800cf20:	2b01      	cmp	r3, #1
 800cf22:	d00a      	beq.n	800cf3a <_raise_r+0x4e>
 800cf24:	1c59      	adds	r1, r3, #1
 800cf26:	d103      	bne.n	800cf30 <_raise_r+0x44>
 800cf28:	2316      	movs	r3, #22
 800cf2a:	6003      	str	r3, [r0, #0]
 800cf2c:	2001      	movs	r0, #1
 800cf2e:	e7e6      	b.n	800cefe <_raise_r+0x12>
 800cf30:	2400      	movs	r4, #0
 800cf32:	4628      	mov	r0, r5
 800cf34:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cf38:	4798      	blx	r3
 800cf3a:	2000      	movs	r0, #0
 800cf3c:	e7df      	b.n	800cefe <_raise_r+0x12>
	...

0800cf40 <raise>:
 800cf40:	4b02      	ldr	r3, [pc, #8]	; (800cf4c <raise+0xc>)
 800cf42:	4601      	mov	r1, r0
 800cf44:	6818      	ldr	r0, [r3, #0]
 800cf46:	f7ff bfd1 	b.w	800ceec <_raise_r>
 800cf4a:	bf00      	nop
 800cf4c:	20000034 	.word	0x20000034

0800cf50 <_kill_r>:
 800cf50:	b538      	push	{r3, r4, r5, lr}
 800cf52:	2300      	movs	r3, #0
 800cf54:	4d06      	ldr	r5, [pc, #24]	; (800cf70 <_kill_r+0x20>)
 800cf56:	4604      	mov	r4, r0
 800cf58:	4608      	mov	r0, r1
 800cf5a:	4611      	mov	r1, r2
 800cf5c:	602b      	str	r3, [r5, #0]
 800cf5e:	f7f5 f8d9 	bl	8002114 <_kill>
 800cf62:	1c43      	adds	r3, r0, #1
 800cf64:	d102      	bne.n	800cf6c <_kill_r+0x1c>
 800cf66:	682b      	ldr	r3, [r5, #0]
 800cf68:	b103      	cbz	r3, 800cf6c <_kill_r+0x1c>
 800cf6a:	6023      	str	r3, [r4, #0]
 800cf6c:	bd38      	pop	{r3, r4, r5, pc}
 800cf6e:	bf00      	nop
 800cf70:	20001a1c 	.word	0x20001a1c

0800cf74 <_getpid_r>:
 800cf74:	f7f5 b8c7 	b.w	8002106 <_getpid>

0800cf78 <findslot>:
 800cf78:	4b0a      	ldr	r3, [pc, #40]	; (800cfa4 <findslot+0x2c>)
 800cf7a:	b510      	push	{r4, lr}
 800cf7c:	4604      	mov	r4, r0
 800cf7e:	6818      	ldr	r0, [r3, #0]
 800cf80:	b118      	cbz	r0, 800cf8a <findslot+0x12>
 800cf82:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cf84:	b90b      	cbnz	r3, 800cf8a <findslot+0x12>
 800cf86:	f7fd ff23 	bl	800add0 <__sinit>
 800cf8a:	2c13      	cmp	r4, #19
 800cf8c:	d807      	bhi.n	800cf9e <findslot+0x26>
 800cf8e:	4806      	ldr	r0, [pc, #24]	; (800cfa8 <findslot+0x30>)
 800cf90:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800cf94:	3201      	adds	r2, #1
 800cf96:	d002      	beq.n	800cf9e <findslot+0x26>
 800cf98:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800cf9c:	bd10      	pop	{r4, pc}
 800cf9e:	2000      	movs	r0, #0
 800cfa0:	e7fc      	b.n	800cf9c <findslot+0x24>
 800cfa2:	bf00      	nop
 800cfa4:	20000034 	.word	0x20000034
 800cfa8:	2000195c 	.word	0x2000195c

0800cfac <checkerror>:
 800cfac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfae:	1c43      	adds	r3, r0, #1
 800cfb0:	4604      	mov	r4, r0
 800cfb2:	d109      	bne.n	800cfc8 <checkerror+0x1c>
 800cfb4:	f7f9 ff8e 	bl	8006ed4 <__errno>
 800cfb8:	2613      	movs	r6, #19
 800cfba:	4605      	mov	r5, r0
 800cfbc:	2700      	movs	r7, #0
 800cfbe:	4630      	mov	r0, r6
 800cfc0:	4639      	mov	r1, r7
 800cfc2:	beab      	bkpt	0x00ab
 800cfc4:	4606      	mov	r6, r0
 800cfc6:	602e      	str	r6, [r5, #0]
 800cfc8:	4620      	mov	r0, r4
 800cfca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cfcc <_swilseek>:
 800cfcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfce:	460c      	mov	r4, r1
 800cfd0:	4616      	mov	r6, r2
 800cfd2:	f7ff ffd1 	bl	800cf78 <findslot>
 800cfd6:	4605      	mov	r5, r0
 800cfd8:	b940      	cbnz	r0, 800cfec <_swilseek+0x20>
 800cfda:	f7f9 ff7b 	bl	8006ed4 <__errno>
 800cfde:	2309      	movs	r3, #9
 800cfe0:	6003      	str	r3, [r0, #0]
 800cfe2:	f04f 34ff 	mov.w	r4, #4294967295
 800cfe6:	4620      	mov	r0, r4
 800cfe8:	b003      	add	sp, #12
 800cfea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfec:	2e02      	cmp	r6, #2
 800cfee:	d903      	bls.n	800cff8 <_swilseek+0x2c>
 800cff0:	f7f9 ff70 	bl	8006ed4 <__errno>
 800cff4:	2316      	movs	r3, #22
 800cff6:	e7f3      	b.n	800cfe0 <_swilseek+0x14>
 800cff8:	2e01      	cmp	r6, #1
 800cffa:	d112      	bne.n	800d022 <_swilseek+0x56>
 800cffc:	6843      	ldr	r3, [r0, #4]
 800cffe:	18e4      	adds	r4, r4, r3
 800d000:	d4f6      	bmi.n	800cff0 <_swilseek+0x24>
 800d002:	682b      	ldr	r3, [r5, #0]
 800d004:	260a      	movs	r6, #10
 800d006:	466f      	mov	r7, sp
 800d008:	e9cd 3400 	strd	r3, r4, [sp]
 800d00c:	4630      	mov	r0, r6
 800d00e:	4639      	mov	r1, r7
 800d010:	beab      	bkpt	0x00ab
 800d012:	4606      	mov	r6, r0
 800d014:	4630      	mov	r0, r6
 800d016:	f7ff ffc9 	bl	800cfac <checkerror>
 800d01a:	2800      	cmp	r0, #0
 800d01c:	dbe1      	blt.n	800cfe2 <_swilseek+0x16>
 800d01e:	606c      	str	r4, [r5, #4]
 800d020:	e7e1      	b.n	800cfe6 <_swilseek+0x1a>
 800d022:	2e02      	cmp	r6, #2
 800d024:	d1ed      	bne.n	800d002 <_swilseek+0x36>
 800d026:	6803      	ldr	r3, [r0, #0]
 800d028:	260c      	movs	r6, #12
 800d02a:	466f      	mov	r7, sp
 800d02c:	9300      	str	r3, [sp, #0]
 800d02e:	4630      	mov	r0, r6
 800d030:	4639      	mov	r1, r7
 800d032:	beab      	bkpt	0x00ab
 800d034:	4606      	mov	r6, r0
 800d036:	4630      	mov	r0, r6
 800d038:	f7ff ffb8 	bl	800cfac <checkerror>
 800d03c:	1c43      	adds	r3, r0, #1
 800d03e:	d0d0      	beq.n	800cfe2 <_swilseek+0x16>
 800d040:	4404      	add	r4, r0
 800d042:	e7de      	b.n	800d002 <_swilseek+0x36>

0800d044 <_lseek>:
 800d044:	f7ff bfc2 	b.w	800cfcc <_swilseek>

0800d048 <_swiclose>:
 800d048:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d04a:	2402      	movs	r4, #2
 800d04c:	9001      	str	r0, [sp, #4]
 800d04e:	ad01      	add	r5, sp, #4
 800d050:	4620      	mov	r0, r4
 800d052:	4629      	mov	r1, r5
 800d054:	beab      	bkpt	0x00ab
 800d056:	4604      	mov	r4, r0
 800d058:	4620      	mov	r0, r4
 800d05a:	f7ff ffa7 	bl	800cfac <checkerror>
 800d05e:	b003      	add	sp, #12
 800d060:	bd30      	pop	{r4, r5, pc}
	...

0800d064 <_close>:
 800d064:	b538      	push	{r3, r4, r5, lr}
 800d066:	4605      	mov	r5, r0
 800d068:	f7ff ff86 	bl	800cf78 <findslot>
 800d06c:	4604      	mov	r4, r0
 800d06e:	b930      	cbnz	r0, 800d07e <_close+0x1a>
 800d070:	f7f9 ff30 	bl	8006ed4 <__errno>
 800d074:	2309      	movs	r3, #9
 800d076:	6003      	str	r3, [r0, #0]
 800d078:	f04f 30ff 	mov.w	r0, #4294967295
 800d07c:	bd38      	pop	{r3, r4, r5, pc}
 800d07e:	3d01      	subs	r5, #1
 800d080:	2d01      	cmp	r5, #1
 800d082:	d809      	bhi.n	800d098 <_close+0x34>
 800d084:	4b09      	ldr	r3, [pc, #36]	; (800d0ac <_close+0x48>)
 800d086:	689a      	ldr	r2, [r3, #8]
 800d088:	691b      	ldr	r3, [r3, #16]
 800d08a:	429a      	cmp	r2, r3
 800d08c:	d104      	bne.n	800d098 <_close+0x34>
 800d08e:	f04f 33ff 	mov.w	r3, #4294967295
 800d092:	6003      	str	r3, [r0, #0]
 800d094:	2000      	movs	r0, #0
 800d096:	e7f1      	b.n	800d07c <_close+0x18>
 800d098:	6820      	ldr	r0, [r4, #0]
 800d09a:	f7ff ffd5 	bl	800d048 <_swiclose>
 800d09e:	2800      	cmp	r0, #0
 800d0a0:	d1ec      	bne.n	800d07c <_close+0x18>
 800d0a2:	f04f 33ff 	mov.w	r3, #4294967295
 800d0a6:	6023      	str	r3, [r4, #0]
 800d0a8:	e7e8      	b.n	800d07c <_close+0x18>
 800d0aa:	bf00      	nop
 800d0ac:	2000195c 	.word	0x2000195c

0800d0b0 <_isatty>:
 800d0b0:	b570      	push	{r4, r5, r6, lr}
 800d0b2:	f7ff ff61 	bl	800cf78 <findslot>
 800d0b6:	2509      	movs	r5, #9
 800d0b8:	4604      	mov	r4, r0
 800d0ba:	b920      	cbnz	r0, 800d0c6 <_isatty+0x16>
 800d0bc:	f7f9 ff0a 	bl	8006ed4 <__errno>
 800d0c0:	6005      	str	r5, [r0, #0]
 800d0c2:	4620      	mov	r0, r4
 800d0c4:	bd70      	pop	{r4, r5, r6, pc}
 800d0c6:	4628      	mov	r0, r5
 800d0c8:	4621      	mov	r1, r4
 800d0ca:	beab      	bkpt	0x00ab
 800d0cc:	4604      	mov	r4, r0
 800d0ce:	2c01      	cmp	r4, #1
 800d0d0:	d0f7      	beq.n	800d0c2 <_isatty+0x12>
 800d0d2:	f7f9 feff 	bl	8006ed4 <__errno>
 800d0d6:	2400      	movs	r4, #0
 800d0d8:	4605      	mov	r5, r0
 800d0da:	2613      	movs	r6, #19
 800d0dc:	4630      	mov	r0, r6
 800d0de:	4621      	mov	r1, r4
 800d0e0:	beab      	bkpt	0x00ab
 800d0e2:	4606      	mov	r6, r0
 800d0e4:	602e      	str	r6, [r5, #0]
 800d0e6:	e7ec      	b.n	800d0c2 <_isatty+0x12>

0800d0e8 <_init>:
 800d0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ea:	bf00      	nop
 800d0ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0ee:	bc08      	pop	{r3}
 800d0f0:	469e      	mov	lr, r3
 800d0f2:	4770      	bx	lr

0800d0f4 <_fini>:
 800d0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0f6:	bf00      	nop
 800d0f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0fa:	bc08      	pop	{r3}
 800d0fc:	469e      	mov	lr, r3
 800d0fe:	4770      	bx	lr
