---
title: "Day-2 Sysyem Verilog" 
date: "2025-07-15"
thumbnail: "../../../assets/img/SystemVerilog/image.png"
---

## Setup && Hold Time
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 093520.png>)

### ğŸ“Œ 1. Setup Time (ì„¤ì • ì‹œê°„)

- **ì •ì˜**: í´ëŸ­ ìƒìŠ¹/í•˜ê°• ì—ì§€ **ì´ì „**ì— ë°ì´í„° ì…ë ¥(D)ì´ **ì•ˆì •ì ìœ¼ë¡œ ìœ ì§€ë˜ì–´ì•¼ í•˜ëŠ” ìµœì†Œ ì‹œê°„**.
- **ì˜ë¯¸**: í´ëŸ­ ì—ì§€ê°€ ë°œìƒí•˜ê¸° ì „, ë°ì´í„°ë¥¼ ë¯¸ë¦¬ ì¤€ë¹„í•´ì•¼ í•˜ëŠ” ì‹œê°„.
- **ì¶©ì¡±ë˜ì§€ ì•Šìœ¼ë©´**: ë ˆì§€ìŠ¤í„°ê°€ ì˜ëª»ëœ ë°ì´í„°ë¥¼ ìº¡ì²˜í•˜ê±°ë‚˜ ë©”íƒ€ì•ˆì •ì„±(Metastability) ë¬¸ì œê°€ ë°œìƒí•  ìˆ˜ ìˆìŒ.

### ğŸ“Œ 2. Hold Time (ìœ ì§€ ì‹œê°„)

- **ì •ì˜**: í´ëŸ­ ìƒìŠ¹/í•˜ê°• ì—ì§€ **ì´í›„**ì—ë„ ë°ì´í„° ì…ë ¥(D)ì´ **ì•ˆì •ì ìœ¼ë¡œ ìœ ì§€ë˜ì–´ì•¼ í•˜ëŠ” ìµœì†Œ ì‹œê°„**.
- **ì˜ë¯¸**: í´ëŸ­ ì—ì§€ê°€ ë°œìƒí•œ í›„ì—ë„ ì ì‹œ ë™ì•ˆ ë°ì´í„°ë¥¼ ìœ ì§€í•´ì•¼ í•œë‹¤ëŠ” ì˜ë¯¸.
- **ì¶©ì¡±ë˜ì§€ ì•Šìœ¼ë©´**: ì˜ëª»ëœ ë°ì´í„°ê°€ ìº¡ì²˜ë˜ê±°ë‚˜ ë©”íƒ€ì•ˆì •ì„± ë°œìƒ ê°€ëŠ¥.

### Recovery / Removal time
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 092225.png>)


### set_clock_transition
- í´ëŸ­ì˜ **rise/fall ì „ì´ ì‹œê°„(transition time)** ì„ ëª…ì‹œì ìœ¼ë¡œ ì •ì˜í•˜ì—¬ **ì •í™•í•œ íƒ€ì´ë° ë¶„ì„**ì„ ìˆ˜í–‰í•˜ë„ë¡ í•©ë‹ˆë‹¤.
  
- í´ëŸ­ ì‹ í˜¸ê°€ **0 â†’ 1 ë˜ëŠ” 1 â†’ 0**ìœ¼ë¡œ ë°”ë€ŒëŠ” ë° ê±¸ë¦¬ëŠ” ì‹œê°„ (slew rate) 
### set_max_transition
- ë„·(net) ë˜ëŠ” í•€(pin)ì—ì„œ í—ˆìš©ë˜ëŠ” ìµœëŒ€ ì „ì´ ì‹œê°„ì„ ì œí•œí•©ë‹ˆë‹¤.

- ì „ì´ ì‹œê°„ì´ ë„ˆë¬´ í¬ë©´ íƒ€ì´ë° ì˜¤ë¥˜ ë˜ëŠ” ì‹ í˜¸ ë¬´ê²°ì„± ë¬¸ì œ ë°œìƒ ê°€ëŠ¥
### set_max_fanout
- í•˜ë‚˜ì˜ ê²Œì´íŠ¸ ì¶œë ¥ì´ ì—°ê²° ê°€ëŠ¥í•œ ìµœëŒ€ fanout ìˆ˜ë¥¼ ì œí•œ

- fanoutì´ ë§ì•„ì§€ë©´ ë¶€í•˜ê°€ ì»¤ì§€ê³ , ê·¸ì— ë”°ë¼ ì§€ì—° ë° ì „ì´ ì‹œê°„ ì•…í™”ë¨

### set_input_delay
- **ì…ë ¥ ì‹ í˜¸**ê°€ í´ëŸ­ ì—£ì§€ ê¸°ì¤€ìœ¼ë¡œ ì–¸ì œ ë„ì°©í•˜ëŠ”ì§€ë¥¼ ì„¤ì •

- í´ëŸ­ ë„ë©”ì¸ ê°„ ì¸í„°í˜ì´ìŠ¤ ë˜ëŠ” ì™¸ë¶€ ì¥ì¹˜ì—ì„œ ë°ì´í„°ë¥¼ ë°›ì„ ë•Œ íƒ€ì´ë° ë¶„ì„ì— ì‚¬ìš©ë¨
  
### set_output_delay
- ì¶œë ¥ ì‹ í˜¸ê°€ í´ëŸ­ ì—£ì§€ ê¸°ì¤€ìœ¼ë¡œ ì–¸ì œê¹Œì§€ ë„ì°©í•´ì•¼ í•˜ëŠ”ì§€ ì„¤ì •

- íšŒë¡œê°€ ì™¸ë¶€ ì¥ì¹˜ë¡œ ë°ì´í„°ë¥¼ ì „ì†¡í•  ë•Œ ê·¸ ì¥ì¹˜ì˜ ì„¸íŒ… íƒ€ì´ë°ì— ë§ì¶°ì•¼ í•¨

### set_multicycle_path
- **ì—¬ëŸ¬ í´ëŸ­ ì‚¬ì´í´(multi-cycle)** ì„ ì‚¬ìš©í•˜ëŠ” ê²½ë¡œë¥¼ ëª…ì‹œì ìœ¼ë¡œ ì„¤ì •í•˜ì—¬, íƒ€ì´ë° ë¶„ì„ì´ ê³¼ë„í•˜ê²Œ ë³´ìˆ˜ì ì´ì§€ ì•Šë„ë¡ ì¡°ì •
- 
### set_false_path
- ì‹¤ì œ íšŒë¡œ ë™ì‘ì—ì„œ íƒ€ì´ë°ì„ ë§ì¶œ í•„ìš”ê°€ ì—†ëŠ” ê²½ë¡œë¥¼ STA ë¶„ì„ì—ì„œ ì œì™¸ì‹œí‚´

- false pathëŠ” ì‹¤ì œ ë°ì´í„° ì „ì†¡ì´ ë°œìƒí•˜ì§€ ì•Šê±°ë‚˜, íƒ€ì´ë° ìœ„ë°˜ì´ ë°œìƒí•´ë„ ë¬´ê´€í•œ ê²½ë¡œ

***<false_path ì˜ˆì‹œ>*** â¬‡ï¸
## ğŸ”€ Clock Domain Crossing (CDC) 

CDC(Clock Domain Crossing)ëŠ” ì„œë¡œ ë‹¤ë¥¸ í´ëŸ­ ë„ë©”ì¸ ê°„ì— ì‹ í˜¸ê°€ ì „ë‹¬ë  ë•Œ ë°œìƒí•˜ëŠ” ìƒí™©ì…ë‹ˆë‹¤.  

ì´ ë•Œ **ë©”íƒ€ìŠ¤í…Œì´ë¸” í˜„ìƒ(metastability)**, **ë°ì´í„° ì†ì‹¤**, **íƒ€ì´ë° ìœ„ë°˜** ë“±ì´ ë°œìƒí•  ìˆ˜ ìˆê¸° ë•Œë¬¸ì—, **ì ì ˆí•œ ë™ê¸°í™” ë° STA ì˜ˆì™¸ ì²˜ë¦¬**ê°€ í•„ìš”í•©ë‹ˆë‹¤.

### âš ï¸ 1. ë¬¸ì œì 

**ğŸ“Œ Metastability**
- ìˆ˜ì‹  í´ëŸ­ ë„ë©”ì¸ì—ì„œ ì‹ í˜¸ê°€ í´ëŸ­ ì—£ì§€ ê·¼ì²˜ì— ë“¤ì–´ì˜¤ë©´ ë ˆì§€ìŠ¤í„°ê°€ ë¶ˆì•ˆì •í•œ ìƒíƒœë¡œ ìœ ì§€ë¨

**ğŸ“Œ ë°ì´í„° ì†ì‹¤**
- ì „ì†¡ ì‹ í˜¸ê°€ ë„ˆë¬´ ì§§ê±°ë‚˜ ìˆ˜ì‹  ìª½ì—ì„œ ì œëŒ€ë¡œ ìƒ˜í”Œë§í•˜ì§€ ëª»í•˜ëŠ” ê²½ìš°

**ğŸ“Œ STA íƒ€ì´ë° ìœ„ë°˜**
- ì„œë¡œ ë‹¤ë¥¸ í´ëŸ­ ë„ë©”ì¸ ê°„ì˜ ê²½ë¡œëŠ” ì •ìƒì ì¸ íƒ€ì´ë° ë¶„ì„ìœ¼ë¡œ ì²˜ë¦¬í•  ìˆ˜ ì—†ìŒ

### ğŸ”§ 2. í•´ê²° ë°©ë²•

**âœ… ë™ê¸°í™” íšŒë¡œ(Synchronizer)**
- ë‹¨ì¼ ë¹„íŠ¸: 2-stage flip-flop synchronizer ì‚¬ìš©
- ë©€í‹° ë¹„íŠ¸: handshake, FIFO ì‚¬ìš©

**âœ… íƒ€ì´ë° ì˜ˆì™¸ ì„¤ì •**
CDC ê²½ë¡œëŠ” STAì—ì„œ false path ë˜ëŠ” max/min delayë¡œ ì œì•½ì„ ê±¸ì–´ì¤˜ì•¼ í•œë‹¤.














# ì‹¤ìŠµ 1. RTL Level 

## counter1.v
```verilog
`timescale 1ns/10ps;

module counter1 (
 input clk, rst,
 output [3:0] cnt,
 output ind_cnt
);

reg [3:0] count;

assign cnt = count;

always @(posedge clk or posedge rst) begin
 if (rst) begin
	count <= 4'b0;
 end
 else begin
	count <= count + 4'b1;
 end
end

reg ind_cnt;
always @(posedge clk or posedge rst) begin
	if(rst) begin
		ind_cnt <= 1'b0;
	end
	else if (count == 4'b0010)
		ind_cnt <= 1'b1;
	else
		ind_cnt <= 1'b0;
end


endmodule
```

## counter1_xpor.v
```verilog
`timescale 1ns/10ps;

module counter1_xpro (
 input clk, rst,
 output [3:0] cnt,
 output ind_cnt
);

reg [3:0] count;

assign cnt = count;

//always @(posedge clk or posedge rst) begin
always @(posedge clk) begin
 //if (rst) begin
//	count <= 4'b0;
 //end
 if (count == 4'd15)
	count <= 0;
 else
	count <= count + 4'b1;
end


reg ind_cnt;
always @(posedge clk or posedge rst) begin
	if(rst) begin
		ind_cnt <= 1'b0;
	end
	else if (count == 4'b0010)
		ind_cnt <= 1'b1;
	else
		ind_cnt <= 1'b0;
end

endmodule
```

## counter2.v
```verilog
`timescale 1ns/10ps;

module counter2(
    input clk, rst,
    output [3:0] cnt
);

reg [3:0] count;
assign cnt = count;

always @(posedge clk or posedge rst) begin
	if (rst) begin
        	count <= 4'b0;
   	end
    	else begin
		if(count == 4'd11) begin
			count <= 4'b0;
		end
		else begin
			count <= count + 4'b1;
		end
     	end
end

endmodule
```

## counter3.v
```verilog
`timescale 1ns/10ps;
module counter3(
        input clk, rst,
        output [3:0] cnt1, cnt2
);

reg [3:0] count1, count2;

assign cnt1 = count1;
assign cnt2 = count2;

always @ (posedge clk or posedge rst) begin
        if (rst) begin
                count1 <= 4'b0;
                count2 <= 4'b0;
        end
        else begin
                if (count1==4'd11) begin
                        count1<=4'b0;
                        if (count2==4'd14) begin
                                count2<=4'b0;
                        end
                        else begin
                                count2<=count2+4'b1;
                        end
                end
                else begin
                        count1 <= count1 + 4'b1;
                end
        end
end
endmodule
```

## tb_counter.v
```verilog
`timescale 1ns/10ps;

module tb_cnt();

reg clk, rst;
wire [3:0] cnt1, cnt2, cnt3_1, cnt3_2;
wire ind_cnt1, ind_cnt1_xpro;

initial begin
	clk <= 1'b1;
	rst <= 1'b0;
	#5 rst <=1'b1;
	#5 rst <=1'b0;
	#400 $finish;
end

counter1 TEST1(clk, rst, cnt1, ind_cnt1);
counter1_xpro TEST1_xpro (clk, rst, cnt1_xpro, ind_cnt1_xpro);
counter2 TEST2(clk, rst, cnt2);
counter3 TEST3(clk, rst, cnt3_1, cnt3_2);

always #5 clk <= ~clk;

endmodule
```

## counter_list
```
./counter1.v
./counter1_xpro.v
./counter2.v
./counter3.v
./tb_counter.v
```

## RUN_CNT 
```
vcs -full64 -kdb -debug_access+all+reverse -f counter_list
./simv -verdi &
```

## ê²°ê³¼ -> RTL Simulation
**ì½”ë“œê°€ ì˜ ëŒì•„ê°€ë‚˜ ì‹œí—˜**
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 115205.png>)





# Synthesis


## counter.list
```
lappend search_path  ../verilog
set net_list "\
../verilog/counter1.v\
"
 analyze -format verilog -library WORK $net_list
```

## run_counter.dc
```
dc_shell -f counter.tcl | tee run.log
```
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 123440.png>)

## counter.tcl
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 124815.png>)


## output/counter1_0/counter1_0.v
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 123557.png>)

## counter.sdc
```verilog
#-----------------------------------------------------------------------
#  case &  clock definition
#-----------------------------------------------------------------------
## FF to FF clock period margin
set CLK_MGN  0.7
## REGIN, REGOUT setup/hold margin
#set io_dly   0.15
set io_dly   0.05

#set per200  "5.00";  # ns -> 200 MHz
#set per5000  "5000.00";  # ps -> 200 MHz
set per1000  "1000.00";  # ps -> 1000 MHz

#set dont_care   "2";
#set min_delay   "0.3";

#set clcon_clk_name "CLK"
#set cnt_clk_period "[expr {$per200*$CLK_MGN}]"
set cnt_clk_period "[expr {$per1000*$CLK_MGN}]"
set cnt_clk_period_h "[expr {$cnt_clk_period/2.0}]"

### I/O DELAY per clock speed
#set cnt_clk_delay         [expr "$per200 * $CLK_MGN * $io_dly"]
set cnt_clk_delay         [expr "$per1000 * $CLK_MGN * $io_dly"]

#-----------------------------------------------------------------------
#  Create  Clock(s)
#-----------------------------------------------------------------------
#create_clock -name clcon_clk     -period [expr "$per875 * $CLK_MGN"] [get_ports {$clcon_clk_name}]
#create_clock -name clcon_clk     -period $clcon_clk_period -waveform "0 $clcon_clk_period_h" [get_ports {$clcon_clk_name}]
create_clock -name cnt_clk       -period $cnt_clk_period   -waveform "0 $cnt_clk_period_h" [get_ports clk]

#LANE 1 RX CLOCK
#create_generated_clock  -name GC_rxck1_org       -source [get_ports I_A_L1_RX_CLKP ] -divide_by 1 [get_pins u_L1_Rswap/U_CM2X1_nand/ZN]
#create_generated_clock  -name GC_rxck1_swp  -add -source [get_ports I_A_L0_RX_CLKP ] -divide_by 1 [get_pins u_L1_Rswap/U_CM2X1_nand/ZN]


#set_clock_uncertainty -setup 0.05 [all_clocks]
set_clock_uncertainty -setup 50 [all_clocks]
#set_clock_uncertainty -hold  0.05 [all_clocks]
set_clock_uncertainty -hold  50 [all_clocks]

# -------------------------------------
#set_driving_cell -no_design_rule -lib_cell BUFFD1BWP35P140 -pin Z  [all_inputs]

set_load            0.2 [all_outputs]
set_max_transition  0.3 [current_design]
set_max_transition  0.15 -clock_path [all_clocks]
set_max_fanout 64       [current_design]
```
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 123943.png>)

## output/counter1_0/counter1_0.timing_max.rpt
```verilog
Information: Updating design information... (UID-85)

****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : counter1
Version: V-2023.12-SP5-4
Date   : Tue Jul 15 12:31:21 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: count_reg_0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: count_reg_2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  count_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)               0.00       0.00 r
  count_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)                62.79      62.79 f
  U14/Z (SC7P5T_AN2X4_CSC20L)                            15.88      78.68 f
  U13/Z (SC7P5T_ND2X3_CSC20L)                             7.13      85.80 r
  U18/Z (SC7P5T_AOA211X2_CSC20L)                         30.05     115.86 r
  count_reg_2_/D (SC7P5T_SDFFRQX4_CSC20L)                 0.00     115.86 r
  data arrival time                                                115.86

  clock cnt_clk (rise edge)                             700.00     700.00
  clock network delay (ideal)                             0.00     700.00
  clock uncertainty                                     -50.00     650.00
  count_reg_2_/CLK (SC7P5T_SDFFRQX4_CSC20L)               0.00     650.00 r
  library setup time                                    -54.03     595.97
  data required time                                               595.97
  --------------------------------------------------------------------------
  data required time                                               595.97
  data arrival time                                               -115.86
  --------------------------------------------------------------------------
  slack (MET)                                                      480.12
```
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 123753.png>)

## output/counter1_0/counter1_0.timing_min.rpt
**Hole**ì˜ ê²½ìš°ëŠ” ì‹œê°„ ê·¸ë˜í”„ìƒ ì˜¤ë¥¸ìª½ì´ê¸° ë•Œë¬¸ì— -ê°€ ë‚˜ì˜¤ë©´ violation
```verilog

****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : counter1
Version: V-2023.12-SP5-4
Date   : Tue Jul 15 12:31:21 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: count_reg_0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: count_reg_0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  count_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)               0.00       0.00 r
  count_reg_0_/Q (SC7P5T_SDFFRQX4_CSC20L)                57.03      57.03 r
  U12/Z (SC7P5T_INVX3_CSC20L)                             8.51      65.54 f
  count_reg_0_/D (SC7P5T_SDFFRQX4_CSC20L)                 0.00      65.54 f
  data arrival time                                                 65.54

  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  count_reg_0_/CLK (SC7P5T_SDFFRQX4_CSC20L)               0.00      50.00 r
  library hold time                                       3.17      53.17
  data required time                                                53.17
  --------------------------------------------------------------------------
  data required time                                                53.17
  data arrival time                                                -65.54
  --------------------------------------------------------------------------
  slack (MET)                                                       12.37
```
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 125237.png>)


## tb_gate_cnt1.v
```verilog
`timescale 1ps/1fs

module tb_gate_cnt1();

reg clk,rst;
wire [3:0] cnt1;
wire ind_cnt1;

initial begin
 clk <= 1'b1;
 rst <= 1'b0;
 #5 rst <= 1'b1;
 #5 rst <= 1'b0;
 #400 $finish;
end

counter1 GATE_CNT1(clk, rst, cnt1, ind_cnt1);

always #5 clk <= ~clk;

endmodule
```
## gate_cnt_filelist
```
./counter1_0.v
./tb_gate_cnt1.v
```
## run_gate_cnt1
```
vcs -full64 \
    -kdb \
    -debug_access+all \
    -v /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/GF22FDX_SC7P5T_116CPP_BASE_CSC20L.v \
    -v /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/prim.v \
    -f gate_cnt_filelist
./simv -verdi &
```

## ê²°ê³¼ -> Pre-Layout Simulation
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 141335.png>)
ê²°ê³¼ê°€ ë™ì¼í•˜ê²Œ ë‚˜ì˜¤ë©° ì´ìƒ ì—†ìŒì„ í™•ì¸






# Gate Level Simulation

## run_counter_xpro.dc
ìœ„ì¹˜ë¥¼ verilogë¡œ ì˜®ê¸´ í›„

```
 cp ../syn/output/counter1_xpro_0/counter1_xpro_0.v .
```

![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 145610.png>)


## counter1_xpro_0.v
```verilog
`timescale 1ps/1fs

module counter1_xpro ( clk, rst, cnt, ind_cnt );
  output [3:0] cnt;
  input clk, rst;
  output ind_cnt;
  wire   N6, N7, N8, N9, n3, n4, n5, n60, n70, n80, n90;

  SC7P5T_SDFFQX4_CSC20L count_reg_0_ ( .D(N6), .SI(n4), .SE(n4), .CLK(clk),
        .Q(cnt[0]) );
  SC7P5T_SDFFQX4_CSC20L count_reg_2_ ( .D(N8), .SI(n4), .SE(n4), .CLK(clk),
        .Q(cnt[2]) );
  SC7P5T_SDFFQX4_CSC20L count_reg_1_ ( .D(N7), .SI(n4), .SE(n4), .CLK(clk),
        .Q(cnt[1]) );
  SC7P5T_SDFFQX4_CSC20L count_reg_3_ ( .D(N9), .SI(n4), .SE(n4), .CLK(clk),
        .Q(cnt[3]) );
  SC7P5T_SDFFRQX4_CSC20L ind_cnt_reg ( .D(n80), .SI(n4), .SE(n4), .CLK(clk),
        .RESET(n3), .Q(ind_cnt) );
  SC7P5T_AO22IA1A2X1_CSC20L U12 ( .A1(n60), .A2(cnt[3]), .B1(n60), .B2(cnt[3]),
        .Z(N9) );
  SC7P5T_INVX3_CSC20L U13 ( .A(cnt[0]), .Z(N6) );
  SC7P5T_ND2X4_CSC20L U14 ( .A(n70), .B(cnt[1]), .Z(n60) );
  SC7P5T_OA22IA1A2X2_CSC20L U15 ( .A1(cnt[1]), .A2(cnt[0]), .B1(cnt[0]), .B2(
        cnt[1]), .Z(N7) );
  SC7P5T_AN2X4_CSC20L U16 ( .A(cnt[0]), .B(cnt[2]), .Z(n70) );
  SC7P5T_INVX20_CSC20L U17 ( .A(rst), .Z(n3) );
  SC7P5T_OR3X2_CSC20L U18 ( .A(cnt[2]), .B(n90), .C(cnt[3]), .Z(n5) );
  SC7P5T_INVX2_CSC20L U19 ( .A(n5), .Z(n80) );
  SC7P5T_ND2X2_CSC20L U20 ( .A(N6), .B(cnt[1]), .Z(n90) );
  SC7P5T_AOA211X2_CSC20L U21 ( .C1(cnt[0]), .C2(cnt[1]), .B(cnt[2]), .A(n60),
        .Z(N8) );
  SC7P5T_TIELOX1_CSC20L U22 ( .Z(n4) );
endmodule
```
**ë”ìš± ìì„¸í•œ ìŠ¤ì¼€ì¼ë¡œ ë³´ê¸° ìœ„í•´ 1ps/1fsë¡œ ì„¤ì •**
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 145908.png>)


## tb_gate_cnt1_xpro.v
```verilog
`timescale 1ps/1fs

module tb_gate_cnt1_xpro();

reg clk,rst;
wire [3:0] cnt1;
wire ind_cnt1;

initial begin
 clk <= 1'b1;
 rst <= 1'b0;
 #5 rst <= 1'b1;
 #5 rst <= 1'b0;
 #400 $finish;
end

counter1_xpro GATE_CNT1_XPRO(clk, rst, cnt1, ind_cnt1);

always #5 clk <= ~clk;

endmodule
```

## ê²°ê³¼ -> Gate Level Simulation

> RTL Levelì—ì„œëŠ” 0ì´ ë‚˜ì˜¨ ê°’ì´ Gate Levelì—ì„œëŠ” Xê°€ ë‚˜ì˜´
>
> ì½”ë“œì—ì„œ ì˜¤ë¥˜ê°€ ë‚˜ì˜¨ ì´ìœ ë¥¼ ì°¾ì•„ì•¼í•¨
>
> í•´ë‹¹ ì½”ë“œì˜ ê²½ìš° Xê°€ ëœ¨ê¸° ì´ì „(0ns) ì—ì„œë¶€í„° ì˜¤ë¥˜ ë°œìƒ
>
> tbìƒì˜ rstì‹œ 0ì´ˆê¸°í™” ë¶€ë¶„ì´ ì—†ê¸°ì— ë°œìƒí•œ ì˜¤ë¥˜ì¸ ê²ƒì„ í™•ì¸ ê°€ëŠ¥í•˜ë‹¤.


![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-15 152334.png>)















