// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.203667,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1491,HLS_SYN_LUT=2946,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        o_error,
        o_pc
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] o_error;
output  [31:0] o_pc;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] g_pc;
reg   [0:0] g_error;
reg   [31:0] p_ZL6g_xreg_1;
reg   [31:0] p_ZL6g_xreg_2;
reg   [31:0] p_ZL6g_xreg_3;
reg   [31:0] p_ZL6g_xreg_4;
reg   [31:0] p_ZL6g_xreg_5;
reg   [31:0] p_ZL6g_xreg_6;
reg   [31:0] p_ZL6g_xreg_7;
reg   [31:0] p_ZL6g_xreg_8;
reg   [31:0] p_ZL6g_xreg_9;
reg   [31:0] p_ZL6g_xreg_10;
reg   [31:0] p_ZL6g_xreg_11;
reg   [31:0] p_ZL6g_xreg_12;
reg   [31:0] p_ZL6g_xreg_13;
reg   [31:0] p_ZL6g_xreg_14;
reg   [31:0] p_ZL6g_xreg_15;
reg   [31:0] p_ZL6g_xreg_16;
reg   [31:0] p_ZL6g_xreg_17;
reg   [31:0] p_ZL6g_xreg_18;
reg   [31:0] p_ZL6g_xreg_19;
reg   [31:0] p_ZL6g_xreg_20;
reg   [31:0] p_ZL6g_xreg_21;
reg   [31:0] p_ZL6g_xreg_22;
reg   [31:0] p_ZL6g_xreg_23;
reg   [31:0] p_ZL6g_xreg_24;
reg   [31:0] p_ZL6g_xreg_25;
reg   [31:0] p_ZL6g_xreg_26;
reg   [31:0] p_ZL6g_xreg_27;
reg   [31:0] p_ZL6g_xreg_28;
reg   [31:0] p_ZL6g_xreg_29;
reg   [31:0] p_ZL6g_xreg_30;
reg   [31:0] p_ZL6g_xreg_31;
reg   [31:0] old_pc_reg_2036;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] op_code_fu_789_p1;
reg   [6:0] op_code_reg_2052;
wire    ap_CS_fsm_state2;
reg   [2:0] funct3_reg_2057;
reg   [6:0] funct7_reg_2062;
reg   [4:0] rd_reg_2067;
reg   [3:0] tmp7_reg_2071;
reg   [5:0] tmp_s_reg_2076;
reg   [0:0] tmp_reg_2081;
reg   [0:0] tmp_1_reg_2086;
reg   [11:0] imm_I_reg_2092;
reg   [9:0] tmp_2_reg_2099;
reg   [0:0] tmp_3_reg_2104;
reg   [7:0] tmp_5_reg_2109;
reg   [4:0] tmp_6_reg_2114;
reg   [6:0] tmp_7_reg_2119;
reg   [19:0] tmp_8_reg_2124;
wire   [31:0] source1_fu_1071_p34;
reg   [31:0] source1_reg_2129;
wire   [31:0] source2_fu_1141_p34;
reg   [31:0] source2_reg_2140;
wire   [31:0] result_1_fu_1211_p2;
reg   [31:0] result_1_reg_2155;
wire    ap_CS_fsm_state3;
wire   [31:0] select_ln96_fu_1262_p3;
wire   [31:0] select_ln91_fu_1270_p3;
wire   [31:0] select_ln86_fu_1278_p3;
wire   [31:0] select_ln81_fu_1286_p3;
wire   [31:0] select_ln76_fu_1294_p3;
wire   [31:0] select_ln71_fu_1302_p3;
wire   [31:0] add_ln64_fu_1316_p2;
wire   [31:0] add_ln59_fu_1321_p2;
wire   [2:0] select_ln113_fu_1416_p3;
reg   [2:0] select_ln113_reg_2229;
wire   [2:0] select_ln166_fu_1598_p3;
reg   [2:0] select_ln166_reg_2301;
reg   [16:0] memory_addr_8_reg_2308;
reg   [16:0] memory_addr_7_reg_2313;
reg   [16:0] memory_addr_6_reg_2318;
reg   [16:0] memory_addr_5_reg_2323;
reg   [16:0] memory_addr_4_reg_2328;
reg   [16:0] memory_addr_3_reg_2333;
wire    call_ret_execute_arithm_fu_672_ap_ready;
wire   [31:0] call_ret_execute_arithm_fu_672_imm_U_val;
wire   [0:0] call_ret_execute_arithm_fu_672_g_error;
wire    call_ret_execute_arithm_fu_672_g_error_ap_vld;
wire   [31:0] call_ret_execute_arithm_fu_672_ap_return_0;
wire   [0:0] call_ret_execute_arithm_fu_672_ap_return_1;
reg   [31:0] g_pc_new_7_reg_477;
wire   [0:0] ap_phi_mux_write_back_1_phi_fu_507_p20;
reg   [0:0] write_back_1_reg_502;
reg   [31:0] result_15_reg_538;
reg   [31:0] ap_phi_mux_g_pc_new_8_phi_fu_566_p38;
reg   [31:0] g_pc_new_8_reg_563;
wire    ap_CS_fsm_state4;
reg   [31:0] ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
reg   [31:0] p_0_0_0570_reg_607;
wire   [31:0] zext_ln154_1_fu_1667_p1;
wire   [31:0] zext_ln152_1_fu_1676_p1;
wire   [31:0] zext_ln147_1_fu_1681_p1;
wire   [31:0] zext_ln145_1_fu_1686_p1;
wire   [31:0] zext_ln143_1_fu_1691_p1;
wire   [31:0] zext_ln141_1_fu_1700_p1;
wire  signed [31:0] sext_ln133_fu_1705_p1;
wire  signed [31:0] sext_ln131_fu_1714_p1;
wire  signed [31:0] sext_ln126_fu_1719_p1;
wire  signed [31:0] sext_ln124_fu_1724_p1;
wire  signed [31:0] sext_ln122_fu_1729_p1;
wire  signed [31:0] sext_ln120_fu_1738_p1;
reg   [31:0] ap_phi_mux_g_pc_new_9_phi_fu_661_p6;
wire   [63:0] zext_ln28_fu_784_p1;
wire   [63:0] zext_ln154_fu_1436_p1;
wire   [63:0] zext_ln152_fu_1441_p1;
wire   [63:0] zext_ln147_fu_1446_p1;
wire   [63:0] zext_ln145_fu_1451_p1;
wire   [63:0] zext_ln143_fu_1456_p1;
wire   [63:0] zext_ln141_fu_1461_p1;
wire   [63:0] zext_ln137_fu_1466_p1;
wire   [63:0] zext_ln133_fu_1471_p1;
wire   [63:0] zext_ln131_fu_1476_p1;
wire   [63:0] zext_ln126_fu_1481_p1;
wire   [63:0] zext_ln124_fu_1486_p1;
wire   [63:0] zext_ln122_fu_1491_p1;
wire   [63:0] zext_ln120_fu_1496_p1;
wire   [63:0] zext_ln190_fu_1618_p1;
wire   [63:0] zext_ln186_fu_1623_p1;
wire   [63:0] zext_ln184_fu_1628_p1;
wire   [63:0] zext_ln179_fu_1633_p1;
wire   [63:0] zext_ln177_fu_1638_p1;
wire   [63:0] zext_ln175_fu_1643_p1;
wire   [63:0] zext_ln173_fu_1648_p1;
wire   [0:0] icmp_ln114_fu_1424_p2;
wire   [0:0] icmp_ln167_fu_1606_p2;
wire   [0:0] or_ln26_fu_772_p2;
wire   [31:0] tmp_18_fu_1746_p5;
wire   [31:0] tmp_17_fu_1762_p5;
wire   [31:0] tmp_16_fu_1778_p5;
wire   [31:0] tmp_15_fu_1794_p5;
wire   [31:0] tmp_14_fu_1810_p5;
wire   [31:0] tmp_13_fu_1826_p5;
wire  signed [31:0] sext_ln40_fu_1226_p1;
wire   [1:0] trunc_ln26_fu_746_p1;
wire   [0:0] icmp_ln26_fu_750_p2;
wire   [0:0] icmp_ln26_1_fu_766_p2;
wire   [16:0] lshr_ln_fu_756_p4;
wire   [4:0] source1_fu_1071_p33;
wire   [4:0] source2_fu_1141_p33;
wire   [12:0] imm_B_fu_1216_p6;
wire   [20:0] imm_J_fu_1234_p6;
wire   [0:0] grp_fu_686_p2;
wire   [31:0] grp_fu_690_p2;
wire   [0:0] grp_fu_694_p2;
wire   [0:0] grp_fu_698_p2;
wire  signed [31:0] sext_ln41_fu_1231_p1;
wire  signed [31:0] sext_ln42_fu_1244_p1;
wire   [33:0] zext_ln112_fu_1326_p1;
wire  signed [33:0] sext_ln112_fu_1329_p1;
wire   [33:0] add_ln112_fu_1332_p2;
wire   [33:0] sub_ln112_fu_1346_p2;
wire   [31:0] trunc_ln112_1_fu_1352_p4;
wire   [0:0] tmp_11_fu_1338_p3;
wire   [31:0] sub_ln112_1_fu_1362_p2;
wire   [31:0] trunc_ln112_2_fu_1368_p4;
wire   [1:0] trunc_ln113_1_fu_1390_p1;
wire   [2:0] p_and_t_fu_1394_p3;
wire   [1:0] trunc_ln113_fu_1386_p1;
wire   [2:0] sub_ln113_fu_1402_p2;
wire   [2:0] tmp_12_fu_1408_p3;
wire   [31:0] pos_1_fu_1378_p3;
wire   [11:0] tmp_4_fu_1248_p3;
wire   [33:0] zext_ln165_fu_1507_p1;
wire  signed [33:0] sext_ln165_fu_1510_p1;
wire   [33:0] add_ln165_fu_1514_p2;
wire   [33:0] sub_ln165_fu_1528_p2;
wire   [31:0] trunc_ln165_1_fu_1534_p4;
wire   [0:0] tmp_9_fu_1520_p3;
wire   [31:0] sub_ln165_1_fu_1544_p2;
wire   [31:0] trunc_ln165_2_fu_1550_p4;
wire   [1:0] trunc_ln166_1_fu_1572_p1;
wire   [2:0] p_and_t3_fu_1576_p3;
wire   [1:0] trunc_ln166_fu_1568_p1;
wire   [2:0] sub_ln166_fu_1584_p2;
wire   [2:0] tmp_10_fu_1590_p3;
wire   [31:0] pos_fu_1560_p3;
wire   [15:0] grp_fu_702_p4;
wire   [15:0] result_13_fu_1672_p1;
wire   [7:0] grp_fu_712_p4;
wire   [7:0] grp_fu_722_p4;
wire   [7:0] grp_fu_732_p4;
wire   [7:0] result_9_fu_1696_p1;
wire   [15:0] result_7_fu_1710_p1;
wire   [7:0] result_3_fu_1734_p1;
wire   [15:0] trunc_ln186_fu_1743_p1;
wire   [15:0] trunc_ln184_fu_1759_p1;
wire   [7:0] trunc_ln179_fu_1775_p1;
wire   [7:0] trunc_ln177_fu_1791_p1;
wire   [7:0] trunc_ln175_fu_1807_p1;
wire   [7:0] trunc_ln173_fu_1823_p1;
reg   [3:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_condition_423;
reg    ap_condition_426;
reg    ap_condition_363;
reg    ap_condition_367;
reg    ap_condition_371;
reg    ap_condition_374;
reg    ap_condition_378;
reg    ap_condition_381;
reg    ap_condition_384;
reg    ap_condition_387;
reg    ap_condition_390;
reg    ap_condition_393;
reg    ap_condition_396;
reg    ap_condition_399;
reg    ap_condition_403;
reg    ap_condition_1416;
reg    ap_condition_1420;
reg    ap_condition_1424;
reg    ap_condition_1428;
reg    ap_condition_1432;
reg    ap_condition_1436;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 g_pc = 32'd0;
#0 g_error = 1'd0;
#0 p_ZL6g_xreg_1 = 32'd0;
#0 p_ZL6g_xreg_2 = 32'd0;
#0 p_ZL6g_xreg_3 = 32'd0;
#0 p_ZL6g_xreg_4 = 32'd0;
#0 p_ZL6g_xreg_5 = 32'd0;
#0 p_ZL6g_xreg_6 = 32'd0;
#0 p_ZL6g_xreg_7 = 32'd0;
#0 p_ZL6g_xreg_8 = 32'd0;
#0 p_ZL6g_xreg_9 = 32'd0;
#0 p_ZL6g_xreg_10 = 32'd0;
#0 p_ZL6g_xreg_11 = 32'd0;
#0 p_ZL6g_xreg_12 = 32'd0;
#0 p_ZL6g_xreg_13 = 32'd0;
#0 p_ZL6g_xreg_14 = 32'd0;
#0 p_ZL6g_xreg_15 = 32'd0;
#0 p_ZL6g_xreg_16 = 32'd0;
#0 p_ZL6g_xreg_17 = 32'd0;
#0 p_ZL6g_xreg_18 = 32'd0;
#0 p_ZL6g_xreg_19 = 32'd0;
#0 p_ZL6g_xreg_20 = 32'd0;
#0 p_ZL6g_xreg_21 = 32'd0;
#0 p_ZL6g_xreg_22 = 32'd0;
#0 p_ZL6g_xreg_23 = 32'd0;
#0 p_ZL6g_xreg_24 = 32'd0;
#0 p_ZL6g_xreg_25 = 32'd0;
#0 p_ZL6g_xreg_26 = 32'd0;
#0 p_ZL6g_xreg_27 = 32'd0;
#0 p_ZL6g_xreg_28 = 32'd0;
#0 p_ZL6g_xreg_29 = 32'd0;
#0 p_ZL6g_xreg_30 = 32'd0;
#0 p_ZL6g_xreg_31 = 32'd0;
#0 ap_CS_fsm = 4'd1;
end

processor_execute_arithm call_ret_execute_arithm_fu_672(
    .ap_ready(call_ret_execute_arithm_fu_672_ap_ready),
    .op_code_val(op_code_reg_2052),
    .funct3_val(funct3_reg_2057),
    .funct7_val(funct7_reg_2062),
    .source1_val(source1_reg_2129),
    .source2_val(source2_reg_2140),
    .imm_I_val(imm_I_reg_2092),
    .imm_U_val(call_ret_execute_arithm_fu_672_imm_U_val),
    .old_pc_val(old_pc_reg_2036),
    .g_error(call_ret_execute_arithm_fu_672_g_error),
    .g_error_ap_vld(call_ret_execute_arithm_fu_672_g_error_ap_vld),
    .ap_return_0(call_ret_execute_arithm_fu_672_ap_return_0),
    .ap_return_1(call_ret_execute_arithm_fu_672_ap_return_1)
);

processor_mux_32_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_32_5_32_1_1_U10(
    .din0(32'd0),
    .din1(p_ZL6g_xreg_1),
    .din2(p_ZL6g_xreg_2),
    .din3(p_ZL6g_xreg_3),
    .din4(p_ZL6g_xreg_4),
    .din5(p_ZL6g_xreg_5),
    .din6(p_ZL6g_xreg_6),
    .din7(p_ZL6g_xreg_7),
    .din8(p_ZL6g_xreg_8),
    .din9(p_ZL6g_xreg_9),
    .din10(p_ZL6g_xreg_10),
    .din11(p_ZL6g_xreg_11),
    .din12(p_ZL6g_xreg_12),
    .din13(p_ZL6g_xreg_13),
    .din14(p_ZL6g_xreg_14),
    .din15(p_ZL6g_xreg_15),
    .din16(p_ZL6g_xreg_16),
    .din17(p_ZL6g_xreg_17),
    .din18(p_ZL6g_xreg_18),
    .din19(p_ZL6g_xreg_19),
    .din20(p_ZL6g_xreg_20),
    .din21(p_ZL6g_xreg_21),
    .din22(p_ZL6g_xreg_22),
    .din23(p_ZL6g_xreg_23),
    .din24(p_ZL6g_xreg_24),
    .din25(p_ZL6g_xreg_25),
    .din26(p_ZL6g_xreg_26),
    .din27(p_ZL6g_xreg_27),
    .din28(p_ZL6g_xreg_28),
    .din29(p_ZL6g_xreg_29),
    .din30(p_ZL6g_xreg_30),
    .din31(p_ZL6g_xreg_31),
    .din32(source1_fu_1071_p33),
    .dout(source1_fu_1071_p34)
);

processor_mux_32_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_32_5_32_1_1_U11(
    .din0(32'd0),
    .din1(p_ZL6g_xreg_1),
    .din2(p_ZL6g_xreg_2),
    .din3(p_ZL6g_xreg_3),
    .din4(p_ZL6g_xreg_4),
    .din5(p_ZL6g_xreg_5),
    .din6(p_ZL6g_xreg_6),
    .din7(p_ZL6g_xreg_7),
    .din8(p_ZL6g_xreg_8),
    .din9(p_ZL6g_xreg_9),
    .din10(p_ZL6g_xreg_10),
    .din11(p_ZL6g_xreg_11),
    .din12(p_ZL6g_xreg_12),
    .din13(p_ZL6g_xreg_13),
    .din14(p_ZL6g_xreg_14),
    .din15(p_ZL6g_xreg_15),
    .din16(p_ZL6g_xreg_16),
    .din17(p_ZL6g_xreg_17),
    .din18(p_ZL6g_xreg_18),
    .din19(p_ZL6g_xreg_19),
    .din20(p_ZL6g_xreg_20),
    .din21(p_ZL6g_xreg_21),
    .din22(p_ZL6g_xreg_22),
    .din23(p_ZL6g_xreg_23),
    .din24(p_ZL6g_xreg_24),
    .din25(p_ZL6g_xreg_25),
    .din26(p_ZL6g_xreg_26),
    .din27(p_ZL6g_xreg_27),
    .din28(p_ZL6g_xreg_28),
    .din29(p_ZL6g_xreg_29),
    .din30(p_ZL6g_xreg_30),
    .din31(p_ZL6g_xreg_31),
    .din32(source2_fu_1141_p33),
    .dout(source2_fu_1141_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        g_pc <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            g_pc <= ap_phi_mux_g_pc_new_9_phi_fu_661_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((or_ln26_fu_772_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | (~(funct3_reg_2057 == 3'd2) & ~(funct3_reg_2057 == 3'd0) & ~(funct3_reg_2057 == 3'd1) & ~(funct3_reg_2057 == 3'd4) & ~(funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(funct3_reg_2057 == 3'd2) & ~(funct3_reg_2057 == 3'd0) & ~(funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_2052 == 7'd35) & (icmp_ln167_fu_1606_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_2052 == 7'd3) & (icmp_ln114_fu_1424_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_2057 == 3'd3) & (op_code_reg_2052 == 7'd99)) | ((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd99)))))) begin
        g_error <= 1'd1;
    end else if ((~(op_code_reg_2052 == 7'd35) & ~(op_code_reg_2052 == 7'd3) & ~(op_code_reg_2052 == 7'd111) & ~(op_code_reg_2052 == 7'd103) & ~(op_code_reg_2052 == 7'd99) & (call_ret_execute_arithm_fu_672_g_error_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        g_error <= call_ret_execute_arithm_fu_672_g_error;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_477 <= select_ln71_fu_1302_p3;
    end else if (((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_477 <= select_ln76_fu_1294_p3;
    end else if (((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_477 <= select_ln81_fu_1286_p3;
    end else if (((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_477 <= select_ln86_fu_1278_p3;
    end else if (((funct3_reg_2057 == 3'd6) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_477 <= select_ln91_fu_1270_p3;
    end else if (((funct3_reg_2057 == 3'd7) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_477 <= select_ln96_fu_1262_p3;
    end else if (((op_code_reg_2052 == 7'd111) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_477 <= add_ln59_fu_1321_p2;
    end else if (((op_code_reg_2052 == 7'd103) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_477 <= add_ln64_fu_1316_p2;
    end else if (((~(op_code_reg_2052 == 7'd35) & ~(op_code_reg_2052 == 7'd3) & ~(op_code_reg_2052 == 7'd111) & ~(op_code_reg_2052 == 7'd103) & ~(op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_2057 == 3'd3) & (op_code_reg_2052 == 7'd99)) | ((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd99)))))) begin
        g_pc_new_7_reg_477 <= result_1_fu_1211_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_2052 == 7'd35) & ~(op_code_reg_2052 == 7'd3) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        g_pc_new_8_reg_563 <= g_pc_new_7_reg_477;
    end else if ((((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd1)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd3)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd0)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd2)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd0)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd2)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd1)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) 
    & (select_ln113_reg_2229 == 3'd3)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd0)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd2)) | ((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd0)) | ((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd2)))) begin
        g_pc_new_8_reg_563 <= result_1_reg_2155;
    end else if (((~(select_ln113_fu_1416_p3 == 3'd1) & ~(select_ln113_fu_1416_p3 == 3'd3) & ~(select_ln113_fu_1416_p3 == 3'd0) & ~(select_ln113_fu_1416_p3 == 3'd2) & (funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(select_ln113_fu_1416_p3 == 3'd1) & ~(select_ln113_fu_1416_p3 == 3'd3) & ~(select_ln113_fu_1416_p3 == 3'd0) & ~(select_ln113_fu_1416_p3 == 3'd2) & (funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(select_ln113_fu_1416_p3 == 3'd0) & ~(select_ln113_fu_1416_p3 == 3'd2) & (funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(select_ln113_fu_1416_p3 == 3'd0) & ~(select_ln113_fu_1416_p3 == 3'd2) & (funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(funct3_reg_2057 == 3'd2) & ~(funct3_reg_2057 == 3'd0) & ~(funct3_reg_2057 == 3'd1) & ~(funct3_reg_2057 == 3'd4) & ~(funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        g_pc_new_8_reg_563 <= result_1_fu_1211_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_403)) begin
            p_0_0_0570_reg_607 <= result_15_reg_538;
        end else if ((1'b1 == ap_condition_399)) begin
            p_0_0_0570_reg_607 <= sext_ln120_fu_1738_p1;
        end else if ((1'b1 == ap_condition_396)) begin
            p_0_0_0570_reg_607 <= sext_ln122_fu_1729_p1;
        end else if ((1'b1 == ap_condition_393)) begin
            p_0_0_0570_reg_607 <= sext_ln124_fu_1724_p1;
        end else if ((1'b1 == ap_condition_390)) begin
            p_0_0_0570_reg_607 <= sext_ln126_fu_1719_p1;
        end else if ((1'b1 == ap_condition_387)) begin
            p_0_0_0570_reg_607 <= sext_ln131_fu_1714_p1;
        end else if ((1'b1 == ap_condition_384)) begin
            p_0_0_0570_reg_607 <= sext_ln133_fu_1705_p1;
        end else if ((1'b1 == ap_condition_381)) begin
            p_0_0_0570_reg_607 <= zext_ln141_1_fu_1700_p1;
        end else if ((1'b1 == ap_condition_378)) begin
            p_0_0_0570_reg_607 <= zext_ln143_1_fu_1691_p1;
        end else if ((1'b1 == ap_condition_374)) begin
            p_0_0_0570_reg_607 <= zext_ln145_1_fu_1686_p1;
        end else if ((1'b1 == ap_condition_371)) begin
            p_0_0_0570_reg_607 <= zext_ln147_1_fu_1681_p1;
        end else if ((1'b1 == ap_condition_367)) begin
            p_0_0_0570_reg_607 <= zext_ln152_1_fu_1676_p1;
        end else if ((1'b1 == ap_condition_363)) begin
            p_0_0_0570_reg_607 <= zext_ln154_1_fu_1667_p1;
        end else if (((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd3))) begin
            p_0_0_0570_reg_607 <= memory_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((op_code_reg_2052 == 7'd111) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_2052 == 7'd103) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd6) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd7) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_2057 == 3'd3) & (op_code_reg_2052 == 7'd99)) | ((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd99)))))) begin
        result_15_reg_538 <= result_1_fu_1211_p2;
    end else if ((~(op_code_reg_2052 == 7'd35) & ~(op_code_reg_2052 == 7'd3) & ~(op_code_reg_2052 == 7'd111) & ~(op_code_reg_2052 == 7'd103) & ~(op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        result_15_reg_538 <= call_ret_execute_arithm_fu_672_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd6) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd7) & (op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_2057 == 3'd3) & (op_code_reg_2052 == 7'd99)) | ((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd99)))))) begin
        write_back_1_reg_502 <= 1'd0;
    end else if ((((op_code_reg_2052 == 7'd111) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_2052 == 7'd103) & (1'b1 == ap_CS_fsm_state3)))) begin
        write_back_1_reg_502 <= 1'd1;
    end else if ((~(op_code_reg_2052 == 7'd35) & ~(op_code_reg_2052 == 7'd3) & ~(op_code_reg_2052 == 7'd111) & ~(op_code_reg_2052 == 7'd103) & ~(op_code_reg_2052 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        write_back_1_reg_502 <= call_ret_execute_arithm_fu_672_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_2057 <= {{memory_q0[14:12]}};
        funct7_reg_2062 <= {{memory_q0[31:25]}};
        imm_I_reg_2092 <= {{memory_q0[31:20]}};
        op_code_reg_2052 <= op_code_fu_789_p1;
        rd_reg_2067 <= {{memory_q0[11:7]}};
        source1_reg_2129 <= source1_fu_1071_p34;
        source2_reg_2140 <= source2_fu_1141_p34;
        tmp7_reg_2071 <= {{memory_q0[11:8]}};
        tmp_1_reg_2086 <= memory_q0[32'd31];
        tmp_2_reg_2099 <= {{memory_q0[30:21]}};
        tmp_3_reg_2104 <= memory_q0[32'd20];
        tmp_5_reg_2109 <= {{memory_q0[19:12]}};
        tmp_6_reg_2114 <= {{memory_q0[11:7]}};
        tmp_7_reg_2119 <= {{memory_q0[31:25]}};
        tmp_8_reg_2124 <= {{memory_q0[31:12]}};
        tmp_reg_2081 <= memory_q0[32'd7];
        tmp_s_reg_2076 <= {{memory_q0[30:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_3_reg_2333 <= zext_ln173_fu_1648_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_4_reg_2328 <= zext_ln175_fu_1643_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_5_reg_2323 <= zext_ln177_fu_1638_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_6_reg_2318 <= zext_ln179_fu_1633_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_7_reg_2313 <= zext_ln184_fu_1628_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_8_reg_2308 <= zext_ln186_fu_1623_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        old_pc_reg_2036 <= g_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd1) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd1) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_1 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd10) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd10) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_10 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd11) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd11) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_11 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd12) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd12) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_12 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd13) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd13) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_13 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd14) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd14) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_14 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd15) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd15) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_15 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd16) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd16) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_16 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd17) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd17) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_17 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd18) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd18) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_18 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd19) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd19) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_19 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd2) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd2) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_2 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd20) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd20) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_20 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd21) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd21) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_21 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd22) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd22) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_22 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd23) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd23) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_23 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd24) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd24) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_24 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd25) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd25) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_25 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd26) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd26) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_26 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd27) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd27) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_27 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd28) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd28) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_28 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd29) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd29) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_29 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd3) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd3) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_3 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd30) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd30) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_30 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd31) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd31) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_31 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd4) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd4) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_4 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd5) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd5) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_5 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd6) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd6) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_6 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd7) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd7) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_7 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd8) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd8) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_8 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd9) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (rd_reg_2067 == 5'd9) & (op_code_reg_2052 == 7'd3))))) begin
        p_ZL6g_xreg_9 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        result_1_reg_2155 <= result_1_fu_1211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        select_ln113_reg_2229 <= select_ln113_fu_1416_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_2052 == 7'd35) & (1'b1 == ap_CS_fsm_state3))) begin
        select_ln166_reg_2301 <= select_ln166_fu_1598_p3;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((~(op_code_reg_2052 == 7'd35) & ~(op_code_reg_2052 == 7'd3) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_g_pc_new_8_phi_fu_566_p38 = g_pc_new_7_reg_477;
    end else if ((((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd1)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd3)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd0)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd2)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd0)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd2)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd1)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) 
    & (select_ln113_reg_2229 == 3'd3)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd0)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd2)) | ((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd0)) | ((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2229 == 3'd2)))) begin
        ap_phi_mux_g_pc_new_8_phi_fu_566_p38 = result_1_reg_2155;
    end else begin
        ap_phi_mux_g_pc_new_8_phi_fu_566_p38 = g_pc_new_8_reg_563;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((op_code_reg_2052 == 7'd35)) begin
            ap_phi_mux_g_pc_new_9_phi_fu_661_p6 = result_1_reg_2155;
        end else if ((1'b1 == ap_condition_426)) begin
            ap_phi_mux_g_pc_new_9_phi_fu_661_p6 = g_pc_new_7_reg_477;
        end else if ((1'b1 == ap_condition_423)) begin
            ap_phi_mux_g_pc_new_9_phi_fu_661_p6 = ap_phi_mux_g_pc_new_8_phi_fu_566_p38;
        end else begin
            ap_phi_mux_g_pc_new_9_phi_fu_661_p6 = 'bx;
        end
    end else begin
        ap_phi_mux_g_pc_new_9_phi_fu_661_p6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_403)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = result_15_reg_538;
        end else if ((1'b1 == ap_condition_399)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = sext_ln120_fu_1738_p1;
        end else if ((1'b1 == ap_condition_396)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = sext_ln122_fu_1729_p1;
        end else if ((1'b1 == ap_condition_393)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = sext_ln124_fu_1724_p1;
        end else if ((1'b1 == ap_condition_390)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = sext_ln126_fu_1719_p1;
        end else if ((1'b1 == ap_condition_387)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = sext_ln131_fu_1714_p1;
        end else if ((1'b1 == ap_condition_384)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = sext_ln133_fu_1705_p1;
        end else if ((1'b1 == ap_condition_381)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = zext_ln141_1_fu_1700_p1;
        end else if ((1'b1 == ap_condition_378)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = zext_ln143_1_fu_1691_p1;
        end else if ((1'b1 == ap_condition_374)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = zext_ln145_1_fu_1686_p1;
        end else if ((1'b1 == ap_condition_371)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = zext_ln147_1_fu_1681_p1;
        end else if ((1'b1 == ap_condition_367)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = zext_ln152_1_fu_1676_p1;
        end else if ((1'b1 == ap_condition_363)) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = zext_ln154_1_fu_1667_p1;
        end else if (((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd3))) begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = memory_q0;
        end else begin
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = p_0_0_0570_reg_607;
        end
    end else begin
        ap_phi_mux_p_0_0_0570_phi_fu_611_p38 = p_0_0_0570_reg_607;
    end
end

always @ (*) begin
    if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_3_reg_2333;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_4_reg_2328;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_5_reg_2323;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_6_reg_2318;
    end else if (((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_7_reg_2313;
    end else if (((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_8_reg_2308;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln173_fu_1648_p1;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln175_fu_1643_p1;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln177_fu_1638_p1;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln179_fu_1633_p1;
    end else if (((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln184_fu_1628_p1;
    end else if (((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln186_fu_1623_p1;
    end else if (((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd35) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln190_fu_1618_p1;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd0))) begin
        memory_address0 = zext_ln120_fu_1496_p1;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd1))) begin
        memory_address0 = zext_ln122_fu_1491_p1;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd2))) begin
        memory_address0 = zext_ln124_fu_1486_p1;
    end else if (((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd3))) begin
        memory_address0 = zext_ln126_fu_1481_p1;
    end else if (((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd0))) begin
        memory_address0 = zext_ln131_fu_1476_p1;
    end else if (((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd2))) begin
        memory_address0 = zext_ln133_fu_1471_p1;
    end else if (((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln137_fu_1466_p1;
    end else if (((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd0))) begin
        memory_address0 = zext_ln141_fu_1461_p1;
    end else if (((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd1))) begin
        memory_address0 = zext_ln143_fu_1456_p1;
    end else if (((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd2))) begin
        memory_address0 = zext_ln145_fu_1451_p1;
    end else if (((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd3))) begin
        memory_address0 = zext_ln147_fu_1446_p1;
    end else if (((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd0))) begin
        memory_address0 = zext_ln152_fu_1441_p1;
    end else if (((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd2))) begin
        memory_address0 = zext_ln154_fu_1436_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln28_fu_784_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd35) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 
    == 3'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd1)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd3)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd0)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd2)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state3)) 
    | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_fu_1598_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd0)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd2)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd1)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd3)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd0)) | ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd2)) | ((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd0)) | ((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 
    == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1416_p3 == 3'd2)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((op_code_reg_2052 == 7'd35)) begin
        if ((1'b1 == ap_condition_1436)) begin
            memory_d0 = tmp_13_fu_1826_p5;
        end else if ((1'b1 == ap_condition_1432)) begin
            memory_d0 = tmp_14_fu_1810_p5;
        end else if ((1'b1 == ap_condition_1428)) begin
            memory_d0 = tmp_15_fu_1794_p5;
        end else if ((1'b1 == ap_condition_1424)) begin
            memory_d0 = tmp_16_fu_1778_p5;
        end else if ((1'b1 == ap_condition_1420)) begin
            memory_d0 = tmp_17_fu_1762_p5;
        end else if ((1'b1 == ap_condition_1416)) begin
            memory_d0 = tmp_18_fu_1746_p5;
        end else if (((funct3_reg_2057 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
            memory_d0 = source2_reg_2140;
        end else begin
            memory_d0 = 'bx;
        end
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((funct3_reg_2057 == 3'd2) & (op_code_reg_2052 == 7'd35) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd35) & (select_ln166_reg_2301 == 3'd2) & (1'b1 == ap_CS_fsm_state4)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln112_fu_1332_p2 = ($signed(zext_ln112_fu_1326_p1) + $signed(sext_ln112_fu_1329_p1));

assign add_ln165_fu_1514_p2 = ($signed(zext_ln165_fu_1507_p1) + $signed(sext_ln165_fu_1510_p1));

assign add_ln59_fu_1321_p2 = ($signed(old_pc_reg_2036) + $signed(sext_ln42_fu_1244_p1));

assign add_ln64_fu_1316_p2 = ($signed(source1_reg_2129) + $signed(sext_ln41_fu_1231_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_condition_1416 = ((funct3_reg_2057 == 3'd1) & (select_ln166_reg_2301 == 3'd2) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1420 = ((funct3_reg_2057 == 3'd1) & (select_ln166_reg_2301 == 3'd0) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1424 = ((funct3_reg_2057 == 3'd0) & (select_ln166_reg_2301 == 3'd3) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1428 = ((funct3_reg_2057 == 3'd0) & (select_ln166_reg_2301 == 3'd2) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1432 = ((funct3_reg_2057 == 3'd0) & (select_ln166_reg_2301 == 3'd1) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1436 = ((funct3_reg_2057 == 3'd0) & (select_ln166_reg_2301 == 3'd0) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_363 = ((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd2));
end

always @ (*) begin
    ap_condition_367 = ((funct3_reg_2057 == 3'd5) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd0));
end

always @ (*) begin
    ap_condition_371 = ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd3));
end

always @ (*) begin
    ap_condition_374 = ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd2));
end

always @ (*) begin
    ap_condition_378 = ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd1));
end

always @ (*) begin
    ap_condition_381 = ((funct3_reg_2057 == 3'd4) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd0));
end

always @ (*) begin
    ap_condition_384 = ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd2));
end

always @ (*) begin
    ap_condition_387 = ((funct3_reg_2057 == 3'd1) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd0));
end

always @ (*) begin
    ap_condition_390 = ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd3));
end

always @ (*) begin
    ap_condition_393 = ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd2));
end

always @ (*) begin
    ap_condition_396 = ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd1));
end

always @ (*) begin
    ap_condition_399 = ((funct3_reg_2057 == 3'd0) & (op_code_reg_2052 == 7'd3) & (select_ln113_reg_2229 == 3'd0));
end

always @ (*) begin
    ap_condition_403 = (~(op_code_reg_2052 == 7'd35) & ~(op_code_reg_2052 == 7'd3) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1));
end

always @ (*) begin
    ap_condition_423 = ((~(op_code_reg_2052 == 7'd35) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd1)) | (~(op_code_reg_2052 == 7'd35) & (op_code_reg_2052 == 7'd3)));
end

always @ (*) begin
    ap_condition_426 = (~(op_code_reg_2052 == 7'd35) & ~(op_code_reg_2052 == 7'd3) & (ap_phi_mux_write_back_1_phi_fu_507_p20 == 1'd0));
end

assign ap_phi_mux_write_back_1_phi_fu_507_p20 = write_back_1_reg_502;

assign call_ret_execute_arithm_fu_672_imm_U_val = {{tmp_8_reg_2124}, {12'd0}};

assign grp_fu_686_p2 = ((source1_reg_2129 < source2_reg_2140) ? 1'b1 : 1'b0);

assign grp_fu_690_p2 = ($signed(old_pc_reg_2036) + $signed(sext_ln40_fu_1226_p1));

assign grp_fu_694_p2 = (($signed(source1_reg_2129) < $signed(source2_reg_2140)) ? 1'b1 : 1'b0);

assign grp_fu_698_p2 = ((source1_reg_2129 == source2_reg_2140) ? 1'b1 : 1'b0);

assign grp_fu_702_p4 = {{memory_q0[31:16]}};

assign grp_fu_712_p4 = {{memory_q0[31:24]}};

assign grp_fu_722_p4 = {{memory_q0[23:16]}};

assign grp_fu_732_p4 = {{memory_q0[15:8]}};

assign icmp_ln114_fu_1424_p2 = ((pos_1_fu_1378_p3 > 32'd102399) ? 1'b1 : 1'b0);

assign icmp_ln167_fu_1606_p2 = ((pos_fu_1560_p3 > 32'd102399) ? 1'b1 : 1'b0);

assign icmp_ln26_1_fu_766_p2 = ((g_pc > 32'd409599) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_750_p2 = ((trunc_ln26_fu_746_p1 != 2'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1216_p6 = {{{{{tmp_1_reg_2086}, {tmp_reg_2081}}, {tmp_s_reg_2076}}, {tmp7_reg_2071}}, {1'd0}};

assign imm_J_fu_1234_p6 = {{{{{tmp_1_reg_2086}, {tmp_5_reg_2109}}, {tmp_3_reg_2104}}, {tmp_2_reg_2099}}, {1'd0}};

assign lshr_ln_fu_756_p4 = {{g_pc[18:2]}};

assign o_error = g_error;

assign o_pc = ap_phi_mux_g_pc_new_9_phi_fu_661_p6;

assign op_code_fu_789_p1 = memory_q0[6:0];

assign or_ln26_fu_772_p2 = (icmp_ln26_fu_750_p2 | icmp_ln26_1_fu_766_p2);

assign p_and_t3_fu_1576_p3 = {{1'd0}, {trunc_ln166_1_fu_1572_p1}};

assign p_and_t_fu_1394_p3 = {{1'd0}, {trunc_ln113_1_fu_1390_p1}};

assign pos_1_fu_1378_p3 = ((tmp_11_fu_1338_p3[0:0] == 1'b1) ? sub_ln112_1_fu_1362_p2 : trunc_ln112_2_fu_1368_p4);

assign pos_fu_1560_p3 = ((tmp_9_fu_1520_p3[0:0] == 1'b1) ? sub_ln165_1_fu_1544_p2 : trunc_ln165_2_fu_1550_p4);

assign result_13_fu_1672_p1 = memory_q0[15:0];

assign result_1_fu_1211_p2 = (old_pc_reg_2036 + 32'd4);

assign result_3_fu_1734_p1 = memory_q0[7:0];

assign result_7_fu_1710_p1 = memory_q0[15:0];

assign result_9_fu_1696_p1 = memory_q0[7:0];

assign select_ln113_fu_1416_p3 = ((tmp_11_fu_1338_p3[0:0] == 1'b1) ? sub_ln113_fu_1402_p2 : tmp_12_fu_1408_p3);

assign select_ln166_fu_1598_p3 = ((tmp_9_fu_1520_p3[0:0] == 1'b1) ? sub_ln166_fu_1584_p2 : tmp_10_fu_1590_p3);

assign select_ln71_fu_1302_p3 = ((grp_fu_698_p2[0:0] == 1'b1) ? grp_fu_690_p2 : result_1_fu_1211_p2);

assign select_ln76_fu_1294_p3 = ((grp_fu_698_p2[0:0] == 1'b1) ? result_1_fu_1211_p2 : grp_fu_690_p2);

assign select_ln81_fu_1286_p3 = ((grp_fu_694_p2[0:0] == 1'b1) ? grp_fu_690_p2 : result_1_fu_1211_p2);

assign select_ln86_fu_1278_p3 = ((grp_fu_694_p2[0:0] == 1'b1) ? result_1_fu_1211_p2 : grp_fu_690_p2);

assign select_ln91_fu_1270_p3 = ((grp_fu_686_p2[0:0] == 1'b1) ? grp_fu_690_p2 : result_1_fu_1211_p2);

assign select_ln96_fu_1262_p3 = ((grp_fu_686_p2[0:0] == 1'b1) ? result_1_fu_1211_p2 : grp_fu_690_p2);

assign sext_ln112_fu_1329_p1 = $signed(imm_I_reg_2092);

assign sext_ln120_fu_1738_p1 = $signed(result_3_fu_1734_p1);

assign sext_ln122_fu_1729_p1 = $signed(grp_fu_732_p4);

assign sext_ln124_fu_1724_p1 = $signed(grp_fu_722_p4);

assign sext_ln126_fu_1719_p1 = $signed(grp_fu_712_p4);

assign sext_ln131_fu_1714_p1 = $signed(result_7_fu_1710_p1);

assign sext_ln133_fu_1705_p1 = $signed(grp_fu_702_p4);

assign sext_ln165_fu_1510_p1 = $signed(tmp_4_fu_1248_p3);

assign sext_ln40_fu_1226_p1 = $signed(imm_B_fu_1216_p6);

assign sext_ln41_fu_1231_p1 = $signed(imm_I_reg_2092);

assign sext_ln42_fu_1244_p1 = $signed(imm_J_fu_1234_p6);

assign source1_fu_1071_p33 = {{memory_q0[19:15]}};

assign source2_fu_1141_p33 = {{memory_q0[24:20]}};

assign sub_ln112_1_fu_1362_p2 = (32'd0 - trunc_ln112_1_fu_1352_p4);

assign sub_ln112_fu_1346_p2 = (34'd0 - add_ln112_fu_1332_p2);

assign sub_ln113_fu_1402_p2 = (3'd0 - p_and_t_fu_1394_p3);

assign sub_ln165_1_fu_1544_p2 = (32'd0 - trunc_ln165_1_fu_1534_p4);

assign sub_ln165_fu_1528_p2 = (34'd0 - add_ln165_fu_1514_p2);

assign sub_ln166_fu_1584_p2 = (3'd0 - p_and_t3_fu_1576_p3);

assign tmp_10_fu_1590_p3 = {{1'd0}, {trunc_ln166_fu_1568_p1}};

assign tmp_11_fu_1338_p3 = add_ln112_fu_1332_p2[32'd33];

assign tmp_12_fu_1408_p3 = {{1'd0}, {trunc_ln113_fu_1386_p1}};

assign tmp_13_fu_1826_p5 = {{memory_q0[31:8]}, {trunc_ln173_fu_1823_p1}};

assign tmp_14_fu_1810_p5 = {{memory_q0[31:16]}, {trunc_ln175_fu_1807_p1}, {memory_q0[7:0]}};

assign tmp_15_fu_1794_p5 = {{memory_q0[31:24]}, {trunc_ln177_fu_1791_p1}, {memory_q0[15:0]}};

assign tmp_16_fu_1778_p5 = {{trunc_ln179_fu_1775_p1}, {memory_q0[23:0]}};

assign tmp_17_fu_1762_p5 = {{memory_q0[31:16]}, {trunc_ln184_fu_1759_p1}};

assign tmp_18_fu_1746_p5 = {{trunc_ln186_fu_1743_p1}, {memory_q0[15:0]}};

assign tmp_4_fu_1248_p3 = {{tmp_7_reg_2119}, {tmp_6_reg_2114}};

assign tmp_9_fu_1520_p3 = add_ln165_fu_1514_p2[32'd33];

assign trunc_ln112_1_fu_1352_p4 = {{sub_ln112_fu_1346_p2[33:2]}};

assign trunc_ln112_2_fu_1368_p4 = {{add_ln112_fu_1332_p2[33:2]}};

assign trunc_ln113_1_fu_1390_p1 = sub_ln112_fu_1346_p2[1:0];

assign trunc_ln113_fu_1386_p1 = add_ln112_fu_1332_p2[1:0];

assign trunc_ln165_1_fu_1534_p4 = {{sub_ln165_fu_1528_p2[33:2]}};

assign trunc_ln165_2_fu_1550_p4 = {{add_ln165_fu_1514_p2[33:2]}};

assign trunc_ln166_1_fu_1572_p1 = sub_ln165_fu_1528_p2[1:0];

assign trunc_ln166_fu_1568_p1 = add_ln165_fu_1514_p2[1:0];

assign trunc_ln173_fu_1823_p1 = source2_reg_2140[7:0];

assign trunc_ln175_fu_1807_p1 = source2_reg_2140[7:0];

assign trunc_ln177_fu_1791_p1 = source2_reg_2140[7:0];

assign trunc_ln179_fu_1775_p1 = source2_reg_2140[7:0];

assign trunc_ln184_fu_1759_p1 = source2_reg_2140[15:0];

assign trunc_ln186_fu_1743_p1 = source2_reg_2140[15:0];

assign trunc_ln26_fu_746_p1 = g_pc[1:0];

assign zext_ln112_fu_1326_p1 = source1_reg_2129;

assign zext_ln120_fu_1496_p1 = pos_1_fu_1378_p3;

assign zext_ln122_fu_1491_p1 = pos_1_fu_1378_p3;

assign zext_ln124_fu_1486_p1 = pos_1_fu_1378_p3;

assign zext_ln126_fu_1481_p1 = pos_1_fu_1378_p3;

assign zext_ln131_fu_1476_p1 = pos_1_fu_1378_p3;

assign zext_ln133_fu_1471_p1 = pos_1_fu_1378_p3;

assign zext_ln137_fu_1466_p1 = pos_1_fu_1378_p3;

assign zext_ln141_1_fu_1700_p1 = result_9_fu_1696_p1;

assign zext_ln141_fu_1461_p1 = pos_1_fu_1378_p3;

assign zext_ln143_1_fu_1691_p1 = grp_fu_732_p4;

assign zext_ln143_fu_1456_p1 = pos_1_fu_1378_p3;

assign zext_ln145_1_fu_1686_p1 = grp_fu_722_p4;

assign zext_ln145_fu_1451_p1 = pos_1_fu_1378_p3;

assign zext_ln147_1_fu_1681_p1 = grp_fu_712_p4;

assign zext_ln147_fu_1446_p1 = pos_1_fu_1378_p3;

assign zext_ln152_1_fu_1676_p1 = result_13_fu_1672_p1;

assign zext_ln152_fu_1441_p1 = pos_1_fu_1378_p3;

assign zext_ln154_1_fu_1667_p1 = grp_fu_702_p4;

assign zext_ln154_fu_1436_p1 = pos_1_fu_1378_p3;

assign zext_ln165_fu_1507_p1 = source1_reg_2129;

assign zext_ln173_fu_1648_p1 = pos_fu_1560_p3;

assign zext_ln175_fu_1643_p1 = pos_fu_1560_p3;

assign zext_ln177_fu_1638_p1 = pos_fu_1560_p3;

assign zext_ln179_fu_1633_p1 = pos_fu_1560_p3;

assign zext_ln184_fu_1628_p1 = pos_fu_1560_p3;

assign zext_ln186_fu_1623_p1 = pos_fu_1560_p3;

assign zext_ln190_fu_1618_p1 = pos_fu_1560_p3;

assign zext_ln28_fu_784_p1 = lshr_ln_fu_756_p4;

endmodule //processor
