// Seed: 2943130950
module module_0 #(
    parameter id_13 = 32'd87
) (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  uwire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  _id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
  generate
    wire id_19;
    ;
  endgenerate
  assign id_7 = 1;
  assign id_3 = id_8;
  logic [id_13 : {  1 'b0 {  -1 'b0 }  }] id_20;
  assign id_14 = id_6;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
