Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jan 21 12:01:25 2026
| Host         : LAPTOP-JJKUOBKD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                                Violations  
-------  --------  ---------------------------------------------------------  ----------  
SYNTH-5  Warning   Mapped onto distributed RAM because of timing constraints  20          
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal                 5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 3 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (10)
--------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.174        0.000                      0                 4134        0.137        0.000                      0                 4134        3.000        0.000                       0                   792  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
sys_clk_pin            {0.000 5.000}      10.000          100.000         
  clk_25MHz_clk_25MHz  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25MHz   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  1.174        0.000                      0                 3973        0.147        0.000                      0                 3973        3.000        0.000                       0                   721  
  clk_25MHz_clk_25MHz       28.273        0.000                      0                  113        0.163        0.000                      0                  113       19.500        0.000                       0                    68  
  clkfbout_clk_25MHz                                                                                                                                                    12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25MHz_clk_25MHz  sys_clk_pin                3.889        0.000                      0                   12        0.233        0.000                      0                   12  
sys_clk_pin          clk_25MHz_clk_25MHz        3.675        0.000                      0                   78        0.137        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_25MHz_clk_25MHz                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 calculator/deltaDistY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/y_part_reg_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.841ns (37.876%)  route 3.020ns (62.124%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.570     4.487    calculator/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  calculator/deltaDistY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.005 r  calculator/deltaDistY_reg[5]/Q
                         net (fo=5, routed)           2.251     7.257    calculator/deltaDistY[5]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.381 r  calculator/y_part_reg_reg_i_17/O
                         net (fo=1, routed)           0.000     7.381    calculator/y_part_reg_reg_i_17_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.914 r  calculator/y_part_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.914    calculator/y_part_reg_reg_i_2_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  calculator/distance_final_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    calculator/distance_final_reg_reg[11]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  calculator/distance_final_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.148    calculator/distance_final_reg_reg[15]_i_1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  calculator/distance_final_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.265    calculator/distance_final_reg_reg[19]_i_1_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.580 r  calculator/y_part_reg_reg_i_1/O[3]
                         net (fo=2, routed)           0.768     9.348    calculator/y_part_reg_reg_i_1_n_4
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.537    14.304    calculator/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/CLK
                         clock pessimism              0.158    14.462    
                         clock uncertainty           -0.035    14.426    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.905    10.521    calculator/y_part_reg_reg
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 calculator/rayDirY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/deltaDistY_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.450ns (28.510%)  route 6.143ns (71.490%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.568     4.485    calculator/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  calculator/rayDirY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456     4.941 f  calculator/rayDirY_reg[0]/Q
                         net (fo=1, routed)           0.682     5.624    calculator/rayDirY_reg_n_0_[0]
    SLICE_X42Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.748 r  calculator/deltaDistY[23]_i_30/O
                         net (fo=1, routed)           0.330     6.078    calculator/deltaDistY[23]_i_30_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     6.720 r  calculator/deltaDistY_reg[23]_i_24/O[3]
                         net (fo=35, routed)          1.494     8.214    calculator/abs_full_y0[4]
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.300     8.514 r  calculator/deltaDistY[20]_i_8/O
                         net (fo=137, routed)         1.260     9.773    calculator/sel[2]
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.354    10.127 r  calculator/p_0_out_inferred__1/deltaDistY[20]_i_6/O
                         net (fo=7, routed)           1.080    11.208    calculator/p_0_out_inferred__1/deltaDistY[20]_i_6_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I1_O)        0.326    11.534 r  calculator/p_0_out_inferred__1/deltaDistY[15]_i_16/O
                         net (fo=1, routed)           0.502    12.035    calculator/p_0_out_inferred__1/deltaDistY[15]_i_16_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.159 r  calculator/p_0_out_inferred__1/deltaDistY[15]_i_5/O
                         net (fo=1, routed)           0.795    12.955    calculator/p_0_out_inferred__1/deltaDistY[15]_i_5_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  calculator/p_0_out_inferred__1/deltaDistY[15]_i_1/O
                         net (fo=1, routed)           0.000    13.079    calculator/p_0_out_inferred__1/deltaDistY[15]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  calculator/deltaDistY_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.433    14.200    calculator/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  calculator/deltaDistY_reg[15]/C
                         clock pessimism              0.150    14.350    
                         clock uncertainty           -0.035    14.314    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)        0.029    14.343    calculator/deltaDistY_reg[15]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 calculator/deltaDistY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/y_part_reg_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.765ns (36.960%)  route 3.010ns (63.040%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.570     4.487    calculator/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  calculator/deltaDistY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.005 r  calculator/deltaDistY_reg[5]/Q
                         net (fo=5, routed)           2.251     7.257    calculator/deltaDistY[5]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.381 r  calculator/y_part_reg_reg_i_17/O
                         net (fo=1, routed)           0.000     7.381    calculator/y_part_reg_reg_i_17_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.914 r  calculator/y_part_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.914    calculator/y_part_reg_reg_i_2_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  calculator/distance_final_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    calculator/distance_final_reg_reg[11]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  calculator/distance_final_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.148    calculator/distance_final_reg_reg[15]_i_1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  calculator/distance_final_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.265    calculator/distance_final_reg_reg[19]_i_1_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.504 r  calculator/y_part_reg_reg_i_1/O[2]
                         net (fo=2, routed)           0.759     9.263    calculator/y_part_reg_reg_i_1_n_5
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.537    14.304    calculator/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/CLK
                         clock pessimism              0.158    14.462    
                         clock uncertainty           -0.035    14.426    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.899    10.527    calculator/y_part_reg_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 calculator/deltaDistY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/y_part_reg_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.745ns (36.612%)  route 3.021ns (63.388%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.570     4.487    calculator/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  calculator/deltaDistY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.005 r  calculator/deltaDistY_reg[5]/Q
                         net (fo=5, routed)           2.251     7.257    calculator/deltaDistY[5]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.381 r  calculator/y_part_reg_reg_i_17/O
                         net (fo=1, routed)           0.000     7.381    calculator/y_part_reg_reg_i_17_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.914 r  calculator/y_part_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.914    calculator/y_part_reg_reg_i_2_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  calculator/distance_final_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    calculator/distance_final_reg_reg[11]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  calculator/distance_final_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.148    calculator/distance_final_reg_reg[15]_i_1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  calculator/distance_final_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.265    calculator/distance_final_reg_reg[19]_i_1_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.484 r  calculator/y_part_reg_reg_i_1/O[0]
                         net (fo=2, routed)           0.770     9.254    calculator/y_part_reg_reg_i_1_n_7
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.537    14.304    calculator/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/CLK
                         clock pessimism              0.158    14.462    
                         clock uncertainty           -0.035    14.426    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.893    10.533    calculator/y_part_reg_reg
  -------------------------------------------------------------------
                         required time                         10.533    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 calculator/deltaDistY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/y_part_reg_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.849ns (39.094%)  route 2.881ns (60.906%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.570     4.487    calculator/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  calculator/deltaDistY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.005 r  calculator/deltaDistY_reg[5]/Q
                         net (fo=5, routed)           2.251     7.257    calculator/deltaDistY[5]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.381 r  calculator/y_part_reg_reg_i_17/O
                         net (fo=1, routed)           0.000     7.381    calculator/y_part_reg_reg_i_17_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.914 r  calculator/y_part_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.914    calculator/y_part_reg_reg_i_2_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  calculator/distance_final_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    calculator/distance_final_reg_reg[11]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  calculator/distance_final_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.148    calculator/distance_final_reg_reg[15]_i_1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  calculator/distance_final_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.265    calculator/distance_final_reg_reg[19]_i_1_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.588 r  calculator/y_part_reg_reg_i_1/O[1]
                         net (fo=2, routed)           0.629     9.217    calculator/y_part_reg_reg_i_1_n_6
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.537    14.304    calculator/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/CLK
                         clock pessimism              0.158    14.462    
                         clock uncertainty           -0.035    14.426    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.904    10.522    calculator/y_part_reg_reg
  -------------------------------------------------------------------
                         required time                         10.522    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 calculator/deltaDistY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/y_part_reg_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.665ns (36.035%)  route 2.955ns (63.965%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.570     4.487    calculator/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  calculator/deltaDistY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.005 r  calculator/deltaDistY_reg[5]/Q
                         net (fo=5, routed)           2.251     7.257    calculator/deltaDistY[5]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.381 r  calculator/y_part_reg_reg_i_17/O
                         net (fo=1, routed)           0.000     7.381    calculator/y_part_reg_reg_i_17_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.914 r  calculator/y_part_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.914    calculator/y_part_reg_reg_i_2_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  calculator/distance_final_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    calculator/distance_final_reg_reg[11]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  calculator/distance_final_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.148    calculator/distance_final_reg_reg[15]_i_1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.404 r  calculator/distance_final_reg_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.704     9.108    calculator/distance_final_reg_reg[19]_i_1_n_5
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.537    14.304    calculator/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/CLK
                         clock pessimism              0.158    14.462    
                         clock uncertainty           -0.035    14.426    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.899    10.527    calculator/y_part_reg_reg
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 calculator/deltaDistY_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/sideDistY_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 4.483ns (52.644%)  route 4.033ns (47.356%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.548     4.465    calculator/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  calculator/deltaDistY_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     4.983 r  calculator/deltaDistY_reg[12]/Q
                         net (fo=5, routed)           2.324     7.307    calculator/deltaDistY[12]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      3.841    11.148 r  calculator/sideDistY1/P[20]
                         net (fo=1, routed)           1.708    12.857    calculator/world_map/sideDistY_reg[15][12]
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.981 r  calculator/world_map/sideDistY[12]_i_1/O
                         net (fo=1, routed)           0.000    12.981    calculator/p_1_in[12]
    SLICE_X30Y37         FDRE                                         r  calculator/sideDistY_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.441    14.209    calculator/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  calculator/sideDistY_reg[12]/C
                         clock pessimism              0.150    14.358    
                         clock uncertainty           -0.035    14.323    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.081    14.404    calculator/sideDistY_reg[12]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 calculator/deltaDistY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/y_part_reg_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 1.746ns (38.319%)  route 2.810ns (61.681%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.570     4.487    calculator/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  calculator/deltaDistY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.005 r  calculator/deltaDistY_reg[5]/Q
                         net (fo=5, routed)           2.251     7.257    calculator/deltaDistY[5]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.381 r  calculator/y_part_reg_reg_i_17/O
                         net (fo=1, routed)           0.000     7.381    calculator/y_part_reg_reg_i_17_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.914 r  calculator/y_part_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.914    calculator/y_part_reg_reg_i_2_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  calculator/distance_final_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    calculator/distance_final_reg_reg[11]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  calculator/distance_final_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.148    calculator/distance_final_reg_reg[15]_i_1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.485 r  calculator/distance_final_reg_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.559     9.044    calculator/distance_final_reg_reg[19]_i_1_n_6
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.537    14.304    calculator/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/CLK
                         clock pessimism              0.158    14.462    
                         clock uncertainty           -0.035    14.426    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.904    10.522    calculator/y_part_reg_reg
  -------------------------------------------------------------------
                         required time                         10.522    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 calculator/deltaDistY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/y_part_reg_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.740ns (38.196%)  route 2.815ns (61.804%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.570     4.487    calculator/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  calculator/deltaDistY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.005 r  calculator/deltaDistY_reg[5]/Q
                         net (fo=5, routed)           2.251     7.257    calculator/deltaDistY[5]
    SLICE_X50Y37         LUT5 (Prop_lut5_I1_O)        0.124     7.381 r  calculator/y_part_reg_reg_i_17/O
                         net (fo=1, routed)           0.000     7.381    calculator/y_part_reg_reg_i_17_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.914 r  calculator/y_part_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.914    calculator/y_part_reg_reg_i_2_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  calculator/distance_final_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    calculator/distance_final_reg_reg[11]_i_1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  calculator/distance_final_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.148    calculator/distance_final_reg_reg[15]_i_1_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.479 r  calculator/distance_final_reg_reg[19]_i_1/O[3]
                         net (fo=3, routed)           0.564     9.043    calculator/distance_final_reg_reg[19]_i_1_n_4
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.537    14.304    calculator/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  calculator/y_part_reg_reg/CLK
                         clock pessimism              0.158    14.462    
                         clock uncertainty           -0.035    14.426    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.905    10.521    calculator/y_part_reg_reg
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 calculator/deltaDistY_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calculator/sideDistY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 4.483ns (53.322%)  route 3.924ns (46.678%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.548     4.465    calculator/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  calculator/deltaDistY_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     4.983 r  calculator/deltaDistY_reg[12]/Q
                         net (fo=5, routed)           2.324     7.307    calculator/deltaDistY[12]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841    11.148 r  calculator/sideDistY1/P[10]
                         net (fo=1, routed)           1.600    12.748    calculator/world_map/sideDistY_reg[15][2]
    SLICE_X28Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.872 r  calculator/world_map/sideDistY[2]_i_1/O
                         net (fo=1, routed)           0.000    12.872    calculator/p_1_in[2]
    SLICE_X28Y37         FDRE                                         r  calculator/sideDistY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.443    14.211    calculator/clk_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  calculator/sideDistY_reg[2]/C
                         clock pessimism              0.150    14.360    
                         clock uncertainty           -0.035    14.325    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.031    14.356    calculator/sideDistY_reg[2]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  1.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 calculator/lighting_factor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_colour_buffer_1_reg_384_511_1_1/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.366%)  route 0.163ns (53.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.560     1.536    calculator/clk_IBUF_BUFG
    SLICE_X47Y36         FDRE                                         r  calculator/lighting_factor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  calculator/lighting_factor_reg[1]/Q
                         net (fo=41, routed)          0.163     1.840    mem_colour_buffer_1_reg_384_511_1_1/D
    SLICE_X46Y36         RAMD64E                                      r  mem_colour_buffer_1_reg_384_511_1_1/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.829     1.892    mem_colour_buffer_1_reg_384_511_1_1/WCLK
    SLICE_X46Y36         RAMD64E                                      r  mem_colour_buffer_1_reg_384_511_1_1/SP.LOW/CLK
                         clock pessimism             -0.343     1.549    
    SLICE_X46Y36         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.693    mem_colour_buffer_1_reg_384_511_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 state_machine/switchState_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/FSM_onehot_S_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.561     1.537    state_machine/clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  state_machine/switchState_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  state_machine/switchState_d_reg/Q
                         net (fo=3, routed)           0.102     1.780    state_machine/switchState_d
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.048     1.828 r  state_machine/FSM_onehot_S_current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    state_machine/FSM_onehot_S_current[2]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  state_machine/FSM_onehot_S_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.831     1.894    state_machine/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  state_machine/FSM_onehot_S_current_reg[2]/C
                         clock pessimism             -0.344     1.550    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.131     1.681    state_machine/FSM_onehot_S_current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 state_machine/switchState_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/FSM_onehot_S_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.561     1.537    state_machine/clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  state_machine/switchState_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  state_machine/switchState_d_reg/Q
                         net (fo=3, routed)           0.102     1.780    state_machine/switchState_d
    SLICE_X42Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.825 r  state_machine/FSM_onehot_S_current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    state_machine/FSM_onehot_S_current[1]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  state_machine/FSM_onehot_S_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.831     1.894    state_machine/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  state_machine/FSM_onehot_S_current_reg[1]/C
                         clock pessimism             -0.344     1.550    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     1.671    state_machine/FSM_onehot_S_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 counter/ray_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tex_coords_buffer_1_reg_128_191_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.937%)  route 0.334ns (67.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.561     1.537    counter/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  counter/ray_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  counter/ray_index_reg[0]/Q
                         net (fo=530, routed)         0.334     2.035    tex_coords_buffer_1_reg_128_191_0_2/ADDRD0
    SLICE_X38Y36         RAMD64E                                      r  tex_coords_buffer_1_reg_128_191_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.827     1.890    tex_coords_buffer_1_reg_128_191_0_2/WCLK
    SLICE_X38Y36         RAMD64E                                      r  tex_coords_buffer_1_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.321     1.569    
    SLICE_X38Y36         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.879    tex_coords_buffer_1_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 counter/ray_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tex_coords_buffer_1_reg_128_191_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.937%)  route 0.334ns (67.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.561     1.537    counter/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  counter/ray_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  counter/ray_index_reg[0]/Q
                         net (fo=530, routed)         0.334     2.035    tex_coords_buffer_1_reg_128_191_0_2/ADDRD0
    SLICE_X38Y36         RAMD64E                                      r  tex_coords_buffer_1_reg_128_191_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.827     1.890    tex_coords_buffer_1_reg_128_191_0_2/WCLK
    SLICE_X38Y36         RAMD64E                                      r  tex_coords_buffer_1_reg_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.321     1.569    
    SLICE_X38Y36         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.879    tex_coords_buffer_1_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 counter/ray_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tex_coords_buffer_1_reg_128_191_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.937%)  route 0.334ns (67.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.561     1.537    counter/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  counter/ray_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  counter/ray_index_reg[0]/Q
                         net (fo=530, routed)         0.334     2.035    tex_coords_buffer_1_reg_128_191_0_2/ADDRD0
    SLICE_X38Y36         RAMD64E                                      r  tex_coords_buffer_1_reg_128_191_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.827     1.890    tex_coords_buffer_1_reg_128_191_0_2/WCLK
    SLICE_X38Y36         RAMD64E                                      r  tex_coords_buffer_1_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.321     1.569    
    SLICE_X38Y36         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.879    tex_coords_buffer_1_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 counter/ray_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tex_coords_buffer_1_reg_128_191_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.937%)  route 0.334ns (67.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.561     1.537    counter/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  counter/ray_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  counter/ray_index_reg[0]/Q
                         net (fo=530, routed)         0.334     2.035    tex_coords_buffer_1_reg_128_191_0_2/ADDRD0
    SLICE_X38Y36         RAMD64E                                      r  tex_coords_buffer_1_reg_128_191_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.827     1.890    tex_coords_buffer_1_reg_128_191_0_2/WCLK
    SLICE_X38Y36         RAMD64E                                      r  tex_coords_buffer_1_reg_128_191_0_2/RAMD/CLK
                         clock pessimism             -0.321     1.569    
    SLICE_X38Y36         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.879    tex_coords_buffer_1_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 calculator/lighting_factor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_colour_buffer_1_reg_384_511_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.602%)  route 0.175ns (55.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.560     1.536    calculator/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  calculator/lighting_factor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  calculator/lighting_factor_reg[0]/Q
                         net (fo=41, routed)          0.175     1.852    mem_colour_buffer_1_reg_384_511_0_0/D
    SLICE_X46Y37         RAMD64E                                      r  mem_colour_buffer_1_reg_384_511_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.830     1.893    mem_colour_buffer_1_reg_384_511_0_0/WCLK
    SLICE_X46Y37         RAMD64E                                      r  mem_colour_buffer_1_reg_384_511_0_0/SP.LOW/CLK
                         clock pessimism             -0.341     1.552    
    SLICE_X46Y37         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.696    mem_colour_buffer_1_reg_384_511_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 calculator/tex_coord_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tex_coords_buffer_1_reg_384_447_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.244%)  route 0.201ns (58.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.560     1.536    calculator/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  calculator/tex_coord_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  calculator/tex_coord_reg[1]/Q
                         net (fo=21, routed)          0.201     1.878    tex_coords_buffer_1_reg_384_447_0_2/DIB
    SLICE_X42Y35         RAMD64E                                      r  tex_coords_buffer_1_reg_384_447_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.828     1.891    tex_coords_buffer_1_reg_384_447_0_2/WCLK
    SLICE_X42Y35         RAMD64E                                      r  tex_coords_buffer_1_reg_384_447_0_2/RAMB/CLK
                         clock pessimism             -0.321     1.570    
    SLICE_X42Y35         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.716    tex_coords_buffer_1_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 feeder/switchState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/FSM_onehot_S_current_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.168%)  route 0.118ns (38.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.561     1.537    feeder/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  feeder/switchState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  feeder/switchState_reg/Q
                         net (fo=4, routed)           0.118     1.796    state_machine/switchState
    SLICE_X42Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  state_machine/FSM_onehot_S_current[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    state_machine/FSM_onehot_S_current[0]_i_1_n_0
    SLICE_X42Y39         FDSE                                         r  state_machine/FSM_onehot_S_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.831     1.894    state_machine/clk_IBUF_BUFG
    SLICE_X42Y39         FDSE                                         r  state_machine/FSM_onehot_S_current_reg[0]/C
                         clock pessimism             -0.341     1.553    
    SLICE_X42Y39         FDSE (Hold_fdse_C_D)         0.121     1.674    state_machine/FSM_onehot_S_current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y14     calculator/y_part_reg_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16    calculator/full_trig_row_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16    calculator/full_trig_row_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18    calculator/ray_index_pipe_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     height_calc/wall_height_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y17    height_calc/wall_height_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y18     calculator/part_x_reg1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y19     calculator/part_y_reg1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y17     calculator/x_part_reg_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y33    mem_colour_buffer_1_reg_0_127_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_25MHz
  To Clock:  clk_25MHz_clk_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       28.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.273ns  (required time - arrival time)
  Source:                 column_height_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        11.559ns  (logic 5.856ns (50.662%)  route 5.703ns (49.338%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 44.204 - 40.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.552     4.469    pixel_clk
    SLICE_X48Y26         FDRE                                         r  column_height_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     4.925 r  column_height_reg[3]/Q
                         net (fo=9, routed)           1.436     6.361    sync/full_res_tex_y[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  sync/full_res_tex_y_i_14/O
                         net (fo=5, routed)           0.682     7.166    sync/full_res_tex_y_i_14_n_0
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.290 r  sync/full_res_tex_y_i_16/O
                         net (fo=17, routed)          1.114     8.404    sync/full_res_tex_y_i_16_n_0
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.528 r  sync/full_res_tex_y_i_13/O
                         net (fo=1, routed)           0.000     8.528    sync/full_res_tex_y_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.060 r  sync/full_res_tex_y_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.060    sync/full_res_tex_y_i_3_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  sync/full_res_tex_y_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    sync/full_res_tex_y_i_2_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.413 r  sync/full_res_tex_y_i_1/O[2]
                         net (fo=6, routed)           0.876    10.289    sync_n_41
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[15]_P[16])
                                                      4.019    14.308 r  full_res_tex_y/P[16]
                         net (fo=3, routed)           1.596    15.904    tex_y[0]
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.028 r  rgb_b[0]_i_1/O
                         net (fo=1, routed)           0.000    16.028    p_1_in[0]
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.436    44.204    pixel_clk
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[0]/C
                         clock pessimism              0.230    44.433    
                         clock uncertainty           -0.161    44.272    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.029    44.301    rgb_b_reg[0]
  -------------------------------------------------------------------
                         required time                         44.301    
                         arrival time                         -16.028    
  -------------------------------------------------------------------
                         slack                                 28.273    

Slack (MET) :             28.291ns  (required time - arrival time)
  Source:                 column_height_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        11.587ns  (logic 5.884ns (50.781%)  route 5.703ns (49.219%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 44.204 - 40.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.552     4.469    pixel_clk
    SLICE_X48Y26         FDRE                                         r  column_height_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     4.925 r  column_height_reg[3]/Q
                         net (fo=9, routed)           1.436     6.361    sync/full_res_tex_y[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  sync/full_res_tex_y_i_14/O
                         net (fo=5, routed)           0.682     7.166    sync/full_res_tex_y_i_14_n_0
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.290 r  sync/full_res_tex_y_i_16/O
                         net (fo=17, routed)          1.114     8.404    sync/full_res_tex_y_i_16_n_0
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.528 r  sync/full_res_tex_y_i_13/O
                         net (fo=1, routed)           0.000     8.528    sync/full_res_tex_y_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.060 r  sync/full_res_tex_y_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.060    sync/full_res_tex_y_i_3_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  sync/full_res_tex_y_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    sync/full_res_tex_y_i_2_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.413 r  sync/full_res_tex_y_i_1/O[2]
                         net (fo=6, routed)           0.876    10.289    sync_n_41
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[15]_P[16])
                                                      4.019    14.308 r  full_res_tex_y/P[16]
                         net (fo=3, routed)           1.596    15.904    tex_y[0]
    SLICE_X43Y30         LUT4 (Prop_lut4_I1_O)        0.152    16.056 r  rgb_b[2]_i_1/O
                         net (fo=1, routed)           0.000    16.056    p_1_in[2]
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.436    44.204    pixel_clk
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[2]/C
                         clock pessimism              0.230    44.433    
                         clock uncertainty           -0.161    44.272    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)        0.075    44.347    rgb_b_reg[2]
  -------------------------------------------------------------------
                         required time                         44.347    
                         arrival time                         -16.056    
  -------------------------------------------------------------------
                         slack                                 28.291    

Slack (MET) :             28.661ns  (required time - arrival time)
  Source:                 column_height_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        11.172ns  (logic 5.856ns (52.416%)  route 5.316ns (47.584%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 44.205 - 40.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.552     4.469    pixel_clk
    SLICE_X48Y26         FDRE                                         r  column_height_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     4.925 r  column_height_reg[3]/Q
                         net (fo=9, routed)           1.436     6.361    sync/full_res_tex_y[2]
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.485 r  sync/full_res_tex_y_i_14/O
                         net (fo=5, routed)           0.682     7.166    sync/full_res_tex_y_i_14_n_0
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.290 r  sync/full_res_tex_y_i_16/O
                         net (fo=17, routed)          1.114     8.404    sync/full_res_tex_y_i_16_n_0
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.528 r  sync/full_res_tex_y_i_13/O
                         net (fo=1, routed)           0.000     8.528    sync/full_res_tex_y_i_13_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.060 r  sync/full_res_tex_y_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.060    sync/full_res_tex_y_i_3_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  sync/full_res_tex_y_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.174    sync/full_res_tex_y_i_2_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.413 r  sync/full_res_tex_y_i_1/O[2]
                         net (fo=6, routed)           0.876    10.289    sync_n_41
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[15]_P[16])
                                                      4.019    14.308 r  full_res_tex_y/P[16]
                         net (fo=3, routed)           1.209    15.517    sync/P[0]
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    15.641 r  sync/rgb_b[1]_i_1/O
                         net (fo=1, routed)           0.000    15.641    sync_n_52
    SLICE_X44Y30         FDSE                                         r  rgb_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.437    44.205    pixel_clk
    SLICE_X44Y30         FDSE                                         r  rgb_b_reg[1]/C
                         clock pessimism              0.230    44.434    
                         clock uncertainty           -0.161    44.273    
    SLICE_X44Y30         FDSE (Setup_fdse_C_D)        0.029    44.302    rgb_b_reg[1]
  -------------------------------------------------------------------
                         required time                         44.302    
                         arrival time                         -15.641    
  -------------------------------------------------------------------
                         slack                                 28.661    

Slack (MET) :             30.462ns  (required time - arrival time)
  Source:                 sync/h_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 1.353ns (15.343%)  route 7.465ns (84.657%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.554     4.471    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.419     4.890 r  sync/h_pos_reg_rep[2]/Q
                         net (fo=180, routed)         5.197    10.087    mem_height_buffer_1_reg_128_191_3_5/ADDRB2
    SLICE_X34Y22         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299    10.386 r  mem_height_buffer_1_reg_128_191_3_5/RAMB/O
                         net (fo=1, routed)           0.638    11.024    sync/column_height_reg[4]_i_5_1
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  sync/column_height[4]_i_8/O
                         net (fo=1, routed)           0.000    11.148    sync/column_height[4]_i_8_n_0
    SLICE_X35Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    11.360 r  sync/column_height_reg[4]_i_5/O
                         net (fo=1, routed)           0.586    11.946    sync/column_height_reg[4]_i_5_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.299    12.245 r  sync/column_height[4]_i_1/O
                         net (fo=2, routed)           1.044    13.289    column_height0__0[4]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.230    44.479    
                         clock uncertainty           -0.161    44.318    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    43.752    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.752    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                 30.462    

Slack (MET) :             30.541ns  (required time - arrival time)
  Source:                 sync/h_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 1.378ns (15.768%)  route 7.361ns (84.232%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.554     4.471    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.419     4.890 r  sync/h_pos_reg_rep[2]/Q
                         net (fo=180, routed)         4.906     9.796    mem_height_buffer_1_reg_192_255_3_5/ADDRC2
    SLICE_X34Y20         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299    10.095 r  mem_height_buffer_1_reg_192_255_3_5/RAMC/O
                         net (fo=1, routed)           0.718    10.812    sync/column_height_reg[5]_i_5_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.936 r  sync/column_height[5]_i_8/O
                         net (fo=1, routed)           0.000    10.936    sync/column_height[5]_i_8_n_0
    SLICE_X35Y23         MUXF7 (Prop_muxf7_I0_O)      0.238    11.174 r  sync/column_height_reg[5]_i_5/O
                         net (fo=1, routed)           0.468    11.643    sync/column_height_reg[5]_i_5_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.298    11.941 r  sync/column_height[5]_i_1/O
                         net (fo=2, routed)           1.270    13.211    column_height0__0[5]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.230    44.479    
                         clock uncertainty           -0.161    44.318    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    43.752    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.752    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                 30.541    

Slack (MET) :             30.542ns  (required time - arrival time)
  Source:                 sync/h_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 1.353ns (15.484%)  route 7.385ns (84.516%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.554     4.471    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.419     4.890 r  sync/h_pos_reg_rep[2]/Q
                         net (fo=180, routed)         5.199    10.089    mem_height_buffer_1_reg_128_191_3_5/ADDRA2
    SLICE_X34Y22         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299    10.388 r  mem_height_buffer_1_reg_128_191_3_5/RAMA/O
                         net (fo=1, routed)           0.498    10.886    sync/column_height_reg[3]_i_5_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.010 r  sync/column_height[3]_i_8/O
                         net (fo=1, routed)           0.000    11.010    sync/column_height[3]_i_8_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    11.222 r  sync/column_height_reg[3]_i_5/O
                         net (fo=1, routed)           0.491    11.713    sync/column_height_reg[3]_i_5_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.299    12.012 r  sync/column_height[3]_i_1/O
                         net (fo=2, routed)           1.198    13.210    column_height0__0[3]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.230    44.479    
                         clock uncertainty           -0.161    44.318    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    43.752    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.752    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                 30.542    

Slack (MET) :             30.760ns  (required time - arrival time)
  Source:                 sync/h_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            column_height_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 1.353ns (15.061%)  route 7.630ns (84.939%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 44.204 - 40.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.554     4.471    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.419     4.890 r  sync/h_pos_reg_rep[2]/Q
                         net (fo=180, routed)         5.197    10.087    mem_height_buffer_1_reg_128_191_3_5/ADDRB2
    SLICE_X34Y22         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299    10.386 r  mem_height_buffer_1_reg_128_191_3_5/RAMB/O
                         net (fo=1, routed)           0.638    11.024    sync/column_height_reg[4]_i_5_1
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.148 r  sync/column_height[4]_i_8/O
                         net (fo=1, routed)           0.000    11.148    sync/column_height[4]_i_8_n_0
    SLICE_X35Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    11.360 r  sync/column_height_reg[4]_i_5/O
                         net (fo=1, routed)           0.586    11.946    sync/column_height_reg[4]_i_5_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.299    12.245 r  sync/column_height[4]_i_1/O
                         net (fo=2, routed)           1.209    13.455    column_height0__0[4]
    SLICE_X48Y26         FDRE                                         r  column_height_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.436    44.204    pixel_clk
    SLICE_X48Y26         FDRE                                         r  column_height_reg[4]/C
                         clock pessimism              0.230    44.433    
                         clock uncertainty           -0.161    44.272    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)       -0.058    44.214    column_height_reg[4]
  -------------------------------------------------------------------
                         required time                         44.214    
                         arrival time                         -13.455    
  -------------------------------------------------------------------
                         slack                                 30.760    

Slack (MET) :             31.071ns  (required time - arrival time)
  Source:                 sync/h_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            column_height_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 1.353ns (15.665%)  route 7.284ns (84.335%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 44.204 - 40.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.554     4.471    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.419     4.890 r  sync/h_pos_reg_rep[2]/Q
                         net (fo=180, routed)         5.199    10.089    mem_height_buffer_1_reg_128_191_3_5/ADDRA2
    SLICE_X34Y22         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299    10.388 r  mem_height_buffer_1_reg_128_191_3_5/RAMA/O
                         net (fo=1, routed)           0.498    10.886    sync/column_height_reg[3]_i_5_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.010 r  sync/column_height[3]_i_8/O
                         net (fo=1, routed)           0.000    11.010    sync/column_height[3]_i_8_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    11.222 r  sync/column_height_reg[3]_i_5/O
                         net (fo=1, routed)           0.491    11.713    sync/column_height_reg[3]_i_5_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.299    12.012 r  sync/column_height[3]_i_1/O
                         net (fo=2, routed)           1.096    13.108    column_height0__0[3]
    SLICE_X48Y26         FDRE                                         r  column_height_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.436    44.204    pixel_clk
    SLICE_X48Y26         FDRE                                         r  column_height_reg[3]/C
                         clock pessimism              0.230    44.433    
                         clock uncertainty           -0.161    44.272    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)       -0.093    44.179    column_height_reg[3]
  -------------------------------------------------------------------
                         required time                         44.179    
                         arrival time                         -13.108    
  -------------------------------------------------------------------
                         slack                                 31.071    

Slack (MET) :             31.202ns  (required time - arrival time)
  Source:                 sync/h_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            column_height_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 1.378ns (16.156%)  route 7.152ns (83.844%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 44.202 - 40.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.554     4.471    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.419     4.890 r  sync/h_pos_reg_rep[2]/Q
                         net (fo=180, routed)         4.906     9.796    mem_height_buffer_1_reg_192_255_3_5/ADDRC2
    SLICE_X34Y20         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299    10.095 r  mem_height_buffer_1_reg_192_255_3_5/RAMC/O
                         net (fo=1, routed)           0.718    10.812    sync/column_height_reg[5]_i_5_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.936 r  sync/column_height[5]_i_8/O
                         net (fo=1, routed)           0.000    10.936    sync/column_height[5]_i_8_n_0
    SLICE_X35Y23         MUXF7 (Prop_muxf7_I0_O)      0.238    11.174 r  sync/column_height_reg[5]_i_5/O
                         net (fo=1, routed)           0.468    11.643    sync/column_height_reg[5]_i_5_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.298    11.941 r  sync/column_height[5]_i_1/O
                         net (fo=2, routed)           1.060    13.001    column_height0__0[5]
    SLICE_X44Y27         FDRE                                         r  column_height_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.434    44.202    pixel_clk
    SLICE_X44Y27         FDRE                                         r  column_height_reg[5]/C
                         clock pessimism              0.230    44.431    
                         clock uncertainty           -0.161    44.270    
    SLICE_X44Y27         FDRE (Setup_fdre_C_D)       -0.067    44.203    column_height_reg[5]
  -------------------------------------------------------------------
                         required time                         44.203    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                 31.202    

Slack (MET) :             31.217ns  (required time - arrival time)
  Source:                 sync/h_pos_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 0.966ns (11.981%)  route 7.097ns (88.019%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.554     4.471    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.419     4.890 r  sync/h_pos_reg_rep[2]/Q
                         net (fo=180, routed)         4.019     8.909    mem_height_buffer_1_reg_576_639_6_8/ADDRC2
    SLICE_X38Y20         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299     9.208 r  mem_height_buffer_1_reg_576_639_6_8/RAMC/O
                         net (fo=1, routed)           0.806    10.014    sync/column_height_reg_rep_15
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124    10.138 r  sync/column_height[8]_i_5/O
                         net (fo=1, routed)           1.024    11.162    sync/column_height[8]_i_5_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.286 r  sync/column_height[8]_i_2/O
                         net (fo=2, routed)           1.248    12.534    column_height0__0[8]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.230    44.479    
                         clock uncertainty           -0.161    44.318    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    43.752    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.752    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                 31.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/h_pos_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.831%)  route 0.126ns (47.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.555     1.531    sync/clk_25MHz
    SLICE_X39Y30         FDRE                                         r  sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sync/h_count_reg[3]/Q
                         net (fo=7, routed)           0.126     1.798    sync/h_count_reg[3]
    SLICE_X41Y30         FDRE                                         r  sync/h_pos_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823     1.886    sync/clk_25MHz
    SLICE_X41Y30         FDRE                                         r  sync/h_pos_reg_rep[3]/C
                         clock pessimism             -0.321     1.565    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.070     1.635    sync/h_pos_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sync/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/h_pos_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.068%)  route 0.135ns (48.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.555     1.531    sync/clk_25MHz
    SLICE_X39Y30         FDRE                                         r  sync/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sync/h_count_reg[4]/Q
                         net (fo=10, routed)          0.135     1.807    sync/h_count_reg[4]
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823     1.886    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[4]/C
                         clock pessimism             -0.340     1.546    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.076     1.622    sync/h_pos_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sync/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/v_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.472%)  route 0.150ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X39Y27         FDRE                                         r  sync/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_count_reg[4]/Q
                         net (fo=7, routed)           0.150     1.820    sync/v_count[4]
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.820     1.883    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[4]/C
                         clock pessimism             -0.321     1.562    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.072     1.634    sync/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/h_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.604%)  route 0.155ns (52.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     1.530    sync/clk_25MHz
    SLICE_X39Y29         FDRE                                         r  sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sync/h_count_reg[9]/Q
                         net (fo=4, routed)           0.155     1.826    sync/h_count_reg[9]
    SLICE_X40Y29         FDRE                                         r  sync/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.822     1.885    sync/clk_25MHz
    SLICE_X40Y29         FDRE                                         r  sync/h_pos_reg[9]/C
                         clock pessimism             -0.321     1.564    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.070     1.634    sync/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sync/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/h_sync_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.803%)  route 0.130ns (41.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X39Y28         FDRE                                         r  sync/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/h_count_reg[6]/Q
                         net (fo=7, routed)           0.130     1.801    sync/h_count_reg[6]
    SLICE_X37Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  sync/h_sync_i_1/O
                         net (fo=1, routed)           0.000     1.846    sync/h_sync_i_1_n_0
    SLICE_X37Y28         FDSE                                         r  sync/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.820     1.883    sync/clk_25MHz
    SLICE_X37Y28         FDSE                                         r  sync/h_sync_reg/C
                         clock pessimism             -0.340     1.543    
    SLICE_X37Y28         FDSE (Hold_fdse_C_D)         0.091     1.634    sync/h_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sync/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X40Y28         FDRE                                         r  sync/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_count_reg[6]/Q
                         net (fo=8, routed)           0.131     1.801    sync/v_count[6]
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  sync/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.846    sync/v_count[8]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  sync/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     1.884    sync/clk_25MHz
    SLICE_X41Y28         FDRE                                         r  sync/v_count_reg[8]/C
                         clock pessimism             -0.342     1.542    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.091     1.633    sync/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sync/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.505%)  route 0.132ns (41.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X40Y28         FDRE                                         r  sync/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_count_reg[6]/Q
                         net (fo=8, routed)           0.132     1.802    sync/v_count[6]
    SLICE_X41Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  sync/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.847    sync/v_count[9]_i_2_n_0
    SLICE_X41Y28         FDRE                                         r  sync/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     1.884    sync/clk_25MHz
    SLICE_X41Y28         FDRE                                         r  sync/v_count_reg[9]/C
                         clock pessimism             -0.342     1.542    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.092     1.634    sync/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sync/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.064%)  route 0.134ns (41.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X41Y28         FDRE                                         r  sync/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_count_reg[8]/Q
                         net (fo=6, routed)           0.134     1.805    sync/v_count[8]
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  sync/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    sync/v_count[0]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  sync/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.821     1.884    sync/clk_25MHz
    SLICE_X40Y28         FDRE                                         r  sync/v_count_reg[0]/C
                         clock pessimism             -0.342     1.542    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.092     1.634    sync/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tex_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.022%)  route 0.148ns (43.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     1.532    pixel_clk
    SLICE_X43Y31         FDRE                                         r  tex_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  tex_x_reg[0]/Q
                         net (fo=3, routed)           0.148     1.822    tex_x[0]
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.048     1.870 r  rgb_b[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    p_1_in[2]
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823     1.886    pixel_clk
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[2]/C
                         clock pessimism             -0.341     1.545    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.107     1.652    rgb_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sync/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/v_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.509%)  route 0.169ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X40Y28         FDRE                                         r  sync/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_count_reg[6]/Q
                         net (fo=8, routed)           0.169     1.839    sync/v_count[6]
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.820     1.883    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[6]/C
                         clock pessimism             -0.341     1.542    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.071     1.613    sync/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y10    column_height_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   pxl_25Mhz_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y26    column_height_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y27    column_height_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y26    column_height_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y26    column_height_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y27    column_height_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y27    column_height_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y27    column_height_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    column_height_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    column_height_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y27    column_height_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y27    column_height_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    column_height_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    column_height_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26    column_height_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y27    column_height_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y27    column_height_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25MHz
  To Clock:  clkfbout_clk_25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pxl_25Mhz_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   pxl_25Mhz_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_25MHz
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 sync/v_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            switch_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.211ns (21.593%)  route 4.397ns (78.407%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.549     4.466    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.419     4.885 f  sync/v_pos_reg[6]/Q
                         net (fo=9, routed)           1.724     6.609    counter/write_new_frame_i_5_0[3]
    SLICE_X43Y29         LUT4 (Prop_lut4_I1_O)        0.296     6.905 f  counter/write_new_frame_i_9/O
                         net (fo=1, routed)           0.564     7.470    counter/write_new_frame_i_9_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.594 f  counter/write_new_frame_i_8/O
                         net (fo=1, routed)           0.536     8.129    counter/write_new_frame_i_8_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.253 f  counter/write_new_frame_i_5/O
                         net (fo=1, routed)           0.481     8.734    counter/write_new_frame_i_5_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.858 r  counter/write_new_frame_i_2/O
                         net (fo=2, routed)           1.092     9.950    counter/write_new_frame_i_2_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.074 r  counter/switch_i_1/O
                         net (fo=1, routed)           0.000    10.074    counter_n_42
    SLICE_X44Y31         FDRE                                         r  switch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.438    14.206    clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  switch_reg/C
                         clock pessimism              0.150    14.355    
                         clock uncertainty           -0.423    13.932    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)        0.031    13.963    switch_reg
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 sync/v_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            write_new_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.211ns (22.266%)  route 4.228ns (77.734%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.549     4.466    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.419     4.885 f  sync/v_pos_reg[6]/Q
                         net (fo=9, routed)           1.724     6.609    counter/write_new_frame_i_5_0[3]
    SLICE_X43Y29         LUT4 (Prop_lut4_I1_O)        0.296     6.905 f  counter/write_new_frame_i_9/O
                         net (fo=1, routed)           0.564     7.470    counter/write_new_frame_i_9_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.594 f  counter/write_new_frame_i_8/O
                         net (fo=1, routed)           0.536     8.129    counter/write_new_frame_i_8_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.253 f  counter/write_new_frame_i_5/O
                         net (fo=1, routed)           0.481     8.734    counter/write_new_frame_i_5_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.858 r  counter/write_new_frame_i_2/O
                         net (fo=2, routed)           0.923     9.781    counter/write_new_frame_i_2_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.905 r  counter/write_new_frame_i_1/O
                         net (fo=1, routed)           0.000     9.905    counter_n_21
    SLICE_X44Y31         FDRE                                         r  write_new_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.438    14.206    clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  write_new_frame_reg/C
                         clock pessimism              0.150    14.355    
                         clock uncertainty           -0.423    13.932    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)        0.031    13.963    write_new_frame_reg
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 sync/v_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.456ns (14.471%)  route 2.695ns (85.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.552     4.469    sync/clk_25MHz
    SLICE_X43Y28         FDRE                                         r  sync/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     4.925 r  sync/v_pos_reg[8]/Q
                         net (fo=8, routed)           2.695     7.620    v_pos[8]
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.436    14.204    clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[8]/C
                         clock pessimism              0.150    14.353    
                         clock uncertainty           -0.423    13.930    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.058    13.872    prev_v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 sync/v_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.456ns (15.958%)  route 2.401ns (84.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.552     4.469    sync/clk_25MHz
    SLICE_X43Y28         FDRE                                         r  sync/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     4.925 r  sync/v_pos_reg[9]/Q
                         net (fo=8, routed)           2.401     7.327    v_pos[9]
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.436    14.204    clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[9]/C
                         clock pessimism              0.150    14.353    
                         clock uncertainty           -0.423    13.930    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.047    13.883    prev_v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 sync/v_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.456ns (16.902%)  route 2.242ns (83.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.549     4.466    sync/clk_25MHz
    SLICE_X43Y27         FDRE                                         r  sync/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456     4.922 r  sync/v_pos_reg[5]/Q
                         net (fo=9, routed)           2.242     7.164    v_pos[5]
    SLICE_X44Y29         FDRE                                         r  prev_v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.437    14.205    clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  prev_v_pos_reg[5]/C
                         clock pessimism              0.150    14.354    
                         clock uncertainty           -0.423    13.931    
    SLICE_X44Y29         FDRE (Setup_fdre_C_D)       -0.067    13.864    prev_v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 sync/v_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.419ns (17.787%)  route 1.937ns (82.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.549     4.466    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.419     4.885 r  sync/v_pos_reg[6]/Q
                         net (fo=9, routed)           1.937     6.822    v_pos[6]
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.436    14.204    clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[6]/C
                         clock pessimism              0.150    14.353    
                         clock uncertainty           -0.423    13.930    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.230    13.700    prev_v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 sync/v_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.123%)  route 2.060ns (81.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.549     4.466    sync/clk_25MHz
    SLICE_X43Y27         FDRE                                         r  sync/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456     4.922 r  sync/v_pos_reg[7]/Q
                         net (fo=9, routed)           2.060     6.982    v_pos[7]
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.436    14.204    clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[7]/C
                         clock pessimism              0.150    14.353    
                         clock uncertainty           -0.423    13.930    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.061    13.869    prev_v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 sync/v_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.456ns (18.613%)  route 1.994ns (81.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.549     4.466    sync/clk_25MHz
    SLICE_X43Y27         FDRE                                         r  sync/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456     4.922 r  sync/v_pos_reg[2]/Q
                         net (fo=8, routed)           1.994     6.916    v_pos[2]
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.436    14.204    clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[2]/C
                         clock pessimism              0.150    14.353    
                         clock uncertainty           -0.423    13.930    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.081    13.849    prev_v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         13.849    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 sync/v_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.419ns (18.607%)  route 1.833ns (81.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.549     4.466    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.419     4.885 r  sync/v_pos_reg[0]/Q
                         net (fo=8, routed)           1.833     6.718    v_pos[0]
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.436    14.204    clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[0]/C
                         clock pessimism              0.150    14.353    
                         clock uncertainty           -0.423    13.930    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.242    13.688    prev_v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 sync/v_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.168%)  route 1.923ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.549     4.466    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     4.922 r  sync/v_pos_reg[4]/Q
                         net (fo=8, routed)           1.923     6.845    v_pos[4]
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.436    14.204    clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[4]/C
                         clock pessimism              0.150    14.353    
                         clock uncertainty           -0.423    13.930    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.061    13.869    prev_v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  7.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sync/v_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.128ns (13.604%)  route 0.813ns (86.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sync/v_pos_reg[0]/Q
                         net (fo=8, routed)           0.813     2.470    v_pos[0]
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[0]/C
                         clock pessimism             -0.087     1.798    
                         clock uncertainty            0.423     2.221    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.016     2.237    prev_v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sync/v_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.231%)  route 0.850ns (85.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_pos_reg[1]/Q
                         net (fo=8, routed)           0.850     2.520    v_pos[1]
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[1]/C
                         clock pessimism             -0.087     1.798    
                         clock uncertainty            0.423     2.221    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.061     2.282    prev_v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sync/v_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.135%)  route 0.857ns (85.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_pos_reg[3]/Q
                         net (fo=8, routed)           0.857     2.527    v_pos[3]
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[3]/C
                         clock pessimism             -0.087     1.798    
                         clock uncertainty            0.423     2.221    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.066     2.287    prev_v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 sync/v_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.141ns (13.403%)  route 0.911ns (86.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_pos_reg[4]/Q
                         net (fo=8, routed)           0.911     2.581    v_pos[4]
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[4]/C
                         clock pessimism             -0.087     1.798    
                         clock uncertainty            0.423     2.221    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.070     2.291    prev_v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sync/v_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.128ns (12.653%)  route 0.884ns (87.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X41Y27         FDRE                                         r  sync/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sync/v_pos_reg[6]/Q
                         net (fo=9, routed)           0.884     2.541    v_pos[6]
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  prev_v_pos_reg[6]/C
                         clock pessimism             -0.087     1.798    
                         clock uncertainty            0.423     2.221    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.019     2.240    prev_v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sync/v_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.262%)  route 0.922ns (86.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X43Y27         FDRE                                         r  sync/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_pos_reg[7]/Q
                         net (fo=9, routed)           0.922     2.592    v_pos[7]
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[7]/C
                         clock pessimism             -0.087     1.798    
                         clock uncertainty            0.423     2.221    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.070     2.291    prev_v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 sync/v_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.141ns (12.984%)  route 0.945ns (87.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X43Y27         FDRE                                         r  sync/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_pos_reg[2]/Q
                         net (fo=8, routed)           0.945     2.615    v_pos[2]
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[2]/C
                         clock pessimism             -0.087     1.798    
                         clock uncertainty            0.423     2.221    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.066     2.287    prev_v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 sync/v_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            write_new_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.321ns (26.680%)  route 0.882ns (73.320%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X43Y27         FDRE                                         r  sync/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  sync/v_pos_reg[2]/Q
                         net (fo=8, routed)           0.148     1.819    sync/Q[2]
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.864 f  sync/write_new_frame_i_7/O
                         net (fo=1, routed)           0.219     2.083    counter/write_new_frame_i_2_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.045     2.128 f  counter/write_new_frame_i_5/O
                         net (fo=1, routed)           0.165     2.292    counter/write_new_frame_i_5_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.337 r  counter/write_new_frame_i_2/O
                         net (fo=2, routed)           0.350     2.687    counter/write_new_frame_i_2_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I1_O)        0.045     2.732 r  counter/write_new_frame_i_1/O
                         net (fo=1, routed)           0.000     2.732    counter_n_21
    SLICE_X44Y31         FDRE                                         r  write_new_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.825     1.888    clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  write_new_frame_reg/C
                         clock pessimism             -0.087     1.801    
                         clock uncertainty            0.423     2.224    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.092     2.316    write_new_frame_reg
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 sync/v_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.141ns (11.899%)  route 1.044ns (88.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X43Y27         FDRE                                         r  sync/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_pos_reg[5]/Q
                         net (fo=9, routed)           1.044     2.714    v_pos[5]
    SLICE_X44Y29         FDRE                                         r  prev_v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.823     1.886    clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  prev_v_pos_reg[5]/C
                         clock pessimism             -0.087     1.799    
                         clock uncertainty            0.423     2.222    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.070     2.292    prev_v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 sync/v_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prev_v_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_25MHz rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.141ns (11.687%)  route 1.065ns (88.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X43Y28         FDRE                                         r  sync/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sync/v_pos_reg[9]/Q
                         net (fo=8, routed)           1.065     2.736    v_pos[9]
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  prev_v_pos_reg[9]/C
                         clock pessimism             -0.087     1.798    
                         clock uncertainty            0.423     2.221    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.075     2.296    prev_v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_25MHz_clk_25MHz

Setup :            0  Failing Endpoints,  Worst Slack        3.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 mem_height_buffer_2_reg_384_447_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.270ns  (logic 1.949ns (36.981%)  route 3.321ns (63.019%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.464ns = ( 34.464 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R2                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854    30.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    32.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    32.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.547    34.464    mem_height_buffer_2_reg_384_447_0_2/WCLK
    SLICE_X46Y24         RAMD64E                                      r  mem_height_buffer_2_reg_384_447_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309    35.773 r  mem_height_buffer_2_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.200    36.973    sync/column_height_reg_rep_i_3_5
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.124    37.097 r  sync/column_height_reg_rep_i_7/O
                         net (fo=1, routed)           0.000    37.097    sync/column_height_reg_rep_i_7_n_0
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    37.314 r  sync/column_height_reg_rep_i_3/O
                         net (fo=1, routed)           0.781    38.095    sync/column_height_reg_rep_i_3_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.299    38.394 r  sync/column_height_reg_rep_i_1/O
                         net (fo=1, routed)           1.341    39.734    column_height0__0[0]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.150    44.399    
                         clock uncertainty           -0.423    43.976    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    43.410    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.410    
                         arrival time                         -39.734    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 mem_height_buffer_2_reg_128_191_6_8/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.229ns  (logic 1.974ns (37.753%)  route 3.255ns (62.247%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.468ns = ( 34.468 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R2                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854    30.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    32.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    32.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.551    34.468    mem_height_buffer_2_reg_128_191_6_8/WCLK
    SLICE_X50Y24         RAMD64E                                      r  mem_height_buffer_2_reg_128_191_6_8/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    35.782 r  mem_height_buffer_2_reg_128_191_6_8/RAMC/O
                         net (fo=1, routed)           1.336    37.118    sync/column_height_reg[8]_i_4_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    37.242 r  sync/column_height[8]_i_7/O
                         net (fo=1, routed)           0.000    37.242    sync/column_height[8]_i_7_n_0
    SLICE_X47Y22         MUXF7 (Prop_muxf7_I0_O)      0.238    37.480 r  sync/column_height_reg[8]_i_4/O
                         net (fo=1, routed)           0.671    38.151    sync/column_height_reg[8]_i_4_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I1_O)        0.298    38.449 r  sync/column_height[8]_i_2/O
                         net (fo=2, routed)           1.248    39.697    column_height0__0[8]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.150    44.399    
                         clock uncertainty           -0.423    43.976    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    43.410    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.410    
                         arrival time                         -39.697    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 mem_height_buffer_2_reg_448_511_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.217ns  (logic 1.957ns (37.516%)  route 3.260ns (62.484%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.468ns = ( 34.468 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R2                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854    30.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    32.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    32.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.551    34.468    mem_height_buffer_2_reg_448_511_3_5/WCLK
    SLICE_X52Y24         RAMD64E                                      r  mem_height_buffer_2_reg_448_511_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    35.785 r  mem_height_buffer_2_reg_448_511_3_5/RAMB/O
                         net (fo=1, routed)           0.940    36.726    sync/column_height_reg[4]_i_3_4
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.850 r  sync/column_height[4]_i_7/O
                         net (fo=1, routed)           0.000    36.850    sync/column_height[4]_i_7_n_0
    SLICE_X55Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    37.067 r  sync/column_height_reg[4]_i_3/O
                         net (fo=1, routed)           1.275    38.341    sync/column_height_reg[4]_i_3_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I1_O)        0.299    38.640 r  sync/column_height[4]_i_1/O
                         net (fo=2, routed)           1.044    39.685    column_height0__0[4]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.150    44.399    
                         clock uncertainty           -0.423    43.976    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    43.410    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.410    
                         arrival time                         -39.685    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 mem_height_buffer_2_reg_448_511_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.617ns  (logic 1.981ns (35.271%)  route 3.636ns (64.729%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 44.205 - 40.000 ) 
    Source Clock Delay      (SCD):    4.471ns = ( 34.471 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R2                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854    30.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    32.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    32.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.554    34.471    mem_height_buffer_2_reg_448_511_0_2/WCLK
    SLICE_X50Y27         RAMD64E                                      r  mem_height_buffer_2_reg_448_511_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    35.785 r  mem_height_buffer_2_reg_448_511_0_2/RAMC/O
                         net (fo=1, routed)           1.041    36.826    sync/column_height_reg[2]_i_3_4
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.950 r  sync/column_height[2]_i_7/O
                         net (fo=1, routed)           0.000    36.950    sync/column_height[2]_i_7_n_0
    SLICE_X47Y26         MUXF7 (Prop_muxf7_I1_O)      0.245    37.195 r  sync/column_height_reg[2]_i_3/O
                         net (fo=1, routed)           0.550    37.745    sync/column_height_reg[2]_i_3_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.298    38.043 r  sync/column_height[2]_i_1/O
                         net (fo=2, routed)           2.045    40.088    column_height0__0[2]
    SLICE_X48Y27         FDRE                                         r  column_height_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.437    44.205    pixel_clk
    SLICE_X48Y27         FDRE                                         r  column_height_reg[2]/C
                         clock pessimism              0.150    44.354    
                         clock uncertainty           -0.423    43.931    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)       -0.105    43.826    column_height_reg[2]
  -------------------------------------------------------------------
                         required time                         43.826    
                         arrival time                         -40.088    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 mem_height_buffer_2_reg_448_511_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.154ns  (logic 1.981ns (38.434%)  route 3.173ns (61.566%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.468ns = ( 34.468 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R2                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854    30.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    32.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    32.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.551    34.468    mem_height_buffer_2_reg_448_511_3_5/WCLK
    SLICE_X52Y24         RAMD64E                                      r  mem_height_buffer_2_reg_448_511_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    35.782 r  mem_height_buffer_2_reg_448_511_3_5/RAMC/O
                         net (fo=1, routed)           0.816    36.598    sync/column_height_reg[5]_i_3_4
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.722 r  sync/column_height[5]_i_7/O
                         net (fo=1, routed)           0.000    36.722    sync/column_height[5]_i_7_n_0
    SLICE_X55Y24         MUXF7 (Prop_muxf7_I1_O)      0.245    36.967 r  sync/column_height_reg[5]_i_3/O
                         net (fo=1, routed)           1.087    38.055    sync/column_height_reg[5]_i_3_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I1_O)        0.298    38.353 r  sync/column_height[5]_i_1/O
                         net (fo=2, routed)           1.270    39.623    column_height0__0[5]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.150    44.399    
                         clock uncertainty           -0.423    43.976    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    43.410    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.410    
                         arrival time                         -39.623    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 mem_height_buffer_1_reg_192_255_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.145ns  (logic 1.952ns (37.938%)  route 3.193ns (62.062%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.469ns = ( 34.469 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R2                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854    30.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    32.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    32.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.552    34.469    mem_height_buffer_1_reg_192_255_6_8/WCLK
    SLICE_X34Y30         RAMD64E                                      r  mem_height_buffer_1_reg_192_255_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    35.786 r  mem_height_buffer_1_reg_192_255_6_8/RAMB/O
                         net (fo=1, routed)           1.209    36.995    sync/column_height_reg[7]_i_5_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124    37.119 r  sync/column_height[7]_i_8/O
                         net (fo=1, routed)           0.000    37.119    sync/column_height[7]_i_8_n_0
    SLICE_X35Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    37.331 r  sync/column_height_reg[7]_i_5/O
                         net (fo=1, routed)           0.674    38.005    sync/column_height_reg[7]_i_5_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.299    38.304 r  sync/column_height[7]_i_1/O
                         net (fo=2, routed)           1.310    39.615    column_height0__0[7]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.150    44.399    
                         clock uncertainty           -0.423    43.976    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    43.410    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.410    
                         arrival time                         -39.615    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 mem_height_buffer_2_reg_448_511_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.053ns  (logic 1.957ns (38.727%)  route 3.096ns (61.273%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.471ns = ( 34.471 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R2                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854    30.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    32.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    32.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.554    34.471    mem_height_buffer_2_reg_448_511_0_2/WCLK
    SLICE_X50Y27         RAMD64E                                      r  mem_height_buffer_2_reg_448_511_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    35.788 r  mem_height_buffer_2_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.177    36.965    sync/column_height_reg[1]_i_3_4
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    37.089 r  sync/column_height[1]_i_7/O
                         net (fo=1, routed)           0.000    37.089    sync/column_height[1]_i_7_n_0
    SLICE_X47Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    37.306 r  sync/column_height_reg[1]_i_3/O
                         net (fo=1, routed)           0.419    37.725    sync/column_height_reg[1]_i_3_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.299    38.024 r  sync/column_height[1]_i_1/O
                         net (fo=2, routed)           1.501    39.525    column_height0__0[1]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.150    44.399    
                         clock uncertainty           -0.423    43.976    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    43.410    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.410    
                         arrival time                         -39.525    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 mem_height_buffer_1_reg_192_255_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.461ns  (logic 1.952ns (35.747%)  route 3.509ns (64.253%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 44.205 - 40.000 ) 
    Source Clock Delay      (SCD):    4.469ns = ( 34.469 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R2                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854    30.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    32.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    32.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.552    34.469    mem_height_buffer_1_reg_192_255_6_8/WCLK
    SLICE_X34Y30         RAMD64E                                      r  mem_height_buffer_1_reg_192_255_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    35.786 r  mem_height_buffer_1_reg_192_255_6_8/RAMB/O
                         net (fo=1, routed)           1.209    36.995    sync/column_height_reg[7]_i_5_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124    37.119 r  sync/column_height[7]_i_8/O
                         net (fo=1, routed)           0.000    37.119    sync/column_height[7]_i_8_n_0
    SLICE_X35Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    37.331 r  sync/column_height_reg[7]_i_5/O
                         net (fo=1, routed)           0.674    38.005    sync/column_height_reg[7]_i_5_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.299    38.304 r  sync/column_height[7]_i_1/O
                         net (fo=2, routed)           1.626    39.930    column_height0__0[7]
    SLICE_X48Y27         FDRE                                         r  column_height_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.437    44.205    pixel_clk
    SLICE_X48Y27         FDRE                                         r  column_height_reg[7]/C
                         clock pessimism              0.150    44.354    
                         clock uncertainty           -0.423    43.931    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)       -0.105    43.826    column_height_reg[7]
  -------------------------------------------------------------------
                         required time                         43.826    
                         arrival time                         -39.930    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 mem_height_buffer_2_reg_128_191_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.006ns  (logic 1.944ns (38.830%)  route 3.062ns (61.170%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 44.249 - 40.000 ) 
    Source Clock Delay      (SCD):    4.468ns = ( 34.468 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R2                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854    30.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    32.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    32.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.551    34.468    mem_height_buffer_2_reg_128_191_3_5/WCLK
    SLICE_X54Y24         RAMD64E                                      r  mem_height_buffer_2_reg_128_191_3_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309    35.777 r  mem_height_buffer_2_reg_128_191_3_5/RAMA/O
                         net (fo=1, routed)           1.045    36.822    sync/column_height_reg[3]_i_3_1
    SLICE_X53Y24         LUT6 (Prop_lut6_I1_O)        0.124    36.946 r  sync/column_height[3]_i_6/O
                         net (fo=1, routed)           0.000    36.946    sync/column_height[3]_i_6_n_0
    SLICE_X53Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    37.158 r  sync/column_height_reg[3]_i_3/O
                         net (fo=1, routed)           0.820    37.978    sync/column_height_reg[3]_i_3_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I1_O)        0.299    38.277 r  sync/column_height[3]_i_1/O
                         net (fo=2, routed)           1.198    39.475    column_height0__0[3]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.482    44.249    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism              0.150    44.399    
                         clock uncertainty           -0.423    43.976    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    43.410    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         43.410    
                         arrival time                         -39.475    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 mem_height_buffer_2_reg_448_511_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.382ns  (logic 1.957ns (36.365%)  route 3.425ns (63.635%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 44.204 - 40.000 ) 
    Source Clock Delay      (SCD):    4.468ns = ( 34.468 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    R2                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854    30.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    32.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    32.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.551    34.468    mem_height_buffer_2_reg_448_511_3_5/WCLK
    SLICE_X52Y24         RAMD64E                                      r  mem_height_buffer_2_reg_448_511_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    35.785 r  mem_height_buffer_2_reg_448_511_3_5/RAMB/O
                         net (fo=1, routed)           0.940    36.726    sync/column_height_reg[4]_i_3_4
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.850 r  sync/column_height[4]_i_7/O
                         net (fo=1, routed)           0.000    36.850    sync/column_height[4]_i_7_n_0
    SLICE_X55Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    37.067 r  sync/column_height_reg[4]_i_3/O
                         net (fo=1, routed)           1.275    38.341    sync/column_height_reg[4]_i_3_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I1_O)        0.299    38.640 r  sync/column_height[4]_i_1/O
                         net (fo=2, routed)           1.209    39.850    column_height0__0[4]
    SLICE_X48Y26         FDRE                                         r  column_height_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    40.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    42.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.479    44.247    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    41.100 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    42.676    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.767 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.436    44.204    pixel_clk
    SLICE_X48Y26         FDRE                                         r  column_height_reg[4]/C
                         clock pessimism              0.150    44.353    
                         clock uncertainty           -0.423    43.930    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)       -0.058    43.872    column_height_reg[4]
  -------------------------------------------------------------------
                         required time                         43.872    
                         arrival time                         -39.850    
  -------------------------------------------------------------------
                         slack                                  4.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mem_colour_buffer_2_reg_0_127_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lighting_catch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.668ns (71.799%)  route 0.262ns (28.201%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.560     1.536    mem_colour_buffer_2_reg_0_127_0_0/WCLK
    SLICE_X50Y32         RAMD64E                                      r  mem_colour_buffer_2_reg_0_127_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.924 r  mem_colour_buffer_2_reg_0_127_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     1.924    mem_colour_buffer_2_reg_0_127_0_0/DPO0
    SLICE_X50Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     1.986 r  mem_colour_buffer_2_reg_0_127_0_0/F7.DP/O
                         net (fo=1, routed)           0.098     2.084    sync/lighting_catch[0]_i_3_3
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.108     2.192 r  sync/lighting_catch[0]_i_5/O
                         net (fo=1, routed)           0.164     2.357    sync/lighting_catch[0]_i_5_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.045     2.402 r  sync/lighting_catch[0]_i_3/O
                         net (fo=1, routed)           0.000     2.402    sync/lighting_catch[0]_i_3_n_0
    SLICE_X48Y30         MUXF7 (Prop_muxf7_I1_O)      0.065     2.467 r  sync/lighting_catch_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.467    lighting_catch0[0]
    SLICE_X48Y30         FDRE                                         r  lighting_catch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.826     1.889    pixel_clk
    SLICE_X48Y30         FDRE                                         r  lighting_catch_reg[0]/C
                         clock pessimism             -0.087     1.802    
                         clock uncertainty            0.423     2.225    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.105     2.330    lighting_catch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mem_colour_buffer_1_reg_512_639_1_1/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lighting_catch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.629ns (65.874%)  route 0.326ns (34.126%))
  Logic Levels:           3  (LUT5=1 MUXF7=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.558     1.534    mem_colour_buffer_1_reg_512_639_1_1/WCLK
    SLICE_X52Y30         RAMD64E                                      r  mem_colour_buffer_1_reg_512_639_1_1/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.922 r  mem_colour_buffer_1_reg_512_639_1_1/DP.LOW/O
                         net (fo=1, routed)           0.000     1.922    mem_colour_buffer_1_reg_512_639_1_1/DPO0
    SLICE_X52Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.984 r  mem_colour_buffer_1_reg_512_639_1_1/F7.DP/O
                         net (fo=1, routed)           0.326     2.310    sync/lighting_catch_reg[1]_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I1_O)        0.108     2.418 r  sync/lighting_catch[1]_i_2/O
                         net (fo=1, routed)           0.000     2.418    sync/lighting_catch1[1]
    SLICE_X48Y30         MUXF7 (Prop_muxf7_I0_O)      0.071     2.489 r  sync/lighting_catch_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.489    lighting_catch0[1]
    SLICE_X48Y30         FDRE                                         r  lighting_catch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.826     1.889    pixel_clk
    SLICE_X48Y30         FDRE                                         r  lighting_catch_reg[1]/C
                         clock pessimism             -0.087     1.802    
                         clock uncertainty            0.423     2.225    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.105     2.330    lighting_catch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tex_coords_buffer_2_reg_576_639_0_2/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tex_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.568ns (55.880%)  route 0.448ns (44.120%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.556     1.532    tex_coords_buffer_2_reg_576_639_0_2/WCLK
    SLICE_X42Y31         RAMD64E                                      r  tex_coords_buffer_2_reg_576_639_0_2/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478     2.010 r  tex_coords_buffer_2_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           0.294     2.305    sync/tex_x_reg[0]_1
    SLICE_X43Y31         LUT5 (Prop_lut5_I1_O)        0.045     2.350 r  sync/tex_x[0]_i_2/O
                         net (fo=1, routed)           0.154     2.504    sync/tex_x[0]_i_2_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.045     2.549 r  sync/tex_x[0]_i_1/O
                         net (fo=1, routed)           0.000     2.549    tex_x0[0]
    SLICE_X43Y31         FDRE                                         r  tex_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824     1.887    pixel_clk
    SLICE_X43Y31         FDRE                                         r  tex_x_reg[0]/C
                         clock pessimism             -0.087     1.800    
                         clock uncertainty            0.423     2.223    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.091     2.314    tex_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 mem_height_buffer_1_reg_512_575_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.478ns (37.643%)  route 0.792ns (62.357%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.555     1.531    mem_height_buffer_1_reg_512_575_3_5/WCLK
    SLICE_X42Y19         RAMD64E                                      r  mem_height_buffer_1_reg_512_575_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.919 r  mem_height_buffer_1_reg_512_575_3_5/RAMB/O
                         net (fo=1, routed)           0.143     2.062    sync/column_height_reg_rep_8
    SLICE_X43Y21         LUT5 (Prop_lut5_I3_O)        0.045     2.107 r  sync/column_height[4]_i_4/O
                         net (fo=1, routed)           0.195     2.303    sync/column_height[4]_i_4_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I3_O)        0.045     2.348 r  sync/column_height[4]_i_1/O
                         net (fo=2, routed)           0.453     2.801    column_height0__0[4]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.866     1.930    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism             -0.087     1.843    
                         clock uncertainty            0.423     2.266    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.449    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 mem_height_buffer_2_reg_512_575_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.478ns (37.215%)  route 0.806ns (62.785%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.550     1.526    mem_height_buffer_2_reg_512_575_6_8/WCLK
    SLICE_X38Y24         RAMD64E                                      r  mem_height_buffer_2_reg_512_575_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.914 r  mem_height_buffer_2_reg_512_575_6_8/RAMB/O
                         net (fo=1, routed)           0.110     2.024    sync/column_height_reg_rep_32
    SLICE_X39Y24         LUT5 (Prop_lut5_I3_O)        0.045     2.069 r  sync/column_height[7]_i_2/O
                         net (fo=1, routed)           0.135     2.204    sync/column_height[7]_i_2_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I0_O)        0.045     2.249 r  sync/column_height[7]_i_1/O
                         net (fo=2, routed)           0.561     2.811    column_height0__0[7]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.866     1.930    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism             -0.087     1.843    
                         clock uncertainty            0.423     2.266    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.449    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 mem_height_buffer_1_reg_0_63_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_height_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.601ns (44.887%)  route 0.738ns (55.113%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.551     1.527    mem_height_buffer_1_reg_0_63_0_2/WCLK
    SLICE_X42Y26         RAMD64E                                      r  mem_height_buffer_1_reg_0_63_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     1.913 r  mem_height_buffer_1_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.104     2.017    sync/column_height_reg[2]_i_5_3
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.062 r  sync/column_height[2]_i_8/O
                         net (fo=1, routed)           0.000     2.062    sync/column_height[2]_i_8_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.062     2.124 r  sync/column_height_reg[2]_i_5/O
                         net (fo=1, routed)           0.139     2.264    sync/column_height_reg[2]_i_5_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.108     2.372 r  sync/column_height[2]_i_1/O
                         net (fo=2, routed)           0.495     2.866    column_height0__0[2]
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.866     1.930    pixel_clk
    RAMB18_X1Y10         RAMB18E1                                     r  column_height_reg_rep/CLKARDCLK
                         clock pessimism             -0.087     1.843    
                         clock uncertainty            0.423     2.266    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.449    column_height_reg_rep
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 data_initialised_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_b_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.337ns (27.836%)  route 0.874ns (72.164%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.557     1.533    clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  data_initialised_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  data_initialised_reg/Q
                         net (fo=13, routed)          0.341     2.015    sync/rgb_r[1]_i_4_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I3_O)        0.044     2.059 f  sync/rgb_r[1]_i_9/O
                         net (fo=1, routed)           0.289     2.349    sync/rgb_r[1]_i_9_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.107     2.456 f  sync/rgb_r[1]_i_4/O
                         net (fo=4, routed)           0.243     2.699    sync/rgb_r[1]_i_4_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.744 r  sync/rgb_b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.744    sync_n_52
    SLICE_X44Y30         FDSE                                         r  rgb_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.824     1.887    pixel_clk
    SLICE_X44Y30         FDSE                                         r  rgb_b_reg[1]/C
                         clock pessimism             -0.087     1.800    
                         clock uncertainty            0.423     2.223    
    SLICE_X44Y30         FDSE (Hold_fdse_C_D)         0.091     2.314    rgb_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/h_pos_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.140%)  route 0.919ns (84.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.591     1.567    clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  reset_reg/Q
                         net (fo=62, routed)          0.919     2.650    sync/reset
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823     1.886    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[0]/C
                         clock pessimism             -0.087     1.799    
                         clock uncertainty            0.423     2.222    
    SLICE_X39Y31         FDRE (Hold_fdre_C_R)        -0.018     2.204    sync/h_pos_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/h_pos_reg_rep[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.140%)  route 0.919ns (84.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.591     1.567    clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  reset_reg/Q
                         net (fo=62, routed)          0.919     2.650    sync/reset
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823     1.886    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[0]_rep/C
                         clock pessimism             -0.087     1.799    
                         clock uncertainty            0.423     2.222    
    SLICE_X39Y31         FDRE (Hold_fdre_C_R)        -0.018     2.204    sync/h_pos_reg_rep[0]_rep
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync/h_pos_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.140%)  route 0.919ns (84.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.591     1.567    clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  reset_reg/Q
                         net (fo=62, routed)          0.919     2.650    sync/reset
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.885    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.489 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.035    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.823     1.886    sync/clk_25MHz
    SLICE_X39Y31         FDRE                                         r  sync/h_pos_reg_rep[1]/C
                         clock pessimism             -0.087     1.799    
                         clock uncertainty            0.423     2.222    
    SLICE_X39Y31         FDRE (Hold_fdre_C_R)        -0.018     2.204    sync/h_pos_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.446    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led0_r_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 3.971ns (57.236%)  route 2.967ns (42.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.562     4.479    clk_IBUF_BUFG
    SLICE_X33Y38         FDSE                                         r  led0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDSE (Prop_fdse_C_Q)         0.456     4.935 r  led0_r_reg/Q
                         net (fo=1, routed)           2.967     7.902    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.515    11.417 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.417    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 3.987ns (57.563%)  route 2.939ns (42.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.566     4.483    clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  led1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     4.939 r  led1_r_reg/Q
                         net (fo=1, routed)           2.939     7.879    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.531    11.410 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.410    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.373ns (59.764%)  route 0.924ns (40.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.564     1.540    clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  led1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  led1_r_reg/Q
                         net (fo=1, routed)           0.924     2.606    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.232     3.838 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.838    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_r_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.357ns (58.417%)  route 0.966ns (41.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.561     1.537    clk_IBUF_BUFG
    SLICE_X33Y38         FDSE                                         r  led0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDSE (Prop_fdse_C_Q)         0.141     1.678 r  led0_r_reg/Q
                         net (fo=1, routed)           0.966     2.644    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.216     3.860 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.860    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCK
                            (input port)
  Destination:            spi_info/sck_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 1.467ns (35.226%)  route 2.698ns (64.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    G16                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SCK_IBUF_inst/O
                         net (fo=1, routed)           2.698     4.166    spi_info/SCK_IBUF
    SLICE_X30Y36         FDRE                                         r  spi_info/sck_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.440     4.208    spi_info/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  spi_info/sck_sync0_reg/C

Slack:                    inf
  Source:                 MOSI
                            (input port)
  Destination:            spi_info/mosi_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.837ns  (logic 1.473ns (38.397%)  route 2.364ns (61.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  MOSI (IN)
                         net (fo=0)                   0.000     0.000    MOSI
    H17                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  MOSI_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.837    spi_info/MOSI_IBUF
    SLICE_X30Y36         FDRE                                         r  spi_info/mosi_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.440     4.208    spi_info/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  spi_info/mosi_sync0_reg/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            spi_info/cs_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.592ns  (logic 1.473ns (41.002%)  route 2.119ns (58.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    H16                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  CS_IBUF_inst/O
                         net (fo=1, routed)           2.119     3.592    spi_info/CS_IBUF
    SLICE_X30Y36         FDRE                                         r  spi_info/cs_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.440     4.208    spi_info/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  spi_info/cs_sync0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            spi_info/cs_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.241ns (19.761%)  route 0.977ns (80.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    H16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  CS_IBUF_inst/O
                         net (fo=1, routed)           0.977     1.218    spi_info/CS_IBUF
    SLICE_X30Y36         FDRE                                         r  spi_info/cs_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.827     1.890    spi_info/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  spi_info/cs_sync0_reg/C

Slack:                    inf
  Source:                 MOSI
                            (input port)
  Destination:            spi_info/mosi_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.241ns (18.351%)  route 1.074ns (81.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  MOSI (IN)
                         net (fo=0)                   0.000     0.000    MOSI
    H17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  MOSI_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.315    spi_info/MOSI_IBUF
    SLICE_X30Y36         FDRE                                         r  spi_info/mosi_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.827     1.890    spi_info/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  spi_info/mosi_sync0_reg/C

Slack:                    inf
  Source:                 SCK
                            (input port)
  Destination:            spi_info/sck_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.235ns (16.222%)  route 1.215ns (83.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    G16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  SCK_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.451    spi_info/SCK_IBUF
    SLICE_X30Y36         FDRE                                         r  spi_info/sck_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.827     1.890    spi_info/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  spi_info/sck_sync0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25MHz_clk_25MHz
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_r_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 3.966ns (52.832%)  route 3.541ns (47.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.555     4.472    pixel_clk
    SLICE_X44Y30         FDSE                                         r  rgb_r_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDSE (Prop_fdse_C_Q)         0.456     4.928 r  rgb_r_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.541     8.469    rgb_r_reg[1]_lopt_replica_1
    U12                  OBUF (Prop_obuf_I_O)         3.510    11.978 r  rgb_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.978    rgb_g[1]
    U12                                                               r  rgb_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 4.091ns (54.746%)  route 3.382ns (45.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.554     4.471    pixel_clk
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.419     4.890 r  rgb_b_reg[2]/Q
                         net (fo=1, routed)           3.382     8.272    rgb_b_OBUF[2]
    R13                  OBUF (Prop_obuf_I_O)         3.672    11.944 r  rgb_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.944    rgb_b[2]
    R13                                                               r  rgb_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.331ns  (logic 4.103ns (55.971%)  route 3.228ns (44.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.555     4.472    pixel_clk
    SLICE_X44Y30         FDSE                                         r  rgb_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDSE (Prop_fdse_C_Q)         0.419     4.891 r  rgb_r_reg[1]/Q
                         net (fo=1, routed)           3.228     8.119    rgb_g_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         3.684    11.803 r  rgb_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.803    rgb_r[1]
    V16                                                               r  rgb_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 3.962ns (54.981%)  route 3.244ns (45.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.554     4.471    pixel_clk
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     4.927 r  rgb_b_reg[3]/Q
                         net (fo=1, routed)           3.244     8.172    rgb_b_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         3.506    11.678 r  rgb_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.678    rgb_b[3]
    V14                                                               r  rgb_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 3.957ns (54.929%)  route 3.247ns (45.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.555     4.472    pixel_clk
    SLICE_X44Y30         FDSE                                         r  rgb_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDSE (Prop_fdse_C_Q)         0.456     4.928 r  rgb_b_reg[1]/Q
                         net (fo=1, routed)           3.247     8.175    rgb_b_OBUF[1]
    P13                  OBUF (Prop_obuf_I_O)         3.501    11.677 r  rgb_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.677    rgb_b[1]
    P13                                                               r  rgb_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/v_sync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.150ns  (logic 3.961ns (55.402%)  route 3.189ns (44.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.549     4.466    sync/clk_25MHz
    SLICE_X41Y27         FDSE                                         r  sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDSE (Prop_fdse_C_Q)         0.456     4.922 r  sync/v_sync_reg/Q
                         net (fo=1, routed)           3.189     8.111    v_sync_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.505    11.617 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000    11.617    v_sync
    R11                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/h_sync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 3.949ns (55.716%)  route 3.139ns (44.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.551     4.468    sync/clk_25MHz
    SLICE_X37Y28         FDSE                                         r  sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDSE (Prop_fdse_C_Q)         0.456     4.924 r  sync/h_sync_reg/Q
                         net (fo=1, routed)           3.139     8.063    h_sync_OBUF
    T13                  OBUF (Prop_obuf_I_O)         3.493    11.556 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000    11.556    h_sync
    T13                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.868ns  (logic 3.965ns (57.735%)  route 2.903ns (42.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         1.598     4.515    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.165 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     2.821    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.554     4.471    pixel_clk
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     4.927 r  rgb_b_reg[0]/Q
                         net (fo=1, routed)           2.903     7.830    rgb_b_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.509    11.339 r  rgb_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.339    rgb_b[0]
    U16                                                               r  rgb_b[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.351ns (59.397%)  route 0.924ns (40.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.555     1.531    pixel_clk
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  rgb_b_reg[0]/Q
                         net (fo=1, routed)           0.924     2.596    rgb_b_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.210     3.806 r  rgb_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.806    rgb_b[0]
    U16                                                               r  rgb_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/h_sync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.335ns (56.484%)  route 1.029ns (43.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X37Y28         FDSE                                         r  sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  sync/h_sync_reg/Q
                         net (fo=1, routed)           1.029     2.699    h_sync_OBUF
    T13                  OBUF (Prop_obuf_I_O)         1.194     3.893 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.893    h_sync
    T13                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/v_sync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.348ns (56.067%)  route 1.056ns (43.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.553     1.529    sync/clk_25MHz
    SLICE_X41Y27         FDSE                                         r  sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  sync/v_sync_reg/Q
                         net (fo=1, routed)           1.056     2.726    v_sync_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.207     3.933 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.933    v_sync
    R11                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.344ns (54.446%)  route 1.124ns (45.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     1.532    pixel_clk
    SLICE_X44Y30         FDSE                                         r  rgb_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  rgb_b_reg[1]/Q
                         net (fo=1, routed)           1.124     2.797    rgb_b_OBUF[1]
    P13                  OBUF (Prop_obuf_I_O)         1.203     4.000 r  rgb_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.000    rgb_b[1]
    P13                                                               r  rgb_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.348ns (54.464%)  route 1.127ns (45.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.555     1.531    pixel_clk
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  rgb_b_reg[3]/Q
                         net (fo=1, routed)           1.127     2.800    rgb_b_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         1.207     4.007 r  rgb_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.007    rgb_b[3]
    V14                                                               r  rgb_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.392ns (55.870%)  route 1.100ns (44.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     1.532    pixel_clk
    SLICE_X44Y30         FDSE                                         r  rgb_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDSE (Prop_fdse_C_Q)         0.128     1.660 r  rgb_r_reg[1]/Q
                         net (fo=1, routed)           1.100     2.760    rgb_g_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         1.264     4.024 r  rgb_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.024    rgb_r[1]
    V16                                                               r  rgb_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.380ns (54.426%)  route 1.156ns (45.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.555     1.531    pixel_clk
    SLICE_X43Y30         FDRE                                         r  rgb_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  rgb_b_reg[2]/Q
                         net (fo=1, routed)           1.156     2.815    rgb_b_OBUF[2]
    R13                  OBUF (Prop_obuf_I_O)         1.252     4.068 r  rgb_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.068    rgb_b[2]
    R13                                                               r  rgb_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_r_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.352ns (52.185%)  route 1.239ns (47.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=721, routed)         0.554     1.530    pxl_25Mhz_clk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.450 r  pxl_25Mhz_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.951    pxl_25Mhz_clk/inst/clk_25MHz_clk_25MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  pxl_25Mhz_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     1.532    pixel_clk
    SLICE_X44Y30         FDSE                                         r  rgb_r_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  rgb_r_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.239     2.912    rgb_r_reg[1]_lopt_replica_1
    U12                  OBUF (Prop_obuf_I_O)         1.211     4.123 r  rgb_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.123    rgb_g[1]
    U12                                                               r  rgb_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





