<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [BIND 205-102] The specified resource core for memory 'pool_line_buf_val_0' will be ignored if a simpler one can be used." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:03.686+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('pool_line_buf_val_0_5_write_ln765', E:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:765->sdk0/src/top.cpp:212) of variable 'a', sdk0/src/top.cpp:3->sdk0/src/top.cpp:211 on array 'pool_line_buf.val[0]', sdk0/src/top.cpp:67 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pool_line_buf_val_0'." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:03.416+0800" type="Warning"/>
        <logs message="WARNING: [BIND 205-102] The specified resource core for memory 'line_buf_val_2' will be ignored if a simpler one can be used." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:02.752+0800" type="Warning"/>
        <logs message="WARNING: [BIND 205-102] The specified resource core for memory 'line_buf_val_1' will be ignored if a simpler one can be used." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:02.739+0800" type="Warning"/>
        <logs message="WARNING: [BIND 205-102] The specified resource core for memory 'output_buf' will be ignored if a simpler one can be used." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:02.727+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'Loop_2_proc5' (sdk0/src/top.cpp:46:5) contains multiple loops." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:01.427+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buf' (sdk0/src/top.cpp:46)." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:01.186+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buf.val[2]' (sdk0/src/top.cpp:64)." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.894+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buf.val[1]' (sdk0/src/top.cpp:64)." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.877+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buf.val[2]' (sdk0/src/top.cpp:64)." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.861+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.845+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buf.val[2]' (sdk0/src/top.cpp:64)." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.826+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.809+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.788+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.773+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buf.val[1]' (sdk0/src/top.cpp:64)." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.752+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.734+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buf.val[1]' (sdk0/src/top.cpp:64)." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.718+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.703+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_line_buf.val[0]' (sdk0/src/top.cpp:67)." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.686+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_line_buf.val[0]' (sdk0/src/top.cpp:67)." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.670+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.657+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.645+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.629+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.618+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_load_weight_proc4' to 'Loop_load_weight_pro' (sdk0/src/top.cpp:81:40)" projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.609+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (sdk0/src/top.cpp:98:14) in function 'Loop_2_proc5' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:36:00.515+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'weights' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:35:59.882+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file sdk0/src/top.cpp" projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:35:55.640+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: sdk0/src/top.cpp:73:21" projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:35:37.651+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1678.195 ; gain = 646.195&#xD;&#xA;Contents of report file './report/cnn_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019&#xD;&#xA;| Date         : Thu Nov 28 10:43:56 2019&#xD;&#xA;| Host         : guoy-PC running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/cnn_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7z045-ffg900&#xD;&#xA;| Speed File   : -2  PRODUCTION 1.11 2014-09-11&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 88 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 72 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      3.073        0.000                      0                18946        0.118        0.000                      0                18946        4.358        0.000                       0                  7783  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              3.073        0.000                      0                18946        0.118        0.000                      0                18946        4.358        0.000                       0                  7783  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        3.073ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             3.073ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/din0_buf1_reg[22]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        6.908ns  (logic 5.580ns (80.777%)  route 1.328ns (19.223%))&#xD;&#xA;  Logic Levels:           5  (DSP48E1=3 LUT4=1 LUT5=1)&#xD;&#xA;  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.537ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=7835, unset)         0.537     0.537    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/din0_buf1_reg[22]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/din0_buf1_reg[22]/Q&#xD;&#xA;                         net (fo=2, unplaced)         0.419     1.192    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]&#xD;&#xA;                         DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])&#xD;&#xA;                                                      2.962     4.154 r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]&#xD;&#xA;                         net (fo=1, unplaced)         0.050     4.204    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]&#xD;&#xA;                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])&#xD;&#xA;                                                      1.219     5.423 r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     5.423    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]&#xD;&#xA;                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])&#xD;&#xA;                                                      1.077     6.500 r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[30]&#xD;&#xA;                         net (fo=3, unplaced)         0.419     6.920    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]&#xD;&#xA;                         LUT4 (Prop_lut4_I1_O)        0.043     6.963 r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O&#xD;&#xA;                         net (fo=6, unplaced)         0.439     7.402    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/round_exp_inc_op&#xD;&#xA;                         LUT5 (Prop_lut5_I1_O)        0.043     7.445 r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[7]_i_2/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.445    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=7835, unset)         0.510    10.510    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C&#xD;&#xA;                         clock pessimism              0.000    10.510    &#xD;&#xA;                         clock uncertainty           -0.035    10.475    &#xD;&#xA;                         FDRE (Setup_fdre_C_D)        0.043    10.518    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/cnn_fmul_32ns_32nfYi_U23/cnn_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         10.518    &#xD;&#xA;                         arrival time                          -7.445    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  3.073    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.118ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/Loop_2_proc5_U0/output_buf_addr_1_reg_1300_reg[0]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/Loop_2_proc5_U0/output_buf_addr_1_reg_1300_pp0_iter18_reg_reg[0]_srl16/D&#xD;&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        0.014ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.280ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.266ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=7835, unset)         0.266     0.266    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/output_buf_addr_1_reg_1300_reg[0]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.104     0.370 r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/output_buf_addr_1_reg_1300_reg[0]/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.094     0.464    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/output_buf_addr_1_reg_1300[0]&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/output_buf_addr_1_reg_1300_pp0_iter18_reg_reg[0]_srl16/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=7835, unset)         0.280     0.280    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/ap_clk&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/Loop_2_proc5_U0/output_buf_addr_1_reg_1300_pp0_iter18_reg_reg[0]_srl16/CLK&#xD;&#xA;                         clock pessimism              0.000     0.280    &#xD;&#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xD;&#xA;                                                      0.066     0.346    bd_0_i/hls_inst/inst/Loop_2_proc5_U0/output_buf_addr_1_reg_1300_pp0_iter18_reg_reg[0]_srl16&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.346    &#xD;&#xA;                         arrival time                           0.464    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.118    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228                bd_0_i/hls_inst/inst/Loop_2_proc5_U0/mul_ln149_reg_1290_reg/CLK&#xD;&#xA;Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.000       4.358                bd_0_i/hls_inst/inst/Loop_2_proc5_U0/and_ln132_reg_1209_pp0_iter13_reg_reg[0]_srl3/CLK&#xD;&#xA;High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.000       4.358                bd_0_i/hls_inst/inst/Loop_2_proc5_U0/and_ln132_reg_1209_pp0_iter13_reg_reg[0]_srl3/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: calculating BRAM count: (2 bram18) + 2 * (81 bram36)&#xD;&#xA;HLS EXTRACTION: synth area_totals:  0 218600 437200 900 1090 0 0&#xD;&#xA;HLS EXTRACTION: synth area_current: 0 5840 7464 65 164 0 149 0 0 0&#xD;&#xA;HLS EXTRACTION: generated C:/Users/guoy/Desktop/hls/yolo_ip/solution1/impl/report/verilog/cnn_export.xml&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2019.1&#xD;&#xA;Project:             yolo_ip&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z045-ffg900-2&#xD;&#xA;Report date:         Thu Nov 28 10:43:56 +0800 2019&#xD;&#xA;&#xD;&#xA;#=== Post-Synthesis Resource usage ===&#xD;&#xA;SLICE:            0&#xD;&#xA;LUT:           5840&#xD;&#xA;FF:            7464&#xD;&#xA;DSP:             65&#xD;&#xA;BRAM:           164&#xD;&#xA;SRL:            149&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    6.927&#xD;&#xA;Timing met&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: generated C:/Users/guoy/Desktop/hls/yolo_ip/solution1/impl/report/verilog/cnn_export.rpt" projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:43:56.766+0800" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:43:23.725+0800" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1011.156 ; gain = 292.840&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1049.414 ; gain = 331.098&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1049.488 ; gain = 331.172&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1059.277 ; gain = 340.961&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1075.074 ; gain = 356.758&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1075.074 ; gain = 356.758&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1075.074 ; gain = 356.758&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1075.074 ; gain = 356.758&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1075.074 ; gain = 356.758&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1075.074 ; gain = 356.758&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |    76|&#xD;&#xA;|2     |  bd_0_i |bd_0   |    76|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1075.074 ; gain = 356.758&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.074 ; gain = 307.191&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1075.074 ; gain = 356.758" projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:43:18.697+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:39:25.951+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'cnn_ap_fptrunc_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="yolo_ip" solutionName="solution1" date="2019-11-28T10:39:04.229+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
