Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Wed Nov 27 15:02:26 2024
| Host             : eecs-digital-44 running 64-bit Ubuntu 24.04.1 LTS
| Command          : report_power -file obj/post_route_power.rpt
| Design           : top_level
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.444        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.368        |
| Device Static (W)        | 0.076        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 82.8         |
| Junction Temperature (C) | 27.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.007 |        6 |       --- |             --- |
| Slice Logic    |     0.005 |     3204 |       --- |             --- |
|   LUT as Logic |     0.004 |     1249 |     32600 |            3.83 |
|   CARRY4       |    <0.001 |      127 |      8150 |            1.56 |
|   Register     |    <0.001 |     1259 |     65200 |            1.93 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      111 |       --- |             --- |
| Signals        |     0.007 |     2638 |       --- |             --- |
| Block RAM      |     0.100 |     68.5 |        75 |           91.33 |
| MMCM           |     0.105 |        1 |         5 |           20.00 |
| DSPs           |     0.003 |        9 |       120 |            7.50 |
| I/O            |     0.140 |       32 |       210 |           15.24 |
| Static Power   |     0.076 |          |           |                 |
| Total          |     0.444 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.129 |       0.117 |      0.012 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.071 |       0.058 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.043 |       0.042 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.008 |      0.002 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-----------------------------+-----------------+
| Clock               | Domain                      | Constraint (ns) |
+---------------------+-----------------------------+-----------------+
| clk_pixel_clk_wiz_0 | mhdmicw/clk_pixel_clk_wiz_0 |            13.5 |
| clk_tmds_clk_wiz_0  | mhdmicw/clk_tmds_clk_wiz_0  |             2.7 |
| clkfbout_clk_wiz_0  | mhdmicw/clkfbout_clk_wiz_0  |            50.0 |
| gclk                | clk_100mhz                  |            10.0 |
+---------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top_level                |     0.368 |
|   calculating_ray        |     0.004 |
|     rayDirY_recip        |     0.001 |
|   dda_fifo_in            |     0.007 |
|     xpm_fifo_axis_inst   |     0.007 |
|       xpm_fifo_base_inst |     0.007 |
|   dda_fifo_out           |     0.004 |
|     xpm_fifo_axis_inst   |     0.004 |
|       xpm_fifo_base_inst |     0.004 |
|   dda_module             |     0.007 |
|     dda_fsm0             |     0.003 |
|     dda_fsm1             |     0.003 |
|   flattening_module      |     0.001 |
|   frame_buffer_module    |     0.095 |
|     framebuffer_1        |     0.047 |
|     framebuffer_2        |     0.048 |
|   mhdmicw                |     0.105 |
+--------------------------+-----------+


