SUBPROCESS __kpex__:kpex_cli.py:891 /home/runner/work/klayout-pex/klayout-pex/.venv/lib/python3.12/site-packages/pytest/__main__.py -m slow --alluredir build/allure-results --color no
INFO     __kpex__:kpex_cli.py:387 GDS input file passed, running in LVS mode
INFO     __kpex__:kpex_cli.py:427 No explicit top cell specified, using top cell 'sidewall_cap_vpp_04p4x04p6_l1_redux'
INFO     __kpex__:kpex_cli.py:468 LVS input schematic not specified (argument --schematic), using dummy schematic
WARNING  __kpex__:kpex_cli.py:863 Cache hit: Reusing cached LVSDB
SUBPROCESS __kpex__:kpex_cli.py:864 /home/runner/work/klayout-pex/klayout-pex/output_sky130A/.kpex_cache/sky130A/home/runner/work/klayout-pex/klayout-pex/testdata/designs/sky130A/test_patterns/sidewall_cap_vpp_04p4x04p6_l1_redux.gds.gz/sidewall_cap_vpp_04p4x04p6_l1_redux.lvsdb.gz
INFO     __kpex__:kpex_cli.py:923 (67, 20) -> (li_con)
SUBPROCESS __kpex__:kpex_cli.py:754 Device;Net1;Net2;Capacitance [fF];Resistance [Î©]
SUBPROCESS __kpex__:kpex_cli.py:754 C1;C0;C1;0.286;
SUBPROCESS __kpex__:kpex_cli.py:754 C2;C0;VSUBS;0.3;
SUBPROCESS __kpex__:kpex_cli.py:754 C3;C1;VSUBS;0.087;
SUBPROCESS __kpex__:kpex_cli.py:757 /home/runner/work/klayout-pex/klayout-pex/output_sky130A/sidewall_cap_vpp_04p4x04p6_l1_redux__sidewall_cap_vpp_04p4x04p6_l1_redux/sidewall_cap_vpp_04p4x04p6_l1_redux_k25d_pex_netlist.csv
SUBPROCESS __kpex__:kpex_cli.py:771 Wrote expanded netlist to: /home/runner/work/klayout-pex/klayout-pex/output_sky130A/sidewall_cap_vpp_04p4x04p6_l1_redux__sidewall_cap_vpp_04p4x04p6_l1_redux/sidewall_cap_vpp_04p4x04p6_l1_redux_k25d_pex_netlist.spice