
EmbSys.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e120  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e60  0800e320  0800e320  0001e320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010180  08010180  000300b4  2**0
                  CONTENTS
  4 .ARM          00000008  08010180  08010180  00020180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010188  08010188  000300b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010188  08010188  00020188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801018c  0801018c  0002018c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08010190  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000097f4  200000b4  08010244  000300b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200098a8  08010244  000398a8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000300b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000365b9  00000000  00000000  000300e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d60  00000000  00000000  0006669b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000026d8  00000000  00000000  0006c400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002440  00000000  00000000  0006ead8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003a6c1  00000000  00000000  00070f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00030b89  00000000  00000000  000ab5d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015747a  00000000  00000000  000dc162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  002335dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a8ec  00000000  00000000  0023362c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000b4 	.word	0x200000b4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800e308 	.word	0x0800e308

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000b8 	.word	0x200000b8
 800023c:	0800e308 	.word	0x0800e308

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80005f8:	bf00      	nop
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
 800060a:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800060c:	bf00      	nop
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	4770      	bx	lr

08000618 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 800061c:	bf00      	nop
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
	...

08000628 <integer_length>:
	int stack_size;
	uint32_t sent_messages;
	int time_running;
} thread_info;

int integer_length(int num) {
 8000628:	b480      	push	{r7}
 800062a:	b085      	sub	sp, #20
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	int result = 0;
 8000630:	2300      	movs	r3, #0
 8000632:	60fb      	str	r3, [r7, #12]
	if (num == 0) {
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d10c      	bne.n	8000654 <integer_length+0x2c>
		return 1;
 800063a:	2301      	movs	r3, #1
 800063c:	e00e      	b.n	800065c <integer_length+0x34>
	}

	while (num > 0) {
		num /= 10;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	4a09      	ldr	r2, [pc, #36]	; (8000668 <integer_length+0x40>)
 8000642:	fb82 1203 	smull	r1, r2, r2, r3
 8000646:	1092      	asrs	r2, r2, #2
 8000648:	17db      	asrs	r3, r3, #31
 800064a:	1ad3      	subs	r3, r2, r3
 800064c:	607b      	str	r3, [r7, #4]
		result++;
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	3301      	adds	r3, #1
 8000652:	60fb      	str	r3, [r7, #12]
	while (num > 0) {
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b00      	cmp	r3, #0
 8000658:	dcf1      	bgt.n	800063e <integer_length+0x16>
	}
	return result;
 800065a:	68fb      	ldr	r3, [r7, #12]
}
 800065c:	4618      	mov	r0, r3
 800065e:	3714      	adds	r7, #20
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	66666667 	.word	0x66666667

0800066c <fibonacci_display_num>:


void fibonacci_display_num() {
 800066c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000670:	b085      	sub	sp, #20
 8000672:	af00      	add	r7, sp, #0
 8000674:	466b      	mov	r3, sp
 8000676:	461e      	mov	r6, r3
	int number_strlen = integer_length(calculating);
 8000678:	4b1f      	ldr	r3, [pc, #124]	; (80006f8 <fibonacci_display_num+0x8c>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffd3 	bl	8000628 <integer_length>
 8000682:	60f8      	str	r0, [r7, #12]
	char number[number_strlen];
 8000684:	68f9      	ldr	r1, [r7, #12]
 8000686:	1e4b      	subs	r3, r1, #1
 8000688:	60bb      	str	r3, [r7, #8]
 800068a:	460a      	mov	r2, r1
 800068c:	2300      	movs	r3, #0
 800068e:	4690      	mov	r8, r2
 8000690:	4699      	mov	r9, r3
 8000692:	f04f 0200 	mov.w	r2, #0
 8000696:	f04f 0300 	mov.w	r3, #0
 800069a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800069e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80006a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80006a6:	460a      	mov	r2, r1
 80006a8:	2300      	movs	r3, #0
 80006aa:	4614      	mov	r4, r2
 80006ac:	461d      	mov	r5, r3
 80006ae:	f04f 0200 	mov.w	r2, #0
 80006b2:	f04f 0300 	mov.w	r3, #0
 80006b6:	00eb      	lsls	r3, r5, #3
 80006b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80006bc:	00e2      	lsls	r2, r4, #3
 80006be:	460b      	mov	r3, r1
 80006c0:	3307      	adds	r3, #7
 80006c2:	08db      	lsrs	r3, r3, #3
 80006c4:	00db      	lsls	r3, r3, #3
 80006c6:	ebad 0d03 	sub.w	sp, sp, r3
 80006ca:	466b      	mov	r3, sp
 80006cc:	3300      	adds	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
	sprintf(number, "%d", calculating);
 80006d0:	4b09      	ldr	r3, [pc, #36]	; (80006f8 <fibonacci_display_num+0x8c>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	461a      	mov	r2, r3
 80006d6:	4909      	ldr	r1, [pc, #36]	; (80006fc <fibonacci_display_num+0x90>)
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f00d faa5 	bl	800dc28 <siprintf>
	BSP_LCD_DisplayStringAt(460, 230, (uint8_t*) number, LEFT_MODE);
 80006de:	2303      	movs	r3, #3
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	21e6      	movs	r1, #230	; 0xe6
 80006e4:	f44f 70e6 	mov.w	r0, #460	; 0x1cc
 80006e8:	f002 fc9a 	bl	8003020 <BSP_LCD_DisplayStringAt>
 80006ec:	46b5      	mov	sp, r6
}
 80006ee:	bf00      	nop
 80006f0:	3714      	adds	r7, #20
 80006f2:	46bd      	mov	sp, r7
 80006f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80006f8:	20000000 	.word	0x20000000
 80006fc:	0800e340 	.word	0x0800e340

08000700 <fibonacci_prepare>:

void fibonacci_prepare() {
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
	BSP_LCD_FillRect(300, 150, 150, 200);
 8000704:	23c8      	movs	r3, #200	; 0xc8
 8000706:	2296      	movs	r2, #150	; 0x96
 8000708:	2196      	movs	r1, #150	; 0x96
 800070a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800070e:	f002 fdcf 	bl	80032b0 <BSP_LCD_FillRect>
	BSP_LCD_DisplayStringAt(370, 230, (uint8_t*) "-", LEFT_MODE);
 8000712:	2303      	movs	r3, #3
 8000714:	4a0b      	ldr	r2, [pc, #44]	; (8000744 <fibonacci_prepare+0x44>)
 8000716:	21e6      	movs	r1, #230	; 0xe6
 8000718:	f44f 70b9 	mov.w	r0, #370	; 0x172
 800071c:	f002 fc80 	bl	8003020 <BSP_LCD_DisplayStringAt>
	BSP_LCD_FillRect(500, 150, 150, 200);
 8000720:	23c8      	movs	r3, #200	; 0xc8
 8000722:	2296      	movs	r2, #150	; 0x96
 8000724:	2196      	movs	r1, #150	; 0x96
 8000726:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800072a:	f002 fdc1 	bl	80032b0 <BSP_LCD_FillRect>
	BSP_LCD_DisplayStringAt(570, 230, (uint8_t*) "+", LEFT_MODE);
 800072e:	2303      	movs	r3, #3
 8000730:	4a05      	ldr	r2, [pc, #20]	; (8000748 <fibonacci_prepare+0x48>)
 8000732:	21e6      	movs	r1, #230	; 0xe6
 8000734:	f240 203a 	movw	r0, #570	; 0x23a
 8000738:	f002 fc72 	bl	8003020 <BSP_LCD_DisplayStringAt>
	fibonacci_display_num();
 800073c:	f7ff ff96 	bl	800066c <fibonacci_display_num>
}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}
 8000744:	0800e344 	.word	0x0800e344
 8000748:	0800e348 	.word	0x0800e348

0800074c <fibonacci_inc>:

int fibonacci_inc (int num) {
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
	return ++num;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3301      	adds	r3, #1
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	687b      	ldr	r3, [r7, #4]
}
 800075c:	4618      	mov	r0, r3
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <fibonacci_dec>:

int fibonacci_dec (int num) {
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
	if (num <= 1) return 1;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	2b01      	cmp	r3, #1
 8000774:	dc01      	bgt.n	800077a <fibonacci_dec+0x12>
 8000776:	2301      	movs	r3, #1
 8000778:	e003      	b.n	8000782 <fibonacci_dec+0x1a>
	else return --num;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	3b01      	subs	r3, #1
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
}
 8000782:	4618      	mov	r0, r3
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr

0800078e <fibonnaci_f>:

int fibonnaci_f (int num) {
 800078e:	b590      	push	{r4, r7, lr}
 8000790:	b083      	sub	sp, #12
 8000792:	af00      	add	r7, sp, #0
 8000794:	6078      	str	r0, [r7, #4]

	if (num == 0) {
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d101      	bne.n	80007a0 <fibonnaci_f+0x12>
		return 0;
 800079c:	2300      	movs	r3, #0
 800079e:	e011      	b.n	80007c4 <fibonnaci_f+0x36>
	} else if (num == 1) {
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d101      	bne.n	80007aa <fibonnaci_f+0x1c>
		return 1;
 80007a6:	2301      	movs	r3, #1
 80007a8:	e00c      	b.n	80007c4 <fibonnaci_f+0x36>
	} else {
		return (fibonnaci_f(num - 1) + fibonnaci_f(num - 2));
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	3b01      	subs	r3, #1
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ffed 	bl	800078e <fibonnaci_f>
 80007b4:	4604      	mov	r4, r0
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	3b02      	subs	r3, #2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff ffe7 	bl	800078e <fibonnaci_f>
 80007c0:	4603      	mov	r3, r0
 80007c2:	4423      	add	r3, r4
	}
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd90      	pop	{r4, r7, pc}

080007cc <fibonacci_t>:

void fibonacci_t (void* args) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]

	thread_info *fibonacci_info = malloc(sizeof(thread_info));
 80007d4:	2014      	movs	r0, #20
 80007d6:	f00d f919 	bl	800da0c <malloc>
 80007da:	4603      	mov	r3, r0
 80007dc:	60bb      	str	r3, [r7, #8]
	fibonacci_info->pid = FIB;
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	2200      	movs	r2, #0
 80007e2:	701a      	strb	r2, [r3, #0]
	fibonacci_info->sent_messages = 0;
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
	fibonacci_info->stack_size = STACK_CAPACITY;
 80007ea:	68bb      	ldr	r3, [r7, #8]
 80007ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007f0:	609a      	str	r2, [r3, #8]
	fibonacci_info->time_running = 0;
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]

	while (1) {
		fibonnaci_f(calculating);
 80007f8:	4b3d      	ldr	r3, [pc, #244]	; (80008f0 <fibonacci_t+0x124>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f7ff ffc6 	bl	800078e <fibonnaci_f>

		if (APP_PAGE == FIB) {
 8000802:	4b3c      	ldr	r3, [pc, #240]	; (80008f4 <fibonacci_t+0x128>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d16d      	bne.n	80008e6 <fibonacci_t+0x11a>
			int stack_space = osThreadGetStackSpace(fibonacci_taskHandle);
 800080a:	4b3b      	ldr	r3, [pc, #236]	; (80008f8 <fibonacci_t+0x12c>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4618      	mov	r0, r3
 8000810:	f009 fe68 	bl	800a4e4 <osThreadGetStackSpace>
 8000814:	4603      	mov	r3, r0
 8000816:	60fb      	str	r3, [r7, #12]
			fibonacci_info->stack_space = stack_space;
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	68fa      	ldr	r2, [r7, #12]
 800081c:	605a      	str	r2, [r3, #4]

			if (osMessageQueuePut(thread_manager_message, &fibonacci_info, 0, osWaitForever) == osOK) {
 800081e:	4b37      	ldr	r3, [pc, #220]	; (80008fc <fibonacci_t+0x130>)
 8000820:	6818      	ldr	r0, [r3, #0]
 8000822:	f107 0108 	add.w	r1, r7, #8
 8000826:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800082a:	2200      	movs	r2, #0
 800082c:	f00a f87c 	bl	800a928 <osMessageQueuePut>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d104      	bne.n	8000840 <fibonacci_t+0x74>
				fibonacci_info->sent_messages += 1;
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	68da      	ldr	r2, [r3, #12]
 800083a:	68bb      	ldr	r3, [r7, #8]
 800083c:	3201      	adds	r2, #1
 800083e:	60da      	str	r2, [r3, #12]
			}
			BSP_TS_GetState(&TS_State);
 8000840:	482f      	ldr	r0, [pc, #188]	; (8000900 <fibonacci_t+0x134>)
 8000842:	f003 f98b 	bl	8003b5c <BSP_TS_GetState>
			if (TS_State.touchDetected > 0) {
 8000846:	4b2e      	ldr	r3, [pc, #184]	; (8000900 <fibonacci_t+0x134>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d04b      	beq.n	80008e6 <fibonacci_t+0x11a>
				if (TS_State.touchY[0] > 300 && TS_State.touchX[0] < STACK_VIEW_WIDTH) {
 800084e:	4b2c      	ldr	r3, [pc, #176]	; (8000900 <fibonacci_t+0x134>)
 8000850:	88db      	ldrh	r3, [r3, #6]
 8000852:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000856:	d909      	bls.n	800086c <fibonacci_t+0xa0>
 8000858:	4b29      	ldr	r3, [pc, #164]	; (8000900 <fibonacci_t+0x134>)
 800085a:	885b      	ldrh	r3, [r3, #2]
 800085c:	2bc7      	cmp	r3, #199	; 0xc7
 800085e:	d805      	bhi.n	800086c <fibonacci_t+0xa0>
					osThreadTerminate(fibonacci_taskHandle);
 8000860:	4b25      	ldr	r3, [pc, #148]	; (80008f8 <fibonacci_t+0x12c>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4618      	mov	r0, r3
 8000866:	f009 fe6b 	bl	800a540 <osThreadTerminate>
 800086a:	e037      	b.n	80008dc <fibonacci_t+0x110>
				} else if (TS_State.touchX[0] > 300 && TS_State.touchX[0] < 450 && TS_State.touchY[0] > 150 && TS_State.touchY[0] < 350) {
 800086c:	4b24      	ldr	r3, [pc, #144]	; (8000900 <fibonacci_t+0x134>)
 800086e:	885b      	ldrh	r3, [r3, #2]
 8000870:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000874:	d916      	bls.n	80008a4 <fibonacci_t+0xd8>
 8000876:	4b22      	ldr	r3, [pc, #136]	; (8000900 <fibonacci_t+0x134>)
 8000878:	885b      	ldrh	r3, [r3, #2]
 800087a:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 800087e:	d211      	bcs.n	80008a4 <fibonacci_t+0xd8>
 8000880:	4b1f      	ldr	r3, [pc, #124]	; (8000900 <fibonacci_t+0x134>)
 8000882:	88db      	ldrh	r3, [r3, #6]
 8000884:	2b96      	cmp	r3, #150	; 0x96
 8000886:	d90d      	bls.n	80008a4 <fibonacci_t+0xd8>
 8000888:	4b1d      	ldr	r3, [pc, #116]	; (8000900 <fibonacci_t+0x134>)
 800088a:	88db      	ldrh	r3, [r3, #6]
 800088c:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8000890:	d208      	bcs.n	80008a4 <fibonacci_t+0xd8>
					calculating = fibonacci_dec(calculating);
 8000892:	4b17      	ldr	r3, [pc, #92]	; (80008f0 <fibonacci_t+0x124>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff ff66 	bl	8000768 <fibonacci_dec>
 800089c:	4603      	mov	r3, r0
 800089e:	4a14      	ldr	r2, [pc, #80]	; (80008f0 <fibonacci_t+0x124>)
 80008a0:	6013      	str	r3, [r2, #0]
 80008a2:	e01b      	b.n	80008dc <fibonacci_t+0x110>
				} else if (TS_State.touchX[0] > 500 && TS_State.touchX[0] < 650 && TS_State.touchY[0] > 150 && TS_State.touchY[0] < 350) {
 80008a4:	4b16      	ldr	r3, [pc, #88]	; (8000900 <fibonacci_t+0x134>)
 80008a6:	885b      	ldrh	r3, [r3, #2]
 80008a8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80008ac:	d916      	bls.n	80008dc <fibonacci_t+0x110>
 80008ae:	4b14      	ldr	r3, [pc, #80]	; (8000900 <fibonacci_t+0x134>)
 80008b0:	885b      	ldrh	r3, [r3, #2]
 80008b2:	f240 2289 	movw	r2, #649	; 0x289
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d810      	bhi.n	80008dc <fibonacci_t+0x110>
 80008ba:	4b11      	ldr	r3, [pc, #68]	; (8000900 <fibonacci_t+0x134>)
 80008bc:	88db      	ldrh	r3, [r3, #6]
 80008be:	2b96      	cmp	r3, #150	; 0x96
 80008c0:	d90c      	bls.n	80008dc <fibonacci_t+0x110>
 80008c2:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <fibonacci_t+0x134>)
 80008c4:	88db      	ldrh	r3, [r3, #6]
 80008c6:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 80008ca:	d207      	bcs.n	80008dc <fibonacci_t+0x110>
					calculating = fibonacci_inc(calculating);
 80008cc:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <fibonacci_t+0x124>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff3b 	bl	800074c <fibonacci_inc>
 80008d6:	4603      	mov	r3, r0
 80008d8:	4a05      	ldr	r2, [pc, #20]	; (80008f0 <fibonacci_t+0x124>)
 80008da:	6013      	str	r3, [r2, #0]
				}
				fibonacci_display_num(calculating);
 80008dc:	4b04      	ldr	r3, [pc, #16]	; (80008f0 <fibonacci_t+0x124>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fec3 	bl	800066c <fibonacci_display_num>
			}
		}

		osDelay(20);
 80008e6:	2014      	movs	r0, #20
 80008e8:	f009 fe90 	bl	800a60c <osDelay>
		fibonnaci_f(calculating);
 80008ec:	e784      	b.n	80007f8 <fibonacci_t+0x2c>
 80008ee:	bf00      	nop
 80008f0:	20000000 	.word	0x20000000
 80008f4:	2000075c 	.word	0x2000075c
 80008f8:	20000738 	.word	0x20000738
 80008fc:	20000758 	.word	0x20000758
 8000900:	2000074c 	.word	0x2000074c

08000904 <prepare_gol>:
}

bool grid[GOL_CELLS][GOL_CELLS];
osTimerId_t timer_gol;

void prepare_gol() {
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800090a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800090e:	f002 facf 	bl	8002eb0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(GOL_STARTPOINT_X, GOL_STARTPOINT_Y, GOL_BOX_SIZE, GOL_BOX_SIZE);
 8000912:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8000916:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800091a:	2164      	movs	r1, #100	; 0x64
 800091c:	20fa      	movs	r0, #250	; 0xfa
 800091e:	f002 fcc7 	bl	80032b0 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000922:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000926:	f002 fac3 	bl	8002eb0 <BSP_LCD_SetTextColor>

	// draw horizontal lines
	for (int i = 0; i < GOL_CELLS; i++) {
 800092a:	2300      	movs	r3, #0
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	e014      	b.n	800095a <prepare_gol+0x56>
		BSP_LCD_DrawHLine(GOL_STARTPOINT_X, GOL_STARTPOINT_Y + i * GOL_CELL_SIZE, GOL_BOX_SIZE);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	b29b      	uxth	r3, r3
 8000934:	461a      	mov	r2, r3
 8000936:	0092      	lsls	r2, r2, #2
 8000938:	4413      	add	r3, r2
 800093a:	461a      	mov	r2, r3
 800093c:	00d2      	lsls	r2, r2, #3
 800093e:	1ad3      	subs	r3, r2, r3
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	b29b      	uxth	r3, r3
 8000944:	3364      	adds	r3, #100	; 0x64
 8000946:	b29b      	uxth	r3, r3
 8000948:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800094c:	4619      	mov	r1, r3
 800094e:	20fa      	movs	r0, #250	; 0xfa
 8000950:	f002 fc2e 	bl	80031b0 <BSP_LCD_DrawHLine>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	3301      	adds	r3, #1
 8000958:	607b      	str	r3, [r7, #4]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	2b04      	cmp	r3, #4
 800095e:	dde7      	ble.n	8000930 <prepare_gol+0x2c>
	}

	// draw vertical lines
	for (int i = 0; i < GOL_CELLS; i++) {
 8000960:	2300      	movs	r3, #0
 8000962:	603b      	str	r3, [r7, #0]
 8000964:	e014      	b.n	8000990 <prepare_gol+0x8c>
		BSP_LCD_DrawVLine(GOL_STARTPOINT_X + i * GOL_CELL_SIZE, GOL_STARTPOINT_Y, GOL_BOX_SIZE);
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	b29b      	uxth	r3, r3
 800096a:	461a      	mov	r2, r3
 800096c:	0092      	lsls	r2, r2, #2
 800096e:	4413      	add	r3, r2
 8000970:	461a      	mov	r2, r3
 8000972:	00d2      	lsls	r2, r2, #3
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	005b      	lsls	r3, r3, #1
 8000978:	b29b      	uxth	r3, r3
 800097a:	33fa      	adds	r3, #250	; 0xfa
 800097c:	b29b      	uxth	r3, r3
 800097e:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8000982:	2164      	movs	r1, #100	; 0x64
 8000984:	4618      	mov	r0, r3
 8000986:	f002 fc51 	bl	800322c <BSP_LCD_DrawVLine>
	for (int i = 0; i < GOL_CELLS; i++) {
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	3301      	adds	r3, #1
 800098e:	603b      	str	r3, [r7, #0]
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	2b04      	cmp	r3, #4
 8000994:	dde7      	ble.n	8000966 <prepare_gol+0x62>
	}
}
 8000996:	bf00      	nop
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}

080009a0 <gol_display_grid>:

void gol_display_grid(bool grid[][5]) {
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
	// draw horizontal lines
	for (int i = 0; i < GOL_CELLS; i++) {
 80009a8:	2300      	movs	r3, #0
 80009aa:	617b      	str	r3, [r7, #20]
 80009ac:	e014      	b.n	80009d8 <gol_display_grid+0x38>
		BSP_LCD_DrawHLine(GOL_STARTPOINT_X, GOL_STARTPOINT_Y + i * GOL_CELL_SIZE, GOL_BOX_SIZE);
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	461a      	mov	r2, r3
 80009b4:	0092      	lsls	r2, r2, #2
 80009b6:	4413      	add	r3, r2
 80009b8:	461a      	mov	r2, r3
 80009ba:	00d2      	lsls	r2, r2, #3
 80009bc:	1ad3      	subs	r3, r2, r3
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	b29b      	uxth	r3, r3
 80009c2:	3364      	adds	r3, #100	; 0x64
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80009ca:	4619      	mov	r1, r3
 80009cc:	20fa      	movs	r0, #250	; 0xfa
 80009ce:	f002 fbef 	bl	80031b0 <BSP_LCD_DrawHLine>
	for (int i = 0; i < GOL_CELLS; i++) {
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	3301      	adds	r3, #1
 80009d6:	617b      	str	r3, [r7, #20]
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	2b04      	cmp	r3, #4
 80009dc:	dde7      	ble.n	80009ae <gol_display_grid+0xe>
	}

	// draw vertical lines
	for (int i = 0; i < GOL_CELLS; i++) {
 80009de:	2300      	movs	r3, #0
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	e014      	b.n	8000a0e <gol_display_grid+0x6e>
		BSP_LCD_DrawVLine(GOL_STARTPOINT_X + i * GOL_CELL_SIZE, GOL_STARTPOINT_Y, GOL_BOX_SIZE);
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	461a      	mov	r2, r3
 80009ea:	0092      	lsls	r2, r2, #2
 80009ec:	4413      	add	r3, r2
 80009ee:	461a      	mov	r2, r3
 80009f0:	00d2      	lsls	r2, r2, #3
 80009f2:	1ad3      	subs	r3, r2, r3
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	33fa      	adds	r3, #250	; 0xfa
 80009fa:	b29b      	uxth	r3, r3
 80009fc:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8000a00:	2164      	movs	r1, #100	; 0x64
 8000a02:	4618      	mov	r0, r3
 8000a04:	f002 fc12 	bl	800322c <BSP_LCD_DrawVLine>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000a08:	693b      	ldr	r3, [r7, #16]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	613b      	str	r3, [r7, #16]
 8000a0e:	693b      	ldr	r3, [r7, #16]
 8000a10:	2b04      	cmp	r3, #4
 8000a12:	dde7      	ble.n	80009e4 <gol_display_grid+0x44>
	}

	for (int i = 0; i < GOL_CELLS; i++) {
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	e03b      	b.n	8000a92 <gol_display_grid+0xf2>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60bb      	str	r3, [r7, #8]
 8000a1e:	e032      	b.n	8000a86 <gol_display_grid+0xe6>
			if (grid[i][j] == true) {
 8000a20:	68fa      	ldr	r2, [r7, #12]
 8000a22:	4613      	mov	r3, r2
 8000a24:	009b      	lsls	r3, r3, #2
 8000a26:	4413      	add	r3, r2
 8000a28:	687a      	ldr	r2, [r7, #4]
 8000a2a:	441a      	add	r2, r3
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	4413      	add	r3, r2
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d004      	beq.n	8000a40 <gol_display_grid+0xa0>
				BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000a36:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000a3a:	f002 fa39 	bl	8002eb0 <BSP_LCD_SetTextColor>
 8000a3e:	e003      	b.n	8000a48 <gol_display_grid+0xa8>
			} else {
				BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a44:	f002 fa34 	bl	8002eb0 <BSP_LCD_SetTextColor>
			}
			BSP_LCD_FillRect(GOL_STARTPOINT_X + j * GOL_CELL_SIZE + 1, GOL_STARTPOINT_Y + i * GOL_CELL_SIZE + 1, GOL_CELL_SIZE - 1, GOL_CELL_SIZE - 1);
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	b29b      	uxth	r3, r3
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	0092      	lsls	r2, r2, #2
 8000a50:	4413      	add	r3, r2
 8000a52:	461a      	mov	r2, r3
 8000a54:	00d2      	lsls	r2, r2, #3
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	33fb      	adds	r3, #251	; 0xfb
 8000a5e:	b298      	uxth	r0, r3
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	461a      	mov	r2, r3
 8000a66:	0092      	lsls	r2, r2, #2
 8000a68:	4413      	add	r3, r2
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	00d2      	lsls	r2, r2, #3
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	b29b      	uxth	r3, r3
 8000a74:	3365      	adds	r3, #101	; 0x65
 8000a76:	b299      	uxth	r1, r3
 8000a78:	2345      	movs	r3, #69	; 0x45
 8000a7a:	2245      	movs	r2, #69	; 0x45
 8000a7c:	f002 fc18 	bl	80032b0 <BSP_LCD_FillRect>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	3301      	adds	r3, #1
 8000a84:	60bb      	str	r3, [r7, #8]
 8000a86:	68bb      	ldr	r3, [r7, #8]
 8000a88:	2b04      	cmp	r3, #4
 8000a8a:	ddc9      	ble.n	8000a20 <gol_display_grid+0x80>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	2b04      	cmp	r3, #4
 8000a96:	ddc0      	ble.n	8000a1a <gol_display_grid+0x7a>
		}
	}
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000a98:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000a9c:	f002 fa08 	bl	8002eb0 <BSP_LCD_SetTextColor>
}
 8000aa0:	bf00      	nop
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <gol_next_gen>:

void gol_next_gen(bool grid[][GOL_CELLS]) {
 8000aa8:	b480      	push	{r7}
 8000aaa:	b091      	sub	sp, #68	; 0x44
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]

	bool next_gen[GOL_CELLS][GOL_CELLS];

	for (int i = 0; i < GOL_CELLS; i++) {
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000ab4:	e01f      	b.n	8000af6 <gol_next_gen+0x4e>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	63bb      	str	r3, [r7, #56]	; 0x38
 8000aba:	e016      	b.n	8000aea <gol_next_gen+0x42>
			next_gen[i][j] = grid[i][j];
 8000abc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000abe:	4613      	mov	r3, r2
 8000ac0:	009b      	lsls	r3, r3, #2
 8000ac2:	4413      	add	r3, r2
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	441a      	add	r2, r3
 8000ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000aca:	4413      	add	r3, r2
 8000acc:	7819      	ldrb	r1, [r3, #0]
 8000ace:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	4413      	add	r3, r2
 8000ad6:	3340      	adds	r3, #64	; 0x40
 8000ad8:	19da      	adds	r2, r3, r7
 8000ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000adc:	4413      	add	r3, r2
 8000ade:	3b38      	subs	r3, #56	; 0x38
 8000ae0:	460a      	mov	r2, r1
 8000ae2:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < GOL_CELLS; j++) {
 8000ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	63bb      	str	r3, [r7, #56]	; 0x38
 8000aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000aec:	2b04      	cmp	r3, #4
 8000aee:	dde5      	ble.n	8000abc <gol_next_gen+0x14>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000af0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000af2:	3301      	adds	r3, #1
 8000af4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000af6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000af8:	2b04      	cmp	r3, #4
 8000afa:	dddc      	ble.n	8000ab6 <gol_next_gen+0xe>
		}
	}

	for (int i = 0; i < GOL_CELLS; i++) {
 8000afc:	2300      	movs	r3, #0
 8000afe:	637b      	str	r3, [r7, #52]	; 0x34
 8000b00:	e0db      	b.n	8000cba <gol_next_gen+0x212>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000b02:	2300      	movs	r3, #0
 8000b04:	633b      	str	r3, [r7, #48]	; 0x30
 8000b06:	e0d1      	b.n	8000cac <gol_next_gen+0x204>

			uint8_t neigh = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			// count neigbours
			if (i > 0) {
 8000b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	dd38      	ble.n	8000b86 <gol_next_gen+0xde>
				if (j > 0) {
 8000b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	dd10      	ble.n	8000b3c <gol_next_gen+0x94>
					if (grid[i - 1][j - 1]) neigh++; // 1 - levo gor
 8000b1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	4413      	add	r3, r2
 8000b22:	3b05      	subs	r3, #5
 8000b24:	687a      	ldr	r2, [r7, #4]
 8000b26:	441a      	add	r2, r3
 8000b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b2a:	3b01      	subs	r3, #1
 8000b2c:	5cd3      	ldrb	r3, [r2, r3]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d004      	beq.n	8000b3c <gol_next_gen+0x94>
 8000b32:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b36:	3301      	adds	r3, #1
 8000b38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				}
				if (grid[i - 1][j]) neigh++; // 2 - gor
 8000b3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b3e:	4613      	mov	r3, r2
 8000b40:	009b      	lsls	r3, r3, #2
 8000b42:	4413      	add	r3, r2
 8000b44:	3b05      	subs	r3, #5
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	441a      	add	r2, r3
 8000b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b4c:	4413      	add	r3, r2
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d004      	beq.n	8000b5e <gol_next_gen+0xb6>
 8000b54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b58:	3301      	adds	r3, #1
 8000b5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (j < GOL_CELLS - 1) {
 8000b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b60:	2b03      	cmp	r3, #3
 8000b62:	dc10      	bgt.n	8000b86 <gol_next_gen+0xde>
					if (grid[i - 1][j + 1]) neigh++; // 3 - desno gor
 8000b64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b66:	4613      	mov	r3, r2
 8000b68:	009b      	lsls	r3, r3, #2
 8000b6a:	4413      	add	r3, r2
 8000b6c:	3b05      	subs	r3, #5
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	441a      	add	r2, r3
 8000b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b74:	3301      	adds	r3, #1
 8000b76:	5cd3      	ldrb	r3, [r2, r3]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d004      	beq.n	8000b86 <gol_next_gen+0xde>
 8000b7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b80:	3301      	adds	r3, #1
 8000b82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				}
			}
			if (i < GOL_CELLS - 1) {
 8000b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b88:	2b03      	cmp	r3, #3
 8000b8a:	dc38      	bgt.n	8000bfe <gol_next_gen+0x156>
				if (j > 0) {
 8000b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	dd10      	ble.n	8000bb4 <gol_next_gen+0x10c>
					if (grid[i + 1][j - 1]) neigh++; // 4 - levo dol
 8000b92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b94:	1c5a      	adds	r2, r3, #1
 8000b96:	4613      	mov	r3, r2
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	4413      	add	r3, r2
 8000b9c:	687a      	ldr	r2, [r7, #4]
 8000b9e:	441a      	add	r2, r3
 8000ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ba2:	3b01      	subs	r3, #1
 8000ba4:	5cd3      	ldrb	r3, [r2, r3]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d004      	beq.n	8000bb4 <gol_next_gen+0x10c>
 8000baa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000bae:	3301      	adds	r3, #1
 8000bb0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				}
				if (grid[i + 1][j]) neigh++; // 5 - dol
 8000bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bb6:	1c5a      	adds	r2, r3, #1
 8000bb8:	4613      	mov	r3, r2
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	4413      	add	r3, r2
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	441a      	add	r2, r3
 8000bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bc4:	4413      	add	r3, r2
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d004      	beq.n	8000bd6 <gol_next_gen+0x12e>
 8000bcc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (j < GOL_CELLS - 1) {
 8000bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bd8:	2b03      	cmp	r3, #3
 8000bda:	dc10      	bgt.n	8000bfe <gol_next_gen+0x156>
					if (grid[i + 1][j + 1]) neigh++; // 6 - desno dol
 8000bdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bde:	1c5a      	adds	r2, r3, #1
 8000be0:	4613      	mov	r3, r2
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	4413      	add	r3, r2
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	441a      	add	r2, r3
 8000bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bec:	3301      	adds	r3, #1
 8000bee:	5cd3      	ldrb	r3, [r2, r3]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d004      	beq.n	8000bfe <gol_next_gen+0x156>
 8000bf4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				}
			}
			if (j > 0) {
 8000bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	dd0f      	ble.n	8000c24 <gol_next_gen+0x17c>
					if (grid[i][j - 1]) neigh++; // 7 - levo
 8000c04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c06:	4613      	mov	r3, r2
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	4413      	add	r3, r2
 8000c0c:	687a      	ldr	r2, [r7, #4]
 8000c0e:	441a      	add	r2, r3
 8000c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c12:	3b01      	subs	r3, #1
 8000c14:	5cd3      	ldrb	r3, [r2, r3]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d004      	beq.n	8000c24 <gol_next_gen+0x17c>
 8000c1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c1e:	3301      	adds	r3, #1
 8000c20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			}
			if (j < GOL_CELLS - 1) {
 8000c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c26:	2b03      	cmp	r3, #3
 8000c28:	dc0f      	bgt.n	8000c4a <gol_next_gen+0x1a2>
					if (grid[i][j + 1]) neigh++; // 8 - desno
 8000c2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	4413      	add	r3, r2
 8000c32:	687a      	ldr	r2, [r7, #4]
 8000c34:	441a      	add	r2, r3
 8000c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c38:	3301      	adds	r3, #1
 8000c3a:	5cd3      	ldrb	r3, [r2, r3]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d004      	beq.n	8000c4a <gol_next_gen+0x1a2>
 8000c40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c44:	3301      	adds	r3, #1
 8000c46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			}

			if (grid[i][j]) {
 8000c4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	009b      	lsls	r3, r3, #2
 8000c50:	4413      	add	r3, r2
 8000c52:	687a      	ldr	r2, [r7, #4]
 8000c54:	441a      	add	r2, r3
 8000c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c58:	4413      	add	r3, r2
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d013      	beq.n	8000c88 <gol_next_gen+0x1e0>
				if (!(neigh == 2 || neigh == 3)) {
 8000c60:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d01e      	beq.n	8000ca6 <gol_next_gen+0x1fe>
 8000c68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c6c:	2b03      	cmp	r3, #3
 8000c6e:	d01a      	beq.n	8000ca6 <gol_next_gen+0x1fe>
					next_gen[i][j] = false;
 8000c70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c72:	4613      	mov	r3, r2
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	4413      	add	r3, r2
 8000c78:	3340      	adds	r3, #64	; 0x40
 8000c7a:	19da      	adds	r2, r3, r7
 8000c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c7e:	4413      	add	r3, r2
 8000c80:	3b38      	subs	r3, #56	; 0x38
 8000c82:	2200      	movs	r2, #0
 8000c84:	701a      	strb	r2, [r3, #0]
 8000c86:	e00e      	b.n	8000ca6 <gol_next_gen+0x1fe>
				}
			} else {
				if (neigh == 3) {
 8000c88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c8c:	2b03      	cmp	r3, #3
 8000c8e:	d10a      	bne.n	8000ca6 <gol_next_gen+0x1fe>
					next_gen[i][j] = true;
 8000c90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c92:	4613      	mov	r3, r2
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	4413      	add	r3, r2
 8000c98:	3340      	adds	r3, #64	; 0x40
 8000c9a:	19da      	adds	r2, r3, r7
 8000c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c9e:	4413      	add	r3, r2
 8000ca0:	3b38      	subs	r3, #56	; 0x38
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < GOL_CELLS; j++) {
 8000ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ca8:	3301      	adds	r3, #1
 8000caa:	633b      	str	r3, [r7, #48]	; 0x30
 8000cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cae:	2b04      	cmp	r3, #4
 8000cb0:	f77f af2a 	ble.w	8000b08 <gol_next_gen+0x60>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	637b      	str	r3, [r7, #52]	; 0x34
 8000cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cbc:	2b04      	cmp	r3, #4
 8000cbe:	f77f af20 	ble.w	8000b02 <gol_next_gen+0x5a>
				}
			}

		}
	}
	for (int i = 0; i < GOL_CELLS; i++) {
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cc6:	e01e      	b.n	8000d06 <gol_next_gen+0x25e>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000cc8:	2300      	movs	r3, #0
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24
 8000ccc:	e015      	b.n	8000cfa <gol_next_gen+0x252>
			grid[i][j] = next_gen[i][j];
 8000cce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000cd0:	4613      	mov	r3, r2
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	4413      	add	r3, r2
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	18d1      	adds	r1, r2, r3
 8000cda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000cdc:	4613      	mov	r3, r2
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	4413      	add	r3, r2
 8000ce2:	3340      	adds	r3, #64	; 0x40
 8000ce4:	19da      	adds	r2, r3, r7
 8000ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce8:	4413      	add	r3, r2
 8000cea:	3b38      	subs	r3, #56	; 0x38
 8000cec:	781a      	ldrb	r2, [r3, #0]
 8000cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf0:	440b      	add	r3, r1
 8000cf2:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < GOL_CELLS; j++) {
 8000cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8000cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfc:	2b04      	cmp	r3, #4
 8000cfe:	dde6      	ble.n	8000cce <gol_next_gen+0x226>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d02:	3301      	adds	r3, #1
 8000d04:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d08:	2b04      	cmp	r3, #4
 8000d0a:	dddd      	ble.n	8000cc8 <gol_next_gen+0x220>
		}
	}
}
 8000d0c:	bf00      	nop
 8000d0e:	bf00      	nop
 8000d10:	3744      	adds	r7, #68	; 0x44
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
	...

08000d1c <gol_timer_func>:

// && (osThreadGetState(game_of_life_taskHandle) == osThreadRunning || osThreadGetState(game_of_life_taskHandle) == osThreadReady)
void gol_timer_func(){
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
	if (APP_PAGE == GOL) {
 8000d20:	4b05      	ldr	r3, [pc, #20]	; (8000d38 <gol_timer_func+0x1c>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d105      	bne.n	8000d34 <gol_timer_func+0x18>
		gol_display_grid(grid);
 8000d28:	4804      	ldr	r0, [pc, #16]	; (8000d3c <gol_timer_func+0x20>)
 8000d2a:	f7ff fe39 	bl	80009a0 <gol_display_grid>
		gol_next_gen(grid);
 8000d2e:	4803      	ldr	r0, [pc, #12]	; (8000d3c <gol_timer_func+0x20>)
 8000d30:	f7ff feba 	bl	8000aa8 <gol_next_gen>
	}
}
 8000d34:	bf00      	nop
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	2000075c 	.word	0x2000075c
 8000d3c:	20000764 	.word	0x20000764

08000d40 <game_of_life_t>:



void game_of_life_t (void* args) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]

	thread_info *gol_info = malloc(sizeof(thread_info));
 8000d48:	2014      	movs	r0, #20
 8000d4a:	f00c fe5f 	bl	800da0c <malloc>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	60bb      	str	r3, [r7, #8]
	gol_info->pid = GOL;
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	2201      	movs	r2, #1
 8000d56:	701a      	strb	r2, [r3, #0]
	gol_info->sent_messages = 0;
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	60da      	str	r2, [r3, #12]
	gol_info->stack_size = STACK_CAPACITY;
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d64:	609a      	str	r2, [r3, #8]
	gol_info->time_running = 4;
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	2204      	movs	r2, #4
 8000d6a:	611a      	str	r2, [r3, #16]


	// initiate grid

	for (int i = 0; i < GOL_CELLS; i++) {
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
 8000d70:	e015      	b.n	8000d9e <game_of_life_t+0x5e>
		for (int j = 0; j < GOL_CELLS; j++) {
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
 8000d76:	e00c      	b.n	8000d92 <game_of_life_t+0x52>
			grid[i][j] = false;
 8000d78:	492b      	ldr	r1, [pc, #172]	; (8000e28 <game_of_life_t+0xe8>)
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	009b      	lsls	r3, r3, #2
 8000d80:	4413      	add	r3, r2
 8000d82:	18ca      	adds	r2, r1, r3
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	4413      	add	r3, r2
 8000d88:	2200      	movs	r2, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < GOL_CELLS; j++) {
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	2b04      	cmp	r3, #4
 8000d96:	ddef      	ble.n	8000d78 <game_of_life_t+0x38>
	for (int i = 0; i < GOL_CELLS; i++) {
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	617b      	str	r3, [r7, #20]
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	2b04      	cmp	r3, #4
 8000da2:	dde6      	ble.n	8000d72 <game_of_life_t+0x32>
		}
	}

	grid[1][2] = true;
 8000da4:	4b20      	ldr	r3, [pc, #128]	; (8000e28 <game_of_life_t+0xe8>)
 8000da6:	2201      	movs	r2, #1
 8000da8:	71da      	strb	r2, [r3, #7]
	grid[2][2] = true;
 8000daa:	4b1f      	ldr	r3, [pc, #124]	; (8000e28 <game_of_life_t+0xe8>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	731a      	strb	r2, [r3, #12]
	grid[3][2] = true;
 8000db0:	4b1d      	ldr	r3, [pc, #116]	; (8000e28 <game_of_life_t+0xe8>)
 8000db2:	2201      	movs	r2, #1
 8000db4:	745a      	strb	r2, [r3, #17]

	while(1) {

		if (APP_PAGE == GOL) {
 8000db6:	4b1d      	ldr	r3, [pc, #116]	; (8000e2c <game_of_life_t+0xec>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d12f      	bne.n	8000e1e <game_of_life_t+0xde>
			int stack_space = osThreadGetStackSpace(game_of_life_taskHandle);
 8000dbe:	4b1c      	ldr	r3, [pc, #112]	; (8000e30 <game_of_life_t+0xf0>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f009 fb8e 	bl	800a4e4 <osThreadGetStackSpace>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	60fb      	str	r3, [r7, #12]
			gol_info->stack_space = stack_space;
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	68fa      	ldr	r2, [r7, #12]
 8000dd0:	605a      	str	r2, [r3, #4]

			if(osMessageQueuePut(thread_manager_message, &gol_info, 0, osWaitForever) == osOK) {
 8000dd2:	4b18      	ldr	r3, [pc, #96]	; (8000e34 <game_of_life_t+0xf4>)
 8000dd4:	6818      	ldr	r0, [r3, #0]
 8000dd6:	f107 0108 	add.w	r1, r7, #8
 8000dda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000dde:	2200      	movs	r2, #0
 8000de0:	f009 fda2 	bl	800a928 <osMessageQueuePut>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d104      	bne.n	8000df4 <game_of_life_t+0xb4>
				gol_info->sent_messages += 1;
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	68da      	ldr	r2, [r3, #12]
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	3201      	adds	r2, #1
 8000df2:	60da      	str	r2, [r3, #12]
			}

			BSP_TS_GetState(&TS_State);
 8000df4:	4810      	ldr	r0, [pc, #64]	; (8000e38 <game_of_life_t+0xf8>)
 8000df6:	f002 feb1 	bl	8003b5c <BSP_TS_GetState>
			if (TS_State.touchDetected > 0) {
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <game_of_life_t+0xf8>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d00d      	beq.n	8000e1e <game_of_life_t+0xde>
				if (TS_State.touchY[0] > 300 && TS_State.touchX[0] < STACK_VIEW_WIDTH) {
 8000e02:	4b0d      	ldr	r3, [pc, #52]	; (8000e38 <game_of_life_t+0xf8>)
 8000e04:	88db      	ldrh	r3, [r3, #6]
 8000e06:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000e0a:	d908      	bls.n	8000e1e <game_of_life_t+0xde>
 8000e0c:	4b0a      	ldr	r3, [pc, #40]	; (8000e38 <game_of_life_t+0xf8>)
 8000e0e:	885b      	ldrh	r3, [r3, #2]
 8000e10:	2bc7      	cmp	r3, #199	; 0xc7
 8000e12:	d804      	bhi.n	8000e1e <game_of_life_t+0xde>
					osThreadTerminate(fibonacci_taskHandle);
 8000e14:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <game_of_life_t+0xfc>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f009 fb91 	bl	800a540 <osThreadTerminate>
			}

		}


		osDelay(20);
 8000e1e:	2014      	movs	r0, #20
 8000e20:	f009 fbf4 	bl	800a60c <osDelay>
		if (APP_PAGE == GOL) {
 8000e24:	e7c7      	b.n	8000db6 <game_of_life_t+0x76>
 8000e26:	bf00      	nop
 8000e28:	20000764 	.word	0x20000764
 8000e2c:	2000075c 	.word	0x2000075c
 8000e30:	2000073c 	.word	0x2000073c
 8000e34:	20000758 	.word	0x20000758
 8000e38:	2000074c 	.word	0x2000074c
 8000e3c:	20000738 	.word	0x20000738

08000e40 <wireworld_t>:
	}
}

void wireworld_t (void* args) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]

	thread_info *ww_info = malloc(sizeof(thread_info));
 8000e48:	2014      	movs	r0, #20
 8000e4a:	f00c fddf 	bl	800da0c <malloc>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	60bb      	str	r3, [r7, #8]
	ww_info->pid = WW;
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	2202      	movs	r2, #2
 8000e56:	701a      	strb	r2, [r3, #0]
	ww_info->sent_messages = 0;
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	60da      	str	r2, [r3, #12]
	ww_info->stack_size = STACK_CAPACITY;
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e64:	609a      	str	r2, [r3, #8]
	ww_info->time_running = 0;
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	2200      	movs	r2, #0
 8000e6a:	611a      	str	r2, [r3, #16]

	while(1) {

		if (APP_PAGE == WW) {
 8000e6c:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <wireworld_t+0x74>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d11a      	bne.n	8000eaa <wireworld_t+0x6a>
			int stack_space = osThreadGetStackSpace(wirewolrd_taskHandle);
 8000e74:	4b10      	ldr	r3, [pc, #64]	; (8000eb8 <wireworld_t+0x78>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f009 fb33 	bl	800a4e4 <osThreadGetStackSpace>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	60fb      	str	r3, [r7, #12]

			ww_info->stack_space = stack_space;
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	68fa      	ldr	r2, [r7, #12]
 8000e86:	605a      	str	r2, [r3, #4]
			if(osMessageQueuePut(thread_manager_message, &ww_info, 0, osWaitForever) == osOK) {
 8000e88:	4b0c      	ldr	r3, [pc, #48]	; (8000ebc <wireworld_t+0x7c>)
 8000e8a:	6818      	ldr	r0, [r3, #0]
 8000e8c:	f107 0108 	add.w	r1, r7, #8
 8000e90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e94:	2200      	movs	r2, #0
 8000e96:	f009 fd47 	bl	800a928 <osMessageQueuePut>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d104      	bne.n	8000eaa <wireworld_t+0x6a>
				ww_info->sent_messages += 1;
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	68da      	ldr	r2, [r3, #12]
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	3201      	adds	r2, #1
 8000ea8:	60da      	str	r2, [r3, #12]
			}
		}

		osDelay(20);
 8000eaa:	2014      	movs	r0, #20
 8000eac:	f009 fbae 	bl	800a60c <osDelay>
		if (APP_PAGE == WW) {
 8000eb0:	e7dc      	b.n	8000e6c <wireworld_t+0x2c>
 8000eb2:	bf00      	nop
 8000eb4:	2000075c 	.word	0x2000075c
 8000eb8:	20000740 	.word	0x20000740
 8000ebc:	20000758 	.word	0x20000758

08000ec0 <prepare_pages>:
	}
}

void prepare_pages() {
 8000ec0:	b598      	push	{r3, r4, r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
		BSP_LCD_SetTextColor(LCD_COLOR_LIGHTMAGENTA);
 8000ec4:	f46f 40fe 	mvn.w	r0, #32512	; 0x7f00
 8000ec8:	f001 fff2 	bl	8002eb0 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(STACK_VIEW_WIDTH, MENU_HEIGHT, BSP_LCD_GetXSize() - STACK_VIEW_WIDTH, BSP_LCD_GetYSize() - MENU_HEIGHT);
 8000ecc:	f001 ff78 	bl	8002dc0 <BSP_LCD_GetXSize>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	b29b      	uxth	r3, r3
 8000ed4:	3bc8      	subs	r3, #200	; 0xc8
 8000ed6:	b29c      	uxth	r4, r3
 8000ed8:	f001 ff7e 	bl	8002dd8 <BSP_LCD_GetYSize>
 8000edc:	4603      	mov	r3, r0
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	3b4b      	subs	r3, #75	; 0x4b
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	4622      	mov	r2, r4
 8000ee6:	214b      	movs	r1, #75	; 0x4b
 8000ee8:	20c8      	movs	r0, #200	; 0xc8
 8000eea:	f002 f9e1 	bl	80032b0 <BSP_LCD_FillRect>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000eee:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000ef2:	f001 ffdd 	bl	8002eb0 <BSP_LCD_SetTextColor>
		if (APP_PAGE == FIB) {
 8000ef6:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <prepare_pages+0x54>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d102      	bne.n	8000f04 <prepare_pages+0x44>
			fibonacci_prepare();
 8000efe:	f7ff fbff 	bl	8000700 <fibonacci_prepare>
		} else if (APP_PAGE == GOL) {
			prepare_gol();
		} else {

		}
}
 8000f02:	e005      	b.n	8000f10 <prepare_pages+0x50>
		} else if (APP_PAGE == GOL) {
 8000f04:	4b03      	ldr	r3, [pc, #12]	; (8000f14 <prepare_pages+0x54>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d101      	bne.n	8000f10 <prepare_pages+0x50>
			prepare_gol();
 8000f0c:	f7ff fcfa 	bl	8000904 <prepare_gol>
}
 8000f10:	bf00      	nop
 8000f12:	bd98      	pop	{r3, r4, r7, pc}
 8000f14:	2000075c 	.word	0x2000075c

08000f18 <refresh_navigation>:

void refresh_navigation() {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	if (prev_page != APP_PAGE) {
 8000f1c:	4b33      	ldr	r3, [pc, #204]	; (8000fec <refresh_navigation+0xd4>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4b33      	ldr	r3, [pc, #204]	; (8000ff0 <refresh_navigation+0xd8>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d05f      	beq.n	8000fe8 <refresh_navigation+0xd0>
		BSP_LCD_DisplayStringAt(50, 20, (uint8_t*) "Fibonacci", LEFT_MODE);
 8000f28:	2303      	movs	r3, #3
 8000f2a:	4a32      	ldr	r2, [pc, #200]	; (8000ff4 <refresh_navigation+0xdc>)
 8000f2c:	2114      	movs	r1, #20
 8000f2e:	2032      	movs	r0, #50	; 0x32
 8000f30:	f002 f876 	bl	8003020 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(300, 20, (uint8_t*) "Game of Life", LEFT_MODE);
 8000f34:	2303      	movs	r3, #3
 8000f36:	4a30      	ldr	r2, [pc, #192]	; (8000ff8 <refresh_navigation+0xe0>)
 8000f38:	2114      	movs	r1, #20
 8000f3a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f3e:	f002 f86f 	bl	8003020 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(580, 20, (uint8_t*) "Worldwire", LEFT_MODE);
 8000f42:	2303      	movs	r3, #3
 8000f44:	4a2d      	ldr	r2, [pc, #180]	; (8000ffc <refresh_navigation+0xe4>)
 8000f46:	2114      	movs	r1, #20
 8000f48:	f44f 7011 	mov.w	r0, #580	; 0x244
 8000f4c:	f002 f868 	bl	8003020 <BSP_LCD_DisplayStringAt>

		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000f50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f54:	f001 ffac 	bl	8002eb0 <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000f58:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000f5c:	f001 ffc0 	bl	8002ee0 <BSP_LCD_SetBackColor>
		if (APP_PAGE == FIB) {
 8000f60:	4b23      	ldr	r3, [pc, #140]	; (8000ff0 <refresh_navigation+0xd8>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d106      	bne.n	8000f76 <refresh_navigation+0x5e>
			BSP_LCD_DisplayStringAt(50, 20, (uint8_t*) "Fibonacci", LEFT_MODE);
 8000f68:	2303      	movs	r3, #3
 8000f6a:	4a22      	ldr	r2, [pc, #136]	; (8000ff4 <refresh_navigation+0xdc>)
 8000f6c:	2114      	movs	r1, #20
 8000f6e:	2032      	movs	r0, #50	; 0x32
 8000f70:	f002 f856 	bl	8003020 <BSP_LCD_DisplayStringAt>
 8000f74:	e012      	b.n	8000f9c <refresh_navigation+0x84>
		} else if (APP_PAGE == GOL) {
 8000f76:	4b1e      	ldr	r3, [pc, #120]	; (8000ff0 <refresh_navigation+0xd8>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d107      	bne.n	8000f8e <refresh_navigation+0x76>
			BSP_LCD_DisplayStringAt(300, 20, (uint8_t*) "Game of Life", LEFT_MODE);
 8000f7e:	2303      	movs	r3, #3
 8000f80:	4a1d      	ldr	r2, [pc, #116]	; (8000ff8 <refresh_navigation+0xe0>)
 8000f82:	2114      	movs	r1, #20
 8000f84:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f88:	f002 f84a 	bl	8003020 <BSP_LCD_DisplayStringAt>
 8000f8c:	e006      	b.n	8000f9c <refresh_navigation+0x84>
		} else {
			BSP_LCD_DisplayStringAt(580, 20, (uint8_t*) "Wireworld", LEFT_MODE);
 8000f8e:	2303      	movs	r3, #3
 8000f90:	4a1b      	ldr	r2, [pc, #108]	; (8001000 <refresh_navigation+0xe8>)
 8000f92:	2114      	movs	r1, #20
 8000f94:	f44f 7011 	mov.w	r0, #580	; 0x244
 8000f98:	f002 f842 	bl	8003020 <BSP_LCD_DisplayStringAt>
		}
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000f9c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000fa0:	f001 ff86 	bl	8002eb0 <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fa8:	f001 ff9a 	bl	8002ee0 <BSP_LCD_SetBackColor>

		BSP_LCD_DisplayStringAt(10, 100, (uint8_t*) "           ", LEFT_MODE);
 8000fac:	2303      	movs	r3, #3
 8000fae:	4a15      	ldr	r2, [pc, #84]	; (8001004 <refresh_navigation+0xec>)
 8000fb0:	2164      	movs	r1, #100	; 0x64
 8000fb2:	200a      	movs	r0, #10
 8000fb4:	f002 f834 	bl	8003020 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(10, 130, (uint8_t*) "           ", LEFT_MODE);
 8000fb8:	2303      	movs	r3, #3
 8000fba:	4a12      	ldr	r2, [pc, #72]	; (8001004 <refresh_navigation+0xec>)
 8000fbc:	2182      	movs	r1, #130	; 0x82
 8000fbe:	200a      	movs	r0, #10
 8000fc0:	f002 f82e 	bl	8003020 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(10, 160, (uint8_t*) "           ", LEFT_MODE);
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	4a0f      	ldr	r2, [pc, #60]	; (8001004 <refresh_navigation+0xec>)
 8000fc8:	21a0      	movs	r1, #160	; 0xa0
 8000fca:	200a      	movs	r0, #10
 8000fcc:	f002 f828 	bl	8003020 <BSP_LCD_DisplayStringAt>
		BSP_LCD_DisplayStringAt(10, 190, (uint8_t*) "           ", LEFT_MODE);
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	4a0c      	ldr	r2, [pc, #48]	; (8001004 <refresh_navigation+0xec>)
 8000fd4:	21be      	movs	r1, #190	; 0xbe
 8000fd6:	200a      	movs	r0, #10
 8000fd8:	f002 f822 	bl	8003020 <BSP_LCD_DisplayStringAt>

		prepare_pages();
 8000fdc:	f7ff ff70 	bl	8000ec0 <prepare_pages>
		prev_page = APP_PAGE;
 8000fe0:	4b03      	ldr	r3, [pc, #12]	; (8000ff0 <refresh_navigation+0xd8>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a01      	ldr	r2, [pc, #4]	; (8000fec <refresh_navigation+0xd4>)
 8000fe6:	6013      	str	r3, [r2, #0]
	}

}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20000760 	.word	0x20000760
 8000ff0:	2000075c 	.word	0x2000075c
 8000ff4:	0800e34c 	.word	0x0800e34c
 8000ff8:	0800e358 	.word	0x0800e358
 8000ffc:	0800e368 	.word	0x0800e368
 8001000:	0800e374 	.word	0x0800e374
 8001004:	0800e380 	.word	0x0800e380

08001008 <prepare_navigation>:

void prepare_navigation() {
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	BSP_LCD_DisplayStringAt(10, 100, (uint8_t*) "           ", LEFT_MODE);
 800100c:	2303      	movs	r3, #3
 800100e:	4a2e      	ldr	r2, [pc, #184]	; (80010c8 <prepare_navigation+0xc0>)
 8001010:	2164      	movs	r1, #100	; 0x64
 8001012:	200a      	movs	r0, #10
 8001014:	f002 f804 	bl	8003020 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(10, 130, (uint8_t*) "           ", LEFT_MODE);
 8001018:	2303      	movs	r3, #3
 800101a:	4a2b      	ldr	r2, [pc, #172]	; (80010c8 <prepare_navigation+0xc0>)
 800101c:	2182      	movs	r1, #130	; 0x82
 800101e:	200a      	movs	r0, #10
 8001020:	f001 fffe 	bl	8003020 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(10, 160, (uint8_t*) "           ", LEFT_MODE);
 8001024:	2303      	movs	r3, #3
 8001026:	4a28      	ldr	r2, [pc, #160]	; (80010c8 <prepare_navigation+0xc0>)
 8001028:	21a0      	movs	r1, #160	; 0xa0
 800102a:	200a      	movs	r0, #10
 800102c:	f001 fff8 	bl	8003020 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(10, 190, (uint8_t*) "           ", LEFT_MODE);
 8001030:	2303      	movs	r3, #3
 8001032:	4a25      	ldr	r2, [pc, #148]	; (80010c8 <prepare_navigation+0xc0>)
 8001034:	21be      	movs	r1, #190	; 0xbe
 8001036:	200a      	movs	r0, #10
 8001038:	f001 fff2 	bl	8003020 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(50, 20, (uint8_t*) "Fibonacci", LEFT_MODE);
 800103c:	2303      	movs	r3, #3
 800103e:	4a23      	ldr	r2, [pc, #140]	; (80010cc <prepare_navigation+0xc4>)
 8001040:	2114      	movs	r1, #20
 8001042:	2032      	movs	r0, #50	; 0x32
 8001044:	f001 ffec 	bl	8003020 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(300, 20, (uint8_t*) "Game of Life", LEFT_MODE);
 8001048:	2303      	movs	r3, #3
 800104a:	4a21      	ldr	r2, [pc, #132]	; (80010d0 <prepare_navigation+0xc8>)
 800104c:	2114      	movs	r1, #20
 800104e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001052:	f001 ffe5 	bl	8003020 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(580, 20, (uint8_t*) "Worldwire", LEFT_MODE);
 8001056:	2303      	movs	r3, #3
 8001058:	4a1e      	ldr	r2, [pc, #120]	; (80010d4 <prepare_navigation+0xcc>)
 800105a:	2114      	movs	r1, #20
 800105c:	f44f 7011 	mov.w	r0, #580	; 0x244
 8001060:	f001 ffde 	bl	8003020 <BSP_LCD_DisplayStringAt>

	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001064:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001068:	f001 ff22 	bl	8002eb0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 800106c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001070:	f001 ff36 	bl	8002ee0 <BSP_LCD_SetBackColor>
	if (APP_PAGE == FIB) {
 8001074:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <prepare_navigation+0xd0>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d106      	bne.n	800108a <prepare_navigation+0x82>
	BSP_LCD_DisplayStringAt(50, 20, (uint8_t*) "Fibonacci", LEFT_MODE);
 800107c:	2303      	movs	r3, #3
 800107e:	4a13      	ldr	r2, [pc, #76]	; (80010cc <prepare_navigation+0xc4>)
 8001080:	2114      	movs	r1, #20
 8001082:	2032      	movs	r0, #50	; 0x32
 8001084:	f001 ffcc 	bl	8003020 <BSP_LCD_DisplayStringAt>
 8001088:	e012      	b.n	80010b0 <prepare_navigation+0xa8>
	} else if (APP_PAGE == GOL) {
 800108a:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <prepare_navigation+0xd0>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d107      	bne.n	80010a2 <prepare_navigation+0x9a>
	BSP_LCD_DisplayStringAt(300, 20, (uint8_t*) "Game of Life", LEFT_MODE);
 8001092:	2303      	movs	r3, #3
 8001094:	4a0e      	ldr	r2, [pc, #56]	; (80010d0 <prepare_navigation+0xc8>)
 8001096:	2114      	movs	r1, #20
 8001098:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800109c:	f001 ffc0 	bl	8003020 <BSP_LCD_DisplayStringAt>
 80010a0:	e006      	b.n	80010b0 <prepare_navigation+0xa8>
	} else {
	BSP_LCD_DisplayStringAt(580, 20, (uint8_t*) "Worldwire", LEFT_MODE);
 80010a2:	2303      	movs	r3, #3
 80010a4:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <prepare_navigation+0xcc>)
 80010a6:	2114      	movs	r1, #20
 80010a8:	f44f 7011 	mov.w	r0, #580	; 0x244
 80010ac:	f001 ffb8 	bl	8003020 <BSP_LCD_DisplayStringAt>
	}

	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80010b0:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80010b4:	f001 fefc 	bl	8002eb0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80010b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010bc:	f001 ff10 	bl	8002ee0 <BSP_LCD_SetBackColor>

	prepare_pages();
 80010c0:	f7ff fefe 	bl	8000ec0 <prepare_pages>
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	0800e380 	.word	0x0800e380
 80010cc:	0800e34c 	.word	0x0800e34c
 80010d0:	0800e358 	.word	0x0800e358
 80010d4:	0800e368 	.word	0x0800e368
 80010d8:	2000075c 	.word	0x2000075c

080010dc <LCD_manager_t>:

void LCD_manager_t (void* args) {
 80010dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010e0:	b0ad      	sub	sp, #180	; 0xb4
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	63f8      	str	r0, [r7, #60]	; 0x3c

	prepare_navigation();
 80010e6:	f7ff ff8f 	bl	8001008 <prepare_navigation>

	thread_info *received_message = malloc(sizeof(thread_info));
 80010ea:	2014      	movs	r0, #20
 80010ec:	f00c fc8e 	bl	800da0c <malloc>
 80010f0:	4603      	mov	r3, r0
 80010f2:	65fb      	str	r3, [r7, #92]	; 0x5c

	while(1) {
 80010f4:	466b      	mov	r3, sp
 80010f6:	461e      	mov	r6, r3
		int number_of_active_threads = osThreadGetCount();
 80010f8:	f009 fa62 	bl	800a5c0 <osThreadGetCount>
 80010fc:	4603      	mov	r3, r0
 80010fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		int number_of_active_threads_strlen = integer_length(number_of_active_threads);
 8001102:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8001106:	f7ff fa8f 	bl	8000628 <integer_length>
 800110a:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
		char number_of_active_threads_str[number_of_active_threads_strlen];
 800110e:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8001112:	1e4b      	subs	r3, r1, #1
 8001114:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001118:	460a      	mov	r2, r1
 800111a:	2300      	movs	r3, #0
 800111c:	633a      	str	r2, [r7, #48]	; 0x30
 800111e:	637b      	str	r3, [r7, #52]	; 0x34
 8001120:	f04f 0200 	mov.w	r2, #0
 8001124:	f04f 0300 	mov.w	r3, #0
 8001128:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800112a:	00c3      	lsls	r3, r0, #3
 800112c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800112e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001132:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001134:	00c2      	lsls	r2, r0, #3
 8001136:	460a      	mov	r2, r1
 8001138:	2300      	movs	r3, #0
 800113a:	4614      	mov	r4, r2
 800113c:	461d      	mov	r5, r3
 800113e:	f04f 0200 	mov.w	r2, #0
 8001142:	f04f 0300 	mov.w	r3, #0
 8001146:	00eb      	lsls	r3, r5, #3
 8001148:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800114c:	00e2      	lsls	r2, r4, #3
 800114e:	460b      	mov	r3, r1
 8001150:	3307      	adds	r3, #7
 8001152:	08db      	lsrs	r3, r3, #3
 8001154:	00db      	lsls	r3, r3, #3
 8001156:	ebad 0d03 	sub.w	sp, sp, r3
 800115a:	466b      	mov	r3, sp
 800115c:	3300      	adds	r3, #0
 800115e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		sprintf(number_of_active_threads_str, "Threads: %d", number_of_active_threads);
 8001162:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8001166:	49ba      	ldr	r1, [pc, #744]	; (8001450 <LCD_manager_t+0x374>)
 8001168:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 800116c:	f00c fd5c 	bl	800dc28 <siprintf>
 		BSP_LCD_DisplayStringAt(10, 380, (uint8_t*) number_of_active_threads_str, LEFT_MODE);
 8001170:	2303      	movs	r3, #3
 8001172:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8001176:	f44f 71be 	mov.w	r1, #380	; 0x17c
 800117a:	200a      	movs	r0, #10
 800117c:	f001 ff50 	bl	8003020 <BSP_LCD_DisplayStringAt>


		BSP_TS_GetState(&TS_State);
 8001180:	48b4      	ldr	r0, [pc, #720]	; (8001454 <LCD_manager_t+0x378>)
 8001182:	f002 fceb 	bl	8003b5c <BSP_TS_GetState>
		if (TS_State.touchDetected > 0) {
 8001186:	4bb3      	ldr	r3, [pc, #716]	; (8001454 <LCD_manager_t+0x378>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d01d      	beq.n	80011ca <LCD_manager_t+0xee>
			if (TS_State.touchY[0] < 75) {
 800118e:	4bb1      	ldr	r3, [pc, #708]	; (8001454 <LCD_manager_t+0x378>)
 8001190:	88db      	ldrh	r3, [r3, #6]
 8001192:	2b4a      	cmp	r3, #74	; 0x4a
 8001194:	d819      	bhi.n	80011ca <LCD_manager_t+0xee>
				if (TS_State.touchX[0] < 267) {
 8001196:	4baf      	ldr	r3, [pc, #700]	; (8001454 <LCD_manager_t+0x378>)
 8001198:	885b      	ldrh	r3, [r3, #2]
 800119a:	f5b3 7f85 	cmp.w	r3, #266	; 0x10a
 800119e:	d803      	bhi.n	80011a8 <LCD_manager_t+0xcc>
					APP_PAGE = FIB;
 80011a0:	4aad      	ldr	r2, [pc, #692]	; (8001458 <LCD_manager_t+0x37c>)
 80011a2:	2300      	movs	r3, #0
 80011a4:	6013      	str	r3, [r2, #0]
 80011a6:	e010      	b.n	80011ca <LCD_manager_t+0xee>
				} else if (TS_State.touchX[0] > 267 && TS_State.touchX[0] < 533) {
 80011a8:	4baa      	ldr	r3, [pc, #680]	; (8001454 <LCD_manager_t+0x378>)
 80011aa:	885b      	ldrh	r3, [r3, #2]
 80011ac:	f5b3 7f86 	cmp.w	r3, #268	; 0x10c
 80011b0:	d308      	bcc.n	80011c4 <LCD_manager_t+0xe8>
 80011b2:	4ba8      	ldr	r3, [pc, #672]	; (8001454 <LCD_manager_t+0x378>)
 80011b4:	885b      	ldrh	r3, [r3, #2]
 80011b6:	f5b3 7f05 	cmp.w	r3, #532	; 0x214
 80011ba:	d803      	bhi.n	80011c4 <LCD_manager_t+0xe8>
					APP_PAGE = GOL;
 80011bc:	4aa6      	ldr	r2, [pc, #664]	; (8001458 <LCD_manager_t+0x37c>)
 80011be:	2301      	movs	r3, #1
 80011c0:	6013      	str	r3, [r2, #0]
 80011c2:	e002      	b.n	80011ca <LCD_manager_t+0xee>
				} else {
					APP_PAGE = WW;
 80011c4:	4aa4      	ldr	r2, [pc, #656]	; (8001458 <LCD_manager_t+0x37c>)
 80011c6:	2302      	movs	r3, #2
 80011c8:	6013      	str	r3, [r2, #0]
				}
			}
		}
		refresh_navigation();
 80011ca:	f7ff fea5 	bl	8000f18 <refresh_navigation>

		// stack view
		osMessageQueueGet(thread_manager_message, &received_message, NULL, osWaitForever);
 80011ce:	4ba3      	ldr	r3, [pc, #652]	; (800145c <LCD_manager_t+0x380>)
 80011d0:	6818      	ldr	r0, [r3, #0]
 80011d2:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011da:	2200      	movs	r2, #0
 80011dc:	f009 fc18 	bl	800aa10 <osMessageQueueGet>

		int pid = received_message->pid;
 80011e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		int pid_strlen = integer_length(pid);
 80011e8:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 80011ec:	f7ff fa1c 	bl	8000628 <integer_length>
 80011f0:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
		char PID[] = "PID";
 80011f4:	4b9a      	ldr	r3, [pc, #616]	; (8001460 <LCD_manager_t+0x384>)
 80011f6:	65bb      	str	r3, [r7, #88]	; 0x58
		char pid_str[strlen(PID) + pid_strlen];
 80011f8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f81f 	bl	8000240 <strlen>
 8001202:	4602      	mov	r2, r0
 8001204:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001208:	18d1      	adds	r1, r2, r3
 800120a:	460b      	mov	r3, r1
 800120c:	3b01      	subs	r3, #1
 800120e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001212:	2300      	movs	r3, #0
 8001214:	62b9      	str	r1, [r7, #40]	; 0x28
 8001216:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001218:	f04f 0200 	mov.w	r2, #0
 800121c:	f04f 0300 	mov.w	r3, #0
 8001220:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001222:	00c3      	lsls	r3, r0, #3
 8001224:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001226:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800122a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800122c:	00c2      	lsls	r2, r0, #3
 800122e:	2300      	movs	r3, #0
 8001230:	6239      	str	r1, [r7, #32]
 8001232:	627b      	str	r3, [r7, #36]	; 0x24
 8001234:	f04f 0200 	mov.w	r2, #0
 8001238:	f04f 0300 	mov.w	r3, #0
 800123c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800123e:	00c3      	lsls	r3, r0, #3
 8001240:	6a38      	ldr	r0, [r7, #32]
 8001242:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001246:	6a38      	ldr	r0, [r7, #32]
 8001248:	00c2      	lsls	r2, r0, #3
 800124a:	1dcb      	adds	r3, r1, #7
 800124c:	08db      	lsrs	r3, r3, #3
 800124e:	00db      	lsls	r3, r3, #3
 8001250:	ebad 0d03 	sub.w	sp, sp, r3
 8001254:	466b      	mov	r3, sp
 8001256:	3300      	adds	r3, #0
 8001258:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		sprintf(pid_str, "%s:%d", PID, pid);
 800125c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001260:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001264:	497f      	ldr	r1, [pc, #508]	; (8001464 <LCD_manager_t+0x388>)
 8001266:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800126a:	f00c fcdd 	bl	800dc28 <siprintf>
		BSP_LCD_DisplayStringAt(10, 100, (uint8_t*) pid_str, LEFT_MODE);
 800126e:	2303      	movs	r3, #3
 8001270:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001274:	2164      	movs	r1, #100	; 0x64
 8001276:	200a      	movs	r0, #10
 8001278:	f001 fed2 	bl	8003020 <BSP_LCD_DisplayStringAt>

		int stack_space = received_message->stack_space;
 800127c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		int stack_space_strlen = integer_length(stack_space);
 8001284:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001288:	f7ff f9ce 	bl	8000628 <integer_length>
 800128c:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
		char stack_sp[] = "Unused";
 8001290:	4b75      	ldr	r3, [pc, #468]	; (8001468 <LCD_manager_t+0x38c>)
 8001292:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001296:	e893 0003 	ldmia.w	r3, {r0, r1}
 800129a:	6010      	str	r0, [r2, #0]
 800129c:	3204      	adds	r2, #4
 800129e:	8011      	strh	r1, [r2, #0]
 80012a0:	3202      	adds	r2, #2
 80012a2:	0c0b      	lsrs	r3, r1, #16
 80012a4:	7013      	strb	r3, [r2, #0]
		char stack_space_str[strlen(stack_sp) + stack_space_strlen];
 80012a6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7fe ffc8 	bl	8000240 <strlen>
 80012b0:	4602      	mov	r2, r0
 80012b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80012b6:	18d1      	adds	r1, r2, r3
 80012b8:	460b      	mov	r3, r1
 80012ba:	3b01      	subs	r3, #1
 80012bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80012c0:	2300      	movs	r3, #0
 80012c2:	61b9      	str	r1, [r7, #24]
 80012c4:	61fb      	str	r3, [r7, #28]
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	f04f 0300 	mov.w	r3, #0
 80012ce:	69f8      	ldr	r0, [r7, #28]
 80012d0:	00c3      	lsls	r3, r0, #3
 80012d2:	69b8      	ldr	r0, [r7, #24]
 80012d4:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80012d8:	69b8      	ldr	r0, [r7, #24]
 80012da:	00c2      	lsls	r2, r0, #3
 80012dc:	2300      	movs	r3, #0
 80012de:	6139      	str	r1, [r7, #16]
 80012e0:	617b      	str	r3, [r7, #20]
 80012e2:	f04f 0200 	mov.w	r2, #0
 80012e6:	f04f 0300 	mov.w	r3, #0
 80012ea:	6978      	ldr	r0, [r7, #20]
 80012ec:	00c3      	lsls	r3, r0, #3
 80012ee:	6938      	ldr	r0, [r7, #16]
 80012f0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80012f4:	6938      	ldr	r0, [r7, #16]
 80012f6:	00c2      	lsls	r2, r0, #3
 80012f8:	1dcb      	adds	r3, r1, #7
 80012fa:	08db      	lsrs	r3, r3, #3
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	ebad 0d03 	sub.w	sp, sp, r3
 8001302:	466b      	mov	r3, sp
 8001304:	3300      	adds	r3, #0
 8001306:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		sprintf(stack_space_str, "%s:%3d", stack_sp, stack_space);
 800130a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800130e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001312:	4956      	ldr	r1, [pc, #344]	; (800146c <LCD_manager_t+0x390>)
 8001314:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001318:	f00c fc86 	bl	800dc28 <siprintf>
		BSP_LCD_DisplayStringAt(10, 130, (uint8_t*) stack_space_str, LEFT_MODE);
 800131c:	2303      	movs	r3, #3
 800131e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001322:	2182      	movs	r1, #130	; 0x82
 8001324:	200a      	movs	r0, #10
 8001326:	f001 fe7b 	bl	8003020 <BSP_LCD_DisplayStringAt>

		int stack_size = received_message->stack_size;
 800132a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	67fb      	str	r3, [r7, #124]	; 0x7c
		int stack_size_strlen = integer_length(stack_size);
 8001330:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001332:	f7ff f979 	bl	8000628 <integer_length>
 8001336:	67b8      	str	r0, [r7, #120]	; 0x78
		char stack_si[] = "Size";
 8001338:	4a4d      	ldr	r2, [pc, #308]	; (8001470 <LCD_manager_t+0x394>)
 800133a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800133e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001342:	6018      	str	r0, [r3, #0]
 8001344:	3304      	adds	r3, #4
 8001346:	7019      	strb	r1, [r3, #0]
		char stack_size_str[strlen(stack_si) + stack_size_strlen];
 8001348:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800134c:	4618      	mov	r0, r3
 800134e:	f7fe ff77 	bl	8000240 <strlen>
 8001352:	4602      	mov	r2, r0
 8001354:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001356:	18d1      	adds	r1, r2, r3
 8001358:	460b      	mov	r3, r1
 800135a:	3b01      	subs	r3, #1
 800135c:	677b      	str	r3, [r7, #116]	; 0x74
 800135e:	2300      	movs	r3, #0
 8001360:	60b9      	str	r1, [r7, #8]
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	f04f 0200 	mov.w	r2, #0
 8001368:	f04f 0300 	mov.w	r3, #0
 800136c:	68f8      	ldr	r0, [r7, #12]
 800136e:	00c3      	lsls	r3, r0, #3
 8001370:	68b8      	ldr	r0, [r7, #8]
 8001372:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001376:	68b8      	ldr	r0, [r7, #8]
 8001378:	00c2      	lsls	r2, r0, #3
 800137a:	2300      	movs	r3, #0
 800137c:	6039      	str	r1, [r7, #0]
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	f04f 0200 	mov.w	r2, #0
 8001384:	f04f 0300 	mov.w	r3, #0
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	00c3      	lsls	r3, r0, #3
 800138c:	6838      	ldr	r0, [r7, #0]
 800138e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001392:	6838      	ldr	r0, [r7, #0]
 8001394:	00c2      	lsls	r2, r0, #3
 8001396:	1dcb      	adds	r3, r1, #7
 8001398:	08db      	lsrs	r3, r3, #3
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	ebad 0d03 	sub.w	sp, sp, r3
 80013a0:	466b      	mov	r3, sp
 80013a2:	3300      	adds	r3, #0
 80013a4:	673b      	str	r3, [r7, #112]	; 0x70
		sprintf(stack_size_str, "%s:%d", stack_si, stack_size);
 80013a6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80013aa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80013ac:	492d      	ldr	r1, [pc, #180]	; (8001464 <LCD_manager_t+0x388>)
 80013ae:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80013b0:	f00c fc3a 	bl	800dc28 <siprintf>
		BSP_LCD_DisplayStringAt(10, 160, (uint8_t*) stack_size_str, LEFT_MODE);
 80013b4:	2303      	movs	r3, #3
 80013b6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80013b8:	21a0      	movs	r1, #160	; 0xa0
 80013ba:	200a      	movs	r0, #10
 80013bc:	f001 fe30 	bl	8003020 <BSP_LCD_DisplayStringAt>

		int sent_messages = received_message->sent_messages;
 80013c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	66fb      	str	r3, [r7, #108]	; 0x6c
		int sent_messages_strlen = integer_length(sent_messages);
 80013c6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80013c8:	f7ff f92e 	bl	8000628 <integer_length>
 80013cc:	66b8      	str	r0, [r7, #104]	; 0x68
		char MSG[] = "MSG";
 80013ce:	4b29      	ldr	r3, [pc, #164]	; (8001474 <LCD_manager_t+0x398>)
 80013d0:	647b      	str	r3, [r7, #68]	; 0x44
		char sent_messages_str[strlen(MSG) + sent_messages_strlen];
 80013d2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7fe ff32 	bl	8000240 <strlen>
 80013dc:	4602      	mov	r2, r0
 80013de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013e0:	18d1      	adds	r1, r2, r3
 80013e2:	460b      	mov	r3, r1
 80013e4:	3b01      	subs	r3, #1
 80013e6:	667b      	str	r3, [r7, #100]	; 0x64
 80013e8:	2300      	movs	r3, #0
 80013ea:	468a      	mov	sl, r1
 80013ec:	469b      	mov	fp, r3
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	f04f 0300 	mov.w	r3, #0
 80013f6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80013fa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80013fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001402:	2300      	movs	r3, #0
 8001404:	4688      	mov	r8, r1
 8001406:	4699      	mov	r9, r3
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	f04f 0300 	mov.w	r3, #0
 8001410:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001414:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001418:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800141c:	1dcb      	adds	r3, r1, #7
 800141e:	08db      	lsrs	r3, r3, #3
 8001420:	00db      	lsls	r3, r3, #3
 8001422:	ebad 0d03 	sub.w	sp, sp, r3
 8001426:	466b      	mov	r3, sp
 8001428:	3300      	adds	r3, #0
 800142a:	663b      	str	r3, [r7, #96]	; 0x60
		sprintf(sent_messages_str, "%s:%d", MSG, sent_messages);
 800142c:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001430:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001432:	490c      	ldr	r1, [pc, #48]	; (8001464 <LCD_manager_t+0x388>)
 8001434:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001436:	f00c fbf7 	bl	800dc28 <siprintf>
		BSP_LCD_DisplayStringAt(10, 190, (uint8_t*) sent_messages_str, LEFT_MODE);
 800143a:	2303      	movs	r3, #3
 800143c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800143e:	21be      	movs	r1, #190	; 0xbe
 8001440:	200a      	movs	r0, #10
 8001442:	f001 fded 	bl	8003020 <BSP_LCD_DisplayStringAt>


//		uint8_t* mask = { 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08 };


		osDelay(50);
 8001446:	2032      	movs	r0, #50	; 0x32
 8001448:	f009 f8e0 	bl	800a60c <osDelay>
 800144c:	46b5      	mov	sp, r6
	while(1) {
 800144e:	e651      	b.n	80010f4 <LCD_manager_t+0x18>
 8001450:	0800e38c 	.word	0x0800e38c
 8001454:	2000074c 	.word	0x2000074c
 8001458:	2000075c 	.word	0x2000075c
 800145c:	20000758 	.word	0x20000758
 8001460:	00444950 	.word	0x00444950
 8001464:	0800e398 	.word	0x0800e398
 8001468:	0800e3a8 	.word	0x0800e3a8
 800146c:	0800e3a0 	.word	0x0800e3a0
 8001470:	0800e3b0 	.word	0x0800e3b0
 8001474:	0047534d 	.word	0x0047534d

08001478 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b087      	sub	sp, #28
 800147c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	extern int APP_PAGE;
	APP_PAGE = FIB;
 800147e:	4b5c      	ldr	r3, [pc, #368]	; (80015f0 <main+0x178>)
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
	prev_page = APP_PAGE;
 8001484:	4b5a      	ldr	r3, [pc, #360]	; (80015f0 <main+0x178>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a5a      	ldr	r2, [pc, #360]	; (80015f4 <main+0x17c>)
 800148a:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800148c:	f002 fca0 	bl	8003dd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001490:	f000 f8d4 	bl	800163c <SystemClock_Config>

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

	GPIO_InitTypeDef gumb_a;
	gumb_a.Pin = GPIO_PIN_0;
 8001494:	2301      	movs	r3, #1
 8001496:	607b      	str	r3, [r7, #4]
	gumb_a.Mode = GPIO_MODE_IT_RISING;
 8001498:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800149c:	60bb      	str	r3, [r7, #8]
	gumb_a.Pull = GPIO_NOPULL;
 800149e:	2300      	movs	r3, #0
 80014a0:	60fb      	str	r3, [r7, #12]
	gumb_a.Speed = GPIO_SPEED_FREQ_LOW;
 80014a2:	2300      	movs	r3, #0
 80014a4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &gumb_a);
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	4619      	mov	r1, r3
 80014aa:	4853      	ldr	r0, [pc, #332]	; (80015f8 <main+0x180>)
 80014ac:	f004 fa1e 	bl	80058ec <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 2);
 80014b0:	2202      	movs	r2, #2
 80014b2:	2101      	movs	r1, #1
 80014b4:	2006      	movs	r0, #6
 80014b6:	f002 feb5 	bl	8004224 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80014ba:	2006      	movs	r0, #6
 80014bc:	f002 fece 	bl	800425c <HAL_NVIC_EnableIRQ>

  BSP_LCD_Init();
 80014c0:	f001 faf9 	bl	8002ab6 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 80014c4:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80014c8:	2000      	movs	r0, #0
 80014ca:	f001 fc91 	bl	8002df0 <BSP_LCD_LayerDefaultInit>

  ts_status = BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 80014ce:	f001 fc77 	bl	8002dc0 <BSP_LCD_GetXSize>
 80014d2:	4603      	mov	r3, r0
 80014d4:	b29c      	uxth	r4, r3
 80014d6:	f001 fc7f 	bl	8002dd8 <BSP_LCD_GetYSize>
 80014da:	4603      	mov	r3, r0
 80014dc:	b29b      	uxth	r3, r3
 80014de:	4619      	mov	r1, r3
 80014e0:	4620      	mov	r0, r4
 80014e2:	f002 faa9 	bl	8003a38 <BSP_TS_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b44      	ldr	r3, [pc, #272]	; (80015fc <main+0x184>)
 80014ec:	601a      	str	r2, [r3, #0]
  while(ts_status != TS_OK);
 80014ee:	bf00      	nop
 80014f0:	4b42      	ldr	r3, [pc, #264]	; (80015fc <main+0x184>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1fb      	bne.n	80014f0 <main+0x78>

  ts_status = BSP_TS_ITConfig();
 80014f8:	f002 fafe 	bl	8003af8 <BSP_TS_ITConfig>
 80014fc:	4603      	mov	r3, r0
 80014fe:	461a      	mov	r2, r3
 8001500:	4b3e      	ldr	r3, [pc, #248]	; (80015fc <main+0x184>)
 8001502:	601a      	str	r2, [r3, #0]
  while(ts_status != TS_OK);
 8001504:	bf00      	nop
 8001506:	4b3d      	ldr	r3, [pc, #244]	; (80015fc <main+0x184>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1fb      	bne.n	8001506 <main+0x8e>

  BSP_TS_INT_MspInit();
 800150e:	f002 fc39 	bl	8003d84 <BSP_TS_INT_MspInit>

	BSP_LCD_Clear(LCD_COLOR_CYAN);
 8001512:	f46f 007f 	mvn.w	r0, #16711680	; 0xff0000
 8001516:	f001 fd17 	bl	8002f48 <BSP_LCD_Clear>
	BSP_LCD_DrawVLine(MENU_PANEL_WIDTH, 0, MENU_HEIGHT);
 800151a:	224b      	movs	r2, #75	; 0x4b
 800151c:	2100      	movs	r1, #0
 800151e:	f240 100b 	movw	r0, #267	; 0x10b
 8001522:	f001 fe83 	bl	800322c <BSP_LCD_DrawVLine>
	BSP_LCD_DrawVLine(2 * MENU_PANEL_WIDTH, 0, MENU_HEIGHT);
 8001526:	224b      	movs	r2, #75	; 0x4b
 8001528:	2100      	movs	r1, #0
 800152a:	f240 2016 	movw	r0, #534	; 0x216
 800152e:	f001 fe7d 	bl	800322c <BSP_LCD_DrawVLine>

	BSP_LCD_DrawHLine(0, MENU_HEIGHT, BSP_LCD_GetXSize());
 8001532:	f001 fc45 	bl	8002dc0 <BSP_LCD_GetXSize>
 8001536:	4603      	mov	r3, r0
 8001538:	b29b      	uxth	r3, r3
 800153a:	461a      	mov	r2, r3
 800153c:	214b      	movs	r1, #75	; 0x4b
 800153e:	2000      	movs	r0, #0
 8001540:	f001 fe36 	bl	80031b0 <BSP_LCD_DrawHLine>
	BSP_LCD_DrawVLine(STACK_VIEW_WIDTH, MENU_HEIGHT, BSP_LCD_GetYSize() - MENU_HEIGHT);
 8001544:	f001 fc48 	bl	8002dd8 <BSP_LCD_GetYSize>
 8001548:	4603      	mov	r3, r0
 800154a:	b29b      	uxth	r3, r3
 800154c:	3b4b      	subs	r3, #75	; 0x4b
 800154e:	b29b      	uxth	r3, r3
 8001550:	461a      	mov	r2, r3
 8001552:	214b      	movs	r1, #75	; 0x4b
 8001554:	20c8      	movs	r0, #200	; 0xc8
 8001556:	f001 fe69 	bl	800322c <BSP_LCD_DrawVLine>

	BSP_LCD_FillRect(0, 300, STACK_VIEW_WIDTH, BSP_LCD_GetYSize());
 800155a:	f001 fc3d 	bl	8002dd8 <BSP_LCD_GetYSize>
 800155e:	4603      	mov	r3, r0
 8001560:	b29b      	uxth	r3, r3
 8001562:	22c8      	movs	r2, #200	; 0xc8
 8001564:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001568:	2000      	movs	r0, #0
 800156a:	f001 fea1 	bl	80032b0 <BSP_LCD_FillRect>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800156e:	f008 fea9 	bl	800a2c4 <osKernelInitialize>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  timer_gol = osTimerNew(gol_timer_func, osTimerPeriodic, NULL, NULL);
 8001572:	2300      	movs	r3, #0
 8001574:	2200      	movs	r2, #0
 8001576:	2101      	movs	r1, #1
 8001578:	4821      	ldr	r0, [pc, #132]	; (8001600 <main+0x188>)
 800157a:	f009 f88b 	bl	800a694 <osTimerNew>
 800157e:	4603      	mov	r3, r0
 8001580:	4a20      	ldr	r2, [pc, #128]	; (8001604 <main+0x18c>)
 8001582:	6013      	str	r3, [r2, #0]
  if (timer_gol != NULL) {
 8001584:	4b1f      	ldr	r3, [pc, #124]	; (8001604 <main+0x18c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d006      	beq.n	800159a <main+0x122>
	  osTimerStart(timer_gol, 1000);
 800158c:	4b1d      	ldr	r3, [pc, #116]	; (8001604 <main+0x18c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001594:	4618      	mov	r0, r3
 8001596:	f009 f901 	bl	800a79c <osTimerStart>
  }
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  thread_manager_message = osMessageQueueNew(5, sizeof(thread_info), NULL);
 800159a:	2200      	movs	r2, #0
 800159c:	2114      	movs	r1, #20
 800159e:	2005      	movs	r0, #5
 80015a0:	f009 f93c 	bl	800a81c <osMessageQueueNew>
 80015a4:	4603      	mov	r3, r0
 80015a6:	4a18      	ldr	r2, [pc, #96]	; (8001608 <main+0x190>)
 80015a8:	6013      	str	r3, [r2, #0]
  /* creation of defaultTask */
//  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
	fibonacci_taskHandle = osThreadNew(fibonacci_t, NULL, &fibonacci_Task_attributes);
 80015aa:	4a18      	ldr	r2, [pc, #96]	; (800160c <main+0x194>)
 80015ac:	2100      	movs	r1, #0
 80015ae:	4818      	ldr	r0, [pc, #96]	; (8001610 <main+0x198>)
 80015b0:	f008 fef2 	bl	800a398 <osThreadNew>
 80015b4:	4603      	mov	r3, r0
 80015b6:	4a17      	ldr	r2, [pc, #92]	; (8001614 <main+0x19c>)
 80015b8:	6013      	str	r3, [r2, #0]
	game_of_life_taskHandle = osThreadNew(game_of_life_t, NULL, &game_of_life_Task_attributes);
 80015ba:	4a17      	ldr	r2, [pc, #92]	; (8001618 <main+0x1a0>)
 80015bc:	2100      	movs	r1, #0
 80015be:	4817      	ldr	r0, [pc, #92]	; (800161c <main+0x1a4>)
 80015c0:	f008 feea 	bl	800a398 <osThreadNew>
 80015c4:	4603      	mov	r3, r0
 80015c6:	4a16      	ldr	r2, [pc, #88]	; (8001620 <main+0x1a8>)
 80015c8:	6013      	str	r3, [r2, #0]
	wirewolrd_taskHandle = osThreadNew(wireworld_t, NULL, &wirewolrd_Task_attributes);
 80015ca:	4a16      	ldr	r2, [pc, #88]	; (8001624 <main+0x1ac>)
 80015cc:	2100      	movs	r1, #0
 80015ce:	4816      	ldr	r0, [pc, #88]	; (8001628 <main+0x1b0>)
 80015d0:	f008 fee2 	bl	800a398 <osThreadNew>
 80015d4:	4603      	mov	r3, r0
 80015d6:	4a15      	ldr	r2, [pc, #84]	; (800162c <main+0x1b4>)
 80015d8:	6013      	str	r3, [r2, #0]
	LCD_manager_taskHandle = osThreadNew(LCD_manager_t, NULL, &LCD_manager_Task_attributes);
 80015da:	4a15      	ldr	r2, [pc, #84]	; (8001630 <main+0x1b8>)
 80015dc:	2100      	movs	r1, #0
 80015de:	4815      	ldr	r0, [pc, #84]	; (8001634 <main+0x1bc>)
 80015e0:	f008 feda 	bl	800a398 <osThreadNew>
 80015e4:	4603      	mov	r3, r0
 80015e6:	4a14      	ldr	r2, [pc, #80]	; (8001638 <main+0x1c0>)
 80015e8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80015ea:	f008 fe9f 	bl	800a32c <osKernelStart>


  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015ee:	e7fe      	b.n	80015ee <main+0x176>
 80015f0:	2000075c 	.word	0x2000075c
 80015f4:	20000760 	.word	0x20000760
 80015f8:	40020000 	.word	0x40020000
 80015fc:	20000748 	.word	0x20000748
 8001600:	08000d1d 	.word	0x08000d1d
 8001604:	20000780 	.word	0x20000780
 8001608:	20000758 	.word	0x20000758
 800160c:	0800e3d0 	.word	0x0800e3d0
 8001610:	080007cd 	.word	0x080007cd
 8001614:	20000738 	.word	0x20000738
 8001618:	0800e3f4 	.word	0x0800e3f4
 800161c:	08000d41 	.word	0x08000d41
 8001620:	2000073c 	.word	0x2000073c
 8001624:	0800e418 	.word	0x0800e418
 8001628:	08000e41 	.word	0x08000e41
 800162c:	20000740 	.word	0x20000740
 8001630:	0800e43c 	.word	0x0800e43c
 8001634:	080010dd 	.word	0x080010dd
 8001638:	20000744 	.word	0x20000744

0800163c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b094      	sub	sp, #80	; 0x50
 8001640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001642:	f107 031c 	add.w	r3, r7, #28
 8001646:	2234      	movs	r2, #52	; 0x34
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f00c f9f4 	bl	800da38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001650:	f107 0308 	add.w	r3, r7, #8
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001660:	f006 fcc4 	bl	8007fec <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001664:	4b31      	ldr	r3, [pc, #196]	; (800172c <SystemClock_Config+0xf0>)
 8001666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001668:	4a30      	ldr	r2, [pc, #192]	; (800172c <SystemClock_Config+0xf0>)
 800166a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800166e:	6413      	str	r3, [r2, #64]	; 0x40
 8001670:	4b2e      	ldr	r3, [pc, #184]	; (800172c <SystemClock_Config+0xf0>)
 8001672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001678:	607b      	str	r3, [r7, #4]
 800167a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800167c:	4b2c      	ldr	r3, [pc, #176]	; (8001730 <SystemClock_Config+0xf4>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a2b      	ldr	r2, [pc, #172]	; (8001730 <SystemClock_Config+0xf4>)
 8001682:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	4b29      	ldr	r3, [pc, #164]	; (8001730 <SystemClock_Config+0xf4>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001690:	603b      	str	r3, [r7, #0]
 8001692:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001694:	230b      	movs	r3, #11
 8001696:	61fb      	str	r3, [r7, #28]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001698:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800169c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800169e:	2301      	movs	r3, #1
 80016a0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016a2:	2310      	movs	r3, #16
 80016a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80016a6:	2301      	movs	r3, #1
 80016a8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016aa:	2302      	movs	r3, #2
 80016ac:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016b2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 80016b4:	2319      	movs	r3, #25
 80016b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 80016b8:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80016bc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016be:	2302      	movs	r3, #2
 80016c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016c2:	2304      	movs	r3, #4
 80016c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80016c6:	2302      	movs	r3, #2
 80016c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ca:	f107 031c 	add.w	r3, r7, #28
 80016ce:	4618      	mov	r0, r3
 80016d0:	f006 fcec 	bl	80080ac <HAL_RCC_OscConfig>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80016da:	f000 f83d 	bl	8001758 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80016de:	f006 fc95 	bl	800800c <HAL_PWREx_EnableOverDrive>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80016e8:	f000 f836 	bl	8001758 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ec:	230f      	movs	r3, #15
 80016ee:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016f0:	2302      	movs	r3, #2
 80016f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016f4:	2300      	movs	r3, #0
 80016f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016f8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001702:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001704:	f107 0308 	add.w	r3, r7, #8
 8001708:	2107      	movs	r1, #7
 800170a:	4618      	mov	r0, r3
 800170c:	f006 ff7c 	bl	8008608 <HAL_RCC_ClockConfig>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <SystemClock_Config+0xde>
  {
    Error_Handler();
 8001716:	f000 f81f 	bl	8001758 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800171a:	2200      	movs	r2, #0
 800171c:	2100      	movs	r1, #0
 800171e:	2000      	movs	r0, #0
 8001720:	f007 f85e 	bl	80087e0 <HAL_RCC_MCOConfig>
}
 8001724:	bf00      	nop
 8001726:	3750      	adds	r7, #80	; 0x50
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40023800 	.word	0x40023800
 8001730:	40007000 	.word	0x40007000

08001734 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a04      	ldr	r2, [pc, #16]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d101      	bne.n	800174a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001746:	f002 fb51 	bl	8003dec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40001000 	.word	0x40001000

08001758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800175c:	b672      	cpsid	i
}
 800175e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001760:	e7fe      	b.n	8001760 <Error_Handler+0x8>
	...

08001764 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800176a:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <HAL_MspInit+0x4c>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	4a10      	ldr	r2, [pc, #64]	; (80017b0 <HAL_MspInit+0x4c>)
 8001770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001774:	6413      	str	r3, [r2, #64]	; 0x40
 8001776:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <HAL_MspInit+0x4c>)
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177e:	607b      	str	r3, [r7, #4]
 8001780:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001782:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <HAL_MspInit+0x4c>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001786:	4a0a      	ldr	r2, [pc, #40]	; (80017b0 <HAL_MspInit+0x4c>)
 8001788:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800178c:	6453      	str	r3, [r2, #68]	; 0x44
 800178e:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <HAL_MspInit+0x4c>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001792:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001796:	603b      	str	r3, [r7, #0]
 8001798:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800179a:	2200      	movs	r2, #0
 800179c:	210f      	movs	r1, #15
 800179e:	f06f 0001 	mvn.w	r0, #1
 80017a2:	f002 fd3f 	bl	8004224 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40023800 	.word	0x40023800

080017b4 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a0d      	ldr	r2, [pc, #52]	; (80017f8 <HAL_DMA2D_MspInit+0x44>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d113      	bne.n	80017ee <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80017c6:	4b0d      	ldr	r3, [pc, #52]	; (80017fc <HAL_DMA2D_MspInit+0x48>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	4a0c      	ldr	r2, [pc, #48]	; (80017fc <HAL_DMA2D_MspInit+0x48>)
 80017cc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80017d0:	6313      	str	r3, [r2, #48]	; 0x30
 80017d2:	4b0a      	ldr	r3, [pc, #40]	; (80017fc <HAL_DMA2D_MspInit+0x48>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80017de:	2200      	movs	r2, #0
 80017e0:	2105      	movs	r1, #5
 80017e2:	205a      	movs	r0, #90	; 0x5a
 80017e4:	f002 fd1e 	bl	8004224 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80017e8:	205a      	movs	r0, #90	; 0x5a
 80017ea:	f002 fd37 	bl	800425c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 80017ee:	bf00      	nop
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	4002b000 	.word	0x4002b000
 80017fc:	40023800 	.word	0x40023800

08001800 <HAL_DSI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	; 0x28
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
  if(hdsi->Instance==DSI)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a1b      	ldr	r2, [pc, #108]	; (800188c <HAL_DSI_MspInit+0x8c>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d12f      	bne.n	8001882 <HAL_DSI_MspInit+0x82>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 8001822:	4b1b      	ldr	r3, [pc, #108]	; (8001890 <HAL_DSI_MspInit+0x90>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001826:	4a1a      	ldr	r2, [pc, #104]	; (8001890 <HAL_DSI_MspInit+0x90>)
 8001828:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800182c:	6453      	str	r3, [r2, #68]	; 0x44
 800182e:	4b18      	ldr	r3, [pc, #96]	; (8001890 <HAL_DSI_MspInit+0x90>)
 8001830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001832:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800183a:	4b15      	ldr	r3, [pc, #84]	; (8001890 <HAL_DSI_MspInit+0x90>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	4a14      	ldr	r2, [pc, #80]	; (8001890 <HAL_DSI_MspInit+0x90>)
 8001840:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4b12      	ldr	r3, [pc, #72]	; (8001890 <HAL_DSI_MspInit+0x90>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]
    /**DSIHOST GPIO Configuration
    PJ2     ------> DSIHOST_TE
    */
    GPIO_InitStruct.Pin = DSIHOST_TE_Pin;
 8001852:	2304      	movs	r3, #4
 8001854:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001856:	2302      	movs	r3, #2
 8001858:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185e:	2300      	movs	r3, #0
 8001860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 8001862:	230d      	movs	r3, #13
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DSIHOST_TE_GPIO_Port, &GPIO_InitStruct);
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	4619      	mov	r1, r3
 800186c:	4809      	ldr	r0, [pc, #36]	; (8001894 <HAL_DSI_MspInit+0x94>)
 800186e:	f004 f83d 	bl	80058ec <HAL_GPIO_Init>

    /* DSI interrupt Init */
    HAL_NVIC_SetPriority(DSI_IRQn, 5, 0);
 8001872:	2200      	movs	r2, #0
 8001874:	2105      	movs	r1, #5
 8001876:	2062      	movs	r0, #98	; 0x62
 8001878:	f002 fcd4 	bl	8004224 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DSI_IRQn);
 800187c:	2062      	movs	r0, #98	; 0x62
 800187e:	f002 fced 	bl	800425c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }

}
 8001882:	bf00      	nop
 8001884:	3728      	adds	r7, #40	; 0x28
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40016c00 	.word	0x40016c00
 8001890:	40023800 	.word	0x40023800
 8001894:	40022400 	.word	0x40022400

08001898 <HAL_DSI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspDeInit(DSI_HandleTypeDef* hdsi)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if(hdsi->Instance==DSI)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a09      	ldr	r2, [pc, #36]	; (80018cc <HAL_DSI_MspDeInit+0x34>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d10c      	bne.n	80018c4 <HAL_DSI_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN DSI_MspDeInit 0 */

  /* USER CODE END DSI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DSI_CLK_DISABLE();
 80018aa:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <HAL_DSI_MspDeInit+0x38>)
 80018ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ae:	4a08      	ldr	r2, [pc, #32]	; (80018d0 <HAL_DSI_MspDeInit+0x38>)
 80018b0:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80018b4:	6453      	str	r3, [r2, #68]	; 0x44

    /**DSIHOST GPIO Configuration
    PJ2     ------> DSIHOST_TE
    */
    HAL_GPIO_DeInit(DSIHOST_TE_GPIO_Port, DSIHOST_TE_Pin);
 80018b6:	2104      	movs	r1, #4
 80018b8:	4806      	ldr	r0, [pc, #24]	; (80018d4 <HAL_DSI_MspDeInit+0x3c>)
 80018ba:	f004 f9c3 	bl	8005c44 <HAL_GPIO_DeInit>

    /* DSI interrupt DeInit */
    HAL_NVIC_DisableIRQ(DSI_IRQn);
 80018be:	2062      	movs	r0, #98	; 0x62
 80018c0:	f002 fcda 	bl	8004278 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN DSI_MspDeInit 1 */

  /* USER CODE END DSI_MspDeInit 1 */
  }

}
 80018c4:	bf00      	nop
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40016c00 	.word	0x40016c00
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40022400 	.word	0x40022400

080018d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b0b0      	sub	sp, #192	; 0xc0
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	2290      	movs	r2, #144	; 0x90
 80018f6:	2100      	movs	r1, #0
 80018f8:	4618      	mov	r0, r3
 80018fa:	f00c f89d 	bl	800da38 <memset>
  if(hi2c->Instance==I2C1)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a55      	ldr	r2, [pc, #340]	; (8001a58 <HAL_I2C_MspInit+0x180>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d13e      	bne.n	8001986 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001908:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800190c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800190e:	2300      	movs	r3, #0
 8001910:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001914:	f107 031c 	add.w	r3, r7, #28
 8001918:	4618      	mov	r0, r3
 800191a:	f007 f8dd 	bl	8008ad8 <HAL_RCCEx_PeriphCLKConfig>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001924:	f7ff ff18 	bl	8001758 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001928:	4b4c      	ldr	r3, [pc, #304]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 800192a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192c:	4a4b      	ldr	r2, [pc, #300]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 800192e:	f043 0302 	orr.w	r3, r3, #2
 8001932:	6313      	str	r3, [r2, #48]	; 0x30
 8001934:	4b49      	ldr	r3, [pc, #292]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 8001936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001938:	f003 0302 	and.w	r3, r3, #2
 800193c:	61bb      	str	r3, [r7, #24]
 800193e:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8001940:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001944:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001948:	2312      	movs	r3, #18
 800194a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800194e:	2301      	movs	r3, #1
 8001950:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001954:	2300      	movs	r3, #0
 8001956:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800195a:	2304      	movs	r3, #4
 800195c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001960:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001964:	4619      	mov	r1, r3
 8001966:	483e      	ldr	r0, [pc, #248]	; (8001a60 <HAL_I2C_MspInit+0x188>)
 8001968:	f003 ffc0 	bl	80058ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800196c:	4b3b      	ldr	r3, [pc, #236]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 800196e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001970:	4a3a      	ldr	r2, [pc, #232]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 8001972:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001976:	6413      	str	r3, [r2, #64]	; 0x40
 8001978:	4b38      	ldr	r3, [pc, #224]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 800197a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8001984:	e063      	b.n	8001a4e <HAL_I2C_MspInit+0x176>
  else if(hi2c->Instance==I2C4)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a36      	ldr	r2, [pc, #216]	; (8001a64 <HAL_I2C_MspInit+0x18c>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d15e      	bne.n	8001a4e <HAL_I2C_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001990:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001994:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001996:	2300      	movs	r3, #0
 8001998:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800199c:	f107 031c 	add.w	r3, r7, #28
 80019a0:	4618      	mov	r0, r3
 80019a2:	f007 f899 	bl	8008ad8 <HAL_RCCEx_PeriphCLKConfig>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
 80019ac:	f7ff fed4 	bl	8001758 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b0:	4b2a      	ldr	r3, [pc, #168]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 80019b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b4:	4a29      	ldr	r2, [pc, #164]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 80019b6:	f043 0302 	orr.w	r3, r3, #2
 80019ba:	6313      	str	r3, [r2, #48]	; 0x30
 80019bc:	4b27      	ldr	r3, [pc, #156]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 80019be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019c8:	4b24      	ldr	r3, [pc, #144]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 80019ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019cc:	4a23      	ldr	r2, [pc, #140]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 80019ce:	f043 0308 	orr.w	r3, r3, #8
 80019d2:	6313      	str	r3, [r2, #48]	; 0x30
 80019d4:	4b21      	ldr	r3, [pc, #132]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 80019d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AUDIO_SDA_Pin;
 80019e0:	2380      	movs	r3, #128	; 0x80
 80019e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019e6:	2312      	movs	r3, #18
 80019e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ec:	2301      	movs	r3, #1
 80019ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f2:	2303      	movs	r3, #3
 80019f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF11_I2C4;
 80019f8:	230b      	movs	r3, #11
 80019fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(AUDIO_SDA_GPIO_Port, &GPIO_InitStruct);
 80019fe:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001a02:	4619      	mov	r1, r3
 8001a04:	4816      	ldr	r0, [pc, #88]	; (8001a60 <HAL_I2C_MspInit+0x188>)
 8001a06:	f003 ff71 	bl	80058ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AUDIO_SCL_Pin;
 8001a0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a12:	2312      	movs	r3, #18
 8001a14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001a24:	2304      	movs	r3, #4
 8001a26:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(AUDIO_SCL_GPIO_Port, &GPIO_InitStruct);
 8001a2a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001a2e:	4619      	mov	r1, r3
 8001a30:	480d      	ldr	r0, [pc, #52]	; (8001a68 <HAL_I2C_MspInit+0x190>)
 8001a32:	f003 ff5b 	bl	80058ec <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001a36:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3a:	4a08      	ldr	r2, [pc, #32]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 8001a3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a40:	6413      	str	r3, [r2, #64]	; 0x40
 8001a42:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <HAL_I2C_MspInit+0x184>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
}
 8001a4e:	bf00      	nop
 8001a50:	37c0      	adds	r7, #192	; 0xc0
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40005400 	.word	0x40005400
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40020400 	.word	0x40020400
 8001a64:	40006000 	.word	0x40006000
 8001a68:	40020c00 	.word	0x40020c00

08001a6c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a15      	ldr	r2, [pc, #84]	; (8001ad0 <HAL_I2C_MspDeInit+0x64>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d110      	bne.n	8001aa0 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001a7e:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <HAL_I2C_MspDeInit+0x68>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a82:	4a14      	ldr	r2, [pc, #80]	; (8001ad4 <HAL_I2C_MspDeInit+0x68>)
 8001a84:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001a88:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 8001a8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a8e:	4812      	ldr	r0, [pc, #72]	; (8001ad8 <HAL_I2C_MspDeInit+0x6c>)
 8001a90:	f004 f8d8 	bl	8005c44 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8001a94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a98:	480f      	ldr	r0, [pc, #60]	; (8001ad8 <HAL_I2C_MspDeInit+0x6c>)
 8001a9a:	f004 f8d3 	bl	8005c44 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C4_MspDeInit 1 */

  /* USER CODE END I2C4_MspDeInit 1 */
  }

}
 8001a9e:	e013      	b.n	8001ac8 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C4)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a0d      	ldr	r2, [pc, #52]	; (8001adc <HAL_I2C_MspDeInit+0x70>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d10e      	bne.n	8001ac8 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C4_CLK_DISABLE();
 8001aaa:	4b0a      	ldr	r3, [pc, #40]	; (8001ad4 <HAL_I2C_MspDeInit+0x68>)
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	4a09      	ldr	r2, [pc, #36]	; (8001ad4 <HAL_I2C_MspDeInit+0x68>)
 8001ab0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ab4:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(AUDIO_SDA_GPIO_Port, AUDIO_SDA_Pin);
 8001ab6:	2180      	movs	r1, #128	; 0x80
 8001ab8:	4807      	ldr	r0, [pc, #28]	; (8001ad8 <HAL_I2C_MspDeInit+0x6c>)
 8001aba:	f004 f8c3 	bl	8005c44 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(AUDIO_SCL_GPIO_Port, AUDIO_SCL_Pin);
 8001abe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ac2:	4807      	ldr	r0, [pc, #28]	; (8001ae0 <HAL_I2C_MspDeInit+0x74>)
 8001ac4:	f004 f8be 	bl	8005c44 <HAL_GPIO_DeInit>
}
 8001ac8:	bf00      	nop
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40005400 	.word	0x40005400
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020400 	.word	0x40020400
 8001adc:	40006000 	.word	0x40006000
 8001ae0:	40020c00 	.word	0x40020c00

08001ae4 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  if(hltdc->Instance==LTDC)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a0d      	ldr	r2, [pc, #52]	; (8001b28 <HAL_LTDC_MspInit+0x44>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d113      	bne.n	8001b1e <HAL_LTDC_MspInit+0x3a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001af6:	4b0d      	ldr	r3, [pc, #52]	; (8001b2c <HAL_LTDC_MspInit+0x48>)
 8001af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afa:	4a0c      	ldr	r2, [pc, #48]	; (8001b2c <HAL_LTDC_MspInit+0x48>)
 8001afc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b00:	6453      	str	r3, [r2, #68]	; 0x44
 8001b02:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <HAL_LTDC_MspInit+0x48>)
 8001b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b06:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2105      	movs	r1, #5
 8001b12:	2058      	movs	r0, #88	; 0x58
 8001b14:	f002 fb86 	bl	8004224 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001b18:	2058      	movs	r0, #88	; 0x58
 8001b1a:	f002 fb9f 	bl	800425c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8001b1e:	bf00      	nop
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40016800 	.word	0x40016800
 8001b2c:	40023800 	.word	0x40023800

08001b30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b087      	sub	sp, #28
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a1c      	ldr	r2, [pc, #112]	; (8001bb0 <HAL_TIM_Base_MspInit+0x80>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d10c      	bne.n	8001b5c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b42:	4b1c      	ldr	r3, [pc, #112]	; (8001bb4 <HAL_TIM_Base_MspInit+0x84>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	4a1b      	ldr	r2, [pc, #108]	; (8001bb4 <HAL_TIM_Base_MspInit+0x84>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4e:	4b19      	ldr	r3, [pc, #100]	; (8001bb4 <HAL_TIM_Base_MspInit+0x84>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	617b      	str	r3, [r7, #20]
 8001b58:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001b5a:	e022      	b.n	8001ba2 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM10)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a15      	ldr	r2, [pc, #84]	; (8001bb8 <HAL_TIM_Base_MspInit+0x88>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d10c      	bne.n	8001b80 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001b66:	4b13      	ldr	r3, [pc, #76]	; (8001bb4 <HAL_TIM_Base_MspInit+0x84>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6a:	4a12      	ldr	r2, [pc, #72]	; (8001bb4 <HAL_TIM_Base_MspInit+0x84>)
 8001b6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b70:	6453      	str	r3, [r2, #68]	; 0x44
 8001b72:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <HAL_TIM_Base_MspInit+0x84>)
 8001b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b7a:	613b      	str	r3, [r7, #16]
 8001b7c:	693b      	ldr	r3, [r7, #16]
}
 8001b7e:	e010      	b.n	8001ba2 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM11)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a0d      	ldr	r2, [pc, #52]	; (8001bbc <HAL_TIM_Base_MspInit+0x8c>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d10b      	bne.n	8001ba2 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <HAL_TIM_Base_MspInit+0x84>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	4a09      	ldr	r2, [pc, #36]	; (8001bb4 <HAL_TIM_Base_MspInit+0x84>)
 8001b90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b94:	6453      	str	r3, [r2, #68]	; 0x44
 8001b96:	4b07      	ldr	r3, [pc, #28]	; (8001bb4 <HAL_TIM_Base_MspInit+0x84>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
}
 8001ba2:	bf00      	nop
 8001ba4:	371c      	adds	r7, #28
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	40010000 	.word	0x40010000
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40014400 	.word	0x40014400
 8001bbc:	40014800 	.word	0x40014800

08001bc0 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001bd4:	4b3b      	ldr	r3, [pc, #236]	; (8001cc4 <HAL_FMC_MspInit+0x104>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d16f      	bne.n	8001cbc <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001bdc:	4b39      	ldr	r3, [pc, #228]	; (8001cc4 <HAL_FMC_MspInit+0x104>)
 8001bde:	2201      	movs	r2, #1
 8001be0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001be2:	4b39      	ldr	r3, [pc, #228]	; (8001cc8 <HAL_FMC_MspInit+0x108>)
 8001be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001be6:	4a38      	ldr	r2, [pc, #224]	; (8001cc8 <HAL_FMC_MspInit+0x108>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6393      	str	r3, [r2, #56]	; 0x38
 8001bee:	4b36      	ldr	r3, [pc, #216]	; (8001cc8 <HAL_FMC_MspInit+0x108>)
 8001bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	603b      	str	r3, [r7, #0]
 8001bf8:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8001bfa:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001bfe:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c00:	2302      	movs	r3, #2
 8001c02:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c0c:	230c      	movs	r3, #12
 8001c0e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c10:	1d3b      	adds	r3, r7, #4
 8001c12:	4619      	mov	r1, r3
 8001c14:	482d      	ldr	r0, [pc, #180]	; (8001ccc <HAL_FMC_MspInit+0x10c>)
 8001c16:	f003 fe69 	bl	80058ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A12_Pin
 8001c1a:	f248 1337 	movw	r3, #33079	; 0x8137
 8001c1e:	607b      	str	r3, [r7, #4]
                          |FMC_A10_Pin|FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c20:	2302      	movs	r3, #2
 8001c22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c2c:	230c      	movs	r3, #12
 8001c2e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c30:	1d3b      	adds	r3, r7, #4
 8001c32:	4619      	mov	r1, r3
 8001c34:	4826      	ldr	r0, [pc, #152]	; (8001cd0 <HAL_FMC_MspInit+0x110>)
 8001c36:	f003 fe59 	bl	80058ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8001c3a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001c3e:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c4c:	230c      	movs	r3, #12
 8001c4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	4619      	mov	r1, r3
 8001c54:	481f      	ldr	r0, [pc, #124]	; (8001cd4 <HAL_FMC_MspInit+0x114>)
 8001c56:	f003 fe49 	bl	80058ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_NBL2_Pin|D27_Pin|D26_Pin|FMC_NBL3_Pin
 8001c5a:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8001c5e:	607b      	str	r3, [r7, #4]
                          |D29_Pin|D31_Pin|D28_Pin|D25_Pin
                          |D30_Pin|D24_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c60:	2302      	movs	r3, #2
 8001c62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c6c:	230c      	movs	r3, #12
 8001c6e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001c70:	1d3b      	adds	r3, r7, #4
 8001c72:	4619      	mov	r1, r3
 8001c74:	4818      	ldr	r0, [pc, #96]	; (8001cd8 <HAL_FMC_MspInit+0x118>)
 8001c76:	f003 fe39 	bl	80058ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8001c7a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001c7e:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c80:	2302      	movs	r3, #2
 8001c82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c8c:	230c      	movs	r3, #12
 8001c8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c90:	1d3b      	adds	r3, r7, #4
 8001c92:	4619      	mov	r1, r3
 8001c94:	4811      	ldr	r0, [pc, #68]	; (8001cdc <HAL_FMC_MspInit+0x11c>)
 8001c96:	f003 fe29 	bl	80058ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D23_Pin|D21_Pin|D22_Pin|FMC_SDNME_Pin
 8001c9a:	f64f 732c 	movw	r3, #65324	; 0xff2c
 8001c9e:	607b      	str	r3, [r7, #4]
                          |FMC_SDNE0_Pin|FMC_SDCKE0_Pin|D20_Pin|FMC_D_7_Pin
                          |FMC_D19_Pin|FMC_D16_Pin|FMC_D18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cac:	230c      	movs	r3, #12
 8001cae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001cb0:	1d3b      	adds	r3, r7, #4
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	480a      	ldr	r0, [pc, #40]	; (8001ce0 <HAL_FMC_MspInit+0x120>)
 8001cb6:	f003 fe19 	bl	80058ec <HAL_GPIO_Init>
 8001cba:	e000      	b.n	8001cbe <HAL_FMC_MspInit+0xfe>
    return;
 8001cbc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20000784 	.word	0x20000784
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	40021800 	.word	0x40021800
 8001cd4:	40020c00 	.word	0x40020c00
 8001cd8:	40022000 	.word	0x40022000
 8001cdc:	40021400 	.word	0x40021400
 8001ce0:	40021c00 	.word	0x40021c00

08001ce4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001cec:	f7ff ff68 	bl	8001bc0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08e      	sub	sp, #56	; 0x38
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001d00:	2300      	movs	r3, #0
 8001d02:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001d04:	2300      	movs	r3, #0
 8001d06:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d08:	4b33      	ldr	r3, [pc, #204]	; (8001dd8 <HAL_InitTick+0xe0>)
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0c:	4a32      	ldr	r2, [pc, #200]	; (8001dd8 <HAL_InitTick+0xe0>)
 8001d0e:	f043 0310 	orr.w	r3, r3, #16
 8001d12:	6413      	str	r3, [r2, #64]	; 0x40
 8001d14:	4b30      	ldr	r3, [pc, #192]	; (8001dd8 <HAL_InitTick+0xe0>)
 8001d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d18:	f003 0310 	and.w	r3, r3, #16
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d20:	f107 0210 	add.w	r2, r7, #16
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	4611      	mov	r1, r2
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f006 fea2 	bl	8008a74 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001d30:	6a3b      	ldr	r3, [r7, #32]
 8001d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d103      	bne.n	8001d42 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001d3a:	f006 fe87 	bl	8008a4c <HAL_RCC_GetPCLK1Freq>
 8001d3e:	6378      	str	r0, [r7, #52]	; 0x34
 8001d40:	e004      	b.n	8001d4c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001d42:	f006 fe83 	bl	8008a4c <HAL_RCC_GetPCLK1Freq>
 8001d46:	4603      	mov	r3, r0
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d4e:	4a23      	ldr	r2, [pc, #140]	; (8001ddc <HAL_InitTick+0xe4>)
 8001d50:	fba2 2303 	umull	r2, r3, r2, r3
 8001d54:	0c9b      	lsrs	r3, r3, #18
 8001d56:	3b01      	subs	r3, #1
 8001d58:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001d5a:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <HAL_InitTick+0xe8>)
 8001d5c:	4a21      	ldr	r2, [pc, #132]	; (8001de4 <HAL_InitTick+0xec>)
 8001d5e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001d60:	4b1f      	ldr	r3, [pc, #124]	; (8001de0 <HAL_InitTick+0xe8>)
 8001d62:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d66:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001d68:	4a1d      	ldr	r2, [pc, #116]	; (8001de0 <HAL_InitTick+0xe8>)
 8001d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d6c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	; (8001de0 <HAL_InitTick+0xe8>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d74:	4b1a      	ldr	r3, [pc, #104]	; (8001de0 <HAL_InitTick+0xe8>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d7a:	4b19      	ldr	r3, [pc, #100]	; (8001de0 <HAL_InitTick+0xe8>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001d80:	4817      	ldr	r0, [pc, #92]	; (8001de0 <HAL_InitTick+0xe8>)
 8001d82:	f007 fb62 	bl	800944a <HAL_TIM_Base_Init>
 8001d86:	4603      	mov	r3, r0
 8001d88:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001d8c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d11b      	bne.n	8001dcc <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001d94:	4812      	ldr	r0, [pc, #72]	; (8001de0 <HAL_InitTick+0xe8>)
 8001d96:	f007 fbaf 	bl	80094f8 <HAL_TIM_Base_Start_IT>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001da0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d111      	bne.n	8001dcc <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001da8:	2036      	movs	r0, #54	; 0x36
 8001daa:	f002 fa57 	bl	800425c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2b0f      	cmp	r3, #15
 8001db2:	d808      	bhi.n	8001dc6 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001db4:	2200      	movs	r2, #0
 8001db6:	6879      	ldr	r1, [r7, #4]
 8001db8:	2036      	movs	r0, #54	; 0x36
 8001dba:	f002 fa33 	bl	8004224 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dbe:	4a0a      	ldr	r2, [pc, #40]	; (8001de8 <HAL_InitTick+0xf0>)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6013      	str	r3, [r2, #0]
 8001dc4:	e002      	b.n	8001dcc <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001dcc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3738      	adds	r7, #56	; 0x38
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	431bde83 	.word	0x431bde83
 8001de0:	20000788 	.word	0x20000788
 8001de4:	40001000 	.word	0x40001000
 8001de8:	20000044 	.word	0x20000044

08001dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001df0:	e7fe      	b.n	8001df0 <NMI_Handler+0x4>

08001df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001df2:	b480      	push	{r7}
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001df6:	e7fe      	b.n	8001df6 <HardFault_Handler+0x4>

08001df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dfc:	e7fe      	b.n	8001dfc <MemManage_Handler+0x4>

08001dfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e02:	e7fe      	b.n	8001e02 <BusFault_Handler+0x4>

08001e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e08:	e7fe      	b.n	8001e08 <UsageFault_Handler+0x4>

08001e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e1c:	4802      	ldr	r0, [pc, #8]	; (8001e28 <TIM6_DAC_IRQHandler+0x10>)
 8001e1e:	f007 fbe3 	bl	80095e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000788 	.word	0x20000788

08001e2c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001e30:	4802      	ldr	r0, [pc, #8]	; (8001e3c <OTG_HS_IRQHandler+0x10>)
 8001e32:	f005 f9a1 	bl	8007178 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000230 	.word	0x20000230

08001e40 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001e44:	4802      	ldr	r0, [pc, #8]	; (8001e50 <LTDC_IRQHandler+0x10>)
 8001e46:	f004 fead 	bl	8006ba4 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000188 	.word	0x20000188

08001e54 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001e58:	4802      	ldr	r0, [pc, #8]	; (8001e64 <DMA2D_IRQHandler+0x10>)
 8001e5a:	f002 fd47 	bl	80048ec <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	200000d0 	.word	0x200000d0

08001e68 <CEC_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC global interrupt.
  */
void CEC_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_IRQn 0 */

  /* USER CODE END CEC_IRQn 0 */
  HAL_CEC_IRQHandler(&hcec);
 8001e6c:	4802      	ldr	r0, [pc, #8]	; (8001e78 <CEC_IRQHandler+0x10>)
 8001e6e:	f002 f801 	bl	8003e74 <HAL_CEC_IRQHandler>
  /* USER CODE BEGIN CEC_IRQn 1 */

  /* USER CODE END CEC_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000144 	.word	0x20000144

08001e7c <DSI_IRQHandler>:

/**
  * @brief This function handles DSI global interrupt.
  */
void DSI_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DSI_IRQn 0 */

  /* USER CODE END DSI_IRQn 0 */
  HAL_DSI_IRQHandler(&hdsi);
 8001e80:	4802      	ldr	r0, [pc, #8]	; (8001e8c <DSI_IRQHandler+0x10>)
 8001e82:	f003 f955 	bl	8005130 <HAL_DSI_IRQHandler>
  /* USER CODE BEGIN DSI_IRQn 1 */

  /* USER CODE END DSI_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000128 	.word	0x20000128

08001e90 <EXTI0_IRQHandler>:

extern int APP_PAGE;
#define REFRESH_RATE 300
uint32_t lastClick = 0;

void EXTI0_IRQHandler() {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_0)) {
 8001e94:	4b17      	ldr	r3, [pc, #92]	; (8001ef4 <EXTI0_IRQHandler+0x64>)
 8001e96:	695b      	ldr	r3, [r3, #20]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d023      	beq.n	8001ee8 <EXTI0_IRQHandler+0x58>
		if (HAL_GetTick() - lastClick > REFRESH_RATE) {
 8001ea0:	f001 ffb8 	bl	8003e14 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <EXTI0_IRQHandler+0x68>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001eb0:	d91a      	bls.n	8001ee8 <EXTI0_IRQHandler+0x58>
			APP_PAGE++;
 8001eb2:	4b12      	ldr	r3, [pc, #72]	; (8001efc <EXTI0_IRQHandler+0x6c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	4a10      	ldr	r2, [pc, #64]	; (8001efc <EXTI0_IRQHandler+0x6c>)
 8001eba:	6013      	str	r3, [r2, #0]
			if (APP_PAGE > 2) APP_PAGE = APP_PAGE % 3;
 8001ebc:	4b0f      	ldr	r3, [pc, #60]	; (8001efc <EXTI0_IRQHandler+0x6c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	dd0c      	ble.n	8001ede <EXTI0_IRQHandler+0x4e>
 8001ec4:	4b0d      	ldr	r3, [pc, #52]	; (8001efc <EXTI0_IRQHandler+0x6c>)
 8001ec6:	6819      	ldr	r1, [r3, #0]
 8001ec8:	4b0d      	ldr	r3, [pc, #52]	; (8001f00 <EXTI0_IRQHandler+0x70>)
 8001eca:	fb83 3201 	smull	r3, r2, r3, r1
 8001ece:	17cb      	asrs	r3, r1, #31
 8001ed0:	1ad2      	subs	r2, r2, r3
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	4413      	add	r3, r2
 8001ed8:	1aca      	subs	r2, r1, r3
 8001eda:	4b08      	ldr	r3, [pc, #32]	; (8001efc <EXTI0_IRQHandler+0x6c>)
 8001edc:	601a      	str	r2, [r3, #0]
			lastClick = HAL_GetTick();
 8001ede:	f001 ff99 	bl	8003e14 <HAL_GetTick>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	4a04      	ldr	r2, [pc, #16]	; (8001ef8 <EXTI0_IRQHandler+0x68>)
 8001ee6:	6013      	str	r3, [r2, #0]
		}
	}
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8001ee8:	4b02      	ldr	r3, [pc, #8]	; (8001ef4 <EXTI0_IRQHandler+0x64>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	615a      	str	r2, [r3, #20]
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40013c00 	.word	0x40013c00
 8001ef8:	200007d4 	.word	0x200007d4
 8001efc:	2000075c 	.word	0x2000075c
 8001f00:	55555556 	.word	0x55555556

08001f04 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0

  HAL_GPIO_EXTI_IRQHandler(TS_INT_PIN); // Reset the GPIO_PIN_13 Interrupt - Touch Screen
 8001f08:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f0c:	f003 ffc0 	bl	8005e90 <HAL_GPIO_EXTI_IRQHandler>

}
 8001f10:	bf00      	nop
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f1c:	4a14      	ldr	r2, [pc, #80]	; (8001f70 <_sbrk+0x5c>)
 8001f1e:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <_sbrk+0x60>)
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f28:	4b13      	ldr	r3, [pc, #76]	; (8001f78 <_sbrk+0x64>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d102      	bne.n	8001f36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f30:	4b11      	ldr	r3, [pc, #68]	; (8001f78 <_sbrk+0x64>)
 8001f32:	4a12      	ldr	r2, [pc, #72]	; (8001f7c <_sbrk+0x68>)
 8001f34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f36:	4b10      	ldr	r3, [pc, #64]	; (8001f78 <_sbrk+0x64>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d207      	bcs.n	8001f54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f44:	f00b fd38 	bl	800d9b8 <__errno>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	220c      	movs	r2, #12
 8001f4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f52:	e009      	b.n	8001f68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f54:	4b08      	ldr	r3, [pc, #32]	; (8001f78 <_sbrk+0x64>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f5a:	4b07      	ldr	r3, [pc, #28]	; (8001f78 <_sbrk+0x64>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4413      	add	r3, r2
 8001f62:	4a05      	ldr	r2, [pc, #20]	; (8001f78 <_sbrk+0x64>)
 8001f64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f66:	68fb      	ldr	r3, [r7, #12]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3718      	adds	r7, #24
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20080000 	.word	0x20080000
 8001f74:	00000400 	.word	0x00000400
 8001f78:	200007d8 	.word	0x200007d8
 8001f7c:	200098a8 	.word	0x200098a8

08001f80 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f84:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <SystemInit+0x20>)
 8001f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f8a:	4a05      	ldr	r2, [pc, #20]	; (8001fa0 <SystemInit+0x20>)
 8001f8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	e000ed00 	.word	0xe000ed00

08001fa4 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8001fa4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fdc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fa8:	480d      	ldr	r0, [pc, #52]	; (8001fe0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001faa:	490e      	ldr	r1, [pc, #56]	; (8001fe4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fac:	4a0e      	ldr	r2, [pc, #56]	; (8001fe8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fb0:	e002      	b.n	8001fb8 <LoopCopyDataInit>

08001fb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb6:	3304      	adds	r3, #4

08001fb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fbc:	d3f9      	bcc.n	8001fb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fbe:	4a0b      	ldr	r2, [pc, #44]	; (8001fec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fc0:	4c0b      	ldr	r4, [pc, #44]	; (8001ff0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc4:	e001      	b.n	8001fca <LoopFillZerobss>

08001fc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc8:	3204      	adds	r2, #4

08001fca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fcc:	d3fb      	bcc.n	8001fc6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fce:	f7ff ffd7 	bl	8001f80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fd2:	f00b fcf7 	bl	800d9c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fd6:	f7ff fa4f 	bl	8001478 <main>
  bx  lr    
 8001fda:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8001fdc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001fe0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fe4:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001fe8:	08010190 	.word	0x08010190
  ldr r2, =_sbss
 8001fec:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001ff0:	200098a8 	.word	0x200098a8

08001ff4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ff4:	e7fe      	b.n	8001ff4 <ADC_IRQHandler>
	...

08001ff8 <ft6x06_Init>:
  *         from MCU to FT6206 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Init(uint16_t DeviceAddr)
{  
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = ft6x06_GetInstance(DeviceAddr);
 8002002:	88fb      	ldrh	r3, [r7, #6]
 8002004:	4618      	mov	r0, r3
 8002006:	f000 f90d 	bl	8002224 <ft6x06_GetInstance>
 800200a:	4603      	mov	r3, r0
 800200c:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 800200e:	7bfb      	ldrb	r3, [r7, #15]
 8002010:	2bff      	cmp	r3, #255	; 0xff
 8002012:	d10e      	bne.n	8002032 <ft6x06_Init+0x3a>
  {
    /* Look for empty instance */
    empty = ft6x06_GetInstance(0);
 8002014:	2000      	movs	r0, #0
 8002016:	f000 f905 	bl	8002224 <ft6x06_GetInstance>
 800201a:	4603      	mov	r3, r0
 800201c:	73bb      	strb	r3, [r7, #14]
    
    if(empty < FT6x06_MAX_INSTANCE)
 800201e:	7bbb      	ldrb	r3, [r7, #14]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d806      	bhi.n	8002032 <ft6x06_Init+0x3a>
    {
      /* Register the current device instance */
      ft6x06[empty] = DeviceAddr;
 8002024:	7bbb      	ldrb	r3, [r7, #14]
 8002026:	88fa      	ldrh	r2, [r7, #6]
 8002028:	b2d1      	uxtb	r1, r2
 800202a:	4a04      	ldr	r2, [pc, #16]	; (800203c <ft6x06_Init+0x44>)
 800202c:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      TS_IO_Init(); 
 800202e:	f000 fcd7 	bl	80029e0 <TS_IO_Init>
    }
  }
}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	200007dc 	.word	0x200007dc

08002040 <ft6x06_Reset>:
  *         @note : Not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Reset(uint16_t DeviceAddr)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT6206 IC */
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <ft6x06_ReadID>:
  *         able to read the FT6206 device ID, and verify this is a FT6206.
  * @param  DeviceAddr: I2C FT6x06 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft6x06_ReadID(uint16_t DeviceAddr)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	4603      	mov	r3, r0
 800205e:	80fb      	strh	r3, [r7, #6]
  /* Initialize I2C link if needed */
  TS_IO_Init();
 8002060:	f000 fcbe 	bl	80029e0 <TS_IO_Init>
  
  /* Return the device ID value */
  return (TS_IO_Read(DeviceAddr, FT6206_CHIP_ID_REG));
 8002064:	88fb      	ldrh	r3, [r7, #6]
 8002066:	b2db      	uxtb	r3, r3
 8002068:	21a8      	movs	r1, #168	; 0xa8
 800206a:	4618      	mov	r0, r3
 800206c:	f000 fcdc 	bl	8002a28 <TS_IO_Read>
 8002070:	4603      	mov	r3, r0
 8002072:	b29b      	uxth	r3, r3
}
 8002074:	4618      	mov	r0, r3
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <ft6x06_TS_Start>:
  *         the touch screen).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft6x06_TS_Start(uint16_t DeviceAddr)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	80fb      	strh	r3, [r7, #6]
  /* Hw Calibration sequence start : should be done once after each power up */
  /* This is called internal calibration of the touch screen                 */
  ft6x06_TS_Calibration(DeviceAddr);
#endif
  /* Minimum static configuration of FT6206 */
  ft6x06_TS_Configure(DeviceAddr);
 8002086:	88fb      	ldrh	r3, [r7, #6]
 8002088:	4618      	mov	r0, r3
 800208a:	f000 f8bc 	bl	8002206 <ft6x06_TS_Configure>

  /* By default set FT6206 IC in Polling mode : no INT generation on FT6206 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft6x06_TS_DisableIT(DeviceAddr);
 800208e:	88fb      	ldrh	r3, [r7, #6]
 8002090:	4618      	mov	r0, r3
 8002092:	f000 f88d 	bl	80021b0 <ft6x06_TS_DisableIT>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
	...

080020a0 <ft6x06_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft6x06_TS_DetectTouch(uint16_t DeviceAddr)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	73fb      	strb	r3, [r7, #15]

  /* Read register FT6206_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT6206_TD_STAT_REG);
 80020ae:	88fb      	ldrh	r3, [r7, #6]
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	2102      	movs	r1, #2
 80020b4:	4618      	mov	r0, r3
 80020b6:	f000 fcb7 	bl	8002a28 <TS_IO_Read>
 80020ba:	4603      	mov	r3, r0
 80020bc:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT6206_TD_STAT_MASK;
 80020be:	7bfb      	ldrb	r3, [r7, #15]
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	f003 030f 	and.w	r3, r3, #15
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT6206_MAX_DETECTABLE_TOUCH)
 80020ca:	7bfb      	ldrb	r3, [r7, #15]
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <ft6x06_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 80020d2:	2300      	movs	r3, #0
 80020d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft6x06 driver internal global : current number of active touches */
  ft6x06_handle.currActiveTouchNb = nbTouch;
 80020d6:	7bfb      	ldrb	r3, [r7, #15]
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <ft6x06_TS_DetectTouch+0x50>)
 80020dc:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft6x06_handle.currActiveTouchIdx = 0;
 80020de:	4b04      	ldr	r3, [pc, #16]	; (80020f0 <ft6x06_TS_DetectTouch+0x50>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 80020e4:	7bfb      	ldrb	r3, [r7, #15]
 80020e6:	b2db      	uxtb	r3, r3
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3710      	adds	r7, #16
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	200007e0 	.word	0x200007e0

080020f4 <ft6x06_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft6x06_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
 8002100:	81fb      	strh	r3, [r7, #14]
  uint8_t regAddress = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	75fb      	strb	r3, [r7, #23]
  uint8_t  dataxy[4];
  
  if(ft6x06_handle.currActiveTouchIdx < ft6x06_handle.currActiveTouchNb)
 8002106:	4b1f      	ldr	r3, [pc, #124]	; (8002184 <ft6x06_TS_GetXY+0x90>)
 8002108:	789a      	ldrb	r2, [r3, #2]
 800210a:	4b1e      	ldr	r3, [pc, #120]	; (8002184 <ft6x06_TS_GetXY+0x90>)
 800210c:	785b      	ldrb	r3, [r3, #1]
 800210e:	429a      	cmp	r2, r3
 8002110:	d234      	bcs.n	800217c <ft6x06_TS_GetXY+0x88>
  {
    switch(ft6x06_handle.currActiveTouchIdx)
 8002112:	4b1c      	ldr	r3, [pc, #112]	; (8002184 <ft6x06_TS_GetXY+0x90>)
 8002114:	789b      	ldrb	r3, [r3, #2]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <ft6x06_TS_GetXY+0x2c>
 800211a:	2b01      	cmp	r3, #1
 800211c:	d003      	beq.n	8002126 <ft6x06_TS_GetXY+0x32>
    case 1 :
      regAddress = FT6206_P2_XH_REG; 
      break;

    default :
      break;
 800211e:	e005      	b.n	800212c <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P1_XH_REG; 
 8002120:	2303      	movs	r3, #3
 8002122:	75fb      	strb	r3, [r7, #23]
      break;
 8002124:	e002      	b.n	800212c <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P2_XH_REG; 
 8002126:	2309      	movs	r3, #9
 8002128:	75fb      	strb	r3, [r7, #23]
      break;
 800212a:	bf00      	nop
    }
    
    /* Read X and Y positions */
    TS_IO_ReadMultiple(DeviceAddr, regAddress, dataxy, sizeof(dataxy)); 
 800212c:	89fb      	ldrh	r3, [r7, #14]
 800212e:	b2d8      	uxtb	r0, r3
 8002130:	f107 0210 	add.w	r2, r7, #16
 8002134:	7df9      	ldrb	r1, [r7, #23]
 8002136:	2304      	movs	r3, #4
 8002138:	f000 fc94 	bl	8002a64 <TS_IO_ReadMultiple>

    /* Send back ready X position to caller */
    *X = ((dataxy[0] & FT6206_MSB_MASK) << 8) | (dataxy[1] & FT6206_LSB_MASK);
 800213c:	7c3b      	ldrb	r3, [r7, #16]
 800213e:	021b      	lsls	r3, r3, #8
 8002140:	b21b      	sxth	r3, r3
 8002142:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002146:	b21a      	sxth	r2, r3
 8002148:	7c7b      	ldrb	r3, [r7, #17]
 800214a:	b21b      	sxth	r3, r3
 800214c:	4313      	orrs	r3, r2
 800214e:	b21b      	sxth	r3, r3
 8002150:	b29a      	uxth	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	801a      	strh	r2, [r3, #0]
    
    /* Send back ready Y position to caller */
    *Y = ((dataxy[2] & FT6206_MSB_MASK) << 8) | (dataxy[3] & FT6206_LSB_MASK);
 8002156:	7cbb      	ldrb	r3, [r7, #18]
 8002158:	021b      	lsls	r3, r3, #8
 800215a:	b21b      	sxth	r3, r3
 800215c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002160:	b21a      	sxth	r2, r3
 8002162:	7cfb      	ldrb	r3, [r7, #19]
 8002164:	b21b      	sxth	r3, r3
 8002166:	4313      	orrs	r3, r2
 8002168:	b21b      	sxth	r3, r3
 800216a:	b29a      	uxth	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	801a      	strh	r2, [r3, #0]
    
    ft6x06_handle.currActiveTouchIdx++;
 8002170:	4b04      	ldr	r3, [pc, #16]	; (8002184 <ft6x06_TS_GetXY+0x90>)
 8002172:	789b      	ldrb	r3, [r3, #2]
 8002174:	3301      	adds	r3, #1
 8002176:	b2da      	uxtb	r2, r3
 8002178:	4b02      	ldr	r3, [pc, #8]	; (8002184 <ft6x06_TS_GetXY+0x90>)
 800217a:	709a      	strb	r2, [r3, #2]
  }
}
 800217c:	bf00      	nop
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	200007e0 	.word	0x200007e0

08002188 <ft6x06_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_EnableIT(uint16_t DeviceAddr)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8002192:	2300      	movs	r3, #0
 8002194:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_TRIGGER & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 8002196:	2301      	movs	r3, #1
 8002198:	73fb      	strb	r3, [r7, #15]
  
  /* Set interrupt trigger mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 800219a:	88fb      	ldrh	r3, [r7, #6]
 800219c:	b2db      	uxtb	r3, r3
 800219e:	7bfa      	ldrb	r2, [r7, #15]
 80021a0:	21a4      	movs	r1, #164	; 0xa4
 80021a2:	4618      	mov	r0, r3
 80021a4:	f000 fc26 	bl	80029f4 <TS_IO_Write>
}
 80021a8:	bf00      	nop
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <ft6x06_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_DisableIT(uint16_t DeviceAddr)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_POLLING & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 80021be:	2300      	movs	r3, #0
 80021c0:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 80021c2:	88fb      	ldrh	r3, [r7, #6]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	7bfa      	ldrb	r2, [r7, #15]
 80021c8:	21a4      	movs	r1, #164	; 0xa4
 80021ca:	4618      	mov	r0, r3
 80021cc:	f000 fc12 	bl	80029f4 <TS_IO_Write>
}
 80021d0:	bf00      	nop
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <ft6x06_TS_ITStatus>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft6x06_TS_ITStatus(uint16_t DeviceAddr)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT6206 */
  return 0;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <ft6x06_TS_ClearIT>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_TS_ClearIT(uint16_t DeviceAddr)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT6206 */
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <ft6x06_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT6206 Device address for communication on I2C Bus.
  * @retval Status FT6206_STATUS_OK or FT6206_STATUS_NOT_OK.
  */
static uint32_t ft6x06_TS_Configure(uint16_t DeviceAddr)
{
 8002206:	b480      	push	{r7}
 8002208:	b085      	sub	sp, #20
 800220a:	af00      	add	r7, sp, #0
 800220c:	4603      	mov	r3, r0
 800220e:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT6206_STATUS_OK;
 8002210:	2300      	movs	r3, #0
 8002212:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT6206 */

  return(status);
 8002214:	68fb      	ldr	r3, [r7, #12]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3714      	adds	r7, #20
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
	...

08002224 <ft6x06_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t ft6x06_GetInstance(uint16_t DeviceAddr)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 800222e:	2300      	movs	r3, #0
 8002230:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8002232:	2300      	movs	r3, #0
 8002234:	73fb      	strb	r3, [r7, #15]
 8002236:	e00b      	b.n	8002250 <ft6x06_GetInstance+0x2c>
  {
    if(ft6x06[idx] == DeviceAddr)
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	4a0a      	ldr	r2, [pc, #40]	; (8002264 <ft6x06_GetInstance+0x40>)
 800223c:	5cd3      	ldrb	r3, [r2, r3]
 800223e:	b29b      	uxth	r3, r3
 8002240:	88fa      	ldrh	r2, [r7, #6]
 8002242:	429a      	cmp	r2, r3
 8002244:	d101      	bne.n	800224a <ft6x06_GetInstance+0x26>
    {
      return idx; 
 8002246:	7bfb      	ldrb	r3, [r7, #15]
 8002248:	e006      	b.n	8002258 <ft6x06_GetInstance+0x34>
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 800224a:	7bfb      	ldrb	r3, [r7, #15]
 800224c:	3301      	adds	r3, #1
 800224e:	73fb      	strb	r3, [r7, #15]
 8002250:	7bfb      	ldrb	r3, [r7, #15]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d9f0      	bls.n	8002238 <ft6x06_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8002256:	23ff      	movs	r3, #255	; 0xff
}
 8002258:	4618      	mov	r0, r3
 800225a:	3714      	adds	r7, #20
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	200007dc 	.word	0x200007dc

08002268 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002272:	49c1      	ldr	r1, [pc, #772]	; (8002578 <OTM8009A_Init+0x310>)
 8002274:	2000      	movs	r0, #0
 8002276:	f001 f875 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 800227a:	49c0      	ldr	r1, [pc, #768]	; (800257c <OTM8009A_Init+0x314>)
 800227c:	2003      	movs	r0, #3
 800227e:	f001 f871 	bl	8003364 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 8002282:	49bf      	ldr	r1, [pc, #764]	; (8002580 <OTM8009A_Init+0x318>)
 8002284:	2000      	movs	r0, #0
 8002286:	f001 f86d 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 800228a:	49be      	ldr	r1, [pc, #760]	; (8002584 <OTM8009A_Init+0x31c>)
 800228c:	2002      	movs	r0, #2
 800228e:	f001 f869 	bl	8003364 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8002292:	49bb      	ldr	r1, [pc, #748]	; (8002580 <OTM8009A_Init+0x318>)
 8002294:	2000      	movs	r0, #0
 8002296:	f001 f865 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 800229a:	49bb      	ldr	r1, [pc, #748]	; (8002588 <OTM8009A_Init+0x320>)
 800229c:	2000      	movs	r0, #0
 800229e:	f001 f861 	bl	8003364 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80022a2:	200a      	movs	r0, #10
 80022a4:	f000 fbfc 	bl	8002aa0 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 80022a8:	49b8      	ldr	r1, [pc, #736]	; (800258c <OTM8009A_Init+0x324>)
 80022aa:	2000      	movs	r0, #0
 80022ac:	f001 f85a 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 80022b0:	49b7      	ldr	r1, [pc, #732]	; (8002590 <OTM8009A_Init+0x328>)
 80022b2:	2000      	movs	r0, #0
 80022b4:	f001 f856 	bl	8003364 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80022b8:	200a      	movs	r0, #10
 80022ba:	f000 fbf1 	bl	8002aa0 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 80022be:	49b5      	ldr	r1, [pc, #724]	; (8002594 <OTM8009A_Init+0x32c>)
 80022c0:	2000      	movs	r0, #0
 80022c2:	f001 f84f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 80022c6:	49b4      	ldr	r1, [pc, #720]	; (8002598 <OTM8009A_Init+0x330>)
 80022c8:	2000      	movs	r0, #0
 80022ca:	f001 f84b 	bl	8003364 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 80022ce:	49b3      	ldr	r1, [pc, #716]	; (800259c <OTM8009A_Init+0x334>)
 80022d0:	2000      	movs	r0, #0
 80022d2:	f001 f847 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 80022d6:	49b2      	ldr	r1, [pc, #712]	; (80025a0 <OTM8009A_Init+0x338>)
 80022d8:	2000      	movs	r0, #0
 80022da:	f001 f843 	bl	8003364 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 80022de:	49b1      	ldr	r1, [pc, #708]	; (80025a4 <OTM8009A_Init+0x33c>)
 80022e0:	2000      	movs	r0, #0
 80022e2:	f001 f83f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 80022e6:	49b0      	ldr	r1, [pc, #704]	; (80025a8 <OTM8009A_Init+0x340>)
 80022e8:	2000      	movs	r0, #0
 80022ea:	f001 f83b 	bl	8003364 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80022ee:	49a2      	ldr	r1, [pc, #648]	; (8002578 <OTM8009A_Init+0x310>)
 80022f0:	2000      	movs	r0, #0
 80022f2:	f001 f837 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 80022f6:	49ad      	ldr	r1, [pc, #692]	; (80025ac <OTM8009A_Init+0x344>)
 80022f8:	2000      	movs	r0, #0
 80022fa:	f001 f833 	bl	8003364 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80022fe:	49ac      	ldr	r1, [pc, #688]	; (80025b0 <OTM8009A_Init+0x348>)
 8002300:	2000      	movs	r0, #0
 8002302:	f001 f82f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 8002306:	49ab      	ldr	r1, [pc, #684]	; (80025b4 <OTM8009A_Init+0x34c>)
 8002308:	2000      	movs	r0, #0
 800230a:	f001 f82b 	bl	8003364 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 800230e:	49aa      	ldr	r1, [pc, #680]	; (80025b8 <OTM8009A_Init+0x350>)
 8002310:	2000      	movs	r0, #0
 8002312:	f001 f827 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 8002316:	49a9      	ldr	r1, [pc, #676]	; (80025bc <OTM8009A_Init+0x354>)
 8002318:	2000      	movs	r0, #0
 800231a:	f001 f823 	bl	8003364 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 800231e:	49a8      	ldr	r1, [pc, #672]	; (80025c0 <OTM8009A_Init+0x358>)
 8002320:	2000      	movs	r0, #0
 8002322:	f001 f81f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 8002326:	49a7      	ldr	r1, [pc, #668]	; (80025c4 <OTM8009A_Init+0x35c>)
 8002328:	2000      	movs	r0, #0
 800232a:	f001 f81b 	bl	8003364 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 800232e:	49a6      	ldr	r1, [pc, #664]	; (80025c8 <OTM8009A_Init+0x360>)
 8002330:	2000      	movs	r0, #0
 8002332:	f001 f817 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8002336:	499a      	ldr	r1, [pc, #616]	; (80025a0 <OTM8009A_Init+0x338>)
 8002338:	2000      	movs	r0, #0
 800233a:	f001 f813 	bl	8003364 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800233e:	498e      	ldr	r1, [pc, #568]	; (8002578 <OTM8009A_Init+0x310>)
 8002340:	2000      	movs	r0, #0
 8002342:	f001 f80f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 8002346:	49a1      	ldr	r1, [pc, #644]	; (80025cc <OTM8009A_Init+0x364>)
 8002348:	2002      	movs	r0, #2
 800234a:	f001 f80b 	bl	8003364 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 800234e:	49a0      	ldr	r1, [pc, #640]	; (80025d0 <OTM8009A_Init+0x368>)
 8002350:	2000      	movs	r0, #0
 8002352:	f001 f807 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 8002356:	499f      	ldr	r1, [pc, #636]	; (80025d4 <OTM8009A_Init+0x36c>)
 8002358:	2000      	movs	r0, #0
 800235a:	f001 f803 	bl	8003364 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 800235e:	499e      	ldr	r1, [pc, #632]	; (80025d8 <OTM8009A_Init+0x370>)
 8002360:	2000      	movs	r0, #0
 8002362:	f000 ffff 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 8002366:	499d      	ldr	r1, [pc, #628]	; (80025dc <OTM8009A_Init+0x374>)
 8002368:	2000      	movs	r0, #0
 800236a:	f000 fffb 	bl	8003364 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 800236e:	499c      	ldr	r1, [pc, #624]	; (80025e0 <OTM8009A_Init+0x378>)
 8002370:	2000      	movs	r0, #0
 8002372:	f000 fff7 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 8002376:	499b      	ldr	r1, [pc, #620]	; (80025e4 <OTM8009A_Init+0x37c>)
 8002378:	2000      	movs	r0, #0
 800237a:	f000 fff3 	bl	8003364 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 800237e:	498c      	ldr	r1, [pc, #560]	; (80025b0 <OTM8009A_Init+0x348>)
 8002380:	2000      	movs	r0, #0
 8002382:	f000 ffef 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 8002386:	4998      	ldr	r1, [pc, #608]	; (80025e8 <OTM8009A_Init+0x380>)
 8002388:	2000      	movs	r0, #0
 800238a:	f000 ffeb 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 800238e:	498a      	ldr	r1, [pc, #552]	; (80025b8 <OTM8009A_Init+0x350>)
 8002390:	2000      	movs	r0, #0
 8002392:	f000 ffe7 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 8002396:	4995      	ldr	r1, [pc, #596]	; (80025ec <OTM8009A_Init+0x384>)
 8002398:	2000      	movs	r0, #0
 800239a:	f000 ffe3 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 800239e:	4994      	ldr	r1, [pc, #592]	; (80025f0 <OTM8009A_Init+0x388>)
 80023a0:	2000      	movs	r0, #0
 80023a2:	f000 ffdf 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 80023a6:	4993      	ldr	r1, [pc, #588]	; (80025f4 <OTM8009A_Init+0x38c>)
 80023a8:	2002      	movs	r0, #2
 80023aa:	f000 ffdb 	bl	8003364 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80023ae:	4974      	ldr	r1, [pc, #464]	; (8002580 <OTM8009A_Init+0x318>)
 80023b0:	2000      	movs	r0, #0
 80023b2:	f000 ffd7 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 80023b6:	4990      	ldr	r1, [pc, #576]	; (80025f8 <OTM8009A_Init+0x390>)
 80023b8:	2006      	movs	r0, #6
 80023ba:	f000 ffd3 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80023be:	498f      	ldr	r1, [pc, #572]	; (80025fc <OTM8009A_Init+0x394>)
 80023c0:	2000      	movs	r0, #0
 80023c2:	f000 ffcf 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 80023c6:	498e      	ldr	r1, [pc, #568]	; (8002600 <OTM8009A_Init+0x398>)
 80023c8:	200e      	movs	r0, #14
 80023ca:	f000 ffcb 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80023ce:	498d      	ldr	r1, [pc, #564]	; (8002604 <OTM8009A_Init+0x39c>)
 80023d0:	2000      	movs	r0, #0
 80023d2:	f000 ffc7 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 80023d6:	498c      	ldr	r1, [pc, #560]	; (8002608 <OTM8009A_Init+0x3a0>)
 80023d8:	200e      	movs	r0, #14
 80023da:	f000 ffc3 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80023de:	498b      	ldr	r1, [pc, #556]	; (800260c <OTM8009A_Init+0x3a4>)
 80023e0:	2000      	movs	r0, #0
 80023e2:	f000 ffbf 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 80023e6:	498a      	ldr	r1, [pc, #552]	; (8002610 <OTM8009A_Init+0x3a8>)
 80023e8:	200a      	movs	r0, #10
 80023ea:	f000 ffbb 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80023ee:	4989      	ldr	r1, [pc, #548]	; (8002614 <OTM8009A_Init+0x3ac>)
 80023f0:	2000      	movs	r0, #0
 80023f2:	f000 ffb7 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 80023f6:	4988      	ldr	r1, [pc, #544]	; (8002618 <OTM8009A_Init+0x3b0>)
 80023f8:	2000      	movs	r0, #0
 80023fa:	f000 ffb3 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80023fe:	4960      	ldr	r1, [pc, #384]	; (8002580 <OTM8009A_Init+0x318>)
 8002400:	2000      	movs	r0, #0
 8002402:	f000 ffaf 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 8002406:	4985      	ldr	r1, [pc, #532]	; (800261c <OTM8009A_Init+0x3b4>)
 8002408:	200a      	movs	r0, #10
 800240a:	f000 ffab 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 800240e:	4984      	ldr	r1, [pc, #528]	; (8002620 <OTM8009A_Init+0x3b8>)
 8002410:	2000      	movs	r0, #0
 8002412:	f000 ffa7 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 8002416:	4983      	ldr	r1, [pc, #524]	; (8002624 <OTM8009A_Init+0x3bc>)
 8002418:	200f      	movs	r0, #15
 800241a:	f000 ffa3 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 800241e:	4977      	ldr	r1, [pc, #476]	; (80025fc <OTM8009A_Init+0x394>)
 8002420:	2000      	movs	r0, #0
 8002422:	f000 ff9f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8002426:	4980      	ldr	r1, [pc, #512]	; (8002628 <OTM8009A_Init+0x3c0>)
 8002428:	200f      	movs	r0, #15
 800242a:	f000 ff9b 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 800242e:	4975      	ldr	r1, [pc, #468]	; (8002604 <OTM8009A_Init+0x39c>)
 8002430:	2000      	movs	r0, #0
 8002432:	f000 ff97 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8002436:	497d      	ldr	r1, [pc, #500]	; (800262c <OTM8009A_Init+0x3c4>)
 8002438:	200a      	movs	r0, #10
 800243a:	f000 ff93 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 800243e:	4973      	ldr	r1, [pc, #460]	; (800260c <OTM8009A_Init+0x3a4>)
 8002440:	2000      	movs	r0, #0
 8002442:	f000 ff8f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8002446:	497a      	ldr	r1, [pc, #488]	; (8002630 <OTM8009A_Init+0x3c8>)
 8002448:	200f      	movs	r0, #15
 800244a:	f000 ff8b 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 800244e:	4971      	ldr	r1, [pc, #452]	; (8002614 <OTM8009A_Init+0x3ac>)
 8002450:	2000      	movs	r0, #0
 8002452:	f000 ff87 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8002456:	4977      	ldr	r1, [pc, #476]	; (8002634 <OTM8009A_Init+0x3cc>)
 8002458:	200f      	movs	r0, #15
 800245a:	f000 ff83 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 800245e:	4976      	ldr	r1, [pc, #472]	; (8002638 <OTM8009A_Init+0x3d0>)
 8002460:	2000      	movs	r0, #0
 8002462:	f000 ff7f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8002466:	4975      	ldr	r1, [pc, #468]	; (800263c <OTM8009A_Init+0x3d4>)
 8002468:	200a      	movs	r0, #10
 800246a:	f000 ff7b 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 800246e:	4974      	ldr	r1, [pc, #464]	; (8002640 <OTM8009A_Init+0x3d8>)
 8002470:	2000      	movs	r0, #0
 8002472:	f000 ff77 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8002476:	4973      	ldr	r1, [pc, #460]	; (8002644 <OTM8009A_Init+0x3dc>)
 8002478:	200a      	movs	r0, #10
 800247a:	f000 ff73 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800247e:	4940      	ldr	r1, [pc, #256]	; (8002580 <OTM8009A_Init+0x318>)
 8002480:	2000      	movs	r0, #0
 8002482:	f000 ff6f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8002486:	4970      	ldr	r1, [pc, #448]	; (8002648 <OTM8009A_Init+0x3e0>)
 8002488:	200a      	movs	r0, #10
 800248a:	f000 ff6b 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 800248e:	4964      	ldr	r1, [pc, #400]	; (8002620 <OTM8009A_Init+0x3b8>)
 8002490:	2000      	movs	r0, #0
 8002492:	f000 ff67 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8002496:	496d      	ldr	r1, [pc, #436]	; (800264c <OTM8009A_Init+0x3e4>)
 8002498:	200f      	movs	r0, #15
 800249a:	f000 ff63 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 800249e:	4957      	ldr	r1, [pc, #348]	; (80025fc <OTM8009A_Init+0x394>)
 80024a0:	2000      	movs	r0, #0
 80024a2:	f000 ff5f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 80024a6:	496a      	ldr	r1, [pc, #424]	; (8002650 <OTM8009A_Init+0x3e8>)
 80024a8:	200f      	movs	r0, #15
 80024aa:	f000 ff5b 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80024ae:	4955      	ldr	r1, [pc, #340]	; (8002604 <OTM8009A_Init+0x39c>)
 80024b0:	2000      	movs	r0, #0
 80024b2:	f000 ff57 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 80024b6:	4967      	ldr	r1, [pc, #412]	; (8002654 <OTM8009A_Init+0x3ec>)
 80024b8:	200a      	movs	r0, #10
 80024ba:	f000 ff53 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80024be:	4953      	ldr	r1, [pc, #332]	; (800260c <OTM8009A_Init+0x3a4>)
 80024c0:	2000      	movs	r0, #0
 80024c2:	f000 ff4f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 80024c6:	4964      	ldr	r1, [pc, #400]	; (8002658 <OTM8009A_Init+0x3f0>)
 80024c8:	200f      	movs	r0, #15
 80024ca:	f000 ff4b 	bl	8003364 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80024ce:	4951      	ldr	r1, [pc, #324]	; (8002614 <OTM8009A_Init+0x3ac>)
 80024d0:	2000      	movs	r0, #0
 80024d2:	f000 ff47 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 80024d6:	4961      	ldr	r1, [pc, #388]	; (800265c <OTM8009A_Init+0x3f4>)
 80024d8:	200f      	movs	r0, #15
 80024da:	f000 ff43 	bl	8003364 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80024de:	4934      	ldr	r1, [pc, #208]	; (80025b0 <OTM8009A_Init+0x348>)
 80024e0:	2000      	movs	r0, #0
 80024e2:	f000 ff3f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 80024e6:	495e      	ldr	r1, [pc, #376]	; (8002660 <OTM8009A_Init+0x3f8>)
 80024e8:	2000      	movs	r0, #0
 80024ea:	f000 ff3b 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 80024ee:	495d      	ldr	r1, [pc, #372]	; (8002664 <OTM8009A_Init+0x3fc>)
 80024f0:	2000      	movs	r0, #0
 80024f2:	f000 ff37 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 80024f6:	495c      	ldr	r1, [pc, #368]	; (8002668 <OTM8009A_Init+0x400>)
 80024f8:	2000      	movs	r0, #0
 80024fa:	f000 ff33 	bl	8003364 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 22,7kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 80024fe:	495b      	ldr	r1, [pc, #364]	; (800266c <OTM8009A_Init+0x404>)
 8002500:	2000      	movs	r0, #0
 8002502:	f000 ff2f 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 8002506:	495a      	ldr	r1, [pc, #360]	; (8002670 <OTM8009A_Init+0x408>)
 8002508:	2000      	movs	r0, #0
 800250a:	f000 ff2b 	bl	8003364 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800250e:	491a      	ldr	r1, [pc, #104]	; (8002578 <OTM8009A_Init+0x310>)
 8002510:	2000      	movs	r0, #0
 8002512:	f000 ff27 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8002516:	4957      	ldr	r1, [pc, #348]	; (8002674 <OTM8009A_Init+0x40c>)
 8002518:	2003      	movs	r0, #3
 800251a:	f000 ff23 	bl	8003364 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800251e:	4916      	ldr	r1, [pc, #88]	; (8002578 <OTM8009A_Init+0x310>)
 8002520:	2000      	movs	r0, #0
 8002522:	f000 ff1f 	bl	8003364 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002526:	4914      	ldr	r1, [pc, #80]	; (8002578 <OTM8009A_Init+0x310>)
 8002528:	2000      	movs	r0, #0
 800252a:	f000 ff1b 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 800252e:	4952      	ldr	r1, [pc, #328]	; (8002678 <OTM8009A_Init+0x410>)
 8002530:	2010      	movs	r0, #16
 8002532:	f000 ff17 	bl	8003364 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002536:	4910      	ldr	r1, [pc, #64]	; (8002578 <OTM8009A_Init+0x310>)
 8002538:	2000      	movs	r0, #0
 800253a:	f000 ff13 	bl	8003364 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 800253e:	494f      	ldr	r1, [pc, #316]	; (800267c <OTM8009A_Init+0x414>)
 8002540:	2010      	movs	r0, #16
 8002542:	f000 ff0f 	bl	8003364 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8002546:	494e      	ldr	r1, [pc, #312]	; (8002680 <OTM8009A_Init+0x418>)
 8002548:	2000      	movs	r0, #0
 800254a:	f000 ff0b 	bl	8003364 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 800254e:	2078      	movs	r0, #120	; 0x78
 8002550:	f000 faa6 	bl	8002aa0 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d008      	beq.n	800256c <OTM8009A_Init+0x304>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b02      	cmp	r3, #2
 800255e:	f040 8095 	bne.w	800268c <OTM8009A_Init+0x424>
  {
  case OTM8009A_FORMAT_RBG565 :
    /* Set Pixel color format to RGB565 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8002562:	4948      	ldr	r1, [pc, #288]	; (8002684 <OTM8009A_Init+0x41c>)
 8002564:	2000      	movs	r0, #0
 8002566:	f000 fefd 	bl	8003364 <DSI_IO_WriteCmd>
    break;
 800256a:	e090      	b.n	800268e <OTM8009A_Init+0x426>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 800256c:	4946      	ldr	r1, [pc, #280]	; (8002688 <OTM8009A_Init+0x420>)
 800256e:	2000      	movs	r0, #0
 8002570:	f000 fef8 	bl	8003364 <DSI_IO_WriteCmd>
    break;
 8002574:	e08b      	b.n	800268e <OTM8009A_Init+0x426>
 8002576:	bf00      	nop
 8002578:	0800e5c0 	.word	0x0800e5c0
 800257c:	0800e478 	.word	0x0800e478
 8002580:	0800e5c4 	.word	0x0800e5c4
 8002584:	0800e47c 	.word	0x0800e47c
 8002588:	0800e5c8 	.word	0x0800e5c8
 800258c:	0800e5cc 	.word	0x0800e5cc
 8002590:	0800e5d0 	.word	0x0800e5d0
 8002594:	0800e5d4 	.word	0x0800e5d4
 8002598:	0800e5d8 	.word	0x0800e5d8
 800259c:	0800e5dc 	.word	0x0800e5dc
 80025a0:	0800e5e0 	.word	0x0800e5e0
 80025a4:	0800e5e4 	.word	0x0800e5e4
 80025a8:	0800e5e8 	.word	0x0800e5e8
 80025ac:	0800e5ec 	.word	0x0800e5ec
 80025b0:	0800e5f0 	.word	0x0800e5f0
 80025b4:	0800e5f4 	.word	0x0800e5f4
 80025b8:	0800e5f8 	.word	0x0800e5f8
 80025bc:	0800e5fc 	.word	0x0800e5fc
 80025c0:	0800e600 	.word	0x0800e600
 80025c4:	0800e604 	.word	0x0800e604
 80025c8:	0800e608 	.word	0x0800e608
 80025cc:	0800e4a8 	.word	0x0800e4a8
 80025d0:	0800e60c 	.word	0x0800e60c
 80025d4:	0800e610 	.word	0x0800e610
 80025d8:	0800e614 	.word	0x0800e614
 80025dc:	0800e618 	.word	0x0800e618
 80025e0:	0800e61c 	.word	0x0800e61c
 80025e4:	0800e620 	.word	0x0800e620
 80025e8:	0800e624 	.word	0x0800e624
 80025ec:	0800e628 	.word	0x0800e628
 80025f0:	0800e62c 	.word	0x0800e62c
 80025f4:	0800e4ac 	.word	0x0800e4ac
 80025f8:	0800e4b0 	.word	0x0800e4b0
 80025fc:	0800e630 	.word	0x0800e630
 8002600:	0800e4b8 	.word	0x0800e4b8
 8002604:	0800e634 	.word	0x0800e634
 8002608:	0800e4c8 	.word	0x0800e4c8
 800260c:	0800e638 	.word	0x0800e638
 8002610:	0800e4d8 	.word	0x0800e4d8
 8002614:	0800e63c 	.word	0x0800e63c
 8002618:	0800e674 	.word	0x0800e674
 800261c:	0800e4e4 	.word	0x0800e4e4
 8002620:	0800e640 	.word	0x0800e640
 8002624:	0800e4f0 	.word	0x0800e4f0
 8002628:	0800e500 	.word	0x0800e500
 800262c:	0800e510 	.word	0x0800e510
 8002630:	0800e51c 	.word	0x0800e51c
 8002634:	0800e52c 	.word	0x0800e52c
 8002638:	0800e644 	.word	0x0800e644
 800263c:	0800e53c 	.word	0x0800e53c
 8002640:	0800e648 	.word	0x0800e648
 8002644:	0800e548 	.word	0x0800e548
 8002648:	0800e554 	.word	0x0800e554
 800264c:	0800e560 	.word	0x0800e560
 8002650:	0800e570 	.word	0x0800e570
 8002654:	0800e580 	.word	0x0800e580
 8002658:	0800e58c 	.word	0x0800e58c
 800265c:	0800e59c 	.word	0x0800e59c
 8002660:	0800e678 	.word	0x0800e678
 8002664:	0800e67c 	.word	0x0800e67c
 8002668:	0800e680 	.word	0x0800e680
 800266c:	0800e684 	.word	0x0800e684
 8002670:	0800e688 	.word	0x0800e688
 8002674:	0800e5ac 	.word	0x0800e5ac
 8002678:	0800e480 	.word	0x0800e480
 800267c:	0800e494 	.word	0x0800e494
 8002680:	0800e64c 	.word	0x0800e64c
 8002684:	0800e650 	.word	0x0800e650
 8002688:	0800e654 	.word	0x0800e654
  default :
    break;
 800268c:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d10b      	bne.n	80026ac <OTM8009A_Init+0x444>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8002694:	4916      	ldr	r1, [pc, #88]	; (80026f0 <OTM8009A_Init+0x488>)
 8002696:	2000      	movs	r0, #0
 8002698:	f000 fe64 	bl	8003364 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 800269c:	4915      	ldr	r1, [pc, #84]	; (80026f4 <OTM8009A_Init+0x48c>)
 800269e:	2004      	movs	r0, #4
 80026a0:	f000 fe60 	bl	8003364 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 80026a4:	4914      	ldr	r1, [pc, #80]	; (80026f8 <OTM8009A_Init+0x490>)
 80026a6:	2004      	movs	r0, #4
 80026a8:	f000 fe5c 	bl	8003364 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 80026ac:	4913      	ldr	r1, [pc, #76]	; (80026fc <OTM8009A_Init+0x494>)
 80026ae:	2000      	movs	r0, #0
 80026b0:	f000 fe58 	bl	8003364 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 80026b4:	4912      	ldr	r1, [pc, #72]	; (8002700 <OTM8009A_Init+0x498>)
 80026b6:	2000      	movs	r0, #0
 80026b8:	f000 fe54 	bl	8003364 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 80026bc:	4911      	ldr	r1, [pc, #68]	; (8002704 <OTM8009A_Init+0x49c>)
 80026be:	2000      	movs	r0, #0
 80026c0:	f000 fe50 	bl	8003364 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 80026c4:	4910      	ldr	r1, [pc, #64]	; (8002708 <OTM8009A_Init+0x4a0>)
 80026c6:	2000      	movs	r0, #0
 80026c8:	f000 fe4c 	bl	8003364 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 80026cc:	490f      	ldr	r1, [pc, #60]	; (800270c <OTM8009A_Init+0x4a4>)
 80026ce:	2000      	movs	r0, #0
 80026d0:	f000 fe48 	bl	8003364 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80026d4:	490e      	ldr	r1, [pc, #56]	; (8002710 <OTM8009A_Init+0x4a8>)
 80026d6:	2000      	movs	r0, #0
 80026d8:	f000 fe44 	bl	8003364 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 80026dc:	490d      	ldr	r1, [pc, #52]	; (8002714 <OTM8009A_Init+0x4ac>)
 80026de:	2000      	movs	r0, #0
 80026e0:	f000 fe40 	bl	8003364 <DSI_IO_WriteCmd>

  return 0;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	0800e658 	.word	0x0800e658
 80026f4:	0800e5b0 	.word	0x0800e5b0
 80026f8:	0800e5b8 	.word	0x0800e5b8
 80026fc:	0800e65c 	.word	0x0800e65c
 8002700:	0800e660 	.word	0x0800e660
 8002704:	0800e664 	.word	0x0800e664
 8002708:	0800e668 	.word	0x0800e668
 800270c:	0800e66c 	.word	0x0800e66c
 8002710:	0800e5c0 	.word	0x0800e5c0
 8002714:	0800e670 	.word	0x0800e670

08002718 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08c      	sub	sp, #48	; 0x30
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a58      	ldr	r2, [pc, #352]	; (8002884 <I2Cx_MspInit+0x16c>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d15b      	bne.n	80027e0 <I2Cx_MspInit+0xc8>
  {
  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_AUDIO_I2Cx_SCL_GPIO_CLK_ENABLE();
 8002728:	4b57      	ldr	r3, [pc, #348]	; (8002888 <I2Cx_MspInit+0x170>)
 800272a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272c:	4a56      	ldr	r2, [pc, #344]	; (8002888 <I2Cx_MspInit+0x170>)
 800272e:	f043 0308 	orr.w	r3, r3, #8
 8002732:	6313      	str	r3, [r2, #48]	; 0x30
 8002734:	4b54      	ldr	r3, [pc, #336]	; (8002888 <I2Cx_MspInit+0x170>)
 8002736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002738:	f003 0308 	and.w	r3, r3, #8
 800273c:	61bb      	str	r3, [r7, #24]
 800273e:	69bb      	ldr	r3, [r7, #24]
  DISCOVERY_AUDIO_I2Cx_SDA_GPIO_CLK_ENABLE();
 8002740:	4b51      	ldr	r3, [pc, #324]	; (8002888 <I2Cx_MspInit+0x170>)
 8002742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002744:	4a50      	ldr	r2, [pc, #320]	; (8002888 <I2Cx_MspInit+0x170>)
 8002746:	f043 0302 	orr.w	r3, r3, #2
 800274a:	6313      	str	r3, [r2, #48]	; 0x30
 800274c:	4b4e      	ldr	r3, [pc, #312]	; (8002888 <I2Cx_MspInit+0x170>)
 800274e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	617b      	str	r3, [r7, #20]
 8002756:	697b      	ldr	r3, [r7, #20]
  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8002758:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800275c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800275e:	2312      	movs	r3, #18
 8002760:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8002762:	2300      	movs	r3, #0
 8002764:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002766:	2302      	movs	r3, #2
 8002768:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_AF;
 800276a:	2304      	movs	r3, #4
 800276c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_GPIO_PORT, &gpio_init_structure);
 800276e:	f107 031c 	add.w	r3, r7, #28
 8002772:	4619      	mov	r1, r3
 8002774:	4845      	ldr	r0, [pc, #276]	; (800288c <I2Cx_MspInit+0x174>)
 8002776:	f003 f8b9 	bl	80058ec <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 800277a:	2380      	movs	r3, #128	; 0x80
 800277c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SDA_AF;
 800277e:	230b      	movs	r3, #11
 8002780:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SDA_GPIO_PORT, &gpio_init_structure);
 8002782:	f107 031c 	add.w	r3, r7, #28
 8002786:	4619      	mov	r1, r3
 8002788:	4841      	ldr	r0, [pc, #260]	; (8002890 <I2Cx_MspInit+0x178>)
 800278a:	f003 f8af 	bl	80058ec <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800278e:	4b3e      	ldr	r3, [pc, #248]	; (8002888 <I2Cx_MspInit+0x170>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	4a3d      	ldr	r2, [pc, #244]	; (8002888 <I2Cx_MspInit+0x170>)
 8002794:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002798:	6413      	str	r3, [r2, #64]	; 0x40
 800279a:	4b3b      	ldr	r3, [pc, #236]	; (8002888 <I2Cx_MspInit+0x170>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027a2:	613b      	str	r3, [r7, #16]
 80027a4:	693b      	ldr	r3, [r7, #16]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80027a6:	4b38      	ldr	r3, [pc, #224]	; (8002888 <I2Cx_MspInit+0x170>)
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	4a37      	ldr	r2, [pc, #220]	; (8002888 <I2Cx_MspInit+0x170>)
 80027ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027b0:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80027b2:	4b35      	ldr	r3, [pc, #212]	; (8002888 <I2Cx_MspInit+0x170>)
 80027b4:	6a1b      	ldr	r3, [r3, #32]
 80027b6:	4a34      	ldr	r2, [pc, #208]	; (8002888 <I2Cx_MspInit+0x170>)
 80027b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027bc:	6213      	str	r3, [r2, #32]

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80027be:	2200      	movs	r2, #0
 80027c0:	210f      	movs	r1, #15
 80027c2:	205f      	movs	r0, #95	; 0x5f
 80027c4:	f001 fd2e 	bl	8004224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80027c8:	205f      	movs	r0, #95	; 0x5f
 80027ca:	f001 fd47 	bl	800425c <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80027ce:	2200      	movs	r2, #0
 80027d0:	210f      	movs	r1, #15
 80027d2:	2060      	movs	r0, #96	; 0x60
 80027d4:	f001 fd26 	bl	8004224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);    
 80027d8:	2060      	movs	r0, #96	; 0x60
 80027da:	f001 fd3f 	bl	800425c <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80027de:	e04d      	b.n	800287c <I2Cx_MspInit+0x164>
  DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80027e0:	4b29      	ldr	r3, [pc, #164]	; (8002888 <I2Cx_MspInit+0x170>)
 80027e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e4:	4a28      	ldr	r2, [pc, #160]	; (8002888 <I2Cx_MspInit+0x170>)
 80027e6:	f043 0302 	orr.w	r3, r3, #2
 80027ea:	6313      	str	r3, [r2, #48]	; 0x30
 80027ec:	4b26      	ldr	r3, [pc, #152]	; (8002888 <I2Cx_MspInit+0x170>)
 80027ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	60fb      	str	r3, [r7, #12]
 80027f6:	68fb      	ldr	r3, [r7, #12]
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80027f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027fc:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80027fe:	2312      	movs	r3, #18
 8002800:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8002802:	2300      	movs	r3, #0
 8002804:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002806:	2302      	movs	r3, #2
 8002808:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800280a:	2304      	movs	r3, #4
 800280c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800280e:	f107 031c 	add.w	r3, r7, #28
 8002812:	4619      	mov	r1, r3
 8002814:	481e      	ldr	r0, [pc, #120]	; (8002890 <I2Cx_MspInit+0x178>)
 8002816:	f003 f869 	bl	80058ec <HAL_GPIO_Init>
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800281a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800281e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002820:	f107 031c 	add.w	r3, r7, #28
 8002824:	4619      	mov	r1, r3
 8002826:	481a      	ldr	r0, [pc, #104]	; (8002890 <I2Cx_MspInit+0x178>)
 8002828:	f003 f860 	bl	80058ec <HAL_GPIO_Init>
  DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 800282c:	4b16      	ldr	r3, [pc, #88]	; (8002888 <I2Cx_MspInit+0x170>)
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	4a15      	ldr	r2, [pc, #84]	; (8002888 <I2Cx_MspInit+0x170>)
 8002832:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002836:	6413      	str	r3, [r2, #64]	; 0x40
 8002838:	4b13      	ldr	r3, [pc, #76]	; (8002888 <I2Cx_MspInit+0x170>)
 800283a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002840:	60bb      	str	r3, [r7, #8]
 8002842:	68bb      	ldr	r3, [r7, #8]
  DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8002844:	4b10      	ldr	r3, [pc, #64]	; (8002888 <I2Cx_MspInit+0x170>)
 8002846:	6a1b      	ldr	r3, [r3, #32]
 8002848:	4a0f      	ldr	r2, [pc, #60]	; (8002888 <I2Cx_MspInit+0x170>)
 800284a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800284e:	6213      	str	r3, [r2, #32]
  DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8002850:	4b0d      	ldr	r3, [pc, #52]	; (8002888 <I2Cx_MspInit+0x170>)
 8002852:	6a1b      	ldr	r3, [r3, #32]
 8002854:	4a0c      	ldr	r2, [pc, #48]	; (8002888 <I2Cx_MspInit+0x170>)
 8002856:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800285a:	6213      	str	r3, [r2, #32]
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 800285c:	2200      	movs	r2, #0
 800285e:	210f      	movs	r1, #15
 8002860:	201f      	movs	r0, #31
 8002862:	f001 fcdf 	bl	8004224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8002866:	201f      	movs	r0, #31
 8002868:	f001 fcf8 	bl	800425c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 800286c:	2200      	movs	r2, #0
 800286e:	210f      	movs	r1, #15
 8002870:	2020      	movs	r0, #32
 8002872:	f001 fcd7 	bl	8004224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8002876:	2020      	movs	r0, #32
 8002878:	f001 fcf0 	bl	800425c <HAL_NVIC_EnableIRQ>
}
 800287c:	bf00      	nop
 800287e:	3730      	adds	r7, #48	; 0x30
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	200007e4 	.word	0x200007e4
 8002888:	40023800 	.word	0x40023800
 800288c:	40020c00 	.word	0x40020c00
 8002890:	40020400 	.word	0x40020400

08002894 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f003 fe09 	bl	80064b4 <HAL_I2C_GetState>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d125      	bne.n	80028f4 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a14      	ldr	r2, [pc, #80]	; (80028fc <I2Cx_Init+0x68>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d103      	bne.n	80028b8 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a13      	ldr	r2, [pc, #76]	; (8002900 <I2Cx_Init+0x6c>)
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	e002      	b.n	80028be <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a12      	ldr	r2, [pc, #72]	; (8002904 <I2Cx_Init+0x70>)
 80028bc:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a11      	ldr	r2, [pc, #68]	; (8002908 <I2Cx_Init+0x74>)
 80028c2:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f7ff ff15 	bl	8002718 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f003 faf2 	bl	8005ed8 <HAL_I2C_Init>
  }
}
 80028f4:	bf00      	nop
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	200007e4 	.word	0x200007e4
 8002900:	40006000 	.word	0x40006000
 8002904:	40005400 	.word	0x40005400
 8002908:	40912732 	.word	0x40912732

0800290c <I2Cx_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b08a      	sub	sp, #40	; 0x28
 8002910:	af04      	add	r7, sp, #16
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	4608      	mov	r0, r1
 8002916:	4611      	mov	r1, r2
 8002918:	461a      	mov	r2, r3
 800291a:	4603      	mov	r3, r0
 800291c:	72fb      	strb	r3, [r7, #11]
 800291e:	460b      	mov	r3, r1
 8002920:	813b      	strh	r3, [r7, #8]
 8002922:	4613      	mov	r3, r2
 8002924:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800292a:	7afb      	ldrb	r3, [r7, #11]
 800292c:	b299      	uxth	r1, r3
 800292e:	88f8      	ldrh	r0, [r7, #6]
 8002930:	893a      	ldrh	r2, [r7, #8]
 8002932:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002936:	9302      	str	r3, [sp, #8]
 8002938:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800293a:	9301      	str	r3, [sp, #4]
 800293c:	6a3b      	ldr	r3, [r7, #32]
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	4603      	mov	r3, r0
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f003 fc9c 	bl	8006280 <HAL_I2C_Mem_Read>
 8002948:	4603      	mov	r3, r0
 800294a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800294c:	7dfb      	ldrb	r3, [r7, #23]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d004      	beq.n	800295c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8002952:	7afb      	ldrb	r3, [r7, #11]
 8002954:	4619      	mov	r1, r3
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f000 f832 	bl	80029c0 <I2Cx_Error>
  }
  return status;
 800295c:	7dfb      	ldrb	r3, [r7, #23]
}
 800295e:	4618      	mov	r0, r3
 8002960:	3718      	adds	r7, #24
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <I2Cx_WriteMultiple>:
  * @param  Buffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002966:	b580      	push	{r7, lr}
 8002968:	b08a      	sub	sp, #40	; 0x28
 800296a:	af04      	add	r7, sp, #16
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	4608      	mov	r0, r1
 8002970:	4611      	mov	r1, r2
 8002972:	461a      	mov	r2, r3
 8002974:	4603      	mov	r3, r0
 8002976:	72fb      	strb	r3, [r7, #11]
 8002978:	460b      	mov	r3, r1
 800297a:	813b      	strh	r3, [r7, #8]
 800297c:	4613      	mov	r3, r2
 800297e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002980:	2300      	movs	r3, #0
 8002982:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002984:	7afb      	ldrb	r3, [r7, #11]
 8002986:	b299      	uxth	r1, r3
 8002988:	88f8      	ldrh	r0, [r7, #6]
 800298a:	893a      	ldrh	r2, [r7, #8]
 800298c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002990:	9302      	str	r3, [sp, #8]
 8002992:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002994:	9301      	str	r3, [sp, #4]
 8002996:	6a3b      	ldr	r3, [r7, #32]
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	4603      	mov	r3, r0
 800299c:	68f8      	ldr	r0, [r7, #12]
 800299e:	f003 fb5b 	bl	8006058 <HAL_I2C_Mem_Write>
 80029a2:	4603      	mov	r3, r0
 80029a4:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80029a6:	7dfb      	ldrb	r3, [r7, #23]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d004      	beq.n	80029b6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80029ac:	7afb      	ldrb	r3, [r7, #11]
 80029ae:	4619      	mov	r1, r3
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	f000 f805 	bl	80029c0 <I2Cx_Error>
  }
  return status;
 80029b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3718      	adds	r7, #24
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	460b      	mov	r3, r1
 80029ca:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f003 fb13 	bl	8005ff8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f7ff ff5e 	bl	8002894 <I2Cx_Init>
}
 80029d8:	bf00      	nop
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80029e4:	4802      	ldr	r0, [pc, #8]	; (80029f0 <TS_IO_Init+0x10>)
 80029e6:	f7ff ff55 	bl	8002894 <I2Cx_Init>
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	200007e4 	.word	0x200007e4

080029f4 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af02      	add	r7, sp, #8
 80029fa:	4603      	mov	r3, r0
 80029fc:	71fb      	strb	r3, [r7, #7]
 80029fe:	460b      	mov	r3, r1
 8002a00:	71bb      	strb	r3, [r7, #6]
 8002a02:	4613      	mov	r3, r2
 8002a04:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002a06:	79bb      	ldrb	r3, [r7, #6]
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	79f9      	ldrb	r1, [r7, #7]
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	9301      	str	r3, [sp, #4]
 8002a10:	1d7b      	adds	r3, r7, #5
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	2301      	movs	r3, #1
 8002a16:	4803      	ldr	r0, [pc, #12]	; (8002a24 <TS_IO_Write+0x30>)
 8002a18:	f7ff ffa5 	bl	8002966 <I2Cx_WriteMultiple>
}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	200007e4 	.word	0x200007e4

08002a28 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	4603      	mov	r3, r0
 8002a30:	460a      	mov	r2, r1
 8002a32:	71fb      	strb	r3, [r7, #7]
 8002a34:	4613      	mov	r3, r2
 8002a36:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002a3c:	79bb      	ldrb	r3, [r7, #6]
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	79f9      	ldrb	r1, [r7, #7]
 8002a42:	2301      	movs	r3, #1
 8002a44:	9301      	str	r3, [sp, #4]
 8002a46:	f107 030f 	add.w	r3, r7, #15
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	4804      	ldr	r0, [pc, #16]	; (8002a60 <TS_IO_Read+0x38>)
 8002a50:	f7ff ff5c 	bl	800290c <I2Cx_ReadMultiple>

  return read_value;
 8002a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	200007e4 	.word	0x200007e4

08002a64 <TS_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t TS_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af02      	add	r7, sp, #8
 8002a6a:	603a      	str	r2, [r7, #0]
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
 8002a72:	460b      	mov	r3, r1
 8002a74:	71bb      	strb	r3, [r7, #6]
 8002a76:	4613      	mov	r3, r2
 8002a78:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8002a7a:	79bb      	ldrb	r3, [r7, #6]
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	79f9      	ldrb	r1, [r7, #7]
 8002a80:	88bb      	ldrh	r3, [r7, #4]
 8002a82:	9301      	str	r3, [sp, #4]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	2301      	movs	r3, #1
 8002a8a:	4804      	ldr	r0, [pc, #16]	; (8002a9c <TS_IO_ReadMultiple+0x38>)
 8002a8c:	f7ff ff3e 	bl	800290c <I2Cx_ReadMultiple>
 8002a90:	4603      	mov	r3, r0
 8002a92:	b29b      	uxth	r3, r3
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3708      	adds	r7, #8
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	200007e4 	.word	0x200007e4

08002aa0 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f001 f9bf 	bl	8003e2c <HAL_Delay>
}
 8002aae:	bf00      	nop
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8002aba:	2001      	movs	r0, #1
 8002abc:	f000 f804 	bl	8002ac8 <BSP_LCD_InitEx>
 8002ac0:	4603      	mov	r3, r0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	bd80      	pop	{r7, pc}
	...

08002ac8 <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD orientation, can be LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b090      	sub	sp, #64	; 0x40
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 8002ad2:	f646 3325 	movw	r3, #27429	; 0x6b25
 8002ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 8002adc:	2300      	movs	r3, #0
 8002ade:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 8002ae0:	f000 f936 	bl	8002d50 <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 8002ae4:	f000 fc68 	bl	80033b8 <LCD_IO_GetID>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 8002aec:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8002aee:	2b11      	cmp	r3, #17
 8002af0:	d001      	beq.n	8002af6 <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 8002af2:	2301      	movs	r3, #1
 8002af4:	e113      	b.n	8002d1e <BSP_LCD_InitEx+0x256>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 8002af6:	f000 fc67 	bl	80033c8 <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 8002afa:	4b8b      	ldr	r3, [pc, #556]	; (8002d28 <BSP_LCD_InitEx+0x260>)
 8002afc:	4a8b      	ldr	r2, [pc, #556]	; (8002d2c <BSP_LCD_InitEx+0x264>)
 8002afe:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 8002b00:	4889      	ldr	r0, [pc, #548]	; (8002d28 <BSP_LCD_InitEx+0x260>)
 8002b02:	f002 faa1 	bl	8005048 <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 8002b06:	2364      	movs	r3, #100	; 0x64
 8002b08:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 8002b0a:	2305      	movs	r3, #5
 8002b0c:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8002b12:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002b16:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8002b18:	4b83      	ldr	r3, [pc, #524]	; (8002d28 <BSP_LCD_InitEx+0x260>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8002b1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b20:	089b      	lsrs	r3, r3, #2
 8002b22:	4a83      	ldr	r2, [pc, #524]	; (8002d30 <BSP_LCD_InitEx+0x268>)
 8002b24:	fba2 2303 	umull	r2, r3, r2, r3
 8002b28:	0a9b      	lsrs	r3, r3, #10
 8002b2a:	4a7f      	ldr	r2, [pc, #508]	; (8002d28 <BSP_LCD_InitEx+0x260>)
 8002b2c:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8002b2e:	f107 0308 	add.w	r3, r7, #8
 8002b32:	4619      	mov	r1, r3
 8002b34:	487c      	ldr	r0, [pc, #496]	; (8002d28 <BSP_LCD_InitEx+0x260>)
 8002b36:	f002 f96b 	bl	8004e10 <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d108      	bne.n	8002b52 <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8002b40:	4b7c      	ldr	r3, [pc, #496]	; (8002d34 <BSP_LCD_InitEx+0x26c>)
 8002b42:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002b46:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 8002b48:	4b7b      	ldr	r3, [pc, #492]	; (8002d38 <BSP_LCD_InitEx+0x270>)
 8002b4a:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	e007      	b.n	8002b62 <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8002b52:	4b78      	ldr	r3, [pc, #480]	; (8002d34 <BSP_LCD_InitEx+0x26c>)
 8002b54:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002b58:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 8002b5a:	4b77      	ldr	r3, [pc, #476]	; (8002d38 <BSP_LCD_InitEx+0x270>)
 8002b5c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002b60:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 8002b62:	4b74      	ldr	r3, [pc, #464]	; (8002d34 <BSP_LCD_InitEx+0x26c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 8002b68:	4b73      	ldr	r3, [pc, #460]	; (8002d38 <BSP_LCD_InitEx+0x270>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 8002b6e:	2301      	movs	r3, #1
 8002b70:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 8002b72:	230f      	movs	r3, #15
 8002b74:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 8002b76:	2310      	movs	r3, #16
 8002b78:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 8002b7e:	2322      	movs	r3, #34	; 0x22
 8002b80:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 8002b82:	2322      	movs	r3, #34	; 0x22
 8002b84:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 8002b86:	4b6d      	ldr	r3, [pc, #436]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 8002b8c:	4b6b      	ldr	r3, [pc, #428]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002b8e:	2205      	movs	r2, #5
 8002b90:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8002b92:	4b6a      	ldr	r3, [pc, #424]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8002b98:	4b68      	ldr	r3, [pc, #416]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8002b9e:	4b67      	ldr	r3, [pc, #412]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8002ba4:	4b65      	ldr	r3, [pc, #404]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002ba6:	2202      	movs	r2, #2
 8002ba8:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 8002baa:	4b64      	ldr	r3, [pc, #400]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002bac:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002bb0:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 8002bb2:	4b62      	ldr	r3, [pc, #392]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 8002bb8:	4a60      	ldr	r2, [pc, #384]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bbc:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bc2:	fb03 f202 	mul.w	r2, r3, r2
 8002bc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bcc:	4a5b      	ldr	r2, [pc, #364]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002bce:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bd4:	fb03 f202 	mul.w	r2, r3, r2
 8002bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bde:	4a57      	ldr	r2, [pc, #348]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002be0:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8002be2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	441a      	add	r2, r3
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	441a      	add	r2, r3
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	4413      	add	r3, r2
 8002bf0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bf2:	fb03 f202 	mul.w	r2, r3, r2
 8002bf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bfc:	4a4f      	ldr	r2, [pc, #316]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002bfe:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8002c00:	4a4e      	ldr	r2, [pc, #312]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c04:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8002c06:	4a4d      	ldr	r2, [pc, #308]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0a:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8002c0c:	4a4b      	ldr	r2, [pc, #300]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c0e:	6a3b      	ldr	r3, [r7, #32]
 8002c10:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8002c12:	4a4a      	ldr	r2, [pc, #296]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c16:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8002c18:	4b48      	ldr	r3, [pc, #288]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c1a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c1e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8002c20:	4b46      	ldr	r3, [pc, #280]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c22:	2210      	movs	r2, #16
 8002c24:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8002c26:	4b45      	ldr	r3, [pc, #276]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8002c2c:	4b43      	ldr	r3, [pc, #268]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c32:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8002c34:	4b41      	ldr	r3, [pc, #260]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c36:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c3a:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8002c3c:	4b3f      	ldr	r3, [pc, #252]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c42:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8002c44:	4b3d      	ldr	r3, [pc, #244]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c46:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c4a:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8002c4c:	4b3b      	ldr	r3, [pc, #236]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c52:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8002c54:	4b39      	ldr	r3, [pc, #228]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c56:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c5a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8002c5c:	4937      	ldr	r1, [pc, #220]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002c5e:	4832      	ldr	r0, [pc, #200]	; (8002d28 <BSP_LCD_InitEx+0x260>)
 8002c60:	f002 fb4e 	bl	8005300 <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	4a35      	ldr	r2, [pc, #212]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002c6a:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8002c6c:	69fa      	ldr	r2, [r7, #28]
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	4413      	add	r3, r2
 8002c72:	3b01      	subs	r3, #1
 8002c74:	4a32      	ldr	r2, [pc, #200]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002c76:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8002c78:	4b2e      	ldr	r3, [pc, #184]	; (8002d34 <BSP_LCD_InitEx+0x26c>)
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	441a      	add	r2, r3
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	4413      	add	r3, r2
 8002c84:	3b01      	subs	r3, #1
 8002c86:	4a2e      	ldr	r2, [pc, #184]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002c88:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 8002c8a:	4b2a      	ldr	r3, [pc, #168]	; (8002d34 <BSP_LCD_InitEx+0x26c>)
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	441a      	add	r2, r3
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	441a      	add	r2, r3
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	4413      	add	r3, r2
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	4a28      	ldr	r2, [pc, #160]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002c9e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 8002ca0:	4b24      	ldr	r3, [pc, #144]	; (8002d34 <BSP_LCD_InitEx+0x26c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a26      	ldr	r2, [pc, #152]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002ca6:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 8002ca8:	4b23      	ldr	r3, [pc, #140]	; (8002d38 <BSP_LCD_InitEx+0x270>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a24      	ldr	r2, [pc, #144]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002cae:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002cb0:	4b24      	ldr	r3, [pc, #144]	; (8002d44 <BSP_LCD_InitEx+0x27c>)
 8002cb2:	2208      	movs	r2, #8
 8002cb4:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8002cb6:	4b23      	ldr	r3, [pc, #140]	; (8002d44 <BSP_LCD_InitEx+0x27c>)
 8002cb8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002cbc:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8002cbe:	4b21      	ldr	r3, [pc, #132]	; (8002d44 <BSP_LCD_InitEx+0x27c>)
 8002cc0:	2207      	movs	r2, #7
 8002cc2:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002cc4:	4b1f      	ldr	r3, [pc, #124]	; (8002d44 <BSP_LCD_InitEx+0x27c>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8002cca:	481e      	ldr	r0, [pc, #120]	; (8002d44 <BSP_LCD_InitEx+0x27c>)
 8002ccc:	f005 ff04 	bl	8008ad8 <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 8002cd0:	4b1b      	ldr	r3, [pc, #108]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 8002cd8:	4b19      	ldr	r3, [pc, #100]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 8002ce0:	4b17      	ldr	r3, [pc, #92]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002ce8:	4b15      	ldr	r3, [pc, #84]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 8002cee:	4b14      	ldr	r3, [pc, #80]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002cf0:	4a15      	ldr	r2, [pc, #84]	; (8002d48 <BSP_LCD_InitEx+0x280>)
 8002cf2:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8002cf4:	4911      	ldr	r1, [pc, #68]	; (8002d3c <BSP_LCD_InitEx+0x274>)
 8002cf6:	4812      	ldr	r0, [pc, #72]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002cf8:	f004 f9ee 	bl	80070d8 <HAL_LTDCEx_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 8002cfc:	4810      	ldr	r0, [pc, #64]	; (8002d40 <BSP_LCD_InitEx+0x278>)
 8002cfe:	f003 fe81 	bl	8006a04 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 8002d02:	4809      	ldr	r0, [pc, #36]	; (8002d28 <BSP_LCD_InitEx+0x260>)
 8002d04:	f002 fcfc 	bl	8005700 <HAL_DSI_Start>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002d08:	f000 fcde 	bl	80036c8 <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002d0c:	480f      	ldr	r0, [pc, #60]	; (8002d4c <BSP_LCD_InitEx+0x284>)
 8002d0e:	f000 f901 	bl	8002f14 <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	4619      	mov	r1, r3
 8002d16:	2000      	movs	r0, #0
 8002d18:	f7ff faa6 	bl	8002268 <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3740      	adds	r7, #64	; 0x40
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	200009a4 	.word	0x200009a4
 8002d2c:	40016c00 	.word	0x40016c00
 8002d30:	43215e57 	.word	0x43215e57
 8002d34:	20000038 	.word	0x20000038
 8002d38:	2000003c 	.word	0x2000003c
 8002d3c:	20000838 	.word	0x20000838
 8002d40:	200008fc 	.word	0x200008fc
 8002d44:	200009dc 	.word	0x200009dc
 8002d48:	40016800 	.word	0x40016800
 8002d4c:	20000030 	.word	0x20000030

08002d50 <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002d56:	4b18      	ldr	r3, [pc, #96]	; (8002db8 <BSP_LCD_Reset+0x68>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5a:	4a17      	ldr	r2, [pc, #92]	; (8002db8 <BSP_LCD_Reset+0x68>)
 8002d5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d60:	6313      	str	r3, [r2, #48]	; 0x30
 8002d62:	4b15      	ldr	r3, [pc, #84]	; (8002db8 <BSP_LCD_Reset+0x68>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d6a:	603b      	str	r3, [r7, #0]
 8002d6c:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 8002d6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d72:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002d74:	2301      	movs	r3, #1
 8002d76:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 8002d80:	1d3b      	adds	r3, r7, #4
 8002d82:	4619      	mov	r1, r3
 8002d84:	480d      	ldr	r0, [pc, #52]	; (8002dbc <BSP_LCD_Reset+0x6c>)
 8002d86:	f002 fdb1 	bl	80058ec <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d90:	480a      	ldr	r0, [pc, #40]	; (8002dbc <BSP_LCD_Reset+0x6c>)
 8002d92:	f003 f863 	bl	8005e5c <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 8002d96:	2014      	movs	r0, #20
 8002d98:	f001 f848 	bl	8003e2c <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002da2:	4806      	ldr	r0, [pc, #24]	; (8002dbc <BSP_LCD_Reset+0x6c>)
 8002da4:	f003 f85a 	bl	8005e5c <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 8002da8:	200a      	movs	r0, #10
 8002daa:	f001 f83f 	bl	8003e2c <HAL_Delay>
}
 8002dae:	bf00      	nop
 8002db0:	3718      	adds	r7, #24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	40022400 	.word	0x40022400

08002dc0 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 8002dc4:	4b03      	ldr	r3, [pc, #12]	; (8002dd4 <BSP_LCD_GetXSize+0x14>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000038 	.word	0x20000038

08002dd8 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 8002ddc:	4b03      	ldr	r3, [pc, #12]	; (8002dec <BSP_LCD_GetYSize+0x14>)
 8002dde:	681b      	ldr	r3, [r3, #0]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	2000003c 	.word	0x2000003c

08002df0 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b090      	sub	sp, #64	; 0x40
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	4603      	mov	r3, r0
 8002df8:	6039      	str	r1, [r7, #0]
 8002dfa:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002e00:	f7ff ffde 	bl	8002dc0 <BSP_LCD_GetXSize>
 8002e04:	4603      	mov	r3, r0
 8002e06:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002e0c:	f7ff ffe4 	bl	8002dd8 <BSP_LCD_GetYSize>
 8002e10:	4603      	mov	r3, r0
 8002e12:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002e14:	2300      	movs	r3, #0
 8002e16:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002e1c:	23ff      	movs	r3, #255	; 0xff
 8002e1e:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002e20:	2300      	movs	r3, #0
 8002e22:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8002e24:	2300      	movs	r3, #0
 8002e26:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002e30:	2300      	movs	r3, #0
 8002e32:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002e36:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e3a:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002e3c:	2307      	movs	r3, #7
 8002e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002e40:	f7ff ffbe 	bl	8002dc0 <BSP_LCD_GetXSize>
 8002e44:	4603      	mov	r3, r0
 8002e46:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002e48:	f7ff ffc6 	bl	8002dd8 <BSP_LCD_GetYSize>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 8002e50:	88fa      	ldrh	r2, [r7, #6]
 8002e52:	f107 030c 	add.w	r3, r7, #12
 8002e56:	4619      	mov	r1, r3
 8002e58:	4812      	ldr	r0, [pc, #72]	; (8002ea4 <BSP_LCD_LayerDefaultInit+0xb4>)
 8002e5a:	f003 ff65 	bl	8006d28 <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002e5e:	88fa      	ldrh	r2, [r7, #6]
 8002e60:	4911      	ldr	r1, [pc, #68]	; (8002ea8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e62:	4613      	mov	r3, r2
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	4413      	add	r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	3304      	adds	r3, #4
 8002e6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e72:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002e74:	88fa      	ldrh	r2, [r7, #6]
 8002e76:	490c      	ldr	r1, [pc, #48]	; (8002ea8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e78:	4613      	mov	r3, r2
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	4413      	add	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	3308      	adds	r3, #8
 8002e84:	4a09      	ldr	r2, [pc, #36]	; (8002eac <BSP_LCD_LayerDefaultInit+0xbc>)
 8002e86:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8002e88:	88fa      	ldrh	r2, [r7, #6]
 8002e8a:	4907      	ldr	r1, [pc, #28]	; (8002ea8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	4413      	add	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002e9a:	601a      	str	r2, [r3, #0]
}
 8002e9c:	bf00      	nop
 8002e9e:	3740      	adds	r7, #64	; 0x40
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	200008fc 	.word	0x200008fc
 8002ea8:	200009c4 	.word	0x200009c4
 8002eac:	20000030 	.word	0x20000030

08002eb0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002eb8:	4b07      	ldr	r3, [pc, #28]	; (8002ed8 <BSP_LCD_SetTextColor+0x28>)
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	4907      	ldr	r1, [pc, #28]	; (8002edc <BSP_LCD_SetTextColor+0x2c>)
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	4413      	add	r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	440b      	add	r3, r1
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	601a      	str	r2, [r3, #0]
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	200009c0 	.word	0x200009c0
 8002edc:	200009c4 	.word	0x200009c4

08002ee0 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002ee8:	4b08      	ldr	r3, [pc, #32]	; (8002f0c <BSP_LCD_SetBackColor+0x2c>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	4908      	ldr	r1, [pc, #32]	; (8002f10 <BSP_LCD_SetBackColor+0x30>)
 8002eee:	4613      	mov	r3, r2
 8002ef0:	005b      	lsls	r3, r3, #1
 8002ef2:	4413      	add	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	440b      	add	r3, r1
 8002ef8:	3304      	adds	r3, #4
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	601a      	str	r2, [r3, #0]
}
 8002efe:	bf00      	nop
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	200009c0 	.word	0x200009c0
 8002f10:	200009c4 	.word	0x200009c4

08002f14 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002f1c:	4b08      	ldr	r3, [pc, #32]	; (8002f40 <BSP_LCD_SetFont+0x2c>)
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	4908      	ldr	r1, [pc, #32]	; (8002f44 <BSP_LCD_SetFont+0x30>)
 8002f22:	4613      	mov	r3, r2
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	4413      	add	r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	440b      	add	r3, r1
 8002f2c:	3308      	adds	r3, #8
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	601a      	str	r2, [r3, #0]
}
 8002f32:	bf00      	nop
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	200009c0 	.word	0x200009c0
 8002f44:	200009c4 	.word	0x200009c4

08002f48 <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8002f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af02      	add	r7, sp, #8
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002f50:	4b0f      	ldr	r3, [pc, #60]	; (8002f90 <BSP_LCD_Clear+0x48>)
 8002f52:	681c      	ldr	r4, [r3, #0]
 8002f54:	4b0e      	ldr	r3, [pc, #56]	; (8002f90 <BSP_LCD_Clear+0x48>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a0e      	ldr	r2, [pc, #56]	; (8002f94 <BSP_LCD_Clear+0x4c>)
 8002f5a:	2134      	movs	r1, #52	; 0x34
 8002f5c:	fb01 f303 	mul.w	r3, r1, r3
 8002f60:	4413      	add	r3, r2
 8002f62:	335c      	adds	r3, #92	; 0x5c
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	461e      	mov	r6, r3
 8002f68:	f7ff ff2a 	bl	8002dc0 <BSP_LCD_GetXSize>
 8002f6c:	4605      	mov	r5, r0
 8002f6e:	f7ff ff33 	bl	8002dd8 <BSP_LCD_GetYSize>
 8002f72:	4602      	mov	r2, r0
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	9301      	str	r3, [sp, #4]
 8002f78:	2300      	movs	r3, #0
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	462a      	mov	r2, r5
 8002f80:	4631      	mov	r1, r6
 8002f82:	4620      	mov	r0, r4
 8002f84:	f000 fb68 	bl	8003658 <LL_FillBuffer>
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f90:	200009c0 	.word	0x200009c0
 8002f94:	200008fc 	.word	0x200008fc

08002f98 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002f98:	b590      	push	{r4, r7, lr}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	80fb      	strh	r3, [r7, #6]
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	80bb      	strh	r3, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002faa:	4b1b      	ldr	r3, [pc, #108]	; (8003018 <BSP_LCD_DisplayChar+0x80>)
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	491b      	ldr	r1, [pc, #108]	; (800301c <BSP_LCD_DisplayChar+0x84>)
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	4413      	add	r3, r2
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	440b      	add	r3, r1
 8002fba:	3308      	adds	r3, #8
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6819      	ldr	r1, [r3, #0]
 8002fc0:	78fb      	ldrb	r3, [r7, #3]
 8002fc2:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002fc6:	4b14      	ldr	r3, [pc, #80]	; (8003018 <BSP_LCD_DisplayChar+0x80>)
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	4c14      	ldr	r4, [pc, #80]	; (800301c <BSP_LCD_DisplayChar+0x84>)
 8002fcc:	4613      	mov	r3, r2
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	4413      	add	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4423      	add	r3, r4
 8002fd6:	3308      	adds	r3, #8
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002fdc:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002fe0:	4b0d      	ldr	r3, [pc, #52]	; (8003018 <BSP_LCD_DisplayChar+0x80>)
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	4c0d      	ldr	r4, [pc, #52]	; (800301c <BSP_LCD_DisplayChar+0x84>)
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	4413      	add	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4423      	add	r3, r4
 8002ff0:	3308      	adds	r3, #8
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	889b      	ldrh	r3, [r3, #4]
 8002ff6:	3307      	adds	r3, #7
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	da00      	bge.n	8002ffe <BSP_LCD_DisplayChar+0x66>
 8002ffc:	3307      	adds	r3, #7
 8002ffe:	10db      	asrs	r3, r3, #3
 8003000:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003004:	18ca      	adds	r2, r1, r3
 8003006:	88b9      	ldrh	r1, [r7, #4]
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	4618      	mov	r0, r3
 800300c:	f000 fa6c 	bl	80034e8 <DrawChar>
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	bd90      	pop	{r4, r7, pc}
 8003018:	200009c0 	.word	0x200009c0
 800301c:	200009c4 	.word	0x200009c4

08003020 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8003020:	b5b0      	push	{r4, r5, r7, lr}
 8003022:	b088      	sub	sp, #32
 8003024:	af00      	add	r7, sp, #0
 8003026:	60ba      	str	r2, [r7, #8]
 8003028:	461a      	mov	r2, r3
 800302a:	4603      	mov	r3, r0
 800302c:	81fb      	strh	r3, [r7, #14]
 800302e:	460b      	mov	r3, r1
 8003030:	81bb      	strh	r3, [r7, #12]
 8003032:	4613      	mov	r3, r2
 8003034:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8003036:	2301      	movs	r3, #1
 8003038:	83fb      	strh	r3, [r7, #30]
 800303a:	2300      	movs	r3, #0
 800303c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 800303e:	2300      	movs	r3, #0
 8003040:	61bb      	str	r3, [r7, #24]
 8003042:	2300      	movs	r3, #0
 8003044:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 800304a:	e002      	b.n	8003052 <BSP_LCD_DisplayStringAt+0x32>
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	3301      	adds	r3, #1
 8003050:	61bb      	str	r3, [r7, #24]
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	1c5a      	adds	r2, r3, #1
 8003056:	617a      	str	r2, [r7, #20]
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1f6      	bne.n	800304c <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800305e:	f7ff feaf 	bl	8002dc0 <BSP_LCD_GetXSize>
 8003062:	4601      	mov	r1, r0
 8003064:	4b50      	ldr	r3, [pc, #320]	; (80031a8 <BSP_LCD_DisplayStringAt+0x188>)
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	4850      	ldr	r0, [pc, #320]	; (80031ac <BSP_LCD_DisplayStringAt+0x18c>)
 800306a:	4613      	mov	r3, r2
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	4413      	add	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4403      	add	r3, r0
 8003074:	3308      	adds	r3, #8
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	889b      	ldrh	r3, [r3, #4]
 800307a:	fbb1 f3f3 	udiv	r3, r1, r3
 800307e:	613b      	str	r3, [r7, #16]

  switch (Mode)
 8003080:	79fb      	ldrb	r3, [r7, #7]
 8003082:	2b03      	cmp	r3, #3
 8003084:	d01c      	beq.n	80030c0 <BSP_LCD_DisplayStringAt+0xa0>
 8003086:	2b03      	cmp	r3, #3
 8003088:	dc33      	bgt.n	80030f2 <BSP_LCD_DisplayStringAt+0xd2>
 800308a:	2b01      	cmp	r3, #1
 800308c:	d002      	beq.n	8003094 <BSP_LCD_DisplayStringAt+0x74>
 800308e:	2b02      	cmp	r3, #2
 8003090:	d019      	beq.n	80030c6 <BSP_LCD_DisplayStringAt+0xa6>
 8003092:	e02e      	b.n	80030f2 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	1ad1      	subs	r1, r2, r3
 800309a:	4b43      	ldr	r3, [pc, #268]	; (80031a8 <BSP_LCD_DisplayStringAt+0x188>)
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	4843      	ldr	r0, [pc, #268]	; (80031ac <BSP_LCD_DisplayStringAt+0x18c>)
 80030a0:	4613      	mov	r3, r2
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	4413      	add	r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4403      	add	r3, r0
 80030aa:	3308      	adds	r3, #8
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	889b      	ldrh	r3, [r3, #4]
 80030b0:	fb01 f303 	mul.w	r3, r1, r3
 80030b4:	085b      	lsrs	r3, r3, #1
 80030b6:	b29a      	uxth	r2, r3
 80030b8:	89fb      	ldrh	r3, [r7, #14]
 80030ba:	4413      	add	r3, r2
 80030bc:	83fb      	strh	r3, [r7, #30]
      break;
 80030be:	e01b      	b.n	80030f8 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 80030c0:	89fb      	ldrh	r3, [r7, #14]
 80030c2:	83fb      	strh	r3, [r7, #30]
      break;
 80030c4:	e018      	b.n	80030f8 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	b299      	uxth	r1, r3
 80030ce:	4b36      	ldr	r3, [pc, #216]	; (80031a8 <BSP_LCD_DisplayStringAt+0x188>)
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	4836      	ldr	r0, [pc, #216]	; (80031ac <BSP_LCD_DisplayStringAt+0x18c>)
 80030d4:	4613      	mov	r3, r2
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	4413      	add	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4403      	add	r3, r0
 80030de:	3308      	adds	r3, #8
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	889b      	ldrh	r3, [r3, #4]
 80030e4:	fb11 f303 	smulbb	r3, r1, r3
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	89fb      	ldrh	r3, [r7, #14]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	83fb      	strh	r3, [r7, #30]
      break;
 80030f0:	e002      	b.n	80030f8 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = Xpos;
 80030f2:	89fb      	ldrh	r3, [r7, #14]
 80030f4:	83fb      	strh	r3, [r7, #30]
      break;
 80030f6:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 80030f8:	8bfb      	ldrh	r3, [r7, #30]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d003      	beq.n	8003106 <BSP_LCD_DisplayStringAt+0xe6>
 80030fe:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003102:	2b00      	cmp	r3, #0
 8003104:	da1d      	bge.n	8003142 <BSP_LCD_DisplayStringAt+0x122>
  {
    refcolumn = 1;
 8003106:	2301      	movs	r3, #1
 8003108:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800310a:	e01a      	b.n	8003142 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	781a      	ldrb	r2, [r3, #0]
 8003110:	89b9      	ldrh	r1, [r7, #12]
 8003112:	8bfb      	ldrh	r3, [r7, #30]
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff ff3f 	bl	8002f98 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 800311a:	4b23      	ldr	r3, [pc, #140]	; (80031a8 <BSP_LCD_DisplayStringAt+0x188>)
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	4923      	ldr	r1, [pc, #140]	; (80031ac <BSP_LCD_DisplayStringAt+0x18c>)
 8003120:	4613      	mov	r3, r2
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	4413      	add	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	440b      	add	r3, r1
 800312a:	3308      	adds	r3, #8
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	889a      	ldrh	r2, [r3, #4]
 8003130:	8bfb      	ldrh	r3, [r7, #30]
 8003132:	4413      	add	r3, r2
 8003134:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	3301      	adds	r3, #1
 800313a:	60bb      	str	r3, [r7, #8]
    i++;
 800313c:	8bbb      	ldrh	r3, [r7, #28]
 800313e:	3301      	adds	r3, #1
 8003140:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	2b00      	cmp	r3, #0
 8003148:	bf14      	ite	ne
 800314a:	2301      	movne	r3, #1
 800314c:	2300      	moveq	r3, #0
 800314e:	b2dc      	uxtb	r4, r3
 8003150:	f7ff fe36 	bl	8002dc0 <BSP_LCD_GetXSize>
 8003154:	8bb9      	ldrh	r1, [r7, #28]
 8003156:	4b14      	ldr	r3, [pc, #80]	; (80031a8 <BSP_LCD_DisplayStringAt+0x188>)
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	4d14      	ldr	r5, [pc, #80]	; (80031ac <BSP_LCD_DisplayStringAt+0x18c>)
 800315c:	4613      	mov	r3, r2
 800315e:	005b      	lsls	r3, r3, #1
 8003160:	4413      	add	r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	442b      	add	r3, r5
 8003166:	3308      	adds	r3, #8
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	889b      	ldrh	r3, [r3, #4]
 800316c:	fb01 f303 	mul.w	r3, r1, r3
 8003170:	1ac3      	subs	r3, r0, r3
 8003172:	b299      	uxth	r1, r3
 8003174:	4b0c      	ldr	r3, [pc, #48]	; (80031a8 <BSP_LCD_DisplayStringAt+0x188>)
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	480c      	ldr	r0, [pc, #48]	; (80031ac <BSP_LCD_DisplayStringAt+0x18c>)
 800317a:	4613      	mov	r3, r2
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4413      	add	r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	4403      	add	r3, r0
 8003184:	3308      	adds	r3, #8
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	889b      	ldrh	r3, [r3, #4]
 800318a:	4299      	cmp	r1, r3
 800318c:	bf2c      	ite	cs
 800318e:	2301      	movcs	r3, #1
 8003190:	2300      	movcc	r3, #0
 8003192:	b2db      	uxtb	r3, r3
 8003194:	4023      	ands	r3, r4
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1b7      	bne.n	800310c <BSP_LCD_DisplayStringAt+0xec>
  }

}
 800319c:	bf00      	nop
 800319e:	bf00      	nop
 80031a0:	3720      	adds	r7, #32
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bdb0      	pop	{r4, r5, r7, pc}
 80031a6:	bf00      	nop
 80031a8:	200009c0 	.word	0x200009c0
 80031ac:	200009c4 	.word	0x200009c4

080031b0 <BSP_LCD_DrawHLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80031b0:	b5b0      	push	{r4, r5, r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af02      	add	r7, sp, #8
 80031b6:	4603      	mov	r3, r0
 80031b8:	80fb      	strh	r3, [r7, #6]
 80031ba:	460b      	mov	r3, r1
 80031bc:	80bb      	strh	r3, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80031c2:	2300      	movs	r3, #0
 80031c4:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80031c6:	4b16      	ldr	r3, [pc, #88]	; (8003220 <BSP_LCD_DrawHLine+0x70>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a16      	ldr	r2, [pc, #88]	; (8003224 <BSP_LCD_DrawHLine+0x74>)
 80031cc:	2134      	movs	r1, #52	; 0x34
 80031ce:	fb01 f303 	mul.w	r3, r1, r3
 80031d2:	4413      	add	r3, r2
 80031d4:	335c      	adds	r3, #92	; 0x5c
 80031d6:	681c      	ldr	r4, [r3, #0]
 80031d8:	f7ff fdf2 	bl	8002dc0 <BSP_LCD_GetXSize>
 80031dc:	4602      	mov	r2, r0
 80031de:	88bb      	ldrh	r3, [r7, #4]
 80031e0:	fb03 f202 	mul.w	r2, r3, r2
 80031e4:	88fb      	ldrh	r3, [r7, #6]
 80031e6:	4413      	add	r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	4423      	add	r3, r4
 80031ec:	60fb      	str	r3, [r7, #12]

  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80031ee:	4b0c      	ldr	r3, [pc, #48]	; (8003220 <BSP_LCD_DrawHLine+0x70>)
 80031f0:	6818      	ldr	r0, [r3, #0]
 80031f2:	68f9      	ldr	r1, [r7, #12]
 80031f4:	887c      	ldrh	r4, [r7, #2]
 80031f6:	4b0a      	ldr	r3, [pc, #40]	; (8003220 <BSP_LCD_DrawHLine+0x70>)
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	4d0b      	ldr	r5, [pc, #44]	; (8003228 <BSP_LCD_DrawHLine+0x78>)
 80031fc:	4613      	mov	r3, r2
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	4413      	add	r3, r2
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	442b      	add	r3, r5
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	9301      	str	r3, [sp, #4]
 800320a:	2300      	movs	r3, #0
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	2301      	movs	r3, #1
 8003210:	4622      	mov	r2, r4
 8003212:	f000 fa21 	bl	8003658 <LL_FillBuffer>
}
 8003216:	bf00      	nop
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bdb0      	pop	{r4, r5, r7, pc}
 800321e:	bf00      	nop
 8003220:	200009c0 	.word	0x200009c0
 8003224:	200008fc 	.word	0x200008fc
 8003228:	200009c4 	.word	0x200009c4

0800322c <BSP_LCD_DrawVLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800322c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800322e:	b087      	sub	sp, #28
 8003230:	af02      	add	r7, sp, #8
 8003232:	4603      	mov	r3, r0
 8003234:	80fb      	strh	r3, [r7, #6]
 8003236:	460b      	mov	r3, r1
 8003238:	80bb      	strh	r3, [r7, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 800323e:	2300      	movs	r3, #0
 8003240:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003242:	4b18      	ldr	r3, [pc, #96]	; (80032a4 <BSP_LCD_DrawVLine+0x78>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a18      	ldr	r2, [pc, #96]	; (80032a8 <BSP_LCD_DrawVLine+0x7c>)
 8003248:	2134      	movs	r1, #52	; 0x34
 800324a:	fb01 f303 	mul.w	r3, r1, r3
 800324e:	4413      	add	r3, r2
 8003250:	335c      	adds	r3, #92	; 0x5c
 8003252:	681c      	ldr	r4, [r3, #0]
 8003254:	f7ff fdb4 	bl	8002dc0 <BSP_LCD_GetXSize>
 8003258:	4602      	mov	r2, r0
 800325a:	88bb      	ldrh	r3, [r7, #4]
 800325c:	fb03 f202 	mul.w	r2, r3, r2
 8003260:	88fb      	ldrh	r3, [r7, #6]
 8003262:	4413      	add	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4423      	add	r3, r4
 8003268:	60fb      	str	r3, [r7, #12]

  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 800326a:	4b0e      	ldr	r3, [pc, #56]	; (80032a4 <BSP_LCD_DrawVLine+0x78>)
 800326c:	681c      	ldr	r4, [r3, #0]
 800326e:	68fd      	ldr	r5, [r7, #12]
 8003270:	887e      	ldrh	r6, [r7, #2]
 8003272:	f7ff fda5 	bl	8002dc0 <BSP_LCD_GetXSize>
 8003276:	4603      	mov	r3, r0
 8003278:	1e59      	subs	r1, r3, #1
 800327a:	4b0a      	ldr	r3, [pc, #40]	; (80032a4 <BSP_LCD_DrawVLine+0x78>)
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	480b      	ldr	r0, [pc, #44]	; (80032ac <BSP_LCD_DrawVLine+0x80>)
 8003280:	4613      	mov	r3, r2
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	4413      	add	r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	4403      	add	r3, r0
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	9301      	str	r3, [sp, #4]
 800328e:	9100      	str	r1, [sp, #0]
 8003290:	4633      	mov	r3, r6
 8003292:	2201      	movs	r2, #1
 8003294:	4629      	mov	r1, r5
 8003296:	4620      	mov	r0, r4
 8003298:	f000 f9de 	bl	8003658 <LL_FillBuffer>
}
 800329c:	bf00      	nop
 800329e:	3714      	adds	r7, #20
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032a4:	200009c0 	.word	0x200009c0
 80032a8:	200008fc 	.word	0x200008fc
 80032ac:	200009c4 	.word	0x200009c4

080032b0 <BSP_LCD_FillRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80032b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032b4:	b086      	sub	sp, #24
 80032b6:	af02      	add	r7, sp, #8
 80032b8:	4604      	mov	r4, r0
 80032ba:	4608      	mov	r0, r1
 80032bc:	4611      	mov	r1, r2
 80032be:	461a      	mov	r2, r3
 80032c0:	4623      	mov	r3, r4
 80032c2:	80fb      	strh	r3, [r7, #6]
 80032c4:	4603      	mov	r3, r0
 80032c6:	80bb      	strh	r3, [r7, #4]
 80032c8:	460b      	mov	r3, r1
 80032ca:	807b      	strh	r3, [r7, #2]
 80032cc:	4613      	mov	r3, r2
 80032ce:	803b      	strh	r3, [r7, #0]
  uint32_t  Xaddress = 0;
 80032d0:	2300      	movs	r3, #0
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 80032d4:	4b20      	ldr	r3, [pc, #128]	; (8003358 <BSP_LCD_FillRect+0xa8>)
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	4920      	ldr	r1, [pc, #128]	; (800335c <BSP_LCD_FillRect+0xac>)
 80032da:	4613      	mov	r3, r2
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	4413      	add	r3, r2
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	440b      	add	r3, r1
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7ff fde2 	bl	8002eb0 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80032ec:	4b1a      	ldr	r3, [pc, #104]	; (8003358 <BSP_LCD_FillRect+0xa8>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a1b      	ldr	r2, [pc, #108]	; (8003360 <BSP_LCD_FillRect+0xb0>)
 80032f2:	2134      	movs	r1, #52	; 0x34
 80032f4:	fb01 f303 	mul.w	r3, r1, r3
 80032f8:	4413      	add	r3, r2
 80032fa:	335c      	adds	r3, #92	; 0x5c
 80032fc:	681c      	ldr	r4, [r3, #0]
 80032fe:	f7ff fd5f 	bl	8002dc0 <BSP_LCD_GetXSize>
 8003302:	4602      	mov	r2, r0
 8003304:	88bb      	ldrh	r3, [r7, #4]
 8003306:	fb03 f202 	mul.w	r2, r3, r2
 800330a:	88fb      	ldrh	r3, [r7, #6]
 800330c:	4413      	add	r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	4423      	add	r3, r4
 8003312:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8003314:	4b10      	ldr	r3, [pc, #64]	; (8003358 <BSP_LCD_FillRect+0xa8>)
 8003316:	681c      	ldr	r4, [r3, #0]
 8003318:	68fd      	ldr	r5, [r7, #12]
 800331a:	887e      	ldrh	r6, [r7, #2]
 800331c:	f8b7 8000 	ldrh.w	r8, [r7]
 8003320:	f7ff fd4e 	bl	8002dc0 <BSP_LCD_GetXSize>
 8003324:	4602      	mov	r2, r0
 8003326:	887b      	ldrh	r3, [r7, #2]
 8003328:	1ad1      	subs	r1, r2, r3
 800332a:	4b0b      	ldr	r3, [pc, #44]	; (8003358 <BSP_LCD_FillRect+0xa8>)
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	480b      	ldr	r0, [pc, #44]	; (800335c <BSP_LCD_FillRect+0xac>)
 8003330:	4613      	mov	r3, r2
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	4413      	add	r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	4403      	add	r3, r0
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	9301      	str	r3, [sp, #4]
 800333e:	9100      	str	r1, [sp, #0]
 8003340:	4643      	mov	r3, r8
 8003342:	4632      	mov	r2, r6
 8003344:	4629      	mov	r1, r5
 8003346:	4620      	mov	r0, r4
 8003348:	f000 f986 	bl	8003658 <LL_FillBuffer>
}
 800334c:	bf00      	nop
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003356:	bf00      	nop
 8003358:	200009c0 	.word	0x200009c0
 800335c:	200009c4 	.word	0x200009c4
 8003360:	200008fc 	.word	0x200008fc

08003364 <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af02      	add	r7, sp, #8
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d80d      	bhi.n	8003390 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	461a      	mov	r2, r3
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	3301      	adds	r3, #1
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	9300      	str	r3, [sp, #0]
 8003382:	4613      	mov	r3, r2
 8003384:	2215      	movs	r2, #21
 8003386:	2100      	movs	r1, #0
 8003388:	480a      	ldr	r0, [pc, #40]	; (80033b4 <DSI_IO_WriteCmd+0x50>)
 800338a:	f002 f9f5 	bl	8005778 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  } 
}
 800338e:	e00d      	b.n	80033ac <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4413      	add	r3, r2
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	461a      	mov	r2, r3
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	9301      	str	r3, [sp, #4]
 800339e:	9200      	str	r2, [sp, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2239      	movs	r2, #57	; 0x39
 80033a4:	2100      	movs	r1, #0
 80033a6:	4803      	ldr	r0, [pc, #12]	; (80033b4 <DSI_IO_WriteCmd+0x50>)
 80033a8:	f002 fa08 	bl	80057bc <HAL_DSI_LongWrite>
}
 80033ac:	bf00      	nop
 80033ae:	3708      	adds	r7, #8
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	200009a4 	.word	0x200009a4

080033b8 <LCD_IO_GetID>:
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 80033bc:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 80033be:	4618      	mov	r0, r3
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80033ce:	4b32      	ldr	r3, [pc, #200]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 80033d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d2:	4a31      	ldr	r2, [pc, #196]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 80033d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80033d8:	6453      	str	r3, [r2, #68]	; 0x44
 80033da:	4b2f      	ldr	r3, [pc, #188]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 80033dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033e2:	60fb      	str	r3, [r7, #12]
 80033e4:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 80033e6:	4b2c      	ldr	r3, [pc, #176]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 80033e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ea:	4a2b      	ldr	r2, [pc, #172]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 80033ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80033f0:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 80033f2:	4b29      	ldr	r3, [pc, #164]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 80033f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f6:	4a28      	ldr	r2, [pc, #160]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 80033f8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80033fc:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80033fe:	4b26      	ldr	r3, [pc, #152]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 8003400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003402:	4a25      	ldr	r2, [pc, #148]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 8003404:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003408:	6313      	str	r3, [r2, #48]	; 0x30
 800340a:	4b23      	ldr	r3, [pc, #140]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 800340c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003412:	60bb      	str	r3, [r7, #8]
 8003414:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 8003416:	4b20      	ldr	r3, [pc, #128]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	4a1f      	ldr	r2, [pc, #124]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 800341c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003420:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8003422:	4b1d      	ldr	r3, [pc, #116]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	4a1c      	ldr	r2, [pc, #112]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 8003428:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800342c:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 800342e:	4b1a      	ldr	r3, [pc, #104]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 8003430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003432:	4a19      	ldr	r2, [pc, #100]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 8003434:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003438:	6453      	str	r3, [r2, #68]	; 0x44
 800343a:	4b17      	ldr	r3, [pc, #92]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 800343c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800343e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003442:	607b      	str	r3, [r7, #4]
 8003444:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 8003446:	4b14      	ldr	r3, [pc, #80]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 8003448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344a:	4a13      	ldr	r2, [pc, #76]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 800344c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003450:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8003452:	4b11      	ldr	r3, [pc, #68]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 8003454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003456:	4a10      	ldr	r2, [pc, #64]	; (8003498 <BSP_LCD_MspInit+0xd0>)
 8003458:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800345c:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 800345e:	2200      	movs	r2, #0
 8003460:	2103      	movs	r1, #3
 8003462:	2058      	movs	r0, #88	; 0x58
 8003464:	f000 fede 	bl	8004224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8003468:	2058      	movs	r0, #88	; 0x58
 800346a:	f000 fef7 	bl	800425c <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 800346e:	2200      	movs	r2, #0
 8003470:	2103      	movs	r1, #3
 8003472:	205a      	movs	r0, #90	; 0x5a
 8003474:	f000 fed6 	bl	8004224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8003478:	205a      	movs	r0, #90	; 0x5a
 800347a:	f000 feef 	bl	800425c <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 800347e:	2200      	movs	r2, #0
 8003480:	2103      	movs	r1, #3
 8003482:	2062      	movs	r0, #98	; 0x62
 8003484:	f000 fece 	bl	8004224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8003488:	2062      	movs	r0, #98	; 0x62
 800348a:	f000 fee7 	bl	800425c <HAL_NVIC_EnableIRQ>
}
 800348e:	bf00      	nop
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800

0800349c <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800349c:	b5b0      	push	{r4, r5, r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	4603      	mov	r3, r0
 80034a4:	603a      	str	r2, [r7, #0]
 80034a6:	80fb      	strh	r3, [r7, #6]
 80034a8:	460b      	mov	r3, r1
 80034aa:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80034ac:	4b0c      	ldr	r3, [pc, #48]	; (80034e0 <BSP_LCD_DrawPixel+0x44>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a0c      	ldr	r2, [pc, #48]	; (80034e4 <BSP_LCD_DrawPixel+0x48>)
 80034b2:	2134      	movs	r1, #52	; 0x34
 80034b4:	fb01 f303 	mul.w	r3, r1, r3
 80034b8:	4413      	add	r3, r2
 80034ba:	335c      	adds	r3, #92	; 0x5c
 80034bc:	681c      	ldr	r4, [r3, #0]
 80034be:	88bd      	ldrh	r5, [r7, #4]
 80034c0:	f7ff fc7e 	bl	8002dc0 <BSP_LCD_GetXSize>
 80034c4:	4603      	mov	r3, r0
 80034c6:	fb03 f205 	mul.w	r2, r3, r5
 80034ca:	88fb      	ldrh	r3, [r7, #6]
 80034cc:	4413      	add	r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	4423      	add	r3, r4
 80034d2:	461a      	mov	r2, r3
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	6013      	str	r3, [r2, #0]
}
 80034d8:	bf00      	nop
 80034da:	3708      	adds	r7, #8
 80034dc:	46bd      	mov	sp, r7
 80034de:	bdb0      	pop	{r4, r5, r7, pc}
 80034e0:	200009c0 	.word	0x200009c0
 80034e4:	200008fc 	.word	0x200008fc

080034e8 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b088      	sub	sp, #32
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	4603      	mov	r3, r0
 80034f0:	603a      	str	r2, [r7, #0]
 80034f2:	80fb      	strh	r3, [r7, #6]
 80034f4:	460b      	mov	r3, r1
 80034f6:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61fb      	str	r3, [r7, #28]
 80034fc:	2300      	movs	r3, #0
 80034fe:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8003500:	4b53      	ldr	r3, [pc, #332]	; (8003650 <DrawChar+0x168>)
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	4953      	ldr	r1, [pc, #332]	; (8003654 <DrawChar+0x16c>)
 8003506:	4613      	mov	r3, r2
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	4413      	add	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	3308      	adds	r3, #8
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	88db      	ldrh	r3, [r3, #6]
 8003516:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003518:	4b4d      	ldr	r3, [pc, #308]	; (8003650 <DrawChar+0x168>)
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	494d      	ldr	r1, [pc, #308]	; (8003654 <DrawChar+0x16c>)
 800351e:	4613      	mov	r3, r2
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	4413      	add	r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	440b      	add	r3, r1
 8003528:	3308      	adds	r3, #8
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	889b      	ldrh	r3, [r3, #4]
 800352e:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8003530:	8a3b      	ldrh	r3, [r7, #16]
 8003532:	3307      	adds	r3, #7
 8003534:	2b00      	cmp	r3, #0
 8003536:	da00      	bge.n	800353a <DrawChar+0x52>
 8003538:	3307      	adds	r3, #7
 800353a:	10db      	asrs	r3, r3, #3
 800353c:	b2db      	uxtb	r3, r3
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	b2da      	uxtb	r2, r3
 8003542:	8a3b      	ldrh	r3, [r7, #16]
 8003544:	b2db      	uxtb	r3, r3
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800354a:	2300      	movs	r3, #0
 800354c:	61fb      	str	r3, [r7, #28]
 800354e:	e076      	b.n	800363e <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003550:	8a3b      	ldrh	r3, [r7, #16]
 8003552:	3307      	adds	r3, #7
 8003554:	2b00      	cmp	r3, #0
 8003556:	da00      	bge.n	800355a <DrawChar+0x72>
 8003558:	3307      	adds	r3, #7
 800355a:	10db      	asrs	r3, r3, #3
 800355c:	461a      	mov	r2, r3
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	fb02 f303 	mul.w	r3, r2, r3
 8003564:	683a      	ldr	r2, [r7, #0]
 8003566:	4413      	add	r3, r2
 8003568:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 800356a:	8a3b      	ldrh	r3, [r7, #16]
 800356c:	3307      	adds	r3, #7
 800356e:	2b00      	cmp	r3, #0
 8003570:	da00      	bge.n	8003574 <DrawChar+0x8c>
 8003572:	3307      	adds	r3, #7
 8003574:	10db      	asrs	r3, r3, #3
 8003576:	2b01      	cmp	r3, #1
 8003578:	d002      	beq.n	8003580 <DrawChar+0x98>
 800357a:	2b02      	cmp	r3, #2
 800357c:	d004      	beq.n	8003588 <DrawChar+0xa0>
 800357e:	e00c      	b.n	800359a <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	617b      	str	r3, [r7, #20]
      break;
 8003586:	e016      	b.n	80035b6 <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	021b      	lsls	r3, r3, #8
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	3201      	adds	r2, #1
 8003592:	7812      	ldrb	r2, [r2, #0]
 8003594:	4313      	orrs	r3, r2
 8003596:	617b      	str	r3, [r7, #20]
      break;
 8003598:	e00d      	b.n	80035b6 <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	041a      	lsls	r2, r3, #16
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	3301      	adds	r3, #1
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	021b      	lsls	r3, r3, #8
 80035a8:	4313      	orrs	r3, r2
 80035aa:	68ba      	ldr	r2, [r7, #8]
 80035ac:	3202      	adds	r2, #2
 80035ae:	7812      	ldrb	r2, [r2, #0]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	617b      	str	r3, [r7, #20]
      break;
 80035b4:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80035b6:	2300      	movs	r3, #0
 80035b8:	61bb      	str	r3, [r7, #24]
 80035ba:	e036      	b.n	800362a <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 80035bc:	8a3a      	ldrh	r2, [r7, #16]
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	1ad2      	subs	r2, r2, r3
 80035c2:	7bfb      	ldrb	r3, [r7, #15]
 80035c4:	4413      	add	r3, r2
 80035c6:	3b01      	subs	r3, #1
 80035c8:	2201      	movs	r2, #1
 80035ca:	fa02 f303 	lsl.w	r3, r2, r3
 80035ce:	461a      	mov	r2, r3
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	4013      	ands	r3, r2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d012      	beq.n	80035fe <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	b29a      	uxth	r2, r3
 80035dc:	88fb      	ldrh	r3, [r7, #6]
 80035de:	4413      	add	r3, r2
 80035e0:	b298      	uxth	r0, r3
 80035e2:	4b1b      	ldr	r3, [pc, #108]	; (8003650 <DrawChar+0x168>)
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	491b      	ldr	r1, [pc, #108]	; (8003654 <DrawChar+0x16c>)
 80035e8:	4613      	mov	r3, r2
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	4413      	add	r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	440b      	add	r3, r1
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	88bb      	ldrh	r3, [r7, #4]
 80035f6:	4619      	mov	r1, r3
 80035f8:	f7ff ff50 	bl	800349c <BSP_LCD_DrawPixel>
 80035fc:	e012      	b.n	8003624 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	b29a      	uxth	r2, r3
 8003602:	88fb      	ldrh	r3, [r7, #6]
 8003604:	4413      	add	r3, r2
 8003606:	b298      	uxth	r0, r3
 8003608:	4b11      	ldr	r3, [pc, #68]	; (8003650 <DrawChar+0x168>)
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	4911      	ldr	r1, [pc, #68]	; (8003654 <DrawChar+0x16c>)
 800360e:	4613      	mov	r3, r2
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	4413      	add	r3, r2
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	440b      	add	r3, r1
 8003618:	3304      	adds	r3, #4
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	88bb      	ldrh	r3, [r7, #4]
 800361e:	4619      	mov	r1, r3
 8003620:	f7ff ff3c 	bl	800349c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	3301      	adds	r3, #1
 8003628:	61bb      	str	r3, [r7, #24]
 800362a:	8a3b      	ldrh	r3, [r7, #16]
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	429a      	cmp	r2, r3
 8003630:	d3c4      	bcc.n	80035bc <DrawChar+0xd4>
      }
    }
    Ypos++;
 8003632:	88bb      	ldrh	r3, [r7, #4]
 8003634:	3301      	adds	r3, #1
 8003636:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	3301      	adds	r3, #1
 800363c:	61fb      	str	r3, [r7, #28]
 800363e:	8a7b      	ldrh	r3, [r7, #18]
 8003640:	69fa      	ldr	r2, [r7, #28]
 8003642:	429a      	cmp	r2, r3
 8003644:	d384      	bcc.n	8003550 <DrawChar+0x68>
  }
}
 8003646:	bf00      	nop
 8003648:	bf00      	nop
 800364a:	3720      	adds	r7, #32
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}
 8003650:	200009c0 	.word	0x200009c0
 8003654:	200009c4 	.word	0x200009c4

08003658 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af02      	add	r7, sp, #8
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
 8003664:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 8003666:	4b16      	ldr	r3, [pc, #88]	; (80036c0 <LL_FillBuffer+0x68>)
 8003668:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800366c:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 800366e:	4b14      	ldr	r3, [pc, #80]	; (80036c0 <LL_FillBuffer+0x68>)
 8003670:	2200      	movs	r2, #0
 8003672:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 8003674:	4a12      	ldr	r2, [pc, #72]	; (80036c0 <LL_FillBuffer+0x68>)
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	60d3      	str	r3, [r2, #12]

  hdma2d_discovery.Instance = DMA2D;
 800367a:	4b11      	ldr	r3, [pc, #68]	; (80036c0 <LL_FillBuffer+0x68>)
 800367c:	4a11      	ldr	r2, [pc, #68]	; (80036c4 <LL_FillBuffer+0x6c>)
 800367e:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 8003680:	480f      	ldr	r0, [pc, #60]	; (80036c0 <LL_FillBuffer+0x68>)
 8003682:	f000 ffc5 	bl	8004610 <HAL_DMA2D_Init>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d115      	bne.n	80036b8 <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 800368c:	68f9      	ldr	r1, [r7, #12]
 800368e:	480c      	ldr	r0, [pc, #48]	; (80036c0 <LL_FillBuffer+0x68>)
 8003690:	f001 fa3c 	bl	8004b0c <HAL_DMA2D_ConfigLayer>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d10e      	bne.n	80036b8 <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800369a:	68ba      	ldr	r2, [r7, #8]
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	69f9      	ldr	r1, [r7, #28]
 80036a4:	4806      	ldr	r0, [pc, #24]	; (80036c0 <LL_FillBuffer+0x68>)
 80036a6:	f001 f80d 	bl	80046c4 <HAL_DMA2D_Start>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d103      	bne.n	80036b8 <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 80036b0:	210a      	movs	r1, #10
 80036b2:	4803      	ldr	r0, [pc, #12]	; (80036c0 <LL_FillBuffer+0x68>)
 80036b4:	f001 f831 	bl	800471a <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80036b8:	bf00      	nop
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	200008a4 	.word	0x200008a4
 80036c4:	4002b000 	.word	0x4002b000

080036c8 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80036cc:	4b29      	ldr	r3, [pc, #164]	; (8003774 <BSP_SDRAM_Init+0xac>)
 80036ce:	4a2a      	ldr	r2, [pc, #168]	; (8003778 <BSP_SDRAM_Init+0xb0>)
 80036d0:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80036d2:	4b2a      	ldr	r3, [pc, #168]	; (800377c <BSP_SDRAM_Init+0xb4>)
 80036d4:	2202      	movs	r2, #2
 80036d6:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80036d8:	4b28      	ldr	r3, [pc, #160]	; (800377c <BSP_SDRAM_Init+0xb4>)
 80036da:	2207      	movs	r2, #7
 80036dc:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80036de:	4b27      	ldr	r3, [pc, #156]	; (800377c <BSP_SDRAM_Init+0xb4>)
 80036e0:	2204      	movs	r2, #4
 80036e2:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80036e4:	4b25      	ldr	r3, [pc, #148]	; (800377c <BSP_SDRAM_Init+0xb4>)
 80036e6:	2207      	movs	r2, #7
 80036e8:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80036ea:	4b24      	ldr	r3, [pc, #144]	; (800377c <BSP_SDRAM_Init+0xb4>)
 80036ec:	2202      	movs	r2, #2
 80036ee:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80036f0:	4b22      	ldr	r3, [pc, #136]	; (800377c <BSP_SDRAM_Init+0xb4>)
 80036f2:	2202      	movs	r2, #2
 80036f4:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80036f6:	4b21      	ldr	r3, [pc, #132]	; (800377c <BSP_SDRAM_Init+0xb4>)
 80036f8:	2202      	movs	r2, #2
 80036fa:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80036fc:	4b1d      	ldr	r3, [pc, #116]	; (8003774 <BSP_SDRAM_Init+0xac>)
 80036fe:	2200      	movs	r2, #0
 8003700:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003702:	4b1c      	ldr	r3, [pc, #112]	; (8003774 <BSP_SDRAM_Init+0xac>)
 8003704:	2200      	movs	r2, #0
 8003706:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003708:	4b1a      	ldr	r3, [pc, #104]	; (8003774 <BSP_SDRAM_Init+0xac>)
 800370a:	2204      	movs	r2, #4
 800370c:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800370e:	4b19      	ldr	r3, [pc, #100]	; (8003774 <BSP_SDRAM_Init+0xac>)
 8003710:	2220      	movs	r2, #32
 8003712:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003714:	4b17      	ldr	r3, [pc, #92]	; (8003774 <BSP_SDRAM_Init+0xac>)
 8003716:	2240      	movs	r2, #64	; 0x40
 8003718:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 800371a:	4b16      	ldr	r3, [pc, #88]	; (8003774 <BSP_SDRAM_Init+0xac>)
 800371c:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003720:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003722:	4b14      	ldr	r3, [pc, #80]	; (8003774 <BSP_SDRAM_Init+0xac>)
 8003724:	2200      	movs	r2, #0
 8003726:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003728:	4b12      	ldr	r3, [pc, #72]	; (8003774 <BSP_SDRAM_Init+0xac>)
 800372a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800372e:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003730:	4b10      	ldr	r3, [pc, #64]	; (8003774 <BSP_SDRAM_Init+0xac>)
 8003732:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003736:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003738:	4b0e      	ldr	r3, [pc, #56]	; (8003774 <BSP_SDRAM_Init+0xac>)
 800373a:	2200      	movs	r2, #0
 800373c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 800373e:	2100      	movs	r1, #0
 8003740:	480c      	ldr	r0, [pc, #48]	; (8003774 <BSP_SDRAM_Init+0xac>)
 8003742:	f000 f87f 	bl	8003844 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8003746:	490d      	ldr	r1, [pc, #52]	; (800377c <BSP_SDRAM_Init+0xb4>)
 8003748:	480a      	ldr	r0, [pc, #40]	; (8003774 <BSP_SDRAM_Init+0xac>)
 800374a:	f005 fded 	bl	8009328 <HAL_SDRAM_Init>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d003      	beq.n	800375c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003754:	4b0a      	ldr	r3, [pc, #40]	; (8003780 <BSP_SDRAM_Init+0xb8>)
 8003756:	2201      	movs	r2, #1
 8003758:	701a      	strb	r2, [r3, #0]
 800375a:	e002      	b.n	8003762 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800375c:	4b08      	ldr	r3, [pc, #32]	; (8003780 <BSP_SDRAM_Init+0xb8>)
 800375e:	2200      	movs	r2, #0
 8003760:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003762:	f240 6003 	movw	r0, #1539	; 0x603
 8003766:	f000 f80d 	bl	8003784 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800376a:	4b05      	ldr	r3, [pc, #20]	; (8003780 <BSP_SDRAM_Init+0xb8>)
 800376c:	781b      	ldrb	r3, [r3, #0]
}
 800376e:	4618      	mov	r0, r3
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20000a6c 	.word	0x20000a6c
 8003778:	a0000140 	.word	0xa0000140
 800377c:	20000aa0 	.word	0x20000aa0
 8003780:	20000040 	.word	0x20000040

08003784 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 800378c:	2300      	movs	r3, #0
 800378e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8003790:	4b2a      	ldr	r3, [pc, #168]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003792:	2201      	movs	r2, #1
 8003794:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003796:	4b29      	ldr	r3, [pc, #164]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003798:	2210      	movs	r2, #16
 800379a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800379c:	4b27      	ldr	r3, [pc, #156]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800379e:	2201      	movs	r2, #1
 80037a0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80037a2:	4b26      	ldr	r3, [pc, #152]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80037a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037ac:	4923      	ldr	r1, [pc, #140]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037ae:	4824      	ldr	r0, [pc, #144]	; (8003840 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80037b0:	f005 fdee 	bl	8009390 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80037b4:	2001      	movs	r0, #1
 80037b6:	f000 fb39 	bl	8003e2c <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80037ba:	4b20      	ldr	r3, [pc, #128]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037bc:	2202      	movs	r2, #2
 80037be:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80037c0:	4b1e      	ldr	r3, [pc, #120]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037c2:	2210      	movs	r2, #16
 80037c4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80037c6:	4b1d      	ldr	r3, [pc, #116]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037c8:	2201      	movs	r2, #1
 80037ca:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80037cc:	4b1b      	ldr	r3, [pc, #108]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80037d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037d6:	4919      	ldr	r1, [pc, #100]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037d8:	4819      	ldr	r0, [pc, #100]	; (8003840 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80037da:	f005 fdd9 	bl	8009390 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80037de:	4b17      	ldr	r3, [pc, #92]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037e0:	2203      	movs	r2, #3
 80037e2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80037e4:	4b15      	ldr	r3, [pc, #84]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037e6:	2210      	movs	r2, #16
 80037e8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80037ea:	4b14      	ldr	r3, [pc, #80]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037ec:	2208      	movs	r2, #8
 80037ee:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80037f0:	4b12      	ldr	r3, [pc, #72]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80037f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037fa:	4910      	ldr	r1, [pc, #64]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80037fc:	4810      	ldr	r0, [pc, #64]	; (8003840 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80037fe:	f005 fdc7 	bl	8009390 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8003802:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003806:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8003808:	4b0c      	ldr	r3, [pc, #48]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800380a:	2204      	movs	r2, #4
 800380c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800380e:	4b0b      	ldr	r3, [pc, #44]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003810:	2210      	movs	r2, #16
 8003812:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003814:	4b09      	ldr	r3, [pc, #36]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003816:	2201      	movs	r2, #1
 8003818:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	4a07      	ldr	r2, [pc, #28]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800381e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003820:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003824:	4905      	ldr	r1, [pc, #20]	; (800383c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003826:	4806      	ldr	r0, [pc, #24]	; (8003840 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003828:	f005 fdb2 	bl	8009390 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 800382c:	6879      	ldr	r1, [r7, #4]
 800382e:	4804      	ldr	r0, [pc, #16]	; (8003840 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003830:	f005 fde3 	bl	80093fa <HAL_SDRAM_ProgramRefreshRate>
}
 8003834:	bf00      	nop
 8003836:	3710      	adds	r7, #16
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	20000abc 	.word	0x20000abc
 8003840:	20000a6c 	.word	0x20000a6c

08003844 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003844:	b580      	push	{r7, lr}
 8003846:	b090      	sub	sp, #64	; 0x40
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800384e:	4b71      	ldr	r3, [pc, #452]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 8003850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003852:	4a70      	ldr	r2, [pc, #448]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 8003854:	f043 0301 	orr.w	r3, r3, #1
 8003858:	6393      	str	r3, [r2, #56]	; 0x38
 800385a:	4b6e      	ldr	r3, [pc, #440]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 800385c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	62bb      	str	r3, [r7, #40]	; 0x28
 8003864:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003866:	4b6b      	ldr	r3, [pc, #428]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 8003868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800386a:	4a6a      	ldr	r2, [pc, #424]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 800386c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003870:	6313      	str	r3, [r2, #48]	; 0x30
 8003872:	4b68      	ldr	r3, [pc, #416]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 8003874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800387a:	627b      	str	r3, [r7, #36]	; 0x24
 800387c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800387e:	4b65      	ldr	r3, [pc, #404]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 8003880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003882:	4a64      	ldr	r2, [pc, #400]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 8003884:	f043 0308 	orr.w	r3, r3, #8
 8003888:	6313      	str	r3, [r2, #48]	; 0x30
 800388a:	4b62      	ldr	r3, [pc, #392]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	f003 0308 	and.w	r3, r3, #8
 8003892:	623b      	str	r3, [r7, #32]
 8003894:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003896:	4b5f      	ldr	r3, [pc, #380]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	4a5e      	ldr	r2, [pc, #376]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 800389c:	f043 0310 	orr.w	r3, r3, #16
 80038a0:	6313      	str	r3, [r2, #48]	; 0x30
 80038a2:	4b5c      	ldr	r3, [pc, #368]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a6:	f003 0310 	and.w	r3, r3, #16
 80038aa:	61fb      	str	r3, [r7, #28]
 80038ac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80038ae:	4b59      	ldr	r3, [pc, #356]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b2:	4a58      	ldr	r2, [pc, #352]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038b4:	f043 0320 	orr.w	r3, r3, #32
 80038b8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ba:	4b56      	ldr	r3, [pc, #344]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038be:	f003 0320 	and.w	r3, r3, #32
 80038c2:	61bb      	str	r3, [r7, #24]
 80038c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80038c6:	4b53      	ldr	r3, [pc, #332]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ca:	4a52      	ldr	r2, [pc, #328]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038d0:	6313      	str	r3, [r2, #48]	; 0x30
 80038d2:	4b50      	ldr	r3, [pc, #320]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038da:	617b      	str	r3, [r7, #20]
 80038dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80038de:	4b4d      	ldr	r3, [pc, #308]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e2:	4a4c      	ldr	r2, [pc, #304]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038e8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ea:	4b4a      	ldr	r3, [pc, #296]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038f2:	613b      	str	r3, [r7, #16]
 80038f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80038f6:	4b47      	ldr	r3, [pc, #284]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fa:	4a46      	ldr	r2, [pc, #280]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 80038fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003900:	6313      	str	r3, [r2, #48]	; 0x30
 8003902:	4b44      	ldr	r3, [pc, #272]	; (8003a14 <BSP_SDRAM_MspInit+0x1d0>)
 8003904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003906:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800390a:	60fb      	str	r3, [r7, #12]
 800390c:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800390e:	2302      	movs	r3, #2
 8003910:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003912:	2301      	movs	r3, #1
 8003914:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8003916:	2303      	movs	r3, #3
 8003918:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800391a:	230c      	movs	r3, #12
 800391c:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 800391e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003922:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003924:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003928:	4619      	mov	r1, r3
 800392a:	483b      	ldr	r0, [pc, #236]	; (8003a18 <BSP_SDRAM_MspInit+0x1d4>)
 800392c:	f001 ffde 	bl	80058ec <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003930:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003934:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003936:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800393a:	4619      	mov	r1, r3
 800393c:	4837      	ldr	r0, [pc, #220]	; (8003a1c <BSP_SDRAM_MspInit+0x1d8>)
 800393e:	f001 ffd5 	bl	80058ec <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003942:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003946:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003948:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800394c:	4619      	mov	r1, r3
 800394e:	4834      	ldr	r0, [pc, #208]	; (8003a20 <BSP_SDRAM_MspInit+0x1dc>)
 8003950:	f001 ffcc 	bl	80058ec <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 8003954:	f248 1337 	movw	r3, #33079	; 0x8137
 8003958:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800395a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800395e:	4619      	mov	r1, r3
 8003960:	4830      	ldr	r0, [pc, #192]	; (8003a24 <BSP_SDRAM_MspInit+0x1e0>)
 8003962:	f001 ffc3 	bl	80058ec <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 8003966:	f64f 732c 	movw	r3, #65324	; 0xff2c
 800396a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 800396c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003970:	4619      	mov	r1, r3
 8003972:	482d      	ldr	r0, [pc, #180]	; (8003a28 <BSP_SDRAM_MspInit+0x1e4>)
 8003974:	f001 ffba 	bl	80058ec <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8003978:	f240 63ff 	movw	r3, #1791	; 0x6ff
 800397c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 800397e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003982:	4619      	mov	r1, r3
 8003984:	4829      	ldr	r0, [pc, #164]	; (8003a2c <BSP_SDRAM_MspInit+0x1e8>)
 8003986:	f001 ffb1 	bl	80058ec <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800398a:	4b29      	ldr	r3, [pc, #164]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 800398c:	2200      	movs	r2, #0
 800398e:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003990:	4b27      	ldr	r3, [pc, #156]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 8003992:	2280      	movs	r2, #128	; 0x80
 8003994:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003996:	4b26      	ldr	r3, [pc, #152]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 8003998:	f44f 7200 	mov.w	r2, #512	; 0x200
 800399c:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800399e:	4b24      	ldr	r3, [pc, #144]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039a4:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80039a6:	4b22      	ldr	r3, [pc, #136]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80039ac:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80039ae:	4b20      	ldr	r3, [pc, #128]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039b0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039b4:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80039b6:	4b1e      	ldr	r3, [pc, #120]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80039bc:	4b1c      	ldr	r3, [pc, #112]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80039c2:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80039c4:	4b1a      	ldr	r3, [pc, #104]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80039ca:	4b19      	ldr	r3, [pc, #100]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039cc:	2203      	movs	r2, #3
 80039ce:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80039d0:	4b17      	ldr	r3, [pc, #92]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80039d6:	4b16      	ldr	r3, [pc, #88]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039d8:	2200      	movs	r2, #0
 80039da:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80039dc:	4b14      	ldr	r3, [pc, #80]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039de:	4a15      	ldr	r2, [pc, #84]	; (8003a34 <BSP_SDRAM_MspInit+0x1f0>)
 80039e0:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a12      	ldr	r2, [pc, #72]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039e6:	631a      	str	r2, [r3, #48]	; 0x30
 80039e8:	4a11      	ldr	r2, [pc, #68]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80039ee:	4810      	ldr	r0, [pc, #64]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039f0:	f000 fcfe 	bl	80043f0 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80039f4:	480e      	ldr	r0, [pc, #56]	; (8003a30 <BSP_SDRAM_MspInit+0x1ec>)
 80039f6:	f000 fc4d 	bl	8004294 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80039fa:	2200      	movs	r2, #0
 80039fc:	210f      	movs	r1, #15
 80039fe:	2038      	movs	r0, #56	; 0x38
 8003a00:	f000 fc10 	bl	8004224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003a04:	2038      	movs	r0, #56	; 0x38
 8003a06:	f000 fc29 	bl	800425c <HAL_NVIC_EnableIRQ>
}
 8003a0a:	bf00      	nop
 8003a0c:	3740      	adds	r7, #64	; 0x40
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	40023800 	.word	0x40023800
 8003a18:	40020c00 	.word	0x40020c00
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	40021400 	.word	0x40021400
 8003a24:	40021800 	.word	0x40021800
 8003a28:	40021c00 	.word	0x40021c00
 8003a2c:	40022000 	.word	0x40022000
 8003a30:	20000acc 	.word	0x20000acc
 8003a34:	40026410 	.word	0x40026410

08003a38 <BSP_TS_Init>:
  * @param  ts_SizeX : Maximum X size of the TS area on LCD
  * @param  ts_SizeY : Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	4603      	mov	r3, r0
 8003a40:	460a      	mov	r2, r1
 8003a42:	80fb      	strh	r3, [r7, #6]
 8003a44:	4613      	mov	r3, r2
 8003a46:	80bb      	strh	r3, [r7, #4]
  uint8_t ts_status = TS_OK;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	73fb      	strb	r3, [r7, #15]
  uint8_t ts_id1, ts_id2 = 0;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	73bb      	strb	r3, [r7, #14]
  /* Note : I2C_Address is un-initialized here, but is not used at all in init function */
  /* but the prototype of Init() is like that in template and should be respected       */

  /* Initialize the communication channel to sensor (I2C) if necessary */
  /* that is initialization is done only once after a power up         */
  ft6x06_ts_drv.Init(I2C_Address);
 8003a50:	4b25      	ldr	r3, [pc, #148]	; (8003ae8 <BSP_TS_Init+0xb0>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a25      	ldr	r2, [pc, #148]	; (8003aec <BSP_TS_Init+0xb4>)
 8003a56:	7812      	ldrb	r2, [r2, #0]
 8003a58:	b292      	uxth	r2, r2
 8003a5a:	4610      	mov	r0, r2
 8003a5c:	4798      	blx	r3

  ts_id1 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS);
 8003a5e:	4b22      	ldr	r3, [pc, #136]	; (8003ae8 <BSP_TS_Init+0xb0>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2054      	movs	r0, #84	; 0x54
 8003a64:	4798      	blx	r3
 8003a66:	4603      	mov	r3, r0
 8003a68:	737b      	strb	r3, [r7, #13]
  if(ts_id1 != FT6206_ID_VALUE)
 8003a6a:	7b7b      	ldrb	r3, [r7, #13]
 8003a6c:	2b11      	cmp	r3, #17
 8003a6e:	d009      	beq.n	8003a84 <BSP_TS_Init+0x4c>
  {
    ts_id2 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS_A02);
 8003a70:	4b1d      	ldr	r3, [pc, #116]	; (8003ae8 <BSP_TS_Init+0xb0>)
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	2070      	movs	r0, #112	; 0x70
 8003a76:	4798      	blx	r3
 8003a78:	4603      	mov	r3, r0
 8003a7a:	73bb      	strb	r3, [r7, #14]
    I2C_Address    = TS_I2C_ADDRESS_A02;    
 8003a7c:	4b1b      	ldr	r3, [pc, #108]	; (8003aec <BSP_TS_Init+0xb4>)
 8003a7e:	2270      	movs	r2, #112	; 0x70
 8003a80:	701a      	strb	r2, [r3, #0]
 8003a82:	e002      	b.n	8003a8a <BSP_TS_Init+0x52>
  }
  else
  {
    I2C_Address    = TS_I2C_ADDRESS;    
 8003a84:	4b19      	ldr	r3, [pc, #100]	; (8003aec <BSP_TS_Init+0xb4>)
 8003a86:	2254      	movs	r2, #84	; 0x54
 8003a88:	701a      	strb	r2, [r3, #0]
  }
  
  /* Scan FT6xx6 TouchScreen IC controller ID register by I2C Read       */
  /* Verify this is a FT6206 or FT6336G, otherwise this is an error case */
  if((ts_id1 == FT6206_ID_VALUE) || (ts_id2 == FT6206_ID_VALUE))
 8003a8a:	7b7b      	ldrb	r3, [r7, #13]
 8003a8c:	2b11      	cmp	r3, #17
 8003a8e:	d002      	beq.n	8003a96 <BSP_TS_Init+0x5e>
 8003a90:	7bbb      	ldrb	r3, [r7, #14]
 8003a92:	2b11      	cmp	r3, #17
 8003a94:	d121      	bne.n	8003ada <BSP_TS_Init+0xa2>
  {
    /* Found FT6206 : Initialize the TS driver structure */
    ts_driver = &ft6x06_ts_drv;
 8003a96:	4b16      	ldr	r3, [pc, #88]	; (8003af0 <BSP_TS_Init+0xb8>)
 8003a98:	4a13      	ldr	r2, [pc, #76]	; (8003ae8 <BSP_TS_Init+0xb0>)
 8003a9a:	601a      	str	r2, [r3, #0]

    /* Get LCD chosen orientation */
    if(ts_SizeX < ts_SizeY)
 8003a9c:	88fa      	ldrh	r2, [r7, #6]
 8003a9e:	88bb      	ldrh	r3, [r7, #4]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d203      	bcs.n	8003aac <BSP_TS_Init+0x74>
    {
      ts_orientation = TS_SWAP_NONE;                
 8003aa4:	4b13      	ldr	r3, [pc, #76]	; (8003af4 <BSP_TS_Init+0xbc>)
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	701a      	strb	r2, [r3, #0]
 8003aaa:	e002      	b.n	8003ab2 <BSP_TS_Init+0x7a>
    }
    else
    {
      ts_orientation = TS_SWAP_XY | TS_SWAP_Y;                 
 8003aac:	4b11      	ldr	r3, [pc, #68]	; (8003af4 <BSP_TS_Init+0xbc>)
 8003aae:	220c      	movs	r2, #12
 8003ab0:	701a      	strb	r2, [r3, #0]
    }

    if(ts_status == TS_OK)
 8003ab2:	7bfb      	ldrb	r3, [r7, #15]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d112      	bne.n	8003ade <BSP_TS_Init+0xa6>
    {
      /* Software reset the TouchScreen */
      ts_driver->Reset(I2C_Address);
 8003ab8:	4b0d      	ldr	r3, [pc, #52]	; (8003af0 <BSP_TS_Init+0xb8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	4a0b      	ldr	r2, [pc, #44]	; (8003aec <BSP_TS_Init+0xb4>)
 8003ac0:	7812      	ldrb	r2, [r2, #0]
 8003ac2:	b292      	uxth	r2, r2
 8003ac4:	4610      	mov	r0, r2
 8003ac6:	4798      	blx	r3

      /* Calibrate, Configure and Start the TouchScreen driver */
      ts_driver->Start(I2C_Address);
 8003ac8:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <BSP_TS_Init+0xb8>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	4a07      	ldr	r2, [pc, #28]	; (8003aec <BSP_TS_Init+0xb4>)
 8003ad0:	7812      	ldrb	r2, [r2, #0]
 8003ad2:	b292      	uxth	r2, r2
 8003ad4:	4610      	mov	r0, r2
 8003ad6:	4798      	blx	r3
    if(ts_status == TS_OK)
 8003ad8:	e001      	b.n	8003ade <BSP_TS_Init+0xa6>

    } /* of if(ts_status == TS_OK) */
  }
  else
  {
    ts_status = TS_DEVICE_NOT_FOUND;
 8003ada:	2303      	movs	r3, #3
 8003adc:	73fb      	strb	r3, [r7, #15]
  }

  return (ts_status);
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	20000008 	.word	0x20000008
 8003aec:	20000b31 	.word	0x20000b31
 8003af0:	20000b2c 	.word	0x20000b2c
 8003af4:	20000b30 	.word	0x20000b30

08003af8 <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
  uint8_t ts_status = TS_OK;
 8003afe:	2300      	movs	r3, #0
 8003b00:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef gpio_init_structure;

  /* Msp Init of GPIO used for TS_INT pin coming from TouchScreen driver IC FT6x06 */
  /* When touchscreen is operated in interrupt mode */
  BSP_TS_INT_MspInit();
 8003b02:	f000 f93f 	bl	8003d84 <BSP_TS_INT_MspInit>

  /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
  /* TS_INT pin is active on low level on new touch available */
  gpio_init_structure.Pin = TS_INT_PIN;
 8003b06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b0a:	603b      	str	r3, [r7, #0]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003b10:	2302      	movs	r3, #2
 8003b12:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8003b14:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003b18:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8003b1a:	463b      	mov	r3, r7
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	480c      	ldr	r0, [pc, #48]	; (8003b50 <BSP_TS_ITConfig+0x58>)
 8003b20:	f001 fee4 	bl	80058ec <HAL_GPIO_Init>

  /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 8003b24:	2200      	movs	r2, #0
 8003b26:	210f      	movs	r1, #15
 8003b28:	2028      	movs	r0, #40	; 0x28
 8003b2a:	f000 fb7b 	bl	8004224 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 8003b2e:	2028      	movs	r0, #40	; 0x28
 8003b30:	f000 fb94 	bl	800425c <HAL_NVIC_EnableIRQ>

  /* Enable the TS in interrupt mode */
  /* In that case the INT output of FT6206 when new touch is available */
  /* is active on low level and directed on EXTI */
  ts_driver->EnableIT(I2C_Address);
 8003b34:	4b07      	ldr	r3, [pc, #28]	; (8003b54 <BSP_TS_ITConfig+0x5c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	4a07      	ldr	r2, [pc, #28]	; (8003b58 <BSP_TS_ITConfig+0x60>)
 8003b3c:	7812      	ldrb	r2, [r2, #0]
 8003b3e:	b292      	uxth	r2, r2
 8003b40:	4610      	mov	r0, r2
 8003b42:	4798      	blx	r3

  return (ts_status);
 8003b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3718      	adds	r7, #24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40022000 	.word	0x40022000
 8003b54:	20000b2c 	.word	0x20000b2c
 8003b58:	20000b31 	.word	0x20000b31

08003b5c <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8003b5c:	b590      	push	{r4, r7, lr}
 8003b5e:	b089      	sub	sp, #36	; 0x24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8003b64:	2300      	movs	r3, #0
 8003b66:	76fb      	strb	r3, [r7, #27]
  uint32_t area = 0;
  uint32_t event = 0;
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = ts_driver->DetectTouch(I2C_Address);
 8003b68:	4b81      	ldr	r3, [pc, #516]	; (8003d70 <BSP_TS_GetState+0x214>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	4a81      	ldr	r2, [pc, #516]	; (8003d74 <BSP_TS_GetState+0x218>)
 8003b70:	7812      	ldrb	r2, [r2, #0]
 8003b72:	b292      	uxth	r2, r2
 8003b74:	4610      	mov	r0, r2
 8003b76:	4798      	blx	r3
 8003b78:	4603      	mov	r3, r0
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	701a      	strb	r2, [r3, #0]
  if(TS_State->touchDetected)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 80ee 	beq.w	8003d66 <BSP_TS_GetState+0x20a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	61fb      	str	r3, [r7, #28]
 8003b8e:	e0e3      	b.n	8003d58 <BSP_TS_GetState+0x1fc>
    {
      /* Get each touch coordinates */
      ts_driver->GetXY(I2C_Address, &(Raw_x[index]), &(Raw_y[index]));
 8003b90:	4b77      	ldr	r3, [pc, #476]	; (8003d70 <BSP_TS_GetState+0x214>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	4a77      	ldr	r2, [pc, #476]	; (8003d74 <BSP_TS_GetState+0x218>)
 8003b98:	7812      	ldrb	r2, [r2, #0]
 8003b9a:	b290      	uxth	r0, r2
 8003b9c:	f107 0110 	add.w	r1, r7, #16
 8003ba0:	69fa      	ldr	r2, [r7, #28]
 8003ba2:	0052      	lsls	r2, r2, #1
 8003ba4:	188c      	adds	r4, r1, r2
 8003ba6:	f107 010c 	add.w	r1, r7, #12
 8003baa:	69fa      	ldr	r2, [r7, #28]
 8003bac:	0052      	lsls	r2, r2, #1
 8003bae:	440a      	add	r2, r1
 8003bb0:	4621      	mov	r1, r4
 8003bb2:	4798      	blx	r3

      if(ts_orientation & TS_SWAP_XY)
 8003bb4:	4b70      	ldr	r3, [pc, #448]	; (8003d78 <BSP_TS_GetState+0x21c>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	f003 0308 	and.w	r3, r3, #8
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d019      	beq.n	8003bf4 <BSP_TS_GetState+0x98>
      {
        tmp = Raw_x[index];
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	3320      	adds	r3, #32
 8003bc6:	443b      	add	r3, r7
 8003bc8:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003bcc:	833b      	strh	r3, [r7, #24]
        Raw_x[index] = Raw_y[index]; 
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	005b      	lsls	r3, r3, #1
 8003bd2:	3320      	adds	r3, #32
 8003bd4:	443b      	add	r3, r7
 8003bd6:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	3320      	adds	r3, #32
 8003be0:	443b      	add	r3, r7
 8003be2:	f823 2c10 	strh.w	r2, [r3, #-16]
        Raw_y[index] = tmp;
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	3320      	adds	r3, #32
 8003bec:	443b      	add	r3, r7
 8003bee:	8b3a      	ldrh	r2, [r7, #24]
 8003bf0:	f823 2c14 	strh.w	r2, [r3, #-20]
      }
      
      if(ts_orientation & TS_SWAP_X)
 8003bf4:	4b60      	ldr	r3, [pc, #384]	; (8003d78 <BSP_TS_GetState+0x21c>)
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00f      	beq.n	8003c20 <BSP_TS_GetState+0xc4>
      {
        Raw_x[index] = FT_6206_MAX_WIDTH - 1 - Raw_x[index];
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	005b      	lsls	r3, r3, #1
 8003c04:	3320      	adds	r3, #32
 8003c06:	443b      	add	r3, r7
 8003c08:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 8003c0c:	f240 331f 	movw	r3, #799	; 0x31f
 8003c10:	1a9b      	subs	r3, r3, r2
 8003c12:	b29a      	uxth	r2, r3
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	3320      	adds	r3, #32
 8003c1a:	443b      	add	r3, r7
 8003c1c:	f823 2c10 	strh.w	r2, [r3, #-16]
      }

      if(ts_orientation & TS_SWAP_Y)
 8003c20:	4b55      	ldr	r3, [pc, #340]	; (8003d78 <BSP_TS_GetState+0x21c>)
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00f      	beq.n	8003c4c <BSP_TS_GetState+0xf0>
      {
        Raw_y[index] = FT_6206_MAX_HEIGHT - 1 - Raw_y[index];
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	3320      	adds	r3, #32
 8003c32:	443b      	add	r3, r7
 8003c34:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8003c38:	f240 13df 	movw	r3, #479	; 0x1df
 8003c3c:	1a9b      	subs	r3, r3, r2
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	3320      	adds	r3, #32
 8003c46:	443b      	add	r3, r7
 8003c48:	f823 2c14 	strh.w	r2, [r3, #-20]
      }
            
      xDiff = Raw_x[index] > _x[index]? (Raw_x[index] - _x[index]): (_x[index] - Raw_x[index]);
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	005b      	lsls	r3, r3, #1
 8003c50:	3320      	adds	r3, #32
 8003c52:	443b      	add	r3, r7
 8003c54:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003c58:	4619      	mov	r1, r3
 8003c5a:	4a48      	ldr	r2, [pc, #288]	; (8003d7c <BSP_TS_GetState+0x220>)
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c62:	4299      	cmp	r1, r3
 8003c64:	d90d      	bls.n	8003c82 <BSP_TS_GetState+0x126>
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	005b      	lsls	r3, r3, #1
 8003c6a:	3320      	adds	r3, #32
 8003c6c:	443b      	add	r3, r7
 8003c6e:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 8003c72:	4942      	ldr	r1, [pc, #264]	; (8003d7c <BSP_TS_GetState+0x220>)
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	e00c      	b.n	8003c9c <BSP_TS_GetState+0x140>
 8003c82:	4a3e      	ldr	r2, [pc, #248]	; (8003d7c <BSP_TS_GetState+0x220>)
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	3320      	adds	r3, #32
 8003c92:	443b      	add	r3, r7
 8003c94:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	82fb      	strh	r3, [r7, #22]
      yDiff = Raw_y[index] > _y[index]? (Raw_y[index] - _y[index]): (_y[index] - Raw_y[index]);
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	3320      	adds	r3, #32
 8003ca4:	443b      	add	r3, r7
 8003ca6:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8003caa:	4619      	mov	r1, r3
 8003cac:	4a34      	ldr	r2, [pc, #208]	; (8003d80 <BSP_TS_GetState+0x224>)
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb4:	4299      	cmp	r1, r3
 8003cb6:	d90d      	bls.n	8003cd4 <BSP_TS_GetState+0x178>
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	3320      	adds	r3, #32
 8003cbe:	443b      	add	r3, r7
 8003cc0:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8003cc4:	492e      	ldr	r1, [pc, #184]	; (8003d80 <BSP_TS_GetState+0x224>)
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	e00c      	b.n	8003cee <BSP_TS_GetState+0x192>
 8003cd4:	4a2a      	ldr	r2, [pc, #168]	; (8003d80 <BSP_TS_GetState+0x224>)
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	3320      	adds	r3, #32
 8003ce4:	443b      	add	r3, r7
 8003ce6:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	82bb      	strh	r3, [r7, #20]

      if ((xDiff + yDiff) > 5)
 8003cf0:	8afa      	ldrh	r2, [r7, #22]
 8003cf2:	8abb      	ldrh	r3, [r7, #20]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	2b05      	cmp	r3, #5
 8003cf8:	dd15      	ble.n	8003d26 <BSP_TS_GetState+0x1ca>
      {
        _x[index] = Raw_x[index];
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	3320      	adds	r3, #32
 8003d00:	443b      	add	r3, r7
 8003d02:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003d06:	4619      	mov	r1, r3
 8003d08:	4a1c      	ldr	r2, [pc, #112]	; (8003d7c <BSP_TS_GetState+0x220>)
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = Raw_y[index];
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	3320      	adds	r3, #32
 8003d16:	443b      	add	r3, r7
 8003d18:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	4a18      	ldr	r2, [pc, #96]	; (8003d80 <BSP_TS_GetState+0x224>)
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }


      TS_State->touchX[index] = _x[index];
 8003d26:	4a15      	ldr	r2, [pc, #84]	; (8003d7c <BSP_TS_GetState+0x220>)
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d2e:	b299      	uxth	r1, r3
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	005b      	lsls	r3, r3, #1
 8003d36:	4413      	add	r3, r2
 8003d38:	460a      	mov	r2, r1
 8003d3a:	805a      	strh	r2, [r3, #2]
      TS_State->touchY[index] = _y[index];
 8003d3c:	4a10      	ldr	r2, [pc, #64]	; (8003d80 <BSP_TS_GetState+0x224>)
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d44:	b299      	uxth	r1, r3
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	005b      	lsls	r3, r3, #1
 8003d4c:	4413      	add	r3, r2
 8003d4e:	460a      	mov	r2, r1
 8003d50:	80da      	strh	r2, [r3, #6]
    for(index=0; index < TS_State->touchDetected; index++)
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	3301      	adds	r3, #1
 8003d56:	61fb      	str	r3, [r7, #28]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	4293      	cmp	r3, r2
 8003d62:	f4ff af15 	bcc.w	8003b90 <BSP_TS_GetState+0x34>
    ts_status = BSP_TS_Get_GestureId(TS_State);
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8003d66:	7efb      	ldrb	r3, [r7, #27]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3724      	adds	r7, #36	; 0x24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd90      	pop	{r4, r7, pc}
 8003d70:	20000b2c 	.word	0x20000b2c
 8003d74:	20000b31 	.word	0x20000b31
 8003d78:	20000b30 	.word	0x20000b30
 8003d7c:	20000b34 	.word	0x20000b34
 8003d80:	20000b3c 	.word	0x20000b3c

08003d84 <BSP_TS_INT_MspInit>:
/**
  * @brief  Initializes the TS_INT pin MSP.
  * @retval None
  */
__weak void BSP_TS_INT_MspInit(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  TS_INT_GPIO_CLK_ENABLE();
 8003d8a:	4b0f      	ldr	r3, [pc, #60]	; (8003dc8 <BSP_TS_INT_MspInit+0x44>)
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8e:	4a0e      	ldr	r2, [pc, #56]	; (8003dc8 <BSP_TS_INT_MspInit+0x44>)
 8003d90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d94:	6313      	str	r3, [r2, #48]	; 0x30
 8003d96:	4b0c      	ldr	r3, [pc, #48]	; (8003dc8 <BSP_TS_INT_MspInit+0x44>)
 8003d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d9e:	603b      	str	r3, [r7, #0]
 8003da0:	683b      	ldr	r3, [r7, #0]

  /* GPIO configuration in input for TouchScreen interrupt signal on TS_INT pin */
  gpio_init_structure.Pin       = TS_INT_PIN;
 8003da2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003da6:	607b      	str	r3, [r7, #4]

  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 8003da8:	2300      	movs	r3, #0
 8003daa:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003dac:	2301      	movs	r3, #1
 8003dae:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8003db0:	2303      	movs	r3, #3
 8003db2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8003db4:	1d3b      	adds	r3, r7, #4
 8003db6:	4619      	mov	r1, r3
 8003db8:	4804      	ldr	r0, [pc, #16]	; (8003dcc <BSP_TS_INT_MspInit+0x48>)
 8003dba:	f001 fd97 	bl	80058ec <HAL_GPIO_Init>
}
 8003dbe:	bf00      	nop
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	40023800 	.word	0x40023800
 8003dcc:	40022000 	.word	0x40022000

08003dd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003dd4:	2003      	movs	r0, #3
 8003dd6:	f000 fa1a 	bl	800420e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003dda:	2000      	movs	r0, #0
 8003ddc:	f7fd ff8c 	bl	8001cf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003de0:	f7fd fcc0 	bl	8001764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	bd80      	pop	{r7, pc}
	...

08003dec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003df0:	4b06      	ldr	r3, [pc, #24]	; (8003e0c <HAL_IncTick+0x20>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	461a      	mov	r2, r3
 8003df6:	4b06      	ldr	r3, [pc, #24]	; (8003e10 <HAL_IncTick+0x24>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	4a04      	ldr	r2, [pc, #16]	; (8003e10 <HAL_IncTick+0x24>)
 8003dfe:	6013      	str	r3, [r2, #0]
}
 8003e00:	bf00      	nop
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	20000048 	.word	0x20000048
 8003e10:	20000b44 	.word	0x20000b44

08003e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  return uwTick;
 8003e18:	4b03      	ldr	r3, [pc, #12]	; (8003e28 <HAL_GetTick+0x14>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	20000b44 	.word	0x20000b44

08003e2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e34:	f7ff ffee 	bl	8003e14 <HAL_GetTick>
 8003e38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e44:	d005      	beq.n	8003e52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e46:	4b0a      	ldr	r3, [pc, #40]	; (8003e70 <HAL_Delay+0x44>)
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	4413      	add	r3, r2
 8003e50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e52:	bf00      	nop
 8003e54:	f7ff ffde 	bl	8003e14 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d8f7      	bhi.n	8003e54 <HAL_Delay+0x28>
  {
  }
}
 8003e64:	bf00      	nop
 8003e66:	bf00      	nop
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	20000048 	.word	0x20000048

08003e74 <HAL_CEC_IRQHandler>:
  * @brief This function handles CEC interrupt requests.
  * @param hcec CEC handle
  * @retval None
  */
void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]

  /* save interrupts register for further error or interrupts handling purposes */
  uint32_t itflag;
  itflag = hcec->Instance->ISR;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	60fb      	str	r3, [r7, #12]


  /* ----------------------------Arbitration Lost Management----------------------------------*/
  /* CEC TX arbitration error interrupt occurred --------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_ARBLST))
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00a      	beq.n	8003ea4 <HAL_CEC_IRQHandler+0x30>
  {
    hcec->ErrorCode = HAL_CEC_ERROR_ARBLST;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2280      	movs	r2, #128	; 0x80
 8003e92:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_ARBLST);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	691a      	ldr	r2, [r3, #16]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ea2:	611a      	str	r2, [r3, #16]
  }

  /* ----------------------------Rx Management----------------------------------*/
  /* CEC RX byte received interrupt  ---------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_RXBR))
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d01c      	beq.n	8003ee8 <HAL_CEC_IRQHandler+0x74>
  {
    /* reception is starting */
    hcec->RxState = HAL_CEC_STATE_BUSY_RX;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2222      	movs	r2, #34	; 0x22
 8003eb2:	63da      	str	r2, [r3, #60]	; 0x3c
    hcec->RxXferSize++;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003eb8:	3301      	adds	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	865a      	strh	r2, [r3, #50]	; 0x32
    /* read received byte */
    *hcec->Init.RxBuffer = (uint8_t) hcec->Instance->RXDR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68da      	ldr	r2, [r3, #12]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eca:	b2d2      	uxtb	r2, r2
 8003ecc:	701a      	strb	r2, [r3, #0]
    hcec->Init.RxBuffer++;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed2:	1c5a      	adds	r2, r3, #1
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	629a      	str	r2, [r3, #40]	; 0x28
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXBR);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	691a      	ldr	r2, [r3, #16]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f042 0201 	orr.w	r2, r2, #1
 8003ee6:	611a      	str	r2, [r3, #16]
  }

  /* CEC RX end received interrupt  ---------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_RXEND))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d01e      	beq.n	8003f30 <HAL_CEC_IRQHandler+0xbc>
  {
    /* clear IT */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXEND);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	691a      	ldr	r2, [r3, #16]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f042 0202 	orr.w	r2, r2, #2
 8003f00:	611a      	str	r2, [r3, #16]

    /* Rx process is completed, restore hcec->RxState to Ready */
    hcec->RxState = HAL_CEC_STATE_READY;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2220      	movs	r2, #32
 8003f06:	63da      	str	r2, [r3, #60]	; 0x3c
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	641a      	str	r2, [r3, #64]	; 0x40
    hcec->Init.RxBuffer -= hcec->RxXferSize;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f16:	425b      	negs	r3, r3
 8003f18:	441a      	add	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->RxCpltCallback(hcec, hcec->RxXferSize);
#else
    HAL_CEC_RxCpltCallback(hcec, hcec->RxXferSize);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f22:	4619      	mov	r1, r3
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 f88b 	bl	8004040 <HAL_CEC_RxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
    hcec->RxXferSize = 0U;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* ----------------------------Tx Management----------------------------------*/
  /* CEC TX byte request interrupt ------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_TXBR))
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d024      	beq.n	8003f84 <HAL_CEC_IRQHandler+0x110>
  {
    --hcec->TxXferCount;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	861a      	strh	r2, [r3, #48]	; 0x30
    if (hcec->TxXferCount == 0U)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d107      	bne.n	8003f5e <HAL_CEC_IRQHandler+0xea>
    {
      /* if this is the last byte transmission, set TX End of Message (TXEOM) bit */
      __HAL_CEC_LAST_BYTE_TX_SET(hcec);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f042 0204 	orr.w	r2, r2, #4
 8003f5c:	601a      	str	r2, [r3, #0]
    }
    /* In all cases transmit the byte */
    hcec->Instance->TXDR = (uint8_t)*hcec->pTxBuffPtr;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f62:	781a      	ldrb	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	609a      	str	r2, [r3, #8]
    hcec->pTxBuffPtr++;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6e:	1c5a      	adds	r2, r3, #1
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	62da      	str	r2, [r3, #44]	; 0x2c
    /* clear Tx-Byte request flag */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXBR);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	691a      	ldr	r2, [r3, #16]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f82:	611a      	str	r2, [r3, #16]
  }

  /* CEC TX end interrupt ------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_TXEND))
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d014      	beq.n	8003fb8 <HAL_CEC_IRQHandler+0x144>
  {
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXEND);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	691a      	ldr	r2, [r3, #16]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f9c:	611a      	str	r2, [r3, #16]

    /* Tx process is ended, restore hcec->gState to Ready */
    hcec->gState = HAL_CEC_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	639a      	str	r2, [r3, #56]	; 0x38
    /* Call the Process Unlocked before calling the Tx call back API to give the possibility to
    start again the Transmission under the Tx call back API */
    __HAL_UNLOCK(hcec);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->TxCpltCallback(hcec);
#else
    HAL_CEC_TxCpltCallback(hcec);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 f83a 	bl	800402c <HAL_CEC_TxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
  }

  /* ----------------------------Rx/Tx Error Management----------------------------------*/
  if ((itflag & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE | CEC_ISR_TXUDR |
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	f641 437c 	movw	r3, #7292	; 0x1c7c
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d02f      	beq.n	8004024 <HAL_CEC_IRQHandler+0x1b0>
              CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U)
  {
    hcec->ErrorCode = itflag;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, HAL_CEC_ERROR_RXOVR | HAL_CEC_ERROR_BRE | CEC_FLAG_LBPE | CEC_FLAG_SBPE |
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6919      	ldr	r1, [r3, #16]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	f641 437c 	movw	r3, #7292	; 0x1c7c
 8003fd8:	430b      	orrs	r3, r1
 8003fda:	6113      	str	r3, [r2, #16]
                         HAL_CEC_ERROR_RXACKE | HAL_CEC_ERROR_TXUDR | HAL_CEC_ERROR_TXERR | HAL_CEC_ERROR_TXACKE);


    if ((itflag & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE)) != 0U)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00e      	beq.n	8004004 <HAL_CEC_IRQHandler+0x190>
    {
      hcec->Init.RxBuffer -= hcec->RxXferSize;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003fee:	425b      	negs	r3, r3
 8003ff0:	441a      	add	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	629a      	str	r2, [r3, #40]	; 0x28
      hcec->RxXferSize = 0U;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	865a      	strh	r2, [r3, #50]	; 0x32
      hcec->RxState = HAL_CEC_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2220      	movs	r2, #32
 8004000:	63da      	str	r2, [r3, #60]	; 0x3c
 8004002:	e00c      	b.n	800401e <HAL_CEC_IRQHandler+0x1aa>
    }
    else if (((itflag & CEC_ISR_ARBLST) == 0U) && ((itflag & (CEC_ISR_TXUDR | CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U))
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800400a:	2b00      	cmp	r3, #0
 800400c:	d107      	bne.n	800401e <HAL_CEC_IRQHandler+0x1aa>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8004014:	2b00      	cmp	r3, #0
 8004016:	d002      	beq.n	800401e <HAL_CEC_IRQHandler+0x1aa>
    {
      /* Set the CEC state ready to be able to start again the process */
      hcec->gState = HAL_CEC_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2220      	movs	r2, #32
 800401c:	639a      	str	r2, [r3, #56]	; 0x38
    }
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->ErrorCallback(hcec);
#else
    /* Error  Call Back */
    HAL_CEC_ErrorCallback(hcec);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f819 	bl	8004056 <HAL_CEC_ErrorCallback>
  }
  else
  {
    /* Nothing todo*/
  }
}
 8004024:	bf00      	nop
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <HAL_CEC_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_TxCpltCallback can be implemented in the user file
   */
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <HAL_CEC_RxCpltCallback>:
  * @param hcec CEC handle
  * @param RxFrameSize Size of frame
  * @retval None
  */
__weak void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec, uint32_t RxFrameSize)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  UNUSED(hcec);
  UNUSED(RxFrameSize);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_RxCpltCallback can be implemented in the user file
   */
}
 800404a:	bf00      	nop
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr

08004056 <HAL_CEC_ErrorCallback>:
  * @brief CEC error callbacks
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec)
{
 8004056:	b480      	push	{r7}
 8004058:	b083      	sub	sp, #12
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_ErrorCallback can be implemented in the user file
   */
}
 800405e:	bf00      	nop
 8004060:	370c      	adds	r7, #12
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
	...

0800406c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800406c:	b480      	push	{r7}
 800406e:	b085      	sub	sp, #20
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800407c:	4b0b      	ldr	r3, [pc, #44]	; (80040ac <__NVIC_SetPriorityGrouping+0x40>)
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004082:	68ba      	ldr	r2, [r7, #8]
 8004084:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004088:	4013      	ands	r3, r2
 800408a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004094:	4b06      	ldr	r3, [pc, #24]	; (80040b0 <__NVIC_SetPriorityGrouping+0x44>)
 8004096:	4313      	orrs	r3, r2
 8004098:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800409a:	4a04      	ldr	r2, [pc, #16]	; (80040ac <__NVIC_SetPriorityGrouping+0x40>)
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	60d3      	str	r3, [r2, #12]
}
 80040a0:	bf00      	nop
 80040a2:	3714      	adds	r7, #20
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	e000ed00 	.word	0xe000ed00
 80040b0:	05fa0000 	.word	0x05fa0000

080040b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040b4:	b480      	push	{r7}
 80040b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040b8:	4b04      	ldr	r3, [pc, #16]	; (80040cc <__NVIC_GetPriorityGrouping+0x18>)
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	0a1b      	lsrs	r3, r3, #8
 80040be:	f003 0307 	and.w	r3, r3, #7
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr
 80040cc:	e000ed00 	.word	0xe000ed00

080040d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	4603      	mov	r3, r0
 80040d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	db0b      	blt.n	80040fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040e2:	79fb      	ldrb	r3, [r7, #7]
 80040e4:	f003 021f 	and.w	r2, r3, #31
 80040e8:	4907      	ldr	r1, [pc, #28]	; (8004108 <__NVIC_EnableIRQ+0x38>)
 80040ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ee:	095b      	lsrs	r3, r3, #5
 80040f0:	2001      	movs	r0, #1
 80040f2:	fa00 f202 	lsl.w	r2, r0, r2
 80040f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80040fa:	bf00      	nop
 80040fc:	370c      	adds	r7, #12
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	e000e100 	.word	0xe000e100

0800410c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	4603      	mov	r3, r0
 8004114:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800411a:	2b00      	cmp	r3, #0
 800411c:	db12      	blt.n	8004144 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800411e:	79fb      	ldrb	r3, [r7, #7]
 8004120:	f003 021f 	and.w	r2, r3, #31
 8004124:	490a      	ldr	r1, [pc, #40]	; (8004150 <__NVIC_DisableIRQ+0x44>)
 8004126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412a:	095b      	lsrs	r3, r3, #5
 800412c:	2001      	movs	r0, #1
 800412e:	fa00 f202 	lsl.w	r2, r0, r2
 8004132:	3320      	adds	r3, #32
 8004134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004138:	f3bf 8f4f 	dsb	sy
}
 800413c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800413e:	f3bf 8f6f 	isb	sy
}
 8004142:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004144:	bf00      	nop
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr
 8004150:	e000e100 	.word	0xe000e100

08004154 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	4603      	mov	r3, r0
 800415c:	6039      	str	r1, [r7, #0]
 800415e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004164:	2b00      	cmp	r3, #0
 8004166:	db0a      	blt.n	800417e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	b2da      	uxtb	r2, r3
 800416c:	490c      	ldr	r1, [pc, #48]	; (80041a0 <__NVIC_SetPriority+0x4c>)
 800416e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004172:	0112      	lsls	r2, r2, #4
 8004174:	b2d2      	uxtb	r2, r2
 8004176:	440b      	add	r3, r1
 8004178:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800417c:	e00a      	b.n	8004194 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	b2da      	uxtb	r2, r3
 8004182:	4908      	ldr	r1, [pc, #32]	; (80041a4 <__NVIC_SetPriority+0x50>)
 8004184:	79fb      	ldrb	r3, [r7, #7]
 8004186:	f003 030f 	and.w	r3, r3, #15
 800418a:	3b04      	subs	r3, #4
 800418c:	0112      	lsls	r2, r2, #4
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	440b      	add	r3, r1
 8004192:	761a      	strb	r2, [r3, #24]
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	e000e100 	.word	0xe000e100
 80041a4:	e000ed00 	.word	0xe000ed00

080041a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b089      	sub	sp, #36	; 0x24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f003 0307 	and.w	r3, r3, #7
 80041ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	f1c3 0307 	rsb	r3, r3, #7
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	bf28      	it	cs
 80041c6:	2304      	movcs	r3, #4
 80041c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	3304      	adds	r3, #4
 80041ce:	2b06      	cmp	r3, #6
 80041d0:	d902      	bls.n	80041d8 <NVIC_EncodePriority+0x30>
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	3b03      	subs	r3, #3
 80041d6:	e000      	b.n	80041da <NVIC_EncodePriority+0x32>
 80041d8:	2300      	movs	r3, #0
 80041da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	fa02 f303 	lsl.w	r3, r2, r3
 80041e6:	43da      	mvns	r2, r3
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	401a      	ands	r2, r3
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	fa01 f303 	lsl.w	r3, r1, r3
 80041fa:	43d9      	mvns	r1, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004200:	4313      	orrs	r3, r2
         );
}
 8004202:	4618      	mov	r0, r3
 8004204:	3724      	adds	r7, #36	; 0x24
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr

0800420e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b082      	sub	sp, #8
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f7ff ff28 	bl	800406c <__NVIC_SetPriorityGrouping>
}
 800421c:	bf00      	nop
 800421e:	3708      	adds	r7, #8
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	4603      	mov	r3, r0
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
 8004230:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004232:	2300      	movs	r3, #0
 8004234:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004236:	f7ff ff3d 	bl	80040b4 <__NVIC_GetPriorityGrouping>
 800423a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	68b9      	ldr	r1, [r7, #8]
 8004240:	6978      	ldr	r0, [r7, #20]
 8004242:	f7ff ffb1 	bl	80041a8 <NVIC_EncodePriority>
 8004246:	4602      	mov	r2, r0
 8004248:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800424c:	4611      	mov	r1, r2
 800424e:	4618      	mov	r0, r3
 8004250:	f7ff ff80 	bl	8004154 <__NVIC_SetPriority>
}
 8004254:	bf00      	nop
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	4603      	mov	r3, r0
 8004264:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800426a:	4618      	mov	r0, r3
 800426c:	f7ff ff30 	bl	80040d0 <__NVIC_EnableIRQ>
}
 8004270:	bf00      	nop
 8004272:	3708      	adds	r7, #8
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004286:	4618      	mov	r0, r3
 8004288:	f7ff ff40 	bl	800410c <__NVIC_DisableIRQ>
}
 800428c:	bf00      	nop
 800428e:	3708      	adds	r7, #8
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80042a0:	f7ff fdb8 	bl	8003e14 <HAL_GetTick>
 80042a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e099      	b.n	80043e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2202      	movs	r2, #2
 80042b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 0201 	bic.w	r2, r2, #1
 80042ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042d0:	e00f      	b.n	80042f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042d2:	f7ff fd9f 	bl	8003e14 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b05      	cmp	r3, #5
 80042de:	d908      	bls.n	80042f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2220      	movs	r2, #32
 80042e4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2203      	movs	r2, #3
 80042ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e078      	b.n	80043e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d1e8      	bne.n	80042d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	4b38      	ldr	r3, [pc, #224]	; (80043ec <HAL_DMA_Init+0x158>)
 800430c:	4013      	ands	r3, r2
 800430e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800431e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800432a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004336:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a1b      	ldr	r3, [r3, #32]
 800433c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	4313      	orrs	r3, r2
 8004342:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004348:	2b04      	cmp	r3, #4
 800434a:	d107      	bne.n	800435c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004354:	4313      	orrs	r3, r2
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	4313      	orrs	r3, r2
 800435a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	f023 0307 	bic.w	r3, r3, #7
 8004372:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	4313      	orrs	r3, r2
 800437c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004382:	2b04      	cmp	r3, #4
 8004384:	d117      	bne.n	80043b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	4313      	orrs	r3, r2
 800438e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00e      	beq.n	80043b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f8bd 	bl	8004518 <DMA_CheckFifoParam>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d008      	beq.n	80043b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2240      	movs	r2, #64	; 0x40
 80043a8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80043b2:	2301      	movs	r3, #1
 80043b4:	e016      	b.n	80043e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f874 	bl	80044ac <DMA_CalcBaseAndBitshift>
 80043c4:	4603      	mov	r3, r0
 80043c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043cc:	223f      	movs	r2, #63	; 0x3f
 80043ce:	409a      	lsls	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3718      	adds	r7, #24
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	e010803f 	.word	0xe010803f

080043f0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e050      	b.n	80044a4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004408:	b2db      	uxtb	r3, r3
 800440a:	2b02      	cmp	r3, #2
 800440c:	d101      	bne.n	8004412 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800440e:	2302      	movs	r3, #2
 8004410:	e048      	b.n	80044a4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0201 	bic.w	r2, r2, #1
 8004420:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2200      	movs	r2, #0
 8004428:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2200      	movs	r2, #0
 8004430:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2200      	movs	r2, #0
 8004438:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2200      	movs	r2, #0
 8004440:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2200      	movs	r2, #0
 8004448:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2221      	movs	r2, #33	; 0x21
 8004450:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f82a 	bl	80044ac <DMA_CalcBaseAndBitshift>
 8004458:	4603      	mov	r3, r0
 800445a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004460:	223f      	movs	r2, #63	; 0x3f
 8004462:	409a      	lsls	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	3b10      	subs	r3, #16
 80044bc:	4a13      	ldr	r2, [pc, #76]	; (800450c <DMA_CalcBaseAndBitshift+0x60>)
 80044be:	fba2 2303 	umull	r2, r3, r2, r3
 80044c2:	091b      	lsrs	r3, r3, #4
 80044c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80044c6:	4a12      	ldr	r2, [pc, #72]	; (8004510 <DMA_CalcBaseAndBitshift+0x64>)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4413      	add	r3, r2
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	461a      	mov	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2b03      	cmp	r3, #3
 80044d8:	d908      	bls.n	80044ec <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	461a      	mov	r2, r3
 80044e0:	4b0c      	ldr	r3, [pc, #48]	; (8004514 <DMA_CalcBaseAndBitshift+0x68>)
 80044e2:	4013      	ands	r3, r2
 80044e4:	1d1a      	adds	r2, r3, #4
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	659a      	str	r2, [r3, #88]	; 0x58
 80044ea:	e006      	b.n	80044fa <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	461a      	mov	r2, r3
 80044f2:	4b08      	ldr	r3, [pc, #32]	; (8004514 <DMA_CalcBaseAndBitshift+0x68>)
 80044f4:	4013      	ands	r3, r2
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3714      	adds	r7, #20
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	aaaaaaab 	.word	0xaaaaaaab
 8004510:	08010144 	.word	0x08010144
 8004514:	fffffc00 	.word	0xfffffc00

08004518 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004520:	2300      	movs	r3, #0
 8004522:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004528:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d11f      	bne.n	8004572 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	2b03      	cmp	r3, #3
 8004536:	d856      	bhi.n	80045e6 <DMA_CheckFifoParam+0xce>
 8004538:	a201      	add	r2, pc, #4	; (adr r2, 8004540 <DMA_CheckFifoParam+0x28>)
 800453a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800453e:	bf00      	nop
 8004540:	08004551 	.word	0x08004551
 8004544:	08004563 	.word	0x08004563
 8004548:	08004551 	.word	0x08004551
 800454c:	080045e7 	.word	0x080045e7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004554:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d046      	beq.n	80045ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004560:	e043      	b.n	80045ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004566:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800456a:	d140      	bne.n	80045ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004570:	e03d      	b.n	80045ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800457a:	d121      	bne.n	80045c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	2b03      	cmp	r3, #3
 8004580:	d837      	bhi.n	80045f2 <DMA_CheckFifoParam+0xda>
 8004582:	a201      	add	r2, pc, #4	; (adr r2, 8004588 <DMA_CheckFifoParam+0x70>)
 8004584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004588:	08004599 	.word	0x08004599
 800458c:	0800459f 	.word	0x0800459f
 8004590:	08004599 	.word	0x08004599
 8004594:	080045b1 	.word	0x080045b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	73fb      	strb	r3, [r7, #15]
      break;
 800459c:	e030      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d025      	beq.n	80045f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045ae:	e022      	b.n	80045f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045b8:	d11f      	bne.n	80045fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80045be:	e01c      	b.n	80045fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d903      	bls.n	80045ce <DMA_CheckFifoParam+0xb6>
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	2b03      	cmp	r3, #3
 80045ca:	d003      	beq.n	80045d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045cc:	e018      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	73fb      	strb	r3, [r7, #15]
      break;
 80045d2:	e015      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d00e      	beq.n	80045fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	73fb      	strb	r3, [r7, #15]
      break;
 80045e4:	e00b      	b.n	80045fe <DMA_CheckFifoParam+0xe6>
      break;
 80045e6:	bf00      	nop
 80045e8:	e00a      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;
 80045ea:	bf00      	nop
 80045ec:	e008      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;
 80045ee:	bf00      	nop
 80045f0:	e006      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;
 80045f2:	bf00      	nop
 80045f4:	e004      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;
 80045f6:	bf00      	nop
 80045f8:	e002      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;   
 80045fa:	bf00      	nop
 80045fc:	e000      	b.n	8004600 <DMA_CheckFifoParam+0xe8>
      break;
 80045fe:	bf00      	nop
    }
  } 
  
  return status; 
 8004600:	7bfb      	ldrb	r3, [r7, #15]
}
 8004602:	4618      	mov	r0, r3
 8004604:	3714      	adds	r7, #20
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop

08004610 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d101      	bne.n	8004622 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e049      	b.n	80046b6 <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d106      	bne.n	800463c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7fd f8bc 	bl	80017b4 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	430a      	orrs	r2, r1
 8004658:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004660:	f023 0107 	bic.w	r1, r3, #7
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689a      	ldr	r2, [r3, #8]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	430a      	orrs	r2, r1
 800466e:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004676:	4b12      	ldr	r3, [pc, #72]	; (80046c0 <HAL_DMA2D_Init+0xb0>)
 8004678:	4013      	ands	r3, r2
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	68d1      	ldr	r1, [r2, #12]
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	6812      	ldr	r2, [r2, #0]
 8004682:	430b      	orrs	r3, r1
 8004684:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800468c:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	051a      	lsls	r2, r3, #20
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	055b      	lsls	r3, r3, #21
 800469c:	431a      	orrs	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	635a      	str	r2, [r3, #52]	; 0x34
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	ffffc000 	.word	0xffffc000

080046c4 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af02      	add	r7, sp, #8
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
 80046d0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <HAL_DMA2D_Start+0x1c>
 80046dc:	2302      	movs	r3, #2
 80046de:	e018      	b.n	8004712 <HAL_DMA2D_Start+0x4e>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	9300      	str	r3, [sp, #0]
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	68b9      	ldr	r1, [r7, #8]
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 faa4 	bl	8004c48 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f042 0201 	orr.w	r2, r2, #1
 800470e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3710      	adds	r7, #16
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}

0800471a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800471a:	b580      	push	{r7, lr}
 800471c:	b086      	sub	sp, #24
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
 8004722:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004724:	2300      	movs	r3, #0
 8004726:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	2b00      	cmp	r3, #0
 8004734:	d056      	beq.n	80047e4 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004736:	f7ff fb6d 	bl	8003e14 <HAL_GetTick>
 800473a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800473c:	e04b      	b.n	80047d6 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800474c:	2b00      	cmp	r3, #0
 800474e:	d023      	beq.n	8004798 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f003 0320 	and.w	r3, r3, #32
 8004756:	2b00      	cmp	r3, #0
 8004758:	d005      	beq.n	8004766 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800475e:	f043 0202 	orr.w	r2, r3, #2
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d005      	beq.n	800477c <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004774:	f043 0201 	orr.w	r2, r3, #1
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2221      	movs	r2, #33	; 0x21
 8004782:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2204      	movs	r2, #4
 8004788:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e0a5      	b.n	80048e4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800479e:	d01a      	beq.n	80047d6 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047a0:	f7ff fb38 	bl	8003e14 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d302      	bcc.n	80047b6 <HAL_DMA2D_PollForTransfer+0x9c>
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d10f      	bne.n	80047d6 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ba:	f043 0220 	orr.w	r2, r3, #32
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2203      	movs	r2, #3
 80047c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e086      	b.n	80048e4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0ac      	beq.n	800473e <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	69db      	ldr	r3, [r3, #28]
 80047ea:	f003 0320 	and.w	r3, r3, #32
 80047ee:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f6:	f003 0320 	and.w	r3, r3, #32
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d061      	beq.n	80048ca <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004806:	f7ff fb05 	bl	8003e14 <HAL_GetTick>
 800480a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800480c:	e056      	b.n	80048bc <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800481c:	2b00      	cmp	r3, #0
 800481e:	d02e      	beq.n	800487e <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f003 0308 	and.w	r3, r3, #8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d005      	beq.n	8004836 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800482e:	f043 0204 	orr.w	r2, r3, #4
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f003 0320 	and.w	r3, r3, #32
 800483c:	2b00      	cmp	r3, #0
 800483e:	d005      	beq.n	800484c <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004844:	f043 0202 	orr.w	r2, r3, #2
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f003 0301 	and.w	r3, r3, #1
 8004852:	2b00      	cmp	r3, #0
 8004854:	d005      	beq.n	8004862 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800485a:	f043 0201 	orr.w	r2, r3, #1
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2229      	movs	r2, #41	; 0x29
 8004868:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2204      	movs	r2, #4
 800486e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e032      	b.n	80048e4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004884:	d01a      	beq.n	80048bc <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004886:	f7ff fac5 	bl	8003e14 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	683a      	ldr	r2, [r7, #0]
 8004892:	429a      	cmp	r2, r3
 8004894:	d302      	bcc.n	800489c <HAL_DMA2D_PollForTransfer+0x182>
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10f      	bne.n	80048bc <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048a0:	f043 0220 	orr.w	r2, r3, #32
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2203      	movs	r2, #3
 80048ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e013      	b.n	80048e4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f003 0310 	and.w	r3, r3, #16
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d0a1      	beq.n	800480e <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2212      	movs	r2, #18
 80048d0:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3718      	adds	r7, #24
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d026      	beq.n	800495c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004914:	2b00      	cmp	r3, #0
 8004916:	d021      	beq.n	800495c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004926:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800492c:	f043 0201 	orr.w	r2, r3, #1
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2201      	movs	r2, #1
 800493a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2204      	movs	r2, #4
 8004940:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	69db      	ldr	r3, [r3, #28]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d003      	beq.n	800495c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	69db      	ldr	r3, [r3, #28]
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f003 0320 	and.w	r3, r3, #32
 8004962:	2b00      	cmp	r3, #0
 8004964:	d026      	beq.n	80049b4 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d021      	beq.n	80049b4 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800497e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2220      	movs	r2, #32
 8004986:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800498c:	f043 0202 	orr.w	r2, r3, #2
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2204      	movs	r2, #4
 8004998:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	69db      	ldr	r3, [r3, #28]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d003      	beq.n	80049b4 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	69db      	ldr	r3, [r3, #28]
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f003 0308 	and.w	r3, r3, #8
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d026      	beq.n	8004a0c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d021      	beq.n	8004a0c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049d6:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2208      	movs	r2, #8
 80049de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e4:	f043 0204 	orr.w	r2, r3, #4
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2204      	movs	r2, #4
 80049f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	69db      	ldr	r3, [r3, #28]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d003      	beq.n	8004a0c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	69db      	ldr	r3, [r3, #28]
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f003 0304 	and.w	r3, r3, #4
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d013      	beq.n	8004a3e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00e      	beq.n	8004a3e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a2e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2204      	movs	r2, #4
 8004a36:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f853 	bl	8004ae4 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d024      	beq.n	8004a92 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d01f      	beq.n	8004a92 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a60:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	2202      	movs	r2, #2
 8004a68:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferCpltCallback != NULL)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f003 0310 	and.w	r3, r3, #16
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d01f      	beq.n	8004adc <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d01a      	beq.n	8004adc <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004ab4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2210      	movs	r2, #16
 8004abc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f80e 	bl	8004af8 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8004adc:	bf00      	nop
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b087      	sub	sp, #28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d101      	bne.n	8004b2c <HAL_DMA2D_ConfigLayer+0x20>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e084      	b.n	8004c36 <HAL_DMA2D_ConfigLayer+0x12a>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	4413      	add	r3, r2
 8004b44:	00db      	lsls	r3, r3, #3
 8004b46:	3320      	adds	r3, #32
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	685a      	ldr	r2, [r3, #4]
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	041b      	lsls	r3, r3, #16
 8004b58:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004b60:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	695b      	ldr	r3, [r3, #20]
 8004b66:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8004b6c:	4b35      	ldr	r3, [pc, #212]	; (8004c44 <HAL_DMA2D_ConfigLayer+0x138>)
 8004b6e:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	2b0a      	cmp	r3, #10
 8004b76:	d003      	beq.n	8004b80 <HAL_DMA2D_ConfigLayer+0x74>
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	2b09      	cmp	r3, #9
 8004b7e:	d107      	bne.n	8004b90 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]
 8004b8e:	e005      	b.n	8004b9c <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	061b      	lsls	r3, r3, #24
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d120      	bne.n	8004be4 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	43db      	mvns	r3, r3
 8004bac:	ea02 0103 	and.w	r1, r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	430a      	orrs	r2, r1
 8004bb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	6812      	ldr	r2, [r2, #0]
 8004bc2:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	2b0a      	cmp	r3, #10
 8004bca:	d003      	beq.n	8004bd4 <HAL_DMA2D_ConfigLayer+0xc8>
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	2b09      	cmp	r3, #9
 8004bd2:	d127      	bne.n	8004c24 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	68da      	ldr	r2, [r3, #12]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004be0:	629a      	str	r2, [r3, #40]	; 0x28
 8004be2:	e01f      	b.n	8004c24 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	69da      	ldr	r2, [r3, #28]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	43db      	mvns	r3, r3
 8004bee:	ea02 0103 	and.w	r1, r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	6812      	ldr	r2, [r2, #0]
 8004c04:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	2b0a      	cmp	r3, #10
 8004c0c:	d003      	beq.n	8004c16 <HAL_DMA2D_ConfigLayer+0x10a>
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2b09      	cmp	r3, #9
 8004c14:	d106      	bne.n	8004c24 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	68da      	ldr	r2, [r3, #12]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004c22:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	371c      	adds	r7, #28
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	ff33000f 	.word	0xff33000f

08004c48 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b08b      	sub	sp, #44	; 0x2c
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
 8004c54:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	041a      	lsls	r2, r3, #16
 8004c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c66:	431a      	orrs	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c80:	d174      	bne.n	8004d6c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004c88:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004c90:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004c98:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d108      	bne.n	8004cba <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8004ca8:	69ba      	ldr	r2, [r7, #24]
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	431a      	orrs	r2, r3
 8004cae:	6a3b      	ldr	r3, [r7, #32]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8004cb8:	e053      	b.n	8004d62 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d106      	bne.n	8004cd0 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004cc2:	69ba      	ldr	r2, [r7, #24]
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	697a      	ldr	r2, [r7, #20]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8004cce:	e048      	b.n	8004d62 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d111      	bne.n	8004cfc <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	0cdb      	lsrs	r3, r3, #19
 8004cdc:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	0a9b      	lsrs	r3, r3, #10
 8004ce2:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	08db      	lsrs	r3, r3, #3
 8004ce8:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	015a      	lsls	r2, r3, #5
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	02db      	lsls	r3, r3, #11
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cfa:	e032      	b.n	8004d62 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	2b03      	cmp	r3, #3
 8004d02:	d117      	bne.n	8004d34 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004d04:	6a3b      	ldr	r3, [r7, #32]
 8004d06:	0fdb      	lsrs	r3, r3, #31
 8004d08:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	0cdb      	lsrs	r3, r3, #19
 8004d0e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	0adb      	lsrs	r3, r3, #11
 8004d14:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	08db      	lsrs	r3, r3, #3
 8004d1a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	015a      	lsls	r2, r3, #5
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	029b      	lsls	r3, r3, #10
 8004d24:	431a      	orrs	r2, r3
 8004d26:	6a3b      	ldr	r3, [r7, #32]
 8004d28:	03db      	lsls	r3, r3, #15
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	627b      	str	r3, [r7, #36]	; 0x24
 8004d32:	e016      	b.n	8004d62 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004d34:	6a3b      	ldr	r3, [r7, #32]
 8004d36:	0f1b      	lsrs	r3, r3, #28
 8004d38:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	0d1b      	lsrs	r3, r3, #20
 8004d3e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	0b1b      	lsrs	r3, r3, #12
 8004d44:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	091b      	lsrs	r3, r3, #4
 8004d4a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	011a      	lsls	r2, r3, #4
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	021b      	lsls	r3, r3, #8
 8004d54:	431a      	orrs	r2, r3
 8004d56:	6a3b      	ldr	r3, [r7, #32]
 8004d58:	031b      	lsls	r3, r3, #12
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d68:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004d6a:	e003      	b.n	8004d74 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	68ba      	ldr	r2, [r7, #8]
 8004d72:	60da      	str	r2, [r3, #12]
}
 8004d74:	bf00      	nop
 8004d76:	372c      	adds	r7, #44	; 0x2c
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	607a      	str	r2, [r7, #4]
 8004d8c:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	019a      	lsls	r2, r3, #6
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	431a      	orrs	r2, r3
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	021b      	lsls	r3, r3, #8
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	041b      	lsls	r3, r3, #16
 8004da0:	431a      	orrs	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8004da6:	bf00      	nop
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b086      	sub	sp, #24
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	607a      	str	r2, [r7, #4]
 8004dbe:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8004dc0:	f7ff f828 	bl	8003e14 <HAL_GetTick>
 8004dc4:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004dc6:	e009      	b.n	8004ddc <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004dc8:	f7ff f824 	bl	8003e14 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004dd6:	d901      	bls.n	8004ddc <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e015      	b.n	8004e08 <DSI_ShortWrite+0x56>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0ee      	beq.n	8004dc8 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	019a      	lsls	r2, r3, #6
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	431a      	orrs	r2, r3
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	021b      	lsls	r3, r3, #8
 8004df6:	ea42 0103 	orr.w	r1, r2, r3
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	041a      	lsls	r2, r3, #16
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3718      	adds	r7, #24
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b088      	sub	sp, #32
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d101      	bne.n	8004e24 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e109      	b.n	8005038 <HAL_DSI_Init+0x228>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	7c5b      	ldrb	r3, [r3, #17]
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d102      	bne.n	8004e34 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7fc fce6 	bl	8001800 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2203      	movs	r2, #3
 8004e38:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	613b      	str	r3, [r7, #16]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004e4e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004e5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e5e:	613b      	str	r3, [r7, #16]
 8004e60:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e62:	f7fe ffd7 	bl	8003e14 <HAL_GetTick>
 8004e66:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8004e68:	e009      	b.n	8004e7e <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004e6a:	f7fe ffd3 	bl	8003e14 <HAL_GetTick>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	1ad3      	subs	r3, r2, r3
 8004e74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e78:	d901      	bls.n	8004e7e <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e0dc      	b.n	8005038 <HAL_DSI_Init+0x228>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8004e86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d0ed      	beq.n	8004e6a <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	4b69      	ldr	r3, [pc, #420]	; (8005040 <HAL_DSI_Init+0x230>)
 8004e9c:	400b      	ands	r3, r1
 8004e9e:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004eb6:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8004ebe:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8004eca:	2300      	movs	r3, #0
 8004ecc:	60fb      	str	r3, [r7, #12]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f042 0201 	orr.w	r2, r2, #1
 8004ede:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	60fb      	str	r3, [r7, #12]
 8004ef0:	68fb      	ldr	r3, [r7, #12]

  /* Requires min of 400us delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 8004ef2:	2001      	movs	r0, #1
 8004ef4:	f7fe ff9a 	bl	8003e2c <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ef8:	f7fe ff8c 	bl	8003e14 <HAL_GetTick>
 8004efc:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8004efe:	e009      	b.n	8004f14 <HAL_DSI_Init+0x104>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004f00:	f7fe ff88 	bl	8003e14 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f0e:	d901      	bls.n	8004f14 <HAL_DSI_Init+0x104>
    {
      return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e091      	b.n	8005038 <HAL_DSI_Init+0x228>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8004f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d0ed      	beq.n	8004f00 <HAL_DSI_Init+0xf0>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f042 0206 	orr.w	r2, r2, #6
 8004f34:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f022 0203 	bic.w	r2, r2, #3
 8004f48:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f042 0201 	orr.w	r2, r2, #1
 8004f62:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f022 0203 	bic.w	r2, r2, #3
 8004f76:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68da      	ldr	r2, [r3, #12]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689a      	ldr	r2, [r3, #8]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004f9e:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	6899      	ldr	r1, [r3, #8]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	689a      	ldr	r2, [r3, #8]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d002      	beq.n	8004fc0 <HAL_DSI_Init+0x1b0>
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	e000      	b.n	8004fc2 <HAL_DSI_Init+0x1b2>
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	4a1f      	ldr	r2, [pc, #124]	; (8005044 <HAL_DSI_Init+0x234>)
 8004fc8:	fb03 f202 	mul.w	r2, r3, r2
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f003 0303 	and.w	r3, r3, #3
 8004fd4:	409a      	lsls	r2, r3
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8004fde:	fb01 f303 	mul.w	r3, r1, r3
 8004fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fe6:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004ff8:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	430a      	orrs	r2, r1
 800500c:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2200      	movs	r2, #0
 8005016:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2200      	movs	r2, #0
 8005020:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	3720      	adds	r7, #32
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	fffc8603 	.word	0xfffc8603
 8005044:	003d0900 	.word	0x003d0900

08005048 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e066      	b.n	8005128 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2203      	movs	r2, #3
 800505e:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 8005060:	2300      	movs	r3, #0
 8005062:	617b      	str	r3, [r7, #20]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f022 0208 	bic.w	r2, r2, #8
 8005074:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005080:	f003 0308 	and.w	r3, r3, #8
 8005084:	617b      	str	r3, [r7, #20]
 8005086:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 8005088:	2300      	movs	r3, #0
 800508a:	613b      	str	r3, [r7, #16]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	685a      	ldr	r2, [r3, #4]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f022 0201 	bic.w	r2, r2, #1
 800509a:	605a      	str	r2, [r3, #4]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	613b      	str	r3, [r7, #16]
 80050a8:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f022 0206 	bic.w	r2, r2, #6
 80050ba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 80050be:	2300      	movs	r3, #0
 80050c0:	60fb      	str	r3, [r7, #12]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f022 0201 	bic.w	r2, r2, #1
 80050d2:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80050de:	f003 0301 	and.w	r3, r3, #1
 80050e2:	60fb      	str	r3, [r7, #12]
 80050e4:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 80050e6:	2300      	movs	r3, #0
 80050e8:	60bb      	str	r3, [r7, #8]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80050fa:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8005106:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800510a:	60bb      	str	r3, [r7, #8]
 800510c:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7fc fbc2 	bl	8001898 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3718      	adds	r7, #24
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_DSI_IRQHandler>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t ErrorStatus0;
  uint32_t ErrorStatus1;

  /* Tearing Effect Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00f      	beq.n	8005168 <HAL_DSI_IRQHandler+0x38>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != 0U)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	2b00      	cmp	r3, #0
 8005156:	d007      	beq.n	8005168 <HAL_DSI_IRQHandler+0x38>
    {
      /* Clear the Tearing Effect Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2201      	movs	r2, #1
 800515e:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Tearing Effect callback */
      hdsi->TearingEffectCallback(hdsi);
#else
      /*Call legacy Tearing Effect callback*/
      HAL_DSI_TearingEffectCallback(hdsi);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 f8ad 	bl	80052c2 <HAL_DSI_TearingEffectCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* End of Refresh Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != 0U)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00f      	beq.n	8005198 <HAL_DSI_IRQHandler+0x68>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != 0U)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8005180:	f003 0302 	and.w	r3, r3, #2
 8005184:	2b00      	cmp	r3, #0
 8005186:	d007      	beq.n	8005198 <HAL_DSI_IRQHandler+0x68>
    {
      /* Clear the End of Refresh Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2202      	movs	r2, #2
 800518e:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered End of refresh callback */
      hdsi->EndOfRefreshCallback(hdsi);
#else
      /*Call Legacy End of refresh callback */
      HAL_DSI_EndOfRefreshCallback(hdsi);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 f89f 	bl	80052d6 <HAL_DSI_EndOfRefreshCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* Error Interrupts management ***********************************************/
  if (hdsi->ErrorMsk != 0U)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 808c 	beq.w	80052ba <HAL_DSI_IRQHandler+0x18a>
  {
    ErrorStatus0 = hdsi->Instance->ISR[0U];
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80051aa:	60fb      	str	r3, [r7, #12]
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	4013      	ands	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]
    ErrorStatus1 = hdsi->Instance->ISR[1U];
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80051c2:	60bb      	str	r3, [r7, #8]
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80051cc:	68ba      	ldr	r2, [r7, #8]
 80051ce:	4013      	ands	r3, r2
 80051d0:	60bb      	str	r3, [r7, #8]

    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d005      	beq.n	80051e6 <HAL_DSI_IRQHandler+0xb6>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	f043 0201 	orr.w	r2, r3, #1
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus0 & DSI_ERROR_PHY_MASK) != 0U)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d005      	beq.n	80051fc <HAL_DSI_IRQHandler+0xcc>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	f043 0202 	orr.w	r2, r3, #2
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_TX_MASK) != 0U)
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b00      	cmp	r3, #0
 8005204:	d005      	beq.n	8005212 <HAL_DSI_IRQHandler+0xe2>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	f043 0204 	orr.w	r2, r3, #4
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_RX_MASK) != 0U)
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d005      	beq.n	8005228 <HAL_DSI_IRQHandler+0xf8>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	f043 0208 	orr.w	r2, r3, #8
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_ECC_MASK) != 0U)
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	f003 030c 	and.w	r3, r3, #12
 800522e:	2b00      	cmp	r3, #0
 8005230:	d005      	beq.n	800523e <HAL_DSI_IRQHandler+0x10e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	695b      	ldr	r3, [r3, #20]
 8005236:	f043 0210 	orr.w	r2, r3, #16
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_CRC_MASK) != 0U)
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	f003 0310 	and.w	r3, r3, #16
 8005244:	2b00      	cmp	r3, #0
 8005246:	d005      	beq.n	8005254 <HAL_DSI_IRQHandler+0x124>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	695b      	ldr	r3, [r3, #20]
 800524c:	f043 0220 	orr.w	r2, r3, #32
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_PSE_MASK) != 0U)
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	f003 0320 	and.w	r3, r3, #32
 800525a:	2b00      	cmp	r3, #0
 800525c:	d005      	beq.n	800526a <HAL_DSI_IRQHandler+0x13a>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_EOT_MASK) != 0U)
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005270:	2b00      	cmp	r3, #0
 8005272:	d005      	beq.n	8005280 <HAL_DSI_IRQHandler+0x150>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_OVF_MASK) != 0U)
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005286:	2b00      	cmp	r3, #0
 8005288:	d005      	beq.n	8005296 <HAL_DSI_IRQHandler+0x166>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_GEN_MASK) != 0U)
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 800529c:	2b00      	cmp	r3, #0
 800529e:	d005      	beq.n	80052ac <HAL_DSI_IRQHandler+0x17c>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	615a      	str	r2, [r3, #20]
    }

    /* Check only selected errors */
    if (hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	695b      	ldr	r3, [r3, #20]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d002      	beq.n	80052ba <HAL_DSI_IRQHandler+0x18a>
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Error callback */
      hdsi->ErrorCallback(hdsi);
#else
      /*Call Legacy Error callback */
      HAL_DSI_ErrorCallback(hdsi);
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f000 f818 	bl	80052ea <HAL_DSI_ErrorCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }
}
 80052ba:	bf00      	nop
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}

080052c2 <HAL_DSI_TearingEffectCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_TearingEffectCallback(DSI_HandleTypeDef *hdsi)
{
 80052c2:	b480      	push	{r7}
 80052c4:	b083      	sub	sp, #12
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_TearingEffectCallback could be implemented in the user file
   */
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr

080052d6 <HAL_DSI_EndOfRefreshCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_EndOfRefreshCallback(DSI_HandleTypeDef *hdsi)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b083      	sub	sp, #12
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_EndOfRefreshCallback could be implemented in the user file
   */
}
 80052de:	bf00      	nop
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <HAL_DSI_ErrorCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_ErrorCallback(DSI_HandleTypeDef *hdsi)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b083      	sub	sp, #12
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_ErrorCallback could be implemented in the user file
   */
}
 80052f2:	bf00      	nop
 80052f4:	370c      	adds	r7, #12
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
	...

08005300 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	7c1b      	ldrb	r3, [r3, #16]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d101      	bne.n	8005316 <HAL_DSI_ConfigVideoMode+0x16>
 8005312:	2302      	movs	r3, #2
 8005314:	e1ee      	b.n	80056f4 <HAL_DSI_ConfigVideoMode+0x3f4>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f022 0201 	bic.w	r2, r2, #1
 800532a:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 0201 	bic.w	r2, r2, #1
 800533c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0203 	bic.w	r2, r2, #3
 800534e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	68da      	ldr	r2, [r3, #12]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	4b8b      	ldr	r3, [pc, #556]	; (800559c <HAL_DSI_ConfigVideoMode+0x29c>)
 800536e:	400b      	ands	r3, r1
 8005370:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	691a      	ldr	r2, [r3, #16]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	430a      	orrs	r2, r1
 8005382:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	4b84      	ldr	r3, [pc, #528]	; (80055a0 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8005390:	400b      	ands	r3, r1
 8005392:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	695a      	ldr	r2, [r3, #20]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	4b7b      	ldr	r3, [pc, #492]	; (80055a0 <HAL_DSI_ConfigVideoMode+0x2a0>)
 80053b2:	400b      	ands	r3, r1
 80053b4:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	699a      	ldr	r2, [r3, #24]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	68da      	ldr	r2, [r3, #12]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f022 0203 	bic.w	r2, r2, #3
 80053d6:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68d9      	ldr	r1, [r3, #12]
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	695a      	ldr	r2, [r3, #20]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f022 0207 	bic.w	r2, r2, #7
 80053f8:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	6959      	ldr	r1, [r3, #20]
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	431a      	orrs	r2, r3
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	69db      	ldr	r3, [r3, #28]
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	691a      	ldr	r2, [r3, #16]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f022 020f 	bic.w	r2, r2, #15
 8005426:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	6919      	ldr	r1, [r3, #16]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685a      	ldr	r2, [r3, #4]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	430a      	orrs	r2, r1
 8005438:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f022 020e 	bic.w	r2, r2, #14
 800544a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	005a      	lsls	r2, r3, #1
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	2b03      	cmp	r3, #3
 800546c:	d110      	bne.n	8005490 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	691a      	ldr	r2, [r3, #16]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800547c:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	6919      	ldr	r1, [r3, #16]
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	689a      	ldr	r2, [r3, #8]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	430a      	orrs	r2, r1
 800548e:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	4b42      	ldr	r3, [pc, #264]	; (80055a4 <HAL_DSI_ConfigVideoMode+0x2a4>)
 800549c:	400b      	ands	r3, r1
 800549e:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	430a      	orrs	r2, r1
 80054b0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	4b39      	ldr	r3, [pc, #228]	; (80055a4 <HAL_DSI_ConfigVideoMode+0x2a4>)
 80054be:	400b      	ands	r3, r1
 80054c0:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	430a      	orrs	r2, r1
 80054d2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	4b32      	ldr	r3, [pc, #200]	; (80055a8 <HAL_DSI_ConfigVideoMode+0x2a8>)
 80054e0:	400b      	ands	r3, r1
 80054e2:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	430a      	orrs	r2, r1
 80054f4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	4b2a      	ldr	r3, [pc, #168]	; (80055ac <HAL_DSI_ConfigVideoMode+0x2ac>)
 8005502:	400b      	ands	r3, r1
 8005504:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	430a      	orrs	r2, r1
 8005516:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	4b22      	ldr	r3, [pc, #136]	; (80055ac <HAL_DSI_ConfigVideoMode+0x2ac>)
 8005524:	400b      	ands	r3, r1
 8005526:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	430a      	orrs	r2, r1
 8005538:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	4b19      	ldr	r3, [pc, #100]	; (80055ac <HAL_DSI_ConfigVideoMode+0x2ac>)
 8005546:	400b      	ands	r3, r1
 8005548:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	430a      	orrs	r2, r1
 800555a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	4b0d      	ldr	r3, [pc, #52]	; (800559c <HAL_DSI_ConfigVideoMode+0x29c>)
 8005568:	400b      	ands	r3, r1
 800556a:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	430a      	orrs	r2, r1
 800557c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800558c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005598:	e00a      	b.n	80055b0 <HAL_DSI_ConfigVideoMode+0x2b0>
 800559a:	bf00      	nop
 800559c:	ffffc000 	.word	0xffffc000
 80055a0:	ffffe000 	.word	0xffffe000
 80055a4:	fffff000 	.word	0xfffff000
 80055a8:	ffff8000 	.word	0xffff8000
 80055ac:	fffffc00 	.word	0xfffffc00
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	430a      	orrs	r2, r1
 80055b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	699a      	ldr	r2, [r3, #24]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 80055c6:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	6999      	ldr	r1, [r3, #24]
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055d2:	041a      	lsls	r2, r3, #16
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	430a      	orrs	r2, r1
 80055da:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	699a      	ldr	r2, [r3, #24]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80055ea:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	6999      	ldr	r1, [r3, #24]
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	430a      	orrs	r2, r1
 80055fc:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800560c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	430a      	orrs	r2, r1
 800561e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800562e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005650:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	430a      	orrs	r2, r1
 8005662:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005672:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	430a      	orrs	r2, r1
 8005684:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005694:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	430a      	orrs	r2, r1
 80056a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056b6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	430a      	orrs	r2, r1
 80056c8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80056d8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	430a      	orrs	r2, r1
 80056ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8005700:	b480      	push	{r7}
 8005702:	b085      	sub	sp, #20
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	7c1b      	ldrb	r3, [r3, #16]
 800570c:	2b01      	cmp	r3, #1
 800570e:	d101      	bne.n	8005714 <HAL_DSI_Start+0x14>
 8005710:	2302      	movs	r3, #2
 8005712:	e02b      	b.n	800576c <HAL_DSI_Start+0x6c>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 800571a:	2300      	movs	r3, #0
 800571c:	60fb      	str	r3, [r7, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	685a      	ldr	r2, [r3, #4]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f042 0201 	orr.w	r2, r2, #1
 800572c:	605a      	str	r2, [r3, #4]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	60fb      	str	r3, [r7, #12]
 800573a:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 800573c:	2300      	movs	r3, #0
 800573e:	60bb      	str	r3, [r7, #8]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f042 0208 	orr.w	r2, r2, #8
 8005750:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800575c:	f003 0308 	and.w	r3, r3, #8
 8005760:	60bb      	str	r3, [r7, #8]
 8005762:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2200      	movs	r2, #0
 8005768:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3714      	adds	r7, #20
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b088      	sub	sp, #32
 800577c:	af02      	add	r7, sp, #8
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
 8005784:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	7c1b      	ldrb	r3, [r3, #16]
 800578a:	2b01      	cmp	r3, #1
 800578c:	d101      	bne.n	8005792 <HAL_DSI_ShortWrite+0x1a>
 800578e:	2302      	movs	r3, #2
 8005790:	e010      	b.n	80057b4 <HAL_DSI_ShortWrite+0x3c>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2201      	movs	r2, #1
 8005796:	741a      	strb	r2, [r3, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8005798:	6a3b      	ldr	r3, [r7, #32]
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	68b9      	ldr	r1, [r7, #8]
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f7ff fb05 	bl	8004db2 <DSI_ShortWrite>
 80057a8:	4603      	mov	r3, r0
 80057aa:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	741a      	strb	r2, [r3, #16]

  return status;
 80057b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3718      	adds	r7, #24
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}

080057bc <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b08c      	sub	sp, #48	; 0x30
 80057c0:	af02      	add	r7, sp, #8
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
 80057c8:	603b      	str	r3, [r7, #0]
  uint32_t uicounter;
  uint32_t nbBytes;
  uint32_t count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 80057ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057cc:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	7c1b      	ldrb	r3, [r3, #16]
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d101      	bne.n	80057da <HAL_DSI_LongWrite+0x1e>
 80057d6:	2302      	movs	r3, #2
 80057d8:	e084      	b.n	80058e4 <HAL_DSI_LongWrite+0x128>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2201      	movs	r2, #1
 80057de:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 80057e0:	f7fe fb18 	bl	8003e14 <HAL_GetTick>
 80057e4:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 80057e6:	e00c      	b.n	8005802 <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80057e8:	f7fe fb14 	bl	8003e14 <HAL_GetTick>
 80057ec:	4602      	mov	r2, r0
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057f6:	d904      	bls.n	8005802 <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e070      	b.n	80058e4 <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	d0eb      	beq.n	80057e8 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8005810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005812:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	2b03      	cmp	r3, #3
 8005818:	bf28      	it	cs
 800581a:	2303      	movcs	r3, #3
 800581c:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 800581e:	2300      	movs	r3, #0
 8005820:	623b      	str	r3, [r7, #32]
 8005822:	e00f      	b.n	8005844 <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8005824:	69ba      	ldr	r2, [r7, #24]
 8005826:	6a3b      	ldr	r3, [r7, #32]
 8005828:	4413      	add	r3, r2
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	461a      	mov	r2, r3
 800582e:	6a3b      	ldr	r3, [r7, #32]
 8005830:	3301      	adds	r3, #1
 8005832:	00db      	lsls	r3, r3, #3
 8005834:	fa02 f303 	lsl.w	r3, r2, r3
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	4313      	orrs	r3, r2
 800583c:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 800583e:	6a3b      	ldr	r3, [r7, #32]
 8005840:	3301      	adds	r3, #1
 8005842:	623b      	str	r3, [r7, #32]
 8005844:	6a3a      	ldr	r2, [r7, #32]
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	429a      	cmp	r2, r3
 800584a:	d3eb      	bcc.n	8005824 <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	69fa      	ldr	r2, [r7, #28]
 8005852:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8005854:	683a      	ldr	r2, [r7, #0]
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 800585c:	69ba      	ldr	r2, [r7, #24]
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	4413      	add	r3, r2
 8005862:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8005864:	e028      	b.n	80058b8 <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8005866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005868:	2b04      	cmp	r3, #4
 800586a:	bf28      	it	cs
 800586c:	2304      	movcs	r3, #4
 800586e:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8005870:	2300      	movs	r3, #0
 8005872:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8005874:	2300      	movs	r3, #0
 8005876:	623b      	str	r3, [r7, #32]
 8005878:	e00e      	b.n	8005898 <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	6a3b      	ldr	r3, [r7, #32]
 800587e:	4413      	add	r3, r2
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	461a      	mov	r2, r3
 8005884:	6a3b      	ldr	r3, [r7, #32]
 8005886:	00db      	lsls	r3, r3, #3
 8005888:	fa02 f303 	lsl.w	r3, r2, r3
 800588c:	69fa      	ldr	r2, [r7, #28]
 800588e:	4313      	orrs	r3, r2
 8005890:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	3301      	adds	r3, #1
 8005896:	623b      	str	r3, [r7, #32]
 8005898:	6a3a      	ldr	r2, [r7, #32]
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	429a      	cmp	r2, r3
 800589e:	d3ec      	bcc.n	800587a <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	69fa      	ldr	r2, [r7, #28]
 80058a6:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 80058a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 80058b0:	69ba      	ldr	r2, [r7, #24]
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	4413      	add	r3, r2
 80058b6:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 80058b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1d3      	bne.n	8005866 <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 80058c6:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	3301      	adds	r3, #1
 80058cc:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	9300      	str	r3, [sp, #0]
 80058d2:	4613      	mov	r3, r2
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	68b9      	ldr	r1, [r7, #8]
 80058d8:	f7ff fa52 	bl	8004d80 <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2200      	movs	r2, #0
 80058e0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3728      	adds	r7, #40	; 0x28
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b089      	sub	sp, #36	; 0x24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80058f6:	2300      	movs	r3, #0
 80058f8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80058fa:	2300      	movs	r3, #0
 80058fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80058fe:	2300      	movs	r3, #0
 8005900:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005902:	2300      	movs	r3, #0
 8005904:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005906:	2300      	movs	r3, #0
 8005908:	61fb      	str	r3, [r7, #28]
 800590a:	e175      	b.n	8005bf8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800590c:	2201      	movs	r2, #1
 800590e:	69fb      	ldr	r3, [r7, #28]
 8005910:	fa02 f303 	lsl.w	r3, r2, r3
 8005914:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	697a      	ldr	r2, [r7, #20]
 800591c:	4013      	ands	r3, r2
 800591e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	429a      	cmp	r2, r3
 8005926:	f040 8164 	bne.w	8005bf2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	f003 0303 	and.w	r3, r3, #3
 8005932:	2b01      	cmp	r3, #1
 8005934:	d005      	beq.n	8005942 <HAL_GPIO_Init+0x56>
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f003 0303 	and.w	r3, r3, #3
 800593e:	2b02      	cmp	r3, #2
 8005940:	d130      	bne.n	80059a4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	005b      	lsls	r3, r3, #1
 800594c:	2203      	movs	r2, #3
 800594e:	fa02 f303 	lsl.w	r3, r2, r3
 8005952:	43db      	mvns	r3, r3
 8005954:	69ba      	ldr	r2, [r7, #24]
 8005956:	4013      	ands	r3, r2
 8005958:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68da      	ldr	r2, [r3, #12]
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	fa02 f303 	lsl.w	r3, r2, r3
 8005966:	69ba      	ldr	r2, [r7, #24]
 8005968:	4313      	orrs	r3, r2
 800596a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	69ba      	ldr	r2, [r7, #24]
 8005970:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005978:	2201      	movs	r2, #1
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	fa02 f303 	lsl.w	r3, r2, r3
 8005980:	43db      	mvns	r3, r3
 8005982:	69ba      	ldr	r2, [r7, #24]
 8005984:	4013      	ands	r3, r2
 8005986:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	091b      	lsrs	r3, r3, #4
 800598e:	f003 0201 	and.w	r2, r3, #1
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	fa02 f303 	lsl.w	r3, r2, r3
 8005998:	69ba      	ldr	r2, [r7, #24]
 800599a:	4313      	orrs	r3, r2
 800599c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69ba      	ldr	r2, [r7, #24]
 80059a2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f003 0303 	and.w	r3, r3, #3
 80059ac:	2b03      	cmp	r3, #3
 80059ae:	d017      	beq.n	80059e0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	005b      	lsls	r3, r3, #1
 80059ba:	2203      	movs	r2, #3
 80059bc:	fa02 f303 	lsl.w	r3, r2, r3
 80059c0:	43db      	mvns	r3, r3
 80059c2:	69ba      	ldr	r2, [r7, #24]
 80059c4:	4013      	ands	r3, r2
 80059c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	689a      	ldr	r2, [r3, #8]
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	005b      	lsls	r3, r3, #1
 80059d0:	fa02 f303 	lsl.w	r3, r2, r3
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f003 0303 	and.w	r3, r3, #3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d123      	bne.n	8005a34 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	08da      	lsrs	r2, r3, #3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	3208      	adds	r2, #8
 80059f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	f003 0307 	and.w	r3, r3, #7
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	220f      	movs	r2, #15
 8005a04:	fa02 f303 	lsl.w	r3, r2, r3
 8005a08:	43db      	mvns	r3, r3
 8005a0a:	69ba      	ldr	r2, [r7, #24]
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	691a      	ldr	r2, [r3, #16]
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	f003 0307 	and.w	r3, r3, #7
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a20:	69ba      	ldr	r2, [r7, #24]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	08da      	lsrs	r2, r3, #3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	3208      	adds	r2, #8
 8005a2e:	69b9      	ldr	r1, [r7, #24]
 8005a30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	005b      	lsls	r3, r3, #1
 8005a3e:	2203      	movs	r2, #3
 8005a40:	fa02 f303 	lsl.w	r3, r2, r3
 8005a44:	43db      	mvns	r3, r3
 8005a46:	69ba      	ldr	r2, [r7, #24]
 8005a48:	4013      	ands	r3, r2
 8005a4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	f003 0203 	and.w	r2, r3, #3
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	005b      	lsls	r3, r3, #1
 8005a58:	fa02 f303 	lsl.w	r3, r2, r3
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	69ba      	ldr	r2, [r7, #24]
 8005a66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f000 80be 	beq.w	8005bf2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a76:	4b66      	ldr	r3, [pc, #408]	; (8005c10 <HAL_GPIO_Init+0x324>)
 8005a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a7a:	4a65      	ldr	r2, [pc, #404]	; (8005c10 <HAL_GPIO_Init+0x324>)
 8005a7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a80:	6453      	str	r3, [r2, #68]	; 0x44
 8005a82:	4b63      	ldr	r3, [pc, #396]	; (8005c10 <HAL_GPIO_Init+0x324>)
 8005a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a8a:	60fb      	str	r3, [r7, #12]
 8005a8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005a8e:	4a61      	ldr	r2, [pc, #388]	; (8005c14 <HAL_GPIO_Init+0x328>)
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	089b      	lsrs	r3, r3, #2
 8005a94:	3302      	adds	r3, #2
 8005a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	f003 0303 	and.w	r3, r3, #3
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	220f      	movs	r2, #15
 8005aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aaa:	43db      	mvns	r3, r3
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	4013      	ands	r3, r2
 8005ab0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a58      	ldr	r2, [pc, #352]	; (8005c18 <HAL_GPIO_Init+0x32c>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d037      	beq.n	8005b2a <HAL_GPIO_Init+0x23e>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a57      	ldr	r2, [pc, #348]	; (8005c1c <HAL_GPIO_Init+0x330>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d031      	beq.n	8005b26 <HAL_GPIO_Init+0x23a>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a56      	ldr	r2, [pc, #344]	; (8005c20 <HAL_GPIO_Init+0x334>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d02b      	beq.n	8005b22 <HAL_GPIO_Init+0x236>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a55      	ldr	r2, [pc, #340]	; (8005c24 <HAL_GPIO_Init+0x338>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d025      	beq.n	8005b1e <HAL_GPIO_Init+0x232>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a54      	ldr	r2, [pc, #336]	; (8005c28 <HAL_GPIO_Init+0x33c>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d01f      	beq.n	8005b1a <HAL_GPIO_Init+0x22e>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a53      	ldr	r2, [pc, #332]	; (8005c2c <HAL_GPIO_Init+0x340>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d019      	beq.n	8005b16 <HAL_GPIO_Init+0x22a>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a52      	ldr	r2, [pc, #328]	; (8005c30 <HAL_GPIO_Init+0x344>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d013      	beq.n	8005b12 <HAL_GPIO_Init+0x226>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a51      	ldr	r2, [pc, #324]	; (8005c34 <HAL_GPIO_Init+0x348>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d00d      	beq.n	8005b0e <HAL_GPIO_Init+0x222>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a50      	ldr	r2, [pc, #320]	; (8005c38 <HAL_GPIO_Init+0x34c>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d007      	beq.n	8005b0a <HAL_GPIO_Init+0x21e>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a4f      	ldr	r2, [pc, #316]	; (8005c3c <HAL_GPIO_Init+0x350>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d101      	bne.n	8005b06 <HAL_GPIO_Init+0x21a>
 8005b02:	2309      	movs	r3, #9
 8005b04:	e012      	b.n	8005b2c <HAL_GPIO_Init+0x240>
 8005b06:	230a      	movs	r3, #10
 8005b08:	e010      	b.n	8005b2c <HAL_GPIO_Init+0x240>
 8005b0a:	2308      	movs	r3, #8
 8005b0c:	e00e      	b.n	8005b2c <HAL_GPIO_Init+0x240>
 8005b0e:	2307      	movs	r3, #7
 8005b10:	e00c      	b.n	8005b2c <HAL_GPIO_Init+0x240>
 8005b12:	2306      	movs	r3, #6
 8005b14:	e00a      	b.n	8005b2c <HAL_GPIO_Init+0x240>
 8005b16:	2305      	movs	r3, #5
 8005b18:	e008      	b.n	8005b2c <HAL_GPIO_Init+0x240>
 8005b1a:	2304      	movs	r3, #4
 8005b1c:	e006      	b.n	8005b2c <HAL_GPIO_Init+0x240>
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e004      	b.n	8005b2c <HAL_GPIO_Init+0x240>
 8005b22:	2302      	movs	r3, #2
 8005b24:	e002      	b.n	8005b2c <HAL_GPIO_Init+0x240>
 8005b26:	2301      	movs	r3, #1
 8005b28:	e000      	b.n	8005b2c <HAL_GPIO_Init+0x240>
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	69fa      	ldr	r2, [r7, #28]
 8005b2e:	f002 0203 	and.w	r2, r2, #3
 8005b32:	0092      	lsls	r2, r2, #2
 8005b34:	4093      	lsls	r3, r2
 8005b36:	69ba      	ldr	r2, [r7, #24]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005b3c:	4935      	ldr	r1, [pc, #212]	; (8005c14 <HAL_GPIO_Init+0x328>)
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	089b      	lsrs	r3, r3, #2
 8005b42:	3302      	adds	r3, #2
 8005b44:	69ba      	ldr	r2, [r7, #24]
 8005b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b4a:	4b3d      	ldr	r3, [pc, #244]	; (8005c40 <HAL_GPIO_Init+0x354>)
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	43db      	mvns	r3, r3
 8005b54:	69ba      	ldr	r2, [r7, #24]
 8005b56:	4013      	ands	r3, r2
 8005b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d003      	beq.n	8005b6e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b6e:	4a34      	ldr	r2, [pc, #208]	; (8005c40 <HAL_GPIO_Init+0x354>)
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b74:	4b32      	ldr	r3, [pc, #200]	; (8005c40 <HAL_GPIO_Init+0x354>)
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	43db      	mvns	r3, r3
 8005b7e:	69ba      	ldr	r2, [r7, #24]
 8005b80:	4013      	ands	r3, r2
 8005b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d003      	beq.n	8005b98 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005b90:	69ba      	ldr	r2, [r7, #24]
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b98:	4a29      	ldr	r2, [pc, #164]	; (8005c40 <HAL_GPIO_Init+0x354>)
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005b9e:	4b28      	ldr	r3, [pc, #160]	; (8005c40 <HAL_GPIO_Init+0x354>)
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	43db      	mvns	r3, r3
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	4013      	ands	r3, r2
 8005bac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d003      	beq.n	8005bc2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005bba:	69ba      	ldr	r2, [r7, #24]
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005bc2:	4a1f      	ldr	r2, [pc, #124]	; (8005c40 <HAL_GPIO_Init+0x354>)
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005bc8:	4b1d      	ldr	r3, [pc, #116]	; (8005c40 <HAL_GPIO_Init+0x354>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	69ba      	ldr	r2, [r7, #24]
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d003      	beq.n	8005bec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005be4:	69ba      	ldr	r2, [r7, #24]
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005bec:	4a14      	ldr	r2, [pc, #80]	; (8005c40 <HAL_GPIO_Init+0x354>)
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	61fb      	str	r3, [r7, #28]
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	2b0f      	cmp	r3, #15
 8005bfc:	f67f ae86 	bls.w	800590c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005c00:	bf00      	nop
 8005c02:	bf00      	nop
 8005c04:	3724      	adds	r7, #36	; 0x24
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
 8005c0e:	bf00      	nop
 8005c10:	40023800 	.word	0x40023800
 8005c14:	40013800 	.word	0x40013800
 8005c18:	40020000 	.word	0x40020000
 8005c1c:	40020400 	.word	0x40020400
 8005c20:	40020800 	.word	0x40020800
 8005c24:	40020c00 	.word	0x40020c00
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	40021400 	.word	0x40021400
 8005c30:	40021800 	.word	0x40021800
 8005c34:	40021c00 	.word	0x40021c00
 8005c38:	40022000 	.word	0x40022000
 8005c3c:	40022400 	.word	0x40022400
 8005c40:	40013c00 	.word	0x40013c00

08005c44 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b087      	sub	sp, #28
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8005c52:	2300      	movs	r3, #0
 8005c54:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8005c56:	2300      	movs	r3, #0
 8005c58:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	617b      	str	r3, [r7, #20]
 8005c5e:	e0d9      	b.n	8005e14 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005c60:	2201      	movs	r2, #1
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005c6a:	683a      	ldr	r2, [r7, #0]
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	4013      	ands	r3, r2
 8005c70:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	f040 80c9 	bne.w	8005e0e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8005c7c:	4a6b      	ldr	r2, [pc, #428]	; (8005e2c <HAL_GPIO_DeInit+0x1e8>)
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	089b      	lsrs	r3, r3, #2
 8005c82:	3302      	adds	r3, #2
 8005c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c88:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	f003 0303 	and.w	r3, r3, #3
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	220f      	movs	r2, #15
 8005c94:	fa02 f303 	lsl.w	r3, r2, r3
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a63      	ldr	r2, [pc, #396]	; (8005e30 <HAL_GPIO_DeInit+0x1ec>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d037      	beq.n	8005d16 <HAL_GPIO_DeInit+0xd2>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a62      	ldr	r2, [pc, #392]	; (8005e34 <HAL_GPIO_DeInit+0x1f0>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d031      	beq.n	8005d12 <HAL_GPIO_DeInit+0xce>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a61      	ldr	r2, [pc, #388]	; (8005e38 <HAL_GPIO_DeInit+0x1f4>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d02b      	beq.n	8005d0e <HAL_GPIO_DeInit+0xca>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	4a60      	ldr	r2, [pc, #384]	; (8005e3c <HAL_GPIO_DeInit+0x1f8>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d025      	beq.n	8005d0a <HAL_GPIO_DeInit+0xc6>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4a5f      	ldr	r2, [pc, #380]	; (8005e40 <HAL_GPIO_DeInit+0x1fc>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d01f      	beq.n	8005d06 <HAL_GPIO_DeInit+0xc2>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a5e      	ldr	r2, [pc, #376]	; (8005e44 <HAL_GPIO_DeInit+0x200>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d019      	beq.n	8005d02 <HAL_GPIO_DeInit+0xbe>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a5d      	ldr	r2, [pc, #372]	; (8005e48 <HAL_GPIO_DeInit+0x204>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d013      	beq.n	8005cfe <HAL_GPIO_DeInit+0xba>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a5c      	ldr	r2, [pc, #368]	; (8005e4c <HAL_GPIO_DeInit+0x208>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d00d      	beq.n	8005cfa <HAL_GPIO_DeInit+0xb6>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a5b      	ldr	r2, [pc, #364]	; (8005e50 <HAL_GPIO_DeInit+0x20c>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d007      	beq.n	8005cf6 <HAL_GPIO_DeInit+0xb2>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a5a      	ldr	r2, [pc, #360]	; (8005e54 <HAL_GPIO_DeInit+0x210>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d101      	bne.n	8005cf2 <HAL_GPIO_DeInit+0xae>
 8005cee:	2309      	movs	r3, #9
 8005cf0:	e012      	b.n	8005d18 <HAL_GPIO_DeInit+0xd4>
 8005cf2:	230a      	movs	r3, #10
 8005cf4:	e010      	b.n	8005d18 <HAL_GPIO_DeInit+0xd4>
 8005cf6:	2308      	movs	r3, #8
 8005cf8:	e00e      	b.n	8005d18 <HAL_GPIO_DeInit+0xd4>
 8005cfa:	2307      	movs	r3, #7
 8005cfc:	e00c      	b.n	8005d18 <HAL_GPIO_DeInit+0xd4>
 8005cfe:	2306      	movs	r3, #6
 8005d00:	e00a      	b.n	8005d18 <HAL_GPIO_DeInit+0xd4>
 8005d02:	2305      	movs	r3, #5
 8005d04:	e008      	b.n	8005d18 <HAL_GPIO_DeInit+0xd4>
 8005d06:	2304      	movs	r3, #4
 8005d08:	e006      	b.n	8005d18 <HAL_GPIO_DeInit+0xd4>
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e004      	b.n	8005d18 <HAL_GPIO_DeInit+0xd4>
 8005d0e:	2302      	movs	r3, #2
 8005d10:	e002      	b.n	8005d18 <HAL_GPIO_DeInit+0xd4>
 8005d12:	2301      	movs	r3, #1
 8005d14:	e000      	b.n	8005d18 <HAL_GPIO_DeInit+0xd4>
 8005d16:	2300      	movs	r3, #0
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	f002 0203 	and.w	r2, r2, #3
 8005d1e:	0092      	lsls	r2, r2, #2
 8005d20:	4093      	lsls	r3, r2
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d132      	bne.n	8005d8e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005d28:	4b4b      	ldr	r3, [pc, #300]	; (8005e58 <HAL_GPIO_DeInit+0x214>)
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	43db      	mvns	r3, r3
 8005d30:	4949      	ldr	r1, [pc, #292]	; (8005e58 <HAL_GPIO_DeInit+0x214>)
 8005d32:	4013      	ands	r3, r2
 8005d34:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005d36:	4b48      	ldr	r3, [pc, #288]	; (8005e58 <HAL_GPIO_DeInit+0x214>)
 8005d38:	685a      	ldr	r2, [r3, #4]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	43db      	mvns	r3, r3
 8005d3e:	4946      	ldr	r1, [pc, #280]	; (8005e58 <HAL_GPIO_DeInit+0x214>)
 8005d40:	4013      	ands	r3, r2
 8005d42:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005d44:	4b44      	ldr	r3, [pc, #272]	; (8005e58 <HAL_GPIO_DeInit+0x214>)
 8005d46:	68da      	ldr	r2, [r3, #12]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	43db      	mvns	r3, r3
 8005d4c:	4942      	ldr	r1, [pc, #264]	; (8005e58 <HAL_GPIO_DeInit+0x214>)
 8005d4e:	4013      	ands	r3, r2
 8005d50:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005d52:	4b41      	ldr	r3, [pc, #260]	; (8005e58 <HAL_GPIO_DeInit+0x214>)
 8005d54:	689a      	ldr	r2, [r3, #8]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	43db      	mvns	r3, r3
 8005d5a:	493f      	ldr	r1, [pc, #252]	; (8005e58 <HAL_GPIO_DeInit+0x214>)
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	f003 0303 	and.w	r3, r3, #3
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	220f      	movs	r2, #15
 8005d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8005d70:	4a2e      	ldr	r2, [pc, #184]	; (8005e2c <HAL_GPIO_DeInit+0x1e8>)
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	089b      	lsrs	r3, r3, #2
 8005d76:	3302      	adds	r3, #2
 8005d78:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	43da      	mvns	r2, r3
 8005d80:	482a      	ldr	r0, [pc, #168]	; (8005e2c <HAL_GPIO_DeInit+0x1e8>)
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	089b      	lsrs	r3, r3, #2
 8005d86:	400a      	ands	r2, r1
 8005d88:	3302      	adds	r3, #2
 8005d8a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	005b      	lsls	r3, r3, #1
 8005d96:	2103      	movs	r1, #3
 8005d98:	fa01 f303 	lsl.w	r3, r1, r3
 8005d9c:	43db      	mvns	r3, r3
 8005d9e:	401a      	ands	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	08da      	lsrs	r2, r3, #3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	3208      	adds	r2, #8
 8005dac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	f003 0307 	and.w	r3, r3, #7
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	220f      	movs	r2, #15
 8005dba:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbe:	43db      	mvns	r3, r3
 8005dc0:	697a      	ldr	r2, [r7, #20]
 8005dc2:	08d2      	lsrs	r2, r2, #3
 8005dc4:	4019      	ands	r1, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	3208      	adds	r2, #8
 8005dca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	68da      	ldr	r2, [r3, #12]
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	005b      	lsls	r3, r3, #1
 8005dd6:	2103      	movs	r1, #3
 8005dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8005ddc:	43db      	mvns	r3, r3
 8005dde:	401a      	ands	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685a      	ldr	r2, [r3, #4]
 8005de8:	2101      	movs	r1, #1
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	fa01 f303 	lsl.w	r3, r1, r3
 8005df0:	43db      	mvns	r3, r3
 8005df2:	401a      	ands	r2, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	689a      	ldr	r2, [r3, #8]
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	005b      	lsls	r3, r3, #1
 8005e00:	2103      	movs	r1, #3
 8005e02:	fa01 f303 	lsl.w	r3, r1, r3
 8005e06:	43db      	mvns	r3, r3
 8005e08:	401a      	ands	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	3301      	adds	r3, #1
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	2b0f      	cmp	r3, #15
 8005e18:	f67f af22 	bls.w	8005c60 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005e1c:	bf00      	nop
 8005e1e:	bf00      	nop
 8005e20:	371c      	adds	r7, #28
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr
 8005e2a:	bf00      	nop
 8005e2c:	40013800 	.word	0x40013800
 8005e30:	40020000 	.word	0x40020000
 8005e34:	40020400 	.word	0x40020400
 8005e38:	40020800 	.word	0x40020800
 8005e3c:	40020c00 	.word	0x40020c00
 8005e40:	40021000 	.word	0x40021000
 8005e44:	40021400 	.word	0x40021400
 8005e48:	40021800 	.word	0x40021800
 8005e4c:	40021c00 	.word	0x40021c00
 8005e50:	40022000 	.word	0x40022000
 8005e54:	40022400 	.word	0x40022400
 8005e58:	40013c00 	.word	0x40013c00

08005e5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	460b      	mov	r3, r1
 8005e66:	807b      	strh	r3, [r7, #2]
 8005e68:	4613      	mov	r3, r2
 8005e6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e6c:	787b      	ldrb	r3, [r7, #1]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d003      	beq.n	8005e7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e72:	887a      	ldrh	r2, [r7, #2]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005e78:	e003      	b.n	8005e82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005e7a:	887b      	ldrh	r3, [r7, #2]
 8005e7c:	041a      	lsls	r2, r3, #16
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	619a      	str	r2, [r3, #24]
}
 8005e82:	bf00      	nop
 8005e84:	370c      	adds	r7, #12
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr
	...

08005e90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	4603      	mov	r3, r0
 8005e98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005e9a:	4b08      	ldr	r3, [pc, #32]	; (8005ebc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005e9c:	695a      	ldr	r2, [r3, #20]
 8005e9e:	88fb      	ldrh	r3, [r7, #6]
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d006      	beq.n	8005eb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ea6:	4a05      	ldr	r2, [pc, #20]	; (8005ebc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ea8:	88fb      	ldrh	r3, [r7, #6]
 8005eaa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005eac:	88fb      	ldrh	r3, [r7, #6]
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f000 f806 	bl	8005ec0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005eb4:	bf00      	nop
 8005eb6:	3708      	adds	r7, #8
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	40013c00 	.word	0x40013c00

08005ec0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005eca:	bf00      	nop
 8005ecc:	370c      	adds	r7, #12
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
	...

08005ed8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d101      	bne.n	8005eea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e07f      	b.n	8005fea <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d106      	bne.n	8005f04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f7fb fcea 	bl	80018d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2224      	movs	r2, #36	; 0x24
 8005f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0201 	bic.w	r2, r2, #1
 8005f1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f28:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	689a      	ldr	r2, [r3, #8]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f38:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d107      	bne.n	8005f52 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	689a      	ldr	r2, [r3, #8]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f4e:	609a      	str	r2, [r3, #8]
 8005f50:	e006      	b.n	8005f60 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	689a      	ldr	r2, [r3, #8]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005f5e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	2b02      	cmp	r3, #2
 8005f66:	d104      	bne.n	8005f72 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f70:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	6859      	ldr	r1, [r3, #4]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	4b1d      	ldr	r3, [pc, #116]	; (8005ff4 <HAL_I2C_Init+0x11c>)
 8005f7e:	430b      	orrs	r3, r1
 8005f80:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68da      	ldr	r2, [r3, #12]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f90:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	691a      	ldr	r2, [r3, #16]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	695b      	ldr	r3, [r3, #20]
 8005f9a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	430a      	orrs	r2, r1
 8005faa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	69d9      	ldr	r1, [r3, #28]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a1a      	ldr	r2, [r3, #32]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f042 0201 	orr.w	r2, r2, #1
 8005fca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3708      	adds	r7, #8
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	02008000 	.word	0x02008000

08005ff8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d101      	bne.n	800600a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e021      	b.n	800604e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2224      	movs	r2, #36	; 0x24
 800600e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f022 0201 	bic.w	r2, r2, #1
 8006020:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7fb fd22 	bl	8001a6c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800604c:	2300      	movs	r3, #0
}
 800604e:	4618      	mov	r0, r3
 8006050:	3708      	adds	r7, #8
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
	...

08006058 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b088      	sub	sp, #32
 800605c:	af02      	add	r7, sp, #8
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	4608      	mov	r0, r1
 8006062:	4611      	mov	r1, r2
 8006064:	461a      	mov	r2, r3
 8006066:	4603      	mov	r3, r0
 8006068:	817b      	strh	r3, [r7, #10]
 800606a:	460b      	mov	r3, r1
 800606c:	813b      	strh	r3, [r7, #8]
 800606e:	4613      	mov	r3, r2
 8006070:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b20      	cmp	r3, #32
 800607c:	f040 80f9 	bne.w	8006272 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006080:	6a3b      	ldr	r3, [r7, #32]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d002      	beq.n	800608c <HAL_I2C_Mem_Write+0x34>
 8006086:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006088:	2b00      	cmp	r3, #0
 800608a:	d105      	bne.n	8006098 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006092:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	e0ed      	b.n	8006274 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d101      	bne.n	80060a6 <HAL_I2C_Mem_Write+0x4e>
 80060a2:	2302      	movs	r3, #2
 80060a4:	e0e6      	b.n	8006274 <HAL_I2C_Mem_Write+0x21c>
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80060ae:	f7fd feb1 	bl	8003e14 <HAL_GetTick>
 80060b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	9300      	str	r3, [sp, #0]
 80060b8:	2319      	movs	r3, #25
 80060ba:	2201      	movs	r2, #1
 80060bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80060c0:	68f8      	ldr	r0, [r7, #12]
 80060c2:	f000 fad1 	bl	8006668 <I2C_WaitOnFlagUntilTimeout>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d001      	beq.n	80060d0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e0d1      	b.n	8006274 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2221      	movs	r2, #33	; 0x21
 80060d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2240      	movs	r2, #64	; 0x40
 80060dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2200      	movs	r2, #0
 80060e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6a3a      	ldr	r2, [r7, #32]
 80060ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80060f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80060f8:	88f8      	ldrh	r0, [r7, #6]
 80060fa:	893a      	ldrh	r2, [r7, #8]
 80060fc:	8979      	ldrh	r1, [r7, #10]
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	9301      	str	r3, [sp, #4]
 8006102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	4603      	mov	r3, r0
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 f9e1 	bl	80064d0 <I2C_RequestMemoryWrite>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d005      	beq.n	8006120 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e0a9      	b.n	8006274 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006124:	b29b      	uxth	r3, r3
 8006126:	2bff      	cmp	r3, #255	; 0xff
 8006128:	d90e      	bls.n	8006148 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	22ff      	movs	r2, #255	; 0xff
 800612e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006134:	b2da      	uxtb	r2, r3
 8006136:	8979      	ldrh	r1, [r7, #10]
 8006138:	2300      	movs	r3, #0
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006140:	68f8      	ldr	r0, [r7, #12]
 8006142:	f000 fc2d 	bl	80069a0 <I2C_TransferConfig>
 8006146:	e00f      	b.n	8006168 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800614c:	b29a      	uxth	r2, r3
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006156:	b2da      	uxtb	r2, r3
 8006158:	8979      	ldrh	r1, [r7, #10]
 800615a:	2300      	movs	r3, #0
 800615c:	9300      	str	r3, [sp, #0]
 800615e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006162:	68f8      	ldr	r0, [r7, #12]
 8006164:	f000 fc1c 	bl	80069a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006168:	697a      	ldr	r2, [r7, #20]
 800616a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f000 fabb 	bl	80066e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e07b      	b.n	8006274 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006180:	781a      	ldrb	r2, [r3, #0]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618c:	1c5a      	adds	r2, r3, #1
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006196:	b29b      	uxth	r3, r3
 8006198:	3b01      	subs	r3, #1
 800619a:	b29a      	uxth	r2, r3
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061a4:	3b01      	subs	r3, #1
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d034      	beq.n	8006220 <HAL_I2C_Mem_Write+0x1c8>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d130      	bne.n	8006220 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061c4:	2200      	movs	r2, #0
 80061c6:	2180      	movs	r1, #128	; 0x80
 80061c8:	68f8      	ldr	r0, [r7, #12]
 80061ca:	f000 fa4d 	bl	8006668 <I2C_WaitOnFlagUntilTimeout>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d001      	beq.n	80061d8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e04d      	b.n	8006274 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061dc:	b29b      	uxth	r3, r3
 80061de:	2bff      	cmp	r3, #255	; 0xff
 80061e0:	d90e      	bls.n	8006200 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	22ff      	movs	r2, #255	; 0xff
 80061e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ec:	b2da      	uxtb	r2, r3
 80061ee:	8979      	ldrh	r1, [r7, #10]
 80061f0:	2300      	movs	r3, #0
 80061f2:	9300      	str	r3, [sp, #0]
 80061f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f000 fbd1 	bl	80069a0 <I2C_TransferConfig>
 80061fe:	e00f      	b.n	8006220 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006204:	b29a      	uxth	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800620e:	b2da      	uxtb	r2, r3
 8006210:	8979      	ldrh	r1, [r7, #10]
 8006212:	2300      	movs	r3, #0
 8006214:	9300      	str	r3, [sp, #0]
 8006216:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800621a:	68f8      	ldr	r0, [r7, #12]
 800621c:	f000 fbc0 	bl	80069a0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006224:	b29b      	uxth	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d19e      	bne.n	8006168 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800622a:	697a      	ldr	r2, [r7, #20]
 800622c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	f000 fa9a 	bl	8006768 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d001      	beq.n	800623e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e01a      	b.n	8006274 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2220      	movs	r2, #32
 8006244:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	6859      	ldr	r1, [r3, #4]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	4b0a      	ldr	r3, [pc, #40]	; (800627c <HAL_I2C_Mem_Write+0x224>)
 8006252:	400b      	ands	r3, r1
 8006254:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2220      	movs	r2, #32
 800625a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800626e:	2300      	movs	r3, #0
 8006270:	e000      	b.n	8006274 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006272:	2302      	movs	r3, #2
  }
}
 8006274:	4618      	mov	r0, r3
 8006276:	3718      	adds	r7, #24
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}
 800627c:	fe00e800 	.word	0xfe00e800

08006280 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b088      	sub	sp, #32
 8006284:	af02      	add	r7, sp, #8
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	4608      	mov	r0, r1
 800628a:	4611      	mov	r1, r2
 800628c:	461a      	mov	r2, r3
 800628e:	4603      	mov	r3, r0
 8006290:	817b      	strh	r3, [r7, #10]
 8006292:	460b      	mov	r3, r1
 8006294:	813b      	strh	r3, [r7, #8]
 8006296:	4613      	mov	r3, r2
 8006298:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	2b20      	cmp	r3, #32
 80062a4:	f040 80fd 	bne.w	80064a2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80062a8:	6a3b      	ldr	r3, [r7, #32]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d002      	beq.n	80062b4 <HAL_I2C_Mem_Read+0x34>
 80062ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d105      	bne.n	80062c0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062ba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e0f1      	b.n	80064a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d101      	bne.n	80062ce <HAL_I2C_Mem_Read+0x4e>
 80062ca:	2302      	movs	r3, #2
 80062cc:	e0ea      	b.n	80064a4 <HAL_I2C_Mem_Read+0x224>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2201      	movs	r2, #1
 80062d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80062d6:	f7fd fd9d 	bl	8003e14 <HAL_GetTick>
 80062da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	2319      	movs	r3, #25
 80062e2:	2201      	movs	r2, #1
 80062e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f000 f9bd 	bl	8006668 <I2C_WaitOnFlagUntilTimeout>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d001      	beq.n	80062f8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e0d5      	b.n	80064a4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2222      	movs	r2, #34	; 0x22
 80062fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2240      	movs	r2, #64	; 0x40
 8006304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6a3a      	ldr	r2, [r7, #32]
 8006312:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006318:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2200      	movs	r2, #0
 800631e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006320:	88f8      	ldrh	r0, [r7, #6]
 8006322:	893a      	ldrh	r2, [r7, #8]
 8006324:	8979      	ldrh	r1, [r7, #10]
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	9301      	str	r3, [sp, #4]
 800632a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	4603      	mov	r3, r0
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 f921 	bl	8006578 <I2C_RequestMemoryRead>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d005      	beq.n	8006348 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e0ad      	b.n	80064a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800634c:	b29b      	uxth	r3, r3
 800634e:	2bff      	cmp	r3, #255	; 0xff
 8006350:	d90e      	bls.n	8006370 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	22ff      	movs	r2, #255	; 0xff
 8006356:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800635c:	b2da      	uxtb	r2, r3
 800635e:	8979      	ldrh	r1, [r7, #10]
 8006360:	4b52      	ldr	r3, [pc, #328]	; (80064ac <HAL_I2C_Mem_Read+0x22c>)
 8006362:	9300      	str	r3, [sp, #0]
 8006364:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f000 fb19 	bl	80069a0 <I2C_TransferConfig>
 800636e:	e00f      	b.n	8006390 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006374:	b29a      	uxth	r2, r3
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800637e:	b2da      	uxtb	r2, r3
 8006380:	8979      	ldrh	r1, [r7, #10]
 8006382:	4b4a      	ldr	r3, [pc, #296]	; (80064ac <HAL_I2C_Mem_Read+0x22c>)
 8006384:	9300      	str	r3, [sp, #0]
 8006386:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f000 fb08 	bl	80069a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006396:	2200      	movs	r2, #0
 8006398:	2104      	movs	r1, #4
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f000 f964 	bl	8006668 <I2C_WaitOnFlagUntilTimeout>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d001      	beq.n	80063aa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e07c      	b.n	80064a4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b4:	b2d2      	uxtb	r2, r2
 80063b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063bc:	1c5a      	adds	r2, r3, #1
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063c6:	3b01      	subs	r3, #1
 80063c8:	b29a      	uxth	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	3b01      	subs	r3, #1
 80063d6:	b29a      	uxth	r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d034      	beq.n	8006450 <HAL_I2C_Mem_Read+0x1d0>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d130      	bne.n	8006450 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	9300      	str	r3, [sp, #0]
 80063f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063f4:	2200      	movs	r2, #0
 80063f6:	2180      	movs	r1, #128	; 0x80
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f000 f935 	bl	8006668 <I2C_WaitOnFlagUntilTimeout>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d001      	beq.n	8006408 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e04d      	b.n	80064a4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800640c:	b29b      	uxth	r3, r3
 800640e:	2bff      	cmp	r3, #255	; 0xff
 8006410:	d90e      	bls.n	8006430 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	22ff      	movs	r2, #255	; 0xff
 8006416:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800641c:	b2da      	uxtb	r2, r3
 800641e:	8979      	ldrh	r1, [r7, #10]
 8006420:	2300      	movs	r3, #0
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006428:	68f8      	ldr	r0, [r7, #12]
 800642a:	f000 fab9 	bl	80069a0 <I2C_TransferConfig>
 800642e:	e00f      	b.n	8006450 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006434:	b29a      	uxth	r2, r3
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800643e:	b2da      	uxtb	r2, r3
 8006440:	8979      	ldrh	r1, [r7, #10]
 8006442:	2300      	movs	r3, #0
 8006444:	9300      	str	r3, [sp, #0]
 8006446:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	f000 faa8 	bl	80069a0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006454:	b29b      	uxth	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d19a      	bne.n	8006390 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f000 f982 	bl	8006768 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d001      	beq.n	800646e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e01a      	b.n	80064a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2220      	movs	r2, #32
 8006474:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	6859      	ldr	r1, [r3, #4]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	4b0b      	ldr	r3, [pc, #44]	; (80064b0 <HAL_I2C_Mem_Read+0x230>)
 8006482:	400b      	ands	r3, r1
 8006484:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2220      	movs	r2, #32
 800648a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800649e:	2300      	movs	r3, #0
 80064a0:	e000      	b.n	80064a4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80064a2:	2302      	movs	r3, #2
  }
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3718      	adds	r7, #24
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}
 80064ac:	80002400 	.word	0x80002400
 80064b0:	fe00e800 	.word	0xfe00e800

080064b4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064c2:	b2db      	uxtb	r3, r3
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af02      	add	r7, sp, #8
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	4608      	mov	r0, r1
 80064da:	4611      	mov	r1, r2
 80064dc:	461a      	mov	r2, r3
 80064de:	4603      	mov	r3, r0
 80064e0:	817b      	strh	r3, [r7, #10]
 80064e2:	460b      	mov	r3, r1
 80064e4:	813b      	strh	r3, [r7, #8]
 80064e6:	4613      	mov	r3, r2
 80064e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80064ea:	88fb      	ldrh	r3, [r7, #6]
 80064ec:	b2da      	uxtb	r2, r3
 80064ee:	8979      	ldrh	r1, [r7, #10]
 80064f0:	4b20      	ldr	r3, [pc, #128]	; (8006574 <I2C_RequestMemoryWrite+0xa4>)
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f000 fa51 	bl	80069a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064fe:	69fa      	ldr	r2, [r7, #28]
 8006500:	69b9      	ldr	r1, [r7, #24]
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f000 f8f0 	bl	80066e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d001      	beq.n	8006512 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e02c      	b.n	800656c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006512:	88fb      	ldrh	r3, [r7, #6]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d105      	bne.n	8006524 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006518:	893b      	ldrh	r3, [r7, #8]
 800651a:	b2da      	uxtb	r2, r3
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	629a      	str	r2, [r3, #40]	; 0x28
 8006522:	e015      	b.n	8006550 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006524:	893b      	ldrh	r3, [r7, #8]
 8006526:	0a1b      	lsrs	r3, r3, #8
 8006528:	b29b      	uxth	r3, r3
 800652a:	b2da      	uxtb	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006532:	69fa      	ldr	r2, [r7, #28]
 8006534:	69b9      	ldr	r1, [r7, #24]
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f000 f8d6 	bl	80066e8 <I2C_WaitOnTXISFlagUntilTimeout>
 800653c:	4603      	mov	r3, r0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d001      	beq.n	8006546 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e012      	b.n	800656c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006546:	893b      	ldrh	r3, [r7, #8]
 8006548:	b2da      	uxtb	r2, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	2200      	movs	r2, #0
 8006558:	2180      	movs	r1, #128	; 0x80
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	f000 f884 	bl	8006668 <I2C_WaitOnFlagUntilTimeout>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e000      	b.n	800656c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800656a:	2300      	movs	r3, #0
}
 800656c:	4618      	mov	r0, r3
 800656e:	3710      	adds	r7, #16
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	80002000 	.word	0x80002000

08006578 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af02      	add	r7, sp, #8
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	4608      	mov	r0, r1
 8006582:	4611      	mov	r1, r2
 8006584:	461a      	mov	r2, r3
 8006586:	4603      	mov	r3, r0
 8006588:	817b      	strh	r3, [r7, #10]
 800658a:	460b      	mov	r3, r1
 800658c:	813b      	strh	r3, [r7, #8]
 800658e:	4613      	mov	r3, r2
 8006590:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006592:	88fb      	ldrh	r3, [r7, #6]
 8006594:	b2da      	uxtb	r2, r3
 8006596:	8979      	ldrh	r1, [r7, #10]
 8006598:	4b20      	ldr	r3, [pc, #128]	; (800661c <I2C_RequestMemoryRead+0xa4>)
 800659a:	9300      	str	r3, [sp, #0]
 800659c:	2300      	movs	r3, #0
 800659e:	68f8      	ldr	r0, [r7, #12]
 80065a0:	f000 f9fe 	bl	80069a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065a4:	69fa      	ldr	r2, [r7, #28]
 80065a6:	69b9      	ldr	r1, [r7, #24]
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	f000 f89d 	bl	80066e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80065ae:	4603      	mov	r3, r0
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d001      	beq.n	80065b8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e02c      	b.n	8006612 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065b8:	88fb      	ldrh	r3, [r7, #6]
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d105      	bne.n	80065ca <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80065be:	893b      	ldrh	r3, [r7, #8]
 80065c0:	b2da      	uxtb	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	629a      	str	r2, [r3, #40]	; 0x28
 80065c8:	e015      	b.n	80065f6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80065ca:	893b      	ldrh	r3, [r7, #8]
 80065cc:	0a1b      	lsrs	r3, r3, #8
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	b2da      	uxtb	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065d8:	69fa      	ldr	r2, [r7, #28]
 80065da:	69b9      	ldr	r1, [r7, #24]
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 f883 	bl	80066e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d001      	beq.n	80065ec <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e012      	b.n	8006612 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80065ec:	893b      	ldrh	r3, [r7, #8]
 80065ee:	b2da      	uxtb	r2, r3
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	9300      	str	r3, [sp, #0]
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	2200      	movs	r2, #0
 80065fe:	2140      	movs	r1, #64	; 0x40
 8006600:	68f8      	ldr	r0, [r7, #12]
 8006602:	f000 f831 	bl	8006668 <I2C_WaitOnFlagUntilTimeout>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d001      	beq.n	8006610 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800660c:	2301      	movs	r3, #1
 800660e:	e000      	b.n	8006612 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	80002000 	.word	0x80002000

08006620 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	f003 0302 	and.w	r3, r3, #2
 8006632:	2b02      	cmp	r3, #2
 8006634:	d103      	bne.n	800663e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2200      	movs	r2, #0
 800663c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	f003 0301 	and.w	r3, r3, #1
 8006648:	2b01      	cmp	r3, #1
 800664a:	d007      	beq.n	800665c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	699a      	ldr	r2, [r3, #24]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f042 0201 	orr.w	r2, r2, #1
 800665a:	619a      	str	r2, [r3, #24]
  }
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	603b      	str	r3, [r7, #0]
 8006674:	4613      	mov	r3, r2
 8006676:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006678:	e022      	b.n	80066c0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006680:	d01e      	beq.n	80066c0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006682:	f7fd fbc7 	bl	8003e14 <HAL_GetTick>
 8006686:	4602      	mov	r2, r0
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	1ad3      	subs	r3, r2, r3
 800668c:	683a      	ldr	r2, [r7, #0]
 800668e:	429a      	cmp	r2, r3
 8006690:	d302      	bcc.n	8006698 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d113      	bne.n	80066c0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800669c:	f043 0220 	orr.w	r2, r3, #32
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e00f      	b.n	80066e0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	699a      	ldr	r2, [r3, #24]
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	4013      	ands	r3, r2
 80066ca:	68ba      	ldr	r2, [r7, #8]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	bf0c      	ite	eq
 80066d0:	2301      	moveq	r3, #1
 80066d2:	2300      	movne	r3, #0
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	461a      	mov	r2, r3
 80066d8:	79fb      	ldrb	r3, [r7, #7]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d0cd      	beq.n	800667a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3710      	adds	r7, #16
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	60b9      	str	r1, [r7, #8]
 80066f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80066f4:	e02c      	b.n	8006750 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	68b9      	ldr	r1, [r7, #8]
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	f000 f870 	bl	80067e0 <I2C_IsErrorOccurred>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d001      	beq.n	800670a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e02a      	b.n	8006760 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006710:	d01e      	beq.n	8006750 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006712:	f7fd fb7f 	bl	8003e14 <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	68ba      	ldr	r2, [r7, #8]
 800671e:	429a      	cmp	r2, r3
 8006720:	d302      	bcc.n	8006728 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d113      	bne.n	8006750 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800672c:	f043 0220 	orr.w	r2, r3, #32
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2220      	movs	r2, #32
 8006738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e007      	b.n	8006760 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	f003 0302 	and.w	r3, r3, #2
 800675a:	2b02      	cmp	r3, #2
 800675c:	d1cb      	bne.n	80066f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006774:	e028      	b.n	80067c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	68b9      	ldr	r1, [r7, #8]
 800677a:	68f8      	ldr	r0, [r7, #12]
 800677c:	f000 f830 	bl	80067e0 <I2C_IsErrorOccurred>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d001      	beq.n	800678a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e026      	b.n	80067d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800678a:	f7fd fb43 	bl	8003e14 <HAL_GetTick>
 800678e:	4602      	mov	r2, r0
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	68ba      	ldr	r2, [r7, #8]
 8006796:	429a      	cmp	r2, r3
 8006798:	d302      	bcc.n	80067a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d113      	bne.n	80067c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067a4:	f043 0220 	orr.w	r2, r3, #32
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2220      	movs	r2, #32
 80067b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	e007      	b.n	80067d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	699b      	ldr	r3, [r3, #24]
 80067ce:	f003 0320 	and.w	r3, r3, #32
 80067d2:	2b20      	cmp	r3, #32
 80067d4:	d1cf      	bne.n	8006776 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80067d6:	2300      	movs	r3, #0
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3710      	adds	r7, #16
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b08a      	sub	sp, #40	; 0x28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067ec:	2300      	movs	r3, #0
 80067ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	699b      	ldr	r3, [r3, #24]
 80067f8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80067fa:	2300      	movs	r3, #0
 80067fc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006802:	69bb      	ldr	r3, [r7, #24]
 8006804:	f003 0310 	and.w	r3, r3, #16
 8006808:	2b00      	cmp	r3, #0
 800680a:	d068      	beq.n	80068de <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2210      	movs	r2, #16
 8006812:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006814:	e049      	b.n	80068aa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800681c:	d045      	beq.n	80068aa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800681e:	f7fd faf9 	bl	8003e14 <HAL_GetTick>
 8006822:	4602      	mov	r2, r0
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	1ad3      	subs	r3, r2, r3
 8006828:	68ba      	ldr	r2, [r7, #8]
 800682a:	429a      	cmp	r2, r3
 800682c:	d302      	bcc.n	8006834 <I2C_IsErrorOccurred+0x54>
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d13a      	bne.n	80068aa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800683e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006846:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006852:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006856:	d121      	bne.n	800689c <I2C_IsErrorOccurred+0xbc>
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800685e:	d01d      	beq.n	800689c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006860:	7cfb      	ldrb	r3, [r7, #19]
 8006862:	2b20      	cmp	r3, #32
 8006864:	d01a      	beq.n	800689c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006874:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006876:	f7fd facd 	bl	8003e14 <HAL_GetTick>
 800687a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800687c:	e00e      	b.n	800689c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800687e:	f7fd fac9 	bl	8003e14 <HAL_GetTick>
 8006882:	4602      	mov	r2, r0
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	1ad3      	subs	r3, r2, r3
 8006888:	2b19      	cmp	r3, #25
 800688a:	d907      	bls.n	800689c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 800688c:	6a3b      	ldr	r3, [r7, #32]
 800688e:	f043 0320 	orr.w	r3, r3, #32
 8006892:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800689a:	e006      	b.n	80068aa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	699b      	ldr	r3, [r3, #24]
 80068a2:	f003 0320 	and.w	r3, r3, #32
 80068a6:	2b20      	cmp	r3, #32
 80068a8:	d1e9      	bne.n	800687e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	699b      	ldr	r3, [r3, #24]
 80068b0:	f003 0320 	and.w	r3, r3, #32
 80068b4:	2b20      	cmp	r3, #32
 80068b6:	d003      	beq.n	80068c0 <I2C_IsErrorOccurred+0xe0>
 80068b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d0aa      	beq.n	8006816 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80068c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d103      	bne.n	80068d0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	2220      	movs	r2, #32
 80068ce:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80068d0:	6a3b      	ldr	r3, [r7, #32]
 80068d2:	f043 0304 	orr.w	r3, r3, #4
 80068d6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	699b      	ldr	r3, [r3, #24]
 80068e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00b      	beq.n	8006908 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80068f0:	6a3b      	ldr	r3, [r7, #32]
 80068f2:	f043 0301 	orr.w	r3, r3, #1
 80068f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006900:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00b      	beq.n	800692a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006912:	6a3b      	ldr	r3, [r7, #32]
 8006914:	f043 0308 	orr.w	r3, r3, #8
 8006918:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006922:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00b      	beq.n	800694c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006934:	6a3b      	ldr	r3, [r7, #32]
 8006936:	f043 0302 	orr.w	r3, r3, #2
 800693a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006944:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800694c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006950:	2b00      	cmp	r3, #0
 8006952:	d01c      	beq.n	800698e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006954:	68f8      	ldr	r0, [r7, #12]
 8006956:	f7ff fe63 	bl	8006620 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	6859      	ldr	r1, [r3, #4]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	4b0d      	ldr	r3, [pc, #52]	; (800699c <I2C_IsErrorOccurred+0x1bc>)
 8006966:	400b      	ands	r3, r1
 8006968:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800696e:	6a3b      	ldr	r3, [r7, #32]
 8006970:	431a      	orrs	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2220      	movs	r2, #32
 800697a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2200      	movs	r2, #0
 8006982:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800698e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006992:	4618      	mov	r0, r3
 8006994:	3728      	adds	r7, #40	; 0x28
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	fe00e800 	.word	0xfe00e800

080069a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b087      	sub	sp, #28
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	607b      	str	r3, [r7, #4]
 80069aa:	460b      	mov	r3, r1
 80069ac:	817b      	strh	r3, [r7, #10]
 80069ae:	4613      	mov	r3, r2
 80069b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069b2:	897b      	ldrh	r3, [r7, #10]
 80069b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80069b8:	7a7b      	ldrb	r3, [r7, #9]
 80069ba:	041b      	lsls	r3, r3, #16
 80069bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069c0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80069c6:	6a3b      	ldr	r3, [r7, #32]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80069ce:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	685a      	ldr	r2, [r3, #4]
 80069d6:	6a3b      	ldr	r3, [r7, #32]
 80069d8:	0d5b      	lsrs	r3, r3, #21
 80069da:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80069de:	4b08      	ldr	r3, [pc, #32]	; (8006a00 <I2C_TransferConfig+0x60>)
 80069e0:	430b      	orrs	r3, r1
 80069e2:	43db      	mvns	r3, r3
 80069e4:	ea02 0103 	and.w	r1, r2, r3
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	697a      	ldr	r2, [r7, #20]
 80069ee:	430a      	orrs	r2, r1
 80069f0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80069f2:	bf00      	nop
 80069f4:	371c      	adds	r7, #28
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	03ff63ff 	.word	0x03ff63ff

08006a04 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d101      	bne.n	8006a16 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e0bf      	b.n	8006b96 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d106      	bne.n	8006a30 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f7fb f85a 	bl	8001ae4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2202      	movs	r2, #2
 8006a34:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	699a      	ldr	r2, [r3, #24]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8006a46:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6999      	ldr	r1, [r3, #24]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	685a      	ldr	r2, [r3, #4]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006a5c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	691b      	ldr	r3, [r3, #16]
 8006a62:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6899      	ldr	r1, [r3, #8]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	4b4a      	ldr	r3, [pc, #296]	; (8006ba0 <HAL_LTDC_Init+0x19c>)
 8006a78:	400b      	ands	r3, r1
 8006a7a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	695b      	ldr	r3, [r3, #20]
 8006a80:	041b      	lsls	r3, r3, #16
 8006a82:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6899      	ldr	r1, [r3, #8]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	699a      	ldr	r2, [r3, #24]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	431a      	orrs	r2, r3
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68d9      	ldr	r1, [r3, #12]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	4b3e      	ldr	r3, [pc, #248]	; (8006ba0 <HAL_LTDC_Init+0x19c>)
 8006aa6:	400b      	ands	r3, r1
 8006aa8:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	69db      	ldr	r3, [r3, #28]
 8006aae:	041b      	lsls	r3, r3, #16
 8006ab0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68d9      	ldr	r1, [r3, #12]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a1a      	ldr	r2, [r3, #32]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	431a      	orrs	r2, r3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6919      	ldr	r1, [r3, #16]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	4b33      	ldr	r3, [pc, #204]	; (8006ba0 <HAL_LTDC_Init+0x19c>)
 8006ad4:	400b      	ands	r3, r1
 8006ad6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006adc:	041b      	lsls	r3, r3, #16
 8006ade:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	6919      	ldr	r1, [r3, #16]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	431a      	orrs	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	430a      	orrs	r2, r1
 8006af4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	6959      	ldr	r1, [r3, #20]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	4b27      	ldr	r3, [pc, #156]	; (8006ba0 <HAL_LTDC_Init+0x19c>)
 8006b02:	400b      	ands	r3, r1
 8006b04:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b0a:	041b      	lsls	r3, r3, #16
 8006b0c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6959      	ldr	r1, [r3, #20]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	430a      	orrs	r2, r1
 8006b22:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b2a:	021b      	lsls	r3, r3, #8
 8006b2c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006b34:	041b      	lsls	r3, r3, #16
 8006b36:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8006b46:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006b4e:	68ba      	ldr	r2, [r7, #8]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8006b5a:	431a      	orrs	r2, r3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f042 0206 	orr.w	r2, r2, #6
 8006b72:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	699a      	ldr	r2, [r3, #24]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f042 0201 	orr.w	r2, r2, #1
 8006b82:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006b94:	2300      	movs	r3, #0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3710      	adds	r7, #16
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	f000f800 	.word	0xf000f800

08006ba4 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bba:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f003 0304 	and.w	r3, r3, #4
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d023      	beq.n	8006c0e <HAL_LTDC_IRQHandler+0x6a>
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	f003 0304 	and.w	r3, r3, #4
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d01e      	beq.n	8006c0e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f022 0204 	bic.w	r2, r2, #4
 8006bde:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2204      	movs	r2, #4
 8006be6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006bee:	f043 0201 	orr.w	r2, r3, #1
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2204      	movs	r2, #4
 8006bfc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 f86f 	bl	8006cec <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f003 0302 	and.w	r3, r3, #2
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d023      	beq.n	8006c60 <HAL_LTDC_IRQHandler+0xbc>
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	f003 0302 	and.w	r3, r3, #2
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d01e      	beq.n	8006c60 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f022 0202 	bic.w	r2, r2, #2
 8006c30:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	2202      	movs	r2, #2
 8006c38:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006c40:	f043 0202 	orr.w	r2, r3, #2
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2204      	movs	r2, #4
 8006c4e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 f846 	bl	8006cec <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f003 0301 	and.w	r3, r3, #1
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d01b      	beq.n	8006ca2 <HAL_LTDC_IRQHandler+0xfe>
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d016      	beq.n	8006ca2 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f022 0201 	bic.w	r2, r2, #1
 8006c82:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2201      	movs	r2, #1
 8006c8a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 f82f 	bl	8006d00 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f003 0308 	and.w	r3, r3, #8
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d01b      	beq.n	8006ce4 <HAL_LTDC_IRQHandler+0x140>
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	f003 0308 	and.w	r3, r3, #8
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d016      	beq.n	8006ce4 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f022 0208 	bic.w	r2, r2, #8
 8006cc4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2208      	movs	r2, #8
 8006ccc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 f818 	bl	8006d14 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8006ce4:	bf00      	nop
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}

08006cec <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006d28:	b5b0      	push	{r4, r5, r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	60b9      	str	r1, [r7, #8]
 8006d32:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d101      	bne.n	8006d42 <HAL_LTDC_ConfigLayer+0x1a>
 8006d3e:	2302      	movs	r3, #2
 8006d40:	e02c      	b.n	8006d9c <HAL_LTDC_ConfigLayer+0x74>
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2202      	movs	r2, #2
 8006d4e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2134      	movs	r1, #52	; 0x34
 8006d58:	fb01 f303 	mul.w	r3, r1, r3
 8006d5c:	4413      	add	r3, r2
 8006d5e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	4614      	mov	r4, r2
 8006d66:	461d      	mov	r5, r3
 8006d68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d74:	682b      	ldr	r3, [r5, #0]
 8006d76:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	68b9      	ldr	r1, [r7, #8]
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f000 f811 	bl	8006da4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2201      	movs	r2, #1
 8006d88:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006d9a:	2300      	movs	r3, #0
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3710      	adds	r7, #16
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bdb0      	pop	{r4, r5, r7, pc}

08006da4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b089      	sub	sp, #36	; 0x24
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	60f8      	str	r0, [r7, #12]
 8006dac:	60b9      	str	r1, [r7, #8]
 8006dae:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	685a      	ldr	r2, [r3, #4]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	0c1b      	lsrs	r3, r3, #16
 8006dbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dc0:	4413      	add	r3, r2
 8006dc2:	041b      	lsls	r3, r3, #16
 8006dc4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	461a      	mov	r2, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	01db      	lsls	r3, r3, #7
 8006dd0:	4413      	add	r3, r2
 8006dd2:	3384      	adds	r3, #132	; 0x84
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	6812      	ldr	r2, [r2, #0]
 8006dda:	4611      	mov	r1, r2
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	01d2      	lsls	r2, r2, #7
 8006de0:	440a      	add	r2, r1
 8006de2:	3284      	adds	r2, #132	; 0x84
 8006de4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006de8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	0c1b      	lsrs	r3, r3, #16
 8006df6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006dfa:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006dfc:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4619      	mov	r1, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	01db      	lsls	r3, r3, #7
 8006e08:	440b      	add	r3, r1
 8006e0a:	3384      	adds	r3, #132	; 0x84
 8006e0c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006e12:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	68da      	ldr	r2, [r3, #12]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e22:	4413      	add	r3, r2
 8006e24:	041b      	lsls	r3, r3, #16
 8006e26:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	01db      	lsls	r3, r3, #7
 8006e32:	4413      	add	r3, r2
 8006e34:	3384      	adds	r3, #132	; 0x84
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	6812      	ldr	r2, [r2, #0]
 8006e3c:	4611      	mov	r1, r2
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	01d2      	lsls	r2, r2, #7
 8006e42:	440a      	add	r2, r1
 8006e44:	3284      	adds	r2, #132	; 0x84
 8006e46:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006e4a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	689a      	ldr	r2, [r3, #8]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e5a:	4413      	add	r3, r2
 8006e5c:	1c5a      	adds	r2, r3, #1
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4619      	mov	r1, r3
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	01db      	lsls	r3, r3, #7
 8006e68:	440b      	add	r3, r1
 8006e6a:	3384      	adds	r3, #132	; 0x84
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	69fb      	ldr	r3, [r7, #28]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	461a      	mov	r2, r3
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	01db      	lsls	r3, r3, #7
 8006e7e:	4413      	add	r3, r2
 8006e80:	3384      	adds	r3, #132	; 0x84
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	6812      	ldr	r2, [r2, #0]
 8006e88:	4611      	mov	r1, r2
 8006e8a:	687a      	ldr	r2, [r7, #4]
 8006e8c:	01d2      	lsls	r2, r2, #7
 8006e8e:	440a      	add	r2, r1
 8006e90:	3284      	adds	r2, #132	; 0x84
 8006e92:	f023 0307 	bic.w	r3, r3, #7
 8006e96:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	01db      	lsls	r3, r3, #7
 8006ea2:	4413      	add	r3, r2
 8006ea4:	3384      	adds	r3, #132	; 0x84
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006eb4:	021b      	lsls	r3, r3, #8
 8006eb6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006ebe:	041b      	lsls	r3, r3, #16
 8006ec0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	699b      	ldr	r3, [r3, #24]
 8006ec6:	061b      	lsls	r3, r3, #24
 8006ec8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	01db      	lsls	r3, r3, #7
 8006ed4:	4413      	add	r3, r2
 8006ed6:	3384      	adds	r3, #132	; 0x84
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	461a      	mov	r2, r3
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	01db      	lsls	r3, r3, #7
 8006ee4:	4413      	add	r3, r2
 8006ee6:	3384      	adds	r3, #132	; 0x84
 8006ee8:	461a      	mov	r2, r3
 8006eea:	2300      	movs	r3, #0
 8006eec:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006ef4:	461a      	mov	r2, r3
 8006ef6:	69fb      	ldr	r3, [r7, #28]
 8006ef8:	431a      	orrs	r2, r3
 8006efa:	69bb      	ldr	r3, [r7, #24]
 8006efc:	431a      	orrs	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4619      	mov	r1, r3
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	01db      	lsls	r3, r3, #7
 8006f08:	440b      	add	r3, r1
 8006f0a:	3384      	adds	r3, #132	; 0x84
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	461a      	mov	r2, r3
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	01db      	lsls	r3, r3, #7
 8006f1e:	4413      	add	r3, r2
 8006f20:	3384      	adds	r3, #132	; 0x84
 8006f22:	695b      	ldr	r3, [r3, #20]
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	6812      	ldr	r2, [r2, #0]
 8006f28:	4611      	mov	r1, r2
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	01d2      	lsls	r2, r2, #7
 8006f2e:	440a      	add	r2, r1
 8006f30:	3284      	adds	r2, #132	; 0x84
 8006f32:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006f36:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	01db      	lsls	r3, r3, #7
 8006f42:	4413      	add	r3, r2
 8006f44:	3384      	adds	r3, #132	; 0x84
 8006f46:	461a      	mov	r2, r3
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	695b      	ldr	r3, [r3, #20]
 8006f4c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	461a      	mov	r2, r3
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	01db      	lsls	r3, r3, #7
 8006f58:	4413      	add	r3, r2
 8006f5a:	3384      	adds	r3, #132	; 0x84
 8006f5c:	69da      	ldr	r2, [r3, #28]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4619      	mov	r1, r3
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	01db      	lsls	r3, r3, #7
 8006f68:	440b      	add	r3, r1
 8006f6a:	3384      	adds	r3, #132	; 0x84
 8006f6c:	4619      	mov	r1, r3
 8006f6e:	4b58      	ldr	r3, [pc, #352]	; (80070d0 <LTDC_SetConfig+0x32c>)
 8006f70:	4013      	ands	r3, r2
 8006f72:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	69da      	ldr	r2, [r3, #28]
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	6a1b      	ldr	r3, [r3, #32]
 8006f7c:	68f9      	ldr	r1, [r7, #12]
 8006f7e:	6809      	ldr	r1, [r1, #0]
 8006f80:	4608      	mov	r0, r1
 8006f82:	6879      	ldr	r1, [r7, #4]
 8006f84:	01c9      	lsls	r1, r1, #7
 8006f86:	4401      	add	r1, r0
 8006f88:	3184      	adds	r1, #132	; 0x84
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	461a      	mov	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	01db      	lsls	r3, r3, #7
 8006f98:	4413      	add	r3, r2
 8006f9a:	3384      	adds	r3, #132	; 0x84
 8006f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	01db      	lsls	r3, r3, #7
 8006fa8:	4413      	add	r3, r2
 8006faa:	3384      	adds	r3, #132	; 0x84
 8006fac:	461a      	mov	r2, r3
 8006fae:	2300      	movs	r3, #0
 8006fb0:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	01db      	lsls	r3, r3, #7
 8006fbc:	4413      	add	r3, r2
 8006fbe:	3384      	adds	r3, #132	; 0x84
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc6:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	691b      	ldr	r3, [r3, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d102      	bne.n	8006fd6 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8006fd0:	2304      	movs	r3, #4
 8006fd2:	61fb      	str	r3, [r7, #28]
 8006fd4:	e01b      	b.n	800700e <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d102      	bne.n	8006fe4 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8006fde:	2303      	movs	r3, #3
 8006fe0:	61fb      	str	r3, [r7, #28]
 8006fe2:	e014      	b.n	800700e <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	2b04      	cmp	r3, #4
 8006fea:	d00b      	beq.n	8007004 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006ff0:	2b02      	cmp	r3, #2
 8006ff2:	d007      	beq.n	8007004 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006ff8:	2b03      	cmp	r3, #3
 8006ffa:	d003      	beq.n	8007004 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007000:	2b07      	cmp	r3, #7
 8007002:	d102      	bne.n	800700a <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8007004:	2302      	movs	r3, #2
 8007006:	61fb      	str	r3, [r7, #28]
 8007008:	e001      	b.n	800700e <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800700a:	2301      	movs	r3, #1
 800700c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	461a      	mov	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	01db      	lsls	r3, r3, #7
 8007018:	4413      	add	r3, r2
 800701a:	3384      	adds	r3, #132	; 0x84
 800701c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800701e:	68fa      	ldr	r2, [r7, #12]
 8007020:	6812      	ldr	r2, [r2, #0]
 8007022:	4611      	mov	r1, r2
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	01d2      	lsls	r2, r2, #7
 8007028:	440a      	add	r2, r1
 800702a:	3284      	adds	r2, #132	; 0x84
 800702c:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8007030:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007036:	69fa      	ldr	r2, [r7, #28]
 8007038:	fb02 f303 	mul.w	r3, r2, r3
 800703c:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	6859      	ldr	r1, [r3, #4]
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	1acb      	subs	r3, r1, r3
 8007048:	69f9      	ldr	r1, [r7, #28]
 800704a:	fb01 f303 	mul.w	r3, r1, r3
 800704e:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007050:	68f9      	ldr	r1, [r7, #12]
 8007052:	6809      	ldr	r1, [r1, #0]
 8007054:	4608      	mov	r0, r1
 8007056:	6879      	ldr	r1, [r7, #4]
 8007058:	01c9      	lsls	r1, r1, #7
 800705a:	4401      	add	r1, r0
 800705c:	3184      	adds	r1, #132	; 0x84
 800705e:	4313      	orrs	r3, r2
 8007060:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	461a      	mov	r2, r3
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	01db      	lsls	r3, r3, #7
 800706c:	4413      	add	r3, r2
 800706e:	3384      	adds	r3, #132	; 0x84
 8007070:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4619      	mov	r1, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	01db      	lsls	r3, r3, #7
 800707c:	440b      	add	r3, r1
 800707e:	3384      	adds	r3, #132	; 0x84
 8007080:	4619      	mov	r1, r3
 8007082:	4b14      	ldr	r3, [pc, #80]	; (80070d4 <LTDC_SetConfig+0x330>)
 8007084:	4013      	ands	r3, r2
 8007086:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	461a      	mov	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	01db      	lsls	r3, r3, #7
 8007092:	4413      	add	r3, r2
 8007094:	3384      	adds	r3, #132	; 0x84
 8007096:	461a      	mov	r2, r3
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800709c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	461a      	mov	r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	01db      	lsls	r3, r3, #7
 80070a8:	4413      	add	r3, r2
 80070aa:	3384      	adds	r3, #132	; 0x84
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	6812      	ldr	r2, [r2, #0]
 80070b2:	4611      	mov	r1, r2
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	01d2      	lsls	r2, r2, #7
 80070b8:	440a      	add	r2, r1
 80070ba:	3284      	adds	r2, #132	; 0x84
 80070bc:	f043 0301 	orr.w	r3, r3, #1
 80070c0:	6013      	str	r3, [r2, #0]
}
 80070c2:	bf00      	nop
 80070c4:	3724      	adds	r7, #36	; 0x24
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	fffff8f8 	.word	0xfffff8f8
 80070d4:	fffff800 	.word	0xfffff800

080070d8 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                            DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d101      	bne.n	80070ee <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 80070ea:	2200      	movs	r2, #0
 80070ec:	e001      	b.n	80070f2 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 80070ee:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d102      	bne.n	8007104 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 80070fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007102:	e000      	b.n	8007106 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8007104:	2200      	movs	r2, #0
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d102      	bne.n	8007118 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 8007112:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007116:	e000      	b.n	800711a <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8007118:	2200      	movs	r2, #0
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007122:	1e5a      	subs	r2, r3, #1
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007130:	4413      	add	r3, r2
 8007132:	1e5a      	subs	r2, r3, #1
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007140:	441a      	add	r2, r3
                                   VidCfg->VerticalActive - 1U;
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8007146:	4413      	add	r3, r2
                                   VidCfg->VerticalActive - 1U;
 8007148:	1e5a      	subs	r2, r3, #1
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007156:	441a      	add	r2, r3
                                   VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800715c:	441a      	add	r2, r3
                                   VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007162:	4413      	add	r3, r2
 8007164:	1e5a      	subs	r2, r3, #1
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800716a:	2300      	movs	r3, #0
}
 800716c:	4618      	mov	r0, r3
 800716e:	370c      	adds	r7, #12
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007178:	b590      	push	{r4, r7, lr}
 800717a:	b08d      	sub	sp, #52	; 0x34
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007186:	6a3b      	ldr	r3, [r7, #32]
 8007188:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4618      	mov	r0, r3
 8007190:	f003 f800 	bl	800a194 <USB_GetMode>
 8007194:	4603      	mov	r3, r0
 8007196:	2b00      	cmp	r3, #0
 8007198:	f040 84b7 	bne.w	8007b0a <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4618      	mov	r0, r3
 80071a2:	f002 ff64 	bl	800a06e <USB_ReadInterrupts>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	f000 84ad 	beq.w	8007b08 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	0a1b      	lsrs	r3, r3, #8
 80071b8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4618      	mov	r0, r3
 80071c8:	f002 ff51 	bl	800a06e <USB_ReadInterrupts>
 80071cc:	4603      	mov	r3, r0
 80071ce:	f003 0302 	and.w	r3, r3, #2
 80071d2:	2b02      	cmp	r3, #2
 80071d4:	d107      	bne.n	80071e6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	695a      	ldr	r2, [r3, #20]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f002 0202 	and.w	r2, r2, #2
 80071e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f002 ff3f 	bl	800a06e <USB_ReadInterrupts>
 80071f0:	4603      	mov	r3, r0
 80071f2:	f003 0310 	and.w	r3, r3, #16
 80071f6:	2b10      	cmp	r3, #16
 80071f8:	d161      	bne.n	80072be <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	699a      	ldr	r2, [r3, #24]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f022 0210 	bic.w	r2, r2, #16
 8007208:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800720a:	6a3b      	ldr	r3, [r7, #32]
 800720c:	6a1b      	ldr	r3, [r3, #32]
 800720e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007210:	69bb      	ldr	r3, [r7, #24]
 8007212:	f003 020f 	and.w	r2, r3, #15
 8007216:	4613      	mov	r3, r2
 8007218:	00db      	lsls	r3, r3, #3
 800721a:	4413      	add	r3, r2
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	4413      	add	r3, r2
 8007226:	3304      	adds	r3, #4
 8007228:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	0c5b      	lsrs	r3, r3, #17
 800722e:	f003 030f 	and.w	r3, r3, #15
 8007232:	2b02      	cmp	r3, #2
 8007234:	d124      	bne.n	8007280 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007236:	69ba      	ldr	r2, [r7, #24]
 8007238:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800723c:	4013      	ands	r3, r2
 800723e:	2b00      	cmp	r3, #0
 8007240:	d035      	beq.n	80072ae <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	091b      	lsrs	r3, r3, #4
 800724a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800724c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007250:	b29b      	uxth	r3, r3
 8007252:	461a      	mov	r2, r3
 8007254:	6a38      	ldr	r0, [r7, #32]
 8007256:	f002 feb2 	bl	8009fbe <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	691a      	ldr	r2, [r3, #16]
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	091b      	lsrs	r3, r3, #4
 8007262:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007266:	441a      	add	r2, r3
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	6a1a      	ldr	r2, [r3, #32]
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	091b      	lsrs	r3, r3, #4
 8007274:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007278:	441a      	add	r2, r3
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	621a      	str	r2, [r3, #32]
 800727e:	e016      	b.n	80072ae <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007280:	69bb      	ldr	r3, [r7, #24]
 8007282:	0c5b      	lsrs	r3, r3, #17
 8007284:	f003 030f 	and.w	r3, r3, #15
 8007288:	2b06      	cmp	r3, #6
 800728a:	d110      	bne.n	80072ae <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007292:	2208      	movs	r2, #8
 8007294:	4619      	mov	r1, r3
 8007296:	6a38      	ldr	r0, [r7, #32]
 8007298:	f002 fe91 	bl	8009fbe <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	6a1a      	ldr	r2, [r3, #32]
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	091b      	lsrs	r3, r3, #4
 80072a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80072a8:	441a      	add	r2, r3
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	699a      	ldr	r2, [r3, #24]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f042 0210 	orr.w	r2, r2, #16
 80072bc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4618      	mov	r0, r3
 80072c4:	f002 fed3 	bl	800a06e <USB_ReadInterrupts>
 80072c8:	4603      	mov	r3, r0
 80072ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80072ce:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80072d2:	f040 80a7 	bne.w	8007424 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80072d6:	2300      	movs	r3, #0
 80072d8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4618      	mov	r0, r3
 80072e0:	f002 fed8 	bl	800a094 <USB_ReadDevAllOutEpInterrupt>
 80072e4:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80072e6:	e099      	b.n	800741c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80072e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ea:	f003 0301 	and.w	r3, r3, #1
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f000 808e 	beq.w	8007410 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072fa:	b2d2      	uxtb	r2, r2
 80072fc:	4611      	mov	r1, r2
 80072fe:	4618      	mov	r0, r3
 8007300:	f002 fefc 	bl	800a0fc <USB_ReadDevOutEPInterrupt>
 8007304:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	f003 0301 	and.w	r3, r3, #1
 800730c:	2b00      	cmp	r3, #0
 800730e:	d00c      	beq.n	800732a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007312:	015a      	lsls	r2, r3, #5
 8007314:	69fb      	ldr	r3, [r7, #28]
 8007316:	4413      	add	r3, r2
 8007318:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800731c:	461a      	mov	r2, r3
 800731e:	2301      	movs	r3, #1
 8007320:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007322:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 fd27 	bl	8007d78 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	f003 0308 	and.w	r3, r3, #8
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00c      	beq.n	800734e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007336:	015a      	lsls	r2, r3, #5
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	4413      	add	r3, r2
 800733c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007340:	461a      	mov	r2, r3
 8007342:	2308      	movs	r3, #8
 8007344:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007346:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f000 fdfd 	bl	8007f48 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	f003 0310 	and.w	r3, r3, #16
 8007354:	2b00      	cmp	r3, #0
 8007356:	d008      	beq.n	800736a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735a:	015a      	lsls	r2, r3, #5
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	4413      	add	r3, r2
 8007360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007364:	461a      	mov	r2, r3
 8007366:	2310      	movs	r3, #16
 8007368:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	f003 0302 	and.w	r3, r3, #2
 8007370:	2b00      	cmp	r3, #0
 8007372:	d030      	beq.n	80073d6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8007374:	6a3b      	ldr	r3, [r7, #32]
 8007376:	695b      	ldr	r3, [r3, #20]
 8007378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800737c:	2b80      	cmp	r3, #128	; 0x80
 800737e:	d109      	bne.n	8007394 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	69fa      	ldr	r2, [r7, #28]
 800738a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800738e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007392:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8007394:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007396:	4613      	mov	r3, r2
 8007398:	00db      	lsls	r3, r3, #3
 800739a:	4413      	add	r3, r2
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	4413      	add	r3, r2
 80073a6:	3304      	adds	r3, #4
 80073a8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	78db      	ldrb	r3, [r3, #3]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d108      	bne.n	80073c4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	2200      	movs	r2, #0
 80073b6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80073b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	4619      	mov	r1, r3
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 fbf0 	bl	8007ba4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	015a      	lsls	r2, r3, #5
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	4413      	add	r3, r2
 80073cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073d0:	461a      	mov	r2, r3
 80073d2:	2302      	movs	r3, #2
 80073d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	f003 0320 	and.w	r3, r3, #32
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d008      	beq.n	80073f2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80073e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e2:	015a      	lsls	r2, r3, #5
 80073e4:	69fb      	ldr	r3, [r7, #28]
 80073e6:	4413      	add	r3, r2
 80073e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073ec:	461a      	mov	r2, r3
 80073ee:	2320      	movs	r3, #32
 80073f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d009      	beq.n	8007410 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80073fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fe:	015a      	lsls	r2, r3, #5
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	4413      	add	r3, r2
 8007404:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007408:	461a      	mov	r2, r3
 800740a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800740e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007412:	3301      	adds	r3, #1
 8007414:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007418:	085b      	lsrs	r3, r3, #1
 800741a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800741c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800741e:	2b00      	cmp	r3, #0
 8007420:	f47f af62 	bne.w	80072e8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4618      	mov	r0, r3
 800742a:	f002 fe20 	bl	800a06e <USB_ReadInterrupts>
 800742e:	4603      	mov	r3, r0
 8007430:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007434:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007438:	f040 80db 	bne.w	80075f2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4618      	mov	r0, r3
 8007442:	f002 fe41 	bl	800a0c8 <USB_ReadDevAllInEpInterrupt>
 8007446:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8007448:	2300      	movs	r3, #0
 800744a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800744c:	e0cd      	b.n	80075ea <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800744e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007450:	f003 0301 	and.w	r3, r3, #1
 8007454:	2b00      	cmp	r3, #0
 8007456:	f000 80c2 	beq.w	80075de <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007460:	b2d2      	uxtb	r2, r2
 8007462:	4611      	mov	r1, r2
 8007464:	4618      	mov	r0, r3
 8007466:	f002 fe67 	bl	800a138 <USB_ReadDevInEPInterrupt>
 800746a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	f003 0301 	and.w	r3, r3, #1
 8007472:	2b00      	cmp	r3, #0
 8007474:	d057      	beq.n	8007526 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007478:	f003 030f 	and.w	r3, r3, #15
 800747c:	2201      	movs	r2, #1
 800747e:	fa02 f303 	lsl.w	r3, r2, r3
 8007482:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007484:	69fb      	ldr	r3, [r7, #28]
 8007486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800748a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	43db      	mvns	r3, r3
 8007490:	69f9      	ldr	r1, [r7, #28]
 8007492:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007496:	4013      	ands	r3, r2
 8007498:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800749a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800749c:	015a      	lsls	r2, r3, #5
 800749e:	69fb      	ldr	r3, [r7, #28]
 80074a0:	4413      	add	r3, r2
 80074a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074a6:	461a      	mov	r2, r3
 80074a8:	2301      	movs	r3, #1
 80074aa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	691b      	ldr	r3, [r3, #16]
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d132      	bne.n	800751a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80074b4:	6879      	ldr	r1, [r7, #4]
 80074b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074b8:	4613      	mov	r3, r2
 80074ba:	00db      	lsls	r3, r3, #3
 80074bc:	4413      	add	r3, r2
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	440b      	add	r3, r1
 80074c2:	334c      	adds	r3, #76	; 0x4c
 80074c4:	6819      	ldr	r1, [r3, #0]
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074ca:	4613      	mov	r3, r2
 80074cc:	00db      	lsls	r3, r3, #3
 80074ce:	4413      	add	r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	4403      	add	r3, r0
 80074d4:	3348      	adds	r3, #72	; 0x48
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4419      	add	r1, r3
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074de:	4613      	mov	r3, r2
 80074e0:	00db      	lsls	r3, r3, #3
 80074e2:	4413      	add	r3, r2
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	4403      	add	r3, r0
 80074e8:	334c      	adds	r3, #76	; 0x4c
 80074ea:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80074ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d113      	bne.n	800751a <HAL_PCD_IRQHandler+0x3a2>
 80074f2:	6879      	ldr	r1, [r7, #4]
 80074f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074f6:	4613      	mov	r3, r2
 80074f8:	00db      	lsls	r3, r3, #3
 80074fa:	4413      	add	r3, r2
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	440b      	add	r3, r1
 8007500:	3354      	adds	r3, #84	; 0x54
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d108      	bne.n	800751a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6818      	ldr	r0, [r3, #0]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007512:	461a      	mov	r2, r3
 8007514:	2101      	movs	r1, #1
 8007516:	f002 fe6f 	bl	800a1f8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800751a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751c:	b2db      	uxtb	r3, r3
 800751e:	4619      	mov	r1, r3
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f000 fb01 	bl	8007b28 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	f003 0308 	and.w	r3, r3, #8
 800752c:	2b00      	cmp	r3, #0
 800752e:	d008      	beq.n	8007542 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007532:	015a      	lsls	r2, r3, #5
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	4413      	add	r3, r2
 8007538:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800753c:	461a      	mov	r2, r3
 800753e:	2308      	movs	r3, #8
 8007540:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	f003 0310 	and.w	r3, r3, #16
 8007548:	2b00      	cmp	r3, #0
 800754a:	d008      	beq.n	800755e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800754c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800754e:	015a      	lsls	r2, r3, #5
 8007550:	69fb      	ldr	r3, [r7, #28]
 8007552:	4413      	add	r3, r2
 8007554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007558:	461a      	mov	r2, r3
 800755a:	2310      	movs	r3, #16
 800755c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007564:	2b00      	cmp	r3, #0
 8007566:	d008      	beq.n	800757a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756a:	015a      	lsls	r2, r3, #5
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	4413      	add	r3, r2
 8007570:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007574:	461a      	mov	r2, r3
 8007576:	2340      	movs	r3, #64	; 0x40
 8007578:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	f003 0302 	and.w	r3, r3, #2
 8007580:	2b00      	cmp	r3, #0
 8007582:	d023      	beq.n	80075cc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8007584:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007586:	6a38      	ldr	r0, [r7, #32]
 8007588:	f002 fbd8 	bl	8009d3c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800758c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800758e:	4613      	mov	r3, r2
 8007590:	00db      	lsls	r3, r3, #3
 8007592:	4413      	add	r3, r2
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	3338      	adds	r3, #56	; 0x38
 8007598:	687a      	ldr	r2, [r7, #4]
 800759a:	4413      	add	r3, r2
 800759c:	3304      	adds	r3, #4
 800759e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	78db      	ldrb	r3, [r3, #3]
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d108      	bne.n	80075ba <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80075a8:	697b      	ldr	r3, [r7, #20]
 80075aa:	2200      	movs	r2, #0
 80075ac:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80075ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	4619      	mov	r1, r3
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f000 fb01 	bl	8007bbc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80075ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075bc:	015a      	lsls	r2, r3, #5
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075c6:	461a      	mov	r2, r3
 80075c8:	2302      	movs	r3, #2
 80075ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d003      	beq.n	80075de <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80075d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 fb40 	bl	8007c5e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80075de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e0:	3301      	adds	r3, #1
 80075e2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80075e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075e6:	085b      	lsrs	r3, r3, #1
 80075e8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80075ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	f47f af2e 	bne.w	800744e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4618      	mov	r0, r3
 80075f8:	f002 fd39 	bl	800a06e <USB_ReadInterrupts>
 80075fc:	4603      	mov	r3, r0
 80075fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007602:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007606:	d122      	bne.n	800764e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	69fa      	ldr	r2, [r7, #28]
 8007612:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007616:	f023 0301 	bic.w	r3, r3, #1
 800761a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8007622:	2b01      	cmp	r3, #1
 8007624:	d108      	bne.n	8007638 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800762e:	2100      	movs	r1, #0
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 fccf 	bl	8007fd4 <HAL_PCDEx_LPM_Callback>
 8007636:	e002      	b.n	800763e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f000 faa9 	bl	8007b90 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	695a      	ldr	r2, [r3, #20]
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800764c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4618      	mov	r0, r3
 8007654:	f002 fd0b 	bl	800a06e <USB_ReadInterrupts>
 8007658:	4603      	mov	r3, r0
 800765a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800765e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007662:	d112      	bne.n	800768a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	f003 0301 	and.w	r3, r3, #1
 8007670:	2b01      	cmp	r3, #1
 8007672:	d102      	bne.n	800767a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f000 fa81 	bl	8007b7c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	695a      	ldr	r2, [r3, #20]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8007688:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4618      	mov	r0, r3
 8007690:	f002 fced 	bl	800a06e <USB_ReadInterrupts>
 8007694:	4603      	mov	r3, r0
 8007696:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800769a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800769e:	d121      	bne.n	80076e4 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	695a      	ldr	r2, [r3, #20]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80076ae:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d111      	bne.n	80076de <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2201      	movs	r2, #1
 80076be:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076c8:	089b      	lsrs	r3, r3, #2
 80076ca:	f003 020f 	and.w	r2, r3, #15
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80076d4:	2101      	movs	r1, #1
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 fc7c 	bl	8007fd4 <HAL_PCDEx_LPM_Callback>
 80076dc:	e002      	b.n	80076e4 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 fa4c 	bl	8007b7c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4618      	mov	r0, r3
 80076ea:	f002 fcc0 	bl	800a06e <USB_ReadInterrupts>
 80076ee:	4603      	mov	r3, r0
 80076f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80076f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076f8:	f040 80b7 	bne.w	800786a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	69fa      	ldr	r2, [r7, #28]
 8007706:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800770a:	f023 0301 	bic.w	r3, r3, #1
 800770e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2110      	movs	r1, #16
 8007716:	4618      	mov	r0, r3
 8007718:	f002 fb10 	bl	8009d3c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800771c:	2300      	movs	r3, #0
 800771e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007720:	e046      	b.n	80077b0 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007724:	015a      	lsls	r2, r3, #5
 8007726:	69fb      	ldr	r3, [r7, #28]
 8007728:	4413      	add	r3, r2
 800772a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800772e:	461a      	mov	r2, r3
 8007730:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007734:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007738:	015a      	lsls	r2, r3, #5
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	4413      	add	r3, r2
 800773e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007746:	0151      	lsls	r1, r2, #5
 8007748:	69fa      	ldr	r2, [r7, #28]
 800774a:	440a      	add	r2, r1
 800774c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007750:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007754:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007758:	015a      	lsls	r2, r3, #5
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	4413      	add	r3, r2
 800775e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007762:	461a      	mov	r2, r3
 8007764:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007768:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800776a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800776c:	015a      	lsls	r2, r3, #5
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	4413      	add	r3, r2
 8007772:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800777a:	0151      	lsls	r1, r2, #5
 800777c:	69fa      	ldr	r2, [r7, #28]
 800777e:	440a      	add	r2, r1
 8007780:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007784:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007788:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800778a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800778c:	015a      	lsls	r2, r3, #5
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	4413      	add	r3, r2
 8007792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800779a:	0151      	lsls	r1, r2, #5
 800779c:	69fa      	ldr	r2, [r7, #28]
 800779e:	440a      	add	r2, r1
 80077a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80077a4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80077a8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80077aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ac:	3301      	adds	r3, #1
 80077ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d3b3      	bcc.n	8007722 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077c0:	69db      	ldr	r3, [r3, #28]
 80077c2:	69fa      	ldr	r2, [r7, #28]
 80077c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077c8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80077cc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d016      	beq.n	8007804 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077e0:	69fa      	ldr	r2, [r7, #28]
 80077e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077e6:	f043 030b 	orr.w	r3, r3, #11
 80077ea:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077f6:	69fa      	ldr	r2, [r7, #28]
 80077f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077fc:	f043 030b 	orr.w	r3, r3, #11
 8007800:	6453      	str	r3, [r2, #68]	; 0x44
 8007802:	e015      	b.n	8007830 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800780a:	695a      	ldr	r2, [r3, #20]
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007812:	4619      	mov	r1, r3
 8007814:	f242 032b 	movw	r3, #8235	; 0x202b
 8007818:	4313      	orrs	r3, r2
 800781a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800781c:	69fb      	ldr	r3, [r7, #28]
 800781e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007822:	691b      	ldr	r3, [r3, #16]
 8007824:	69fa      	ldr	r2, [r7, #28]
 8007826:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800782a:	f043 030b 	orr.w	r3, r3, #11
 800782e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007830:	69fb      	ldr	r3, [r7, #28]
 8007832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	69fa      	ldr	r2, [r7, #28]
 800783a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800783e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007842:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6818      	ldr	r0, [r3, #0]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	691b      	ldr	r3, [r3, #16]
 800784c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007854:	461a      	mov	r2, r3
 8007856:	f002 fccf 	bl	800a1f8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	695a      	ldr	r2, [r3, #20]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007868:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4618      	mov	r0, r3
 8007870:	f002 fbfd 	bl	800a06e <USB_ReadInterrupts>
 8007874:	4603      	mov	r3, r0
 8007876:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800787a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800787e:	d124      	bne.n	80078ca <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4618      	mov	r0, r3
 8007886:	f002 fc93 	bl	800a1b0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4618      	mov	r0, r3
 8007890:	f002 fa88 	bl	8009da4 <USB_GetDevSpeed>
 8007894:	4603      	mov	r3, r0
 8007896:	461a      	mov	r2, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681c      	ldr	r4, [r3, #0]
 80078a0:	f001 f8c8 	bl	8008a34 <HAL_RCC_GetHCLKFreq>
 80078a4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	461a      	mov	r2, r3
 80078ae:	4620      	mov	r0, r4
 80078b0:	f002 f9a2 	bl	8009bf8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 f957 	bl	8007b68 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	695a      	ldr	r2, [r3, #20]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80078c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4618      	mov	r0, r3
 80078d0:	f002 fbcd 	bl	800a06e <USB_ReadInterrupts>
 80078d4:	4603      	mov	r3, r0
 80078d6:	f003 0308 	and.w	r3, r3, #8
 80078da:	2b08      	cmp	r3, #8
 80078dc:	d10a      	bne.n	80078f4 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f938 	bl	8007b54 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	695a      	ldr	r2, [r3, #20]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f002 0208 	and.w	r2, r2, #8
 80078f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4618      	mov	r0, r3
 80078fa:	f002 fbb8 	bl	800a06e <USB_ReadInterrupts>
 80078fe:	4603      	mov	r3, r0
 8007900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007904:	2b80      	cmp	r3, #128	; 0x80
 8007906:	d122      	bne.n	800794e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007908:	6a3b      	ldr	r3, [r7, #32]
 800790a:	699b      	ldr	r3, [r3, #24]
 800790c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007910:	6a3b      	ldr	r3, [r7, #32]
 8007912:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007914:	2301      	movs	r3, #1
 8007916:	627b      	str	r3, [r7, #36]	; 0x24
 8007918:	e014      	b.n	8007944 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800791a:	6879      	ldr	r1, [r7, #4]
 800791c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800791e:	4613      	mov	r3, r2
 8007920:	00db      	lsls	r3, r3, #3
 8007922:	4413      	add	r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	440b      	add	r3, r1
 8007928:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d105      	bne.n	800793e <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007934:	b2db      	uxtb	r3, r3
 8007936:	4619      	mov	r1, r3
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 f95f 	bl	8007bfc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800793e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007940:	3301      	adds	r3, #1
 8007942:	627b      	str	r3, [r7, #36]	; 0x24
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800794a:	429a      	cmp	r2, r3
 800794c:	d3e5      	bcc.n	800791a <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4618      	mov	r0, r3
 8007954:	f002 fb8b 	bl	800a06e <USB_ReadInterrupts>
 8007958:	4603      	mov	r3, r0
 800795a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800795e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007962:	d13b      	bne.n	80079dc <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007964:	2301      	movs	r3, #1
 8007966:	627b      	str	r3, [r7, #36]	; 0x24
 8007968:	e02b      	b.n	80079c2 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800796a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796c:	015a      	lsls	r2, r3, #5
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	4413      	add	r3, r2
 8007972:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800797a:	6879      	ldr	r1, [r7, #4]
 800797c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800797e:	4613      	mov	r3, r2
 8007980:	00db      	lsls	r3, r3, #3
 8007982:	4413      	add	r3, r2
 8007984:	009b      	lsls	r3, r3, #2
 8007986:	440b      	add	r3, r1
 8007988:	3340      	adds	r3, #64	; 0x40
 800798a:	781b      	ldrb	r3, [r3, #0]
 800798c:	2b01      	cmp	r3, #1
 800798e:	d115      	bne.n	80079bc <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8007990:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007992:	2b00      	cmp	r3, #0
 8007994:	da12      	bge.n	80079bc <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007996:	6879      	ldr	r1, [r7, #4]
 8007998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800799a:	4613      	mov	r3, r2
 800799c:	00db      	lsls	r3, r3, #3
 800799e:	4413      	add	r3, r2
 80079a0:	009b      	lsls	r3, r3, #2
 80079a2:	440b      	add	r3, r1
 80079a4:	333f      	adds	r3, #63	; 0x3f
 80079a6:	2201      	movs	r2, #1
 80079a8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80079aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	4619      	mov	r1, r3
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 f920 	bl	8007bfc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80079bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079be:	3301      	adds	r3, #1
 80079c0:	627b      	str	r3, [r7, #36]	; 0x24
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d3ce      	bcc.n	800796a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	695a      	ldr	r2, [r3, #20]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80079da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4618      	mov	r0, r3
 80079e2:	f002 fb44 	bl	800a06e <USB_ReadInterrupts>
 80079e6:	4603      	mov	r3, r0
 80079e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80079f0:	d155      	bne.n	8007a9e <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80079f2:	2301      	movs	r3, #1
 80079f4:	627b      	str	r3, [r7, #36]	; 0x24
 80079f6:	e045      	b.n	8007a84 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80079f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fa:	015a      	lsls	r2, r3, #5
 80079fc:	69fb      	ldr	r3, [r7, #28]
 80079fe:	4413      	add	r3, r2
 8007a00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007a08:	6879      	ldr	r1, [r7, #4]
 8007a0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a0c:	4613      	mov	r3, r2
 8007a0e:	00db      	lsls	r3, r3, #3
 8007a10:	4413      	add	r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	440b      	add	r3, r1
 8007a16:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007a1a:	781b      	ldrb	r3, [r3, #0]
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d12e      	bne.n	8007a7e <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007a20:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	da2b      	bge.n	8007a7e <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8007a26:	69bb      	ldr	r3, [r7, #24]
 8007a28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8007a32:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d121      	bne.n	8007a7e <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007a3a:	6879      	ldr	r1, [r7, #4]
 8007a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a3e:	4613      	mov	r3, r2
 8007a40:	00db      	lsls	r3, r3, #3
 8007a42:	4413      	add	r3, r2
 8007a44:	009b      	lsls	r3, r3, #2
 8007a46:	440b      	add	r3, r1
 8007a48:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007a50:	6a3b      	ldr	r3, [r7, #32]
 8007a52:	699b      	ldr	r3, [r3, #24]
 8007a54:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007a58:	6a3b      	ldr	r3, [r7, #32]
 8007a5a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007a5c:	6a3b      	ldr	r3, [r7, #32]
 8007a5e:	695b      	ldr	r3, [r3, #20]
 8007a60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d10a      	bne.n	8007a7e <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	69fa      	ldr	r2, [r7, #28]
 8007a72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007a7a:	6053      	str	r3, [r2, #4]
            break;
 8007a7c:	e007      	b.n	8007a8e <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a80:	3301      	adds	r3, #1
 8007a82:	627b      	str	r3, [r7, #36]	; 0x24
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d3b4      	bcc.n	80079f8 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	695a      	ldr	r2, [r3, #20]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007a9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f002 fae3 	bl	800a06e <USB_ReadInterrupts>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ab2:	d10a      	bne.n	8007aca <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f000 f88d 	bl	8007bd4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	695a      	ldr	r2, [r3, #20]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007ac8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f002 facd 	bl	800a06e <USB_ReadInterrupts>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	f003 0304 	and.w	r3, r3, #4
 8007ada:	2b04      	cmp	r3, #4
 8007adc:	d115      	bne.n	8007b0a <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	f003 0304 	and.w	r3, r3, #4
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d002      	beq.n	8007af6 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f000 f879 	bl	8007be8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	6859      	ldr	r1, [r3, #4]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	69ba      	ldr	r2, [r7, #24]
 8007b02:	430a      	orrs	r2, r1
 8007b04:	605a      	str	r2, [r3, #4]
 8007b06:	e000      	b.n	8007b0a <HAL_PCD_IRQHandler+0x992>
      return;
 8007b08:	bf00      	nop
    }
  }
}
 8007b0a:	3734      	adds	r7, #52	; 0x34
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd90      	pop	{r4, r7, pc}

08007b10 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	460b      	mov	r3, r1
 8007b1a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8007b1c:	bf00      	nop
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	460b      	mov	r3, r1
 8007b32:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8007b34:	bf00      	nop
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8007b5c:	bf00      	nop
 8007b5e:	370c      	adds	r7, #12
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b083      	sub	sp, #12
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8007b98:	bf00      	nop
 8007b9a:	370c      	adds	r7, #12
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	460b      	mov	r3, r1
 8007bae:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8007bb0:	bf00      	nop
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 8007bc8:	bf00      	nop
 8007bca:	370c      	adds	r7, #12
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr

08007bd4 <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 8007bdc:	bf00      	nop
 8007bde:	370c      	adds	r7, #12
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	460b      	mov	r3, r1
 8007c06:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007c08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	da0c      	bge.n	8007c2a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c10:	78fb      	ldrb	r3, [r7, #3]
 8007c12:	f003 020f 	and.w	r2, r3, #15
 8007c16:	4613      	mov	r3, r2
 8007c18:	00db      	lsls	r3, r3, #3
 8007c1a:	4413      	add	r3, r2
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	3338      	adds	r3, #56	; 0x38
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	4413      	add	r3, r2
 8007c24:	3304      	adds	r3, #4
 8007c26:	60fb      	str	r3, [r7, #12]
 8007c28:	e00c      	b.n	8007c44 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c2a:	78fb      	ldrb	r3, [r7, #3]
 8007c2c:	f003 020f 	and.w	r2, r3, #15
 8007c30:	4613      	mov	r3, r2
 8007c32:	00db      	lsls	r3, r3, #3
 8007c34:	4413      	add	r3, r2
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	4413      	add	r3, r2
 8007c40:	3304      	adds	r3, #4
 8007c42:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68f9      	ldr	r1, [r7, #12]
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f002 f8cf 	bl	8009dee <USB_EPStopXfer>
 8007c50:	4603      	mov	r3, r0
 8007c52:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007c54:	7afb      	ldrb	r3, [r7, #11]
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3710      	adds	r7, #16
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}

08007c5e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007c5e:	b580      	push	{r7, lr}
 8007c60:	b08a      	sub	sp, #40	; 0x28
 8007c62:	af02      	add	r7, sp, #8
 8007c64:	6078      	str	r0, [r7, #4]
 8007c66:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007c72:	683a      	ldr	r2, [r7, #0]
 8007c74:	4613      	mov	r3, r2
 8007c76:	00db      	lsls	r3, r3, #3
 8007c78:	4413      	add	r3, r2
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	3338      	adds	r3, #56	; 0x38
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	4413      	add	r3, r2
 8007c82:	3304      	adds	r3, #4
 8007c84:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	6a1a      	ldr	r2, [r3, #32]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	699b      	ldr	r3, [r3, #24]
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d901      	bls.n	8007c96 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	e06c      	b.n	8007d70 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	699a      	ldr	r2, [r3, #24]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6a1b      	ldr	r3, [r3, #32]
 8007c9e:	1ad3      	subs	r3, r2, r3
 8007ca0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	69fa      	ldr	r2, [r7, #28]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d902      	bls.n	8007cb2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007cb2:	69fb      	ldr	r3, [r7, #28]
 8007cb4:	3303      	adds	r3, #3
 8007cb6:	089b      	lsrs	r3, r3, #2
 8007cb8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007cba:	e02b      	b.n	8007d14 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	699a      	ldr	r2, [r3, #24]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	6a1b      	ldr	r3, [r3, #32]
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	68db      	ldr	r3, [r3, #12]
 8007ccc:	69fa      	ldr	r2, [r7, #28]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d902      	bls.n	8007cd8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	68db      	ldr	r3, [r3, #12]
 8007cd6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007cd8:	69fb      	ldr	r3, [r7, #28]
 8007cda:	3303      	adds	r3, #3
 8007cdc:	089b      	lsrs	r3, r3, #2
 8007cde:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6919      	ldr	r1, [r3, #16]
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	b2da      	uxtb	r2, r3
 8007ce8:	69fb      	ldr	r3, [r7, #28]
 8007cea:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	6978      	ldr	r0, [r7, #20]
 8007cf8:	f002 f923 	bl	8009f42 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	691a      	ldr	r2, [r3, #16]
 8007d00:	69fb      	ldr	r3, [r7, #28]
 8007d02:	441a      	add	r2, r3
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	6a1a      	ldr	r2, [r3, #32]
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	441a      	add	r2, r3
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	015a      	lsls	r2, r3, #5
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d20:	699b      	ldr	r3, [r3, #24]
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	69ba      	ldr	r2, [r7, #24]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d809      	bhi.n	8007d3e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6a1a      	ldr	r2, [r3, #32]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d203      	bcs.n	8007d3e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	699b      	ldr	r3, [r3, #24]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d1be      	bne.n	8007cbc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	699a      	ldr	r2, [r3, #24]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6a1b      	ldr	r3, [r3, #32]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d811      	bhi.n	8007d6e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	f003 030f 	and.w	r3, r3, #15
 8007d50:	2201      	movs	r2, #1
 8007d52:	fa02 f303 	lsl.w	r3, r2, r3
 8007d56:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	43db      	mvns	r3, r3
 8007d64:	6939      	ldr	r1, [r7, #16]
 8007d66:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d6a:	4013      	ands	r3, r2
 8007d6c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8007d6e:	2300      	movs	r3, #0
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3720      	adds	r7, #32
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b088      	sub	sp, #32
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007d8c:	69fb      	ldr	r3, [r7, #28]
 8007d8e:	333c      	adds	r3, #60	; 0x3c
 8007d90:	3304      	adds	r3, #4
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	015a      	lsls	r2, r3, #5
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	4413      	add	r3, r2
 8007d9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	691b      	ldr	r3, [r3, #16]
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d17b      	bne.n	8007ea6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	f003 0308 	and.w	r3, r3, #8
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d015      	beq.n	8007de4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	4a61      	ldr	r2, [pc, #388]	; (8007f40 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	f240 80b9 	bls.w	8007f34 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f000 80b3 	beq.w	8007f34 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	015a      	lsls	r2, r3, #5
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	4413      	add	r3, r2
 8007dd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dda:	461a      	mov	r2, r3
 8007ddc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007de0:	6093      	str	r3, [r2, #8]
 8007de2:	e0a7      	b.n	8007f34 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	f003 0320 	and.w	r3, r3, #32
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d009      	beq.n	8007e02 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	015a      	lsls	r2, r3, #5
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	4413      	add	r3, r2
 8007df6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	2320      	movs	r3, #32
 8007dfe:	6093      	str	r3, [r2, #8]
 8007e00:	e098      	b.n	8007f34 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	f040 8093 	bne.w	8007f34 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	4a4b      	ldr	r2, [pc, #300]	; (8007f40 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d90f      	bls.n	8007e36 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d00a      	beq.n	8007e36 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	015a      	lsls	r2, r3, #5
 8007e24:	69bb      	ldr	r3, [r7, #24]
 8007e26:	4413      	add	r3, r2
 8007e28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e32:	6093      	str	r3, [r2, #8]
 8007e34:	e07e      	b.n	8007f34 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007e36:	683a      	ldr	r2, [r7, #0]
 8007e38:	4613      	mov	r3, r2
 8007e3a:	00db      	lsls	r3, r3, #3
 8007e3c:	4413      	add	r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	4413      	add	r3, r2
 8007e48:	3304      	adds	r3, #4
 8007e4a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	69da      	ldr	r2, [r3, #28]
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	0159      	lsls	r1, r3, #5
 8007e54:	69bb      	ldr	r3, [r7, #24]
 8007e56:	440b      	add	r3, r1
 8007e58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e5c:	691b      	ldr	r3, [r3, #16]
 8007e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e62:	1ad2      	subs	r2, r2, r3
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d114      	bne.n	8007e98 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	699b      	ldr	r3, [r3, #24]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d109      	bne.n	8007e8a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6818      	ldr	r0, [r3, #0]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007e80:	461a      	mov	r2, r3
 8007e82:	2101      	movs	r1, #1
 8007e84:	f002 f9b8 	bl	800a1f8 <USB_EP0_OutStart>
 8007e88:	e006      	b.n	8007e98 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	691a      	ldr	r2, [r3, #16]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	6a1b      	ldr	r3, [r3, #32]
 8007e92:	441a      	add	r2, r3
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f7ff fe36 	bl	8007b10 <HAL_PCD_DataOutStageCallback>
 8007ea4:	e046      	b.n	8007f34 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	4a26      	ldr	r2, [pc, #152]	; (8007f44 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d124      	bne.n	8007ef8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d00a      	beq.n	8007ece <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	015a      	lsls	r2, r3, #5
 8007ebc:	69bb      	ldr	r3, [r7, #24]
 8007ebe:	4413      	add	r3, r2
 8007ec0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007eca:	6093      	str	r3, [r2, #8]
 8007ecc:	e032      	b.n	8007f34 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	f003 0320 	and.w	r3, r3, #32
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d008      	beq.n	8007eea <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	015a      	lsls	r2, r3, #5
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	4413      	add	r3, r2
 8007ee0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	2320      	movs	r3, #32
 8007ee8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	4619      	mov	r1, r3
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f7ff fe0d 	bl	8007b10 <HAL_PCD_DataOutStageCallback>
 8007ef6:	e01d      	b.n	8007f34 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d114      	bne.n	8007f28 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007efe:	6879      	ldr	r1, [r7, #4]
 8007f00:	683a      	ldr	r2, [r7, #0]
 8007f02:	4613      	mov	r3, r2
 8007f04:	00db      	lsls	r3, r3, #3
 8007f06:	4413      	add	r3, r2
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	440b      	add	r3, r1
 8007f0c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d108      	bne.n	8007f28 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6818      	ldr	r0, [r3, #0]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007f20:	461a      	mov	r2, r3
 8007f22:	2100      	movs	r1, #0
 8007f24:	f002 f968 	bl	800a1f8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f7ff fdee 	bl	8007b10 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3720      	adds	r7, #32
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
 8007f3e:	bf00      	nop
 8007f40:	4f54300a 	.word	0x4f54300a
 8007f44:	4f54310a 	.word	0x4f54310a

08007f48 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b086      	sub	sp, #24
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	333c      	adds	r3, #60	; 0x3c
 8007f60:	3304      	adds	r3, #4
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	015a      	lsls	r2, r3, #5
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	4a15      	ldr	r2, [pc, #84]	; (8007fd0 <PCD_EP_OutSetupPacket_int+0x88>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d90e      	bls.n	8007f9c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d009      	beq.n	8007f9c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	015a      	lsls	r2, r3, #5
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	4413      	add	r3, r2
 8007f90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f94:	461a      	mov	r2, r3
 8007f96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f9a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f7ff fdcf 	bl	8007b40 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	4a0a      	ldr	r2, [pc, #40]	; (8007fd0 <PCD_EP_OutSetupPacket_int+0x88>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d90c      	bls.n	8007fc4 <PCD_EP_OutSetupPacket_int+0x7c>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	691b      	ldr	r3, [r3, #16]
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d108      	bne.n	8007fc4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6818      	ldr	r0, [r3, #0]
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	2101      	movs	r1, #1
 8007fc0:	f002 f91a 	bl	800a1f8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007fc4:	2300      	movs	r3, #0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3718      	adds	r7, #24
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	4f54300a 	.word	0x4f54300a

08007fd4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	460b      	mov	r3, r1
 8007fde:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007fec:	b480      	push	{r7}
 8007fee:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007ff0:	4b05      	ldr	r3, [pc, #20]	; (8008008 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a04      	ldr	r2, [pc, #16]	; (8008008 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007ff6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ffa:	6013      	str	r3, [r2, #0]
}
 8007ffc:	bf00      	nop
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	40007000 	.word	0x40007000

0800800c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b082      	sub	sp, #8
 8008010:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8008012:	2300      	movs	r3, #0
 8008014:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008016:	4b23      	ldr	r3, [pc, #140]	; (80080a4 <HAL_PWREx_EnableOverDrive+0x98>)
 8008018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800801a:	4a22      	ldr	r2, [pc, #136]	; (80080a4 <HAL_PWREx_EnableOverDrive+0x98>)
 800801c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008020:	6413      	str	r3, [r2, #64]	; 0x40
 8008022:	4b20      	ldr	r3, [pc, #128]	; (80080a4 <HAL_PWREx_EnableOverDrive+0x98>)
 8008024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800802a:	603b      	str	r3, [r7, #0]
 800802c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800802e:	4b1e      	ldr	r3, [pc, #120]	; (80080a8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4a1d      	ldr	r2, [pc, #116]	; (80080a8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008034:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008038:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800803a:	f7fb feeb 	bl	8003e14 <HAL_GetTick>
 800803e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008040:	e009      	b.n	8008056 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008042:	f7fb fee7 	bl	8003e14 <HAL_GetTick>
 8008046:	4602      	mov	r2, r0
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	1ad3      	subs	r3, r2, r3
 800804c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008050:	d901      	bls.n	8008056 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8008052:	2303      	movs	r3, #3
 8008054:	e022      	b.n	800809c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008056:	4b14      	ldr	r3, [pc, #80]	; (80080a8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800805e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008062:	d1ee      	bne.n	8008042 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008064:	4b10      	ldr	r3, [pc, #64]	; (80080a8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a0f      	ldr	r2, [pc, #60]	; (80080a8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800806a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800806e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008070:	f7fb fed0 	bl	8003e14 <HAL_GetTick>
 8008074:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008076:	e009      	b.n	800808c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008078:	f7fb fecc 	bl	8003e14 <HAL_GetTick>
 800807c:	4602      	mov	r2, r0
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	1ad3      	subs	r3, r2, r3
 8008082:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008086:	d901      	bls.n	800808c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8008088:	2303      	movs	r3, #3
 800808a:	e007      	b.n	800809c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800808c:	4b06      	ldr	r3, [pc, #24]	; (80080a8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008094:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008098:	d1ee      	bne.n	8008078 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800809a:	2300      	movs	r3, #0
}
 800809c:	4618      	mov	r0, r3
 800809e:	3708      	adds	r7, #8
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	40023800 	.word	0x40023800
 80080a8:	40007000 	.word	0x40007000

080080ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b086      	sub	sp, #24
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80080b4:	2300      	movs	r3, #0
 80080b6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d101      	bne.n	80080c2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80080be:	2301      	movs	r3, #1
 80080c0:	e29b      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f003 0301 	and.w	r3, r3, #1
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f000 8087 	beq.w	80081de <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80080d0:	4b96      	ldr	r3, [pc, #600]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	f003 030c 	and.w	r3, r3, #12
 80080d8:	2b04      	cmp	r3, #4
 80080da:	d00c      	beq.n	80080f6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80080dc:	4b93      	ldr	r3, [pc, #588]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	f003 030c 	and.w	r3, r3, #12
 80080e4:	2b08      	cmp	r3, #8
 80080e6:	d112      	bne.n	800810e <HAL_RCC_OscConfig+0x62>
 80080e8:	4b90      	ldr	r3, [pc, #576]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080f4:	d10b      	bne.n	800810e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080f6:	4b8d      	ldr	r3, [pc, #564]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d06c      	beq.n	80081dc <HAL_RCC_OscConfig+0x130>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d168      	bne.n	80081dc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800810a:	2301      	movs	r3, #1
 800810c:	e275      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008116:	d106      	bne.n	8008126 <HAL_RCC_OscConfig+0x7a>
 8008118:	4b84      	ldr	r3, [pc, #528]	; (800832c <HAL_RCC_OscConfig+0x280>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a83      	ldr	r2, [pc, #524]	; (800832c <HAL_RCC_OscConfig+0x280>)
 800811e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008122:	6013      	str	r3, [r2, #0]
 8008124:	e02e      	b.n	8008184 <HAL_RCC_OscConfig+0xd8>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10c      	bne.n	8008148 <HAL_RCC_OscConfig+0x9c>
 800812e:	4b7f      	ldr	r3, [pc, #508]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a7e      	ldr	r2, [pc, #504]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008134:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008138:	6013      	str	r3, [r2, #0]
 800813a:	4b7c      	ldr	r3, [pc, #496]	; (800832c <HAL_RCC_OscConfig+0x280>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a7b      	ldr	r2, [pc, #492]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008140:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008144:	6013      	str	r3, [r2, #0]
 8008146:	e01d      	b.n	8008184 <HAL_RCC_OscConfig+0xd8>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008150:	d10c      	bne.n	800816c <HAL_RCC_OscConfig+0xc0>
 8008152:	4b76      	ldr	r3, [pc, #472]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a75      	ldr	r2, [pc, #468]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008158:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800815c:	6013      	str	r3, [r2, #0]
 800815e:	4b73      	ldr	r3, [pc, #460]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a72      	ldr	r2, [pc, #456]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008168:	6013      	str	r3, [r2, #0]
 800816a:	e00b      	b.n	8008184 <HAL_RCC_OscConfig+0xd8>
 800816c:	4b6f      	ldr	r3, [pc, #444]	; (800832c <HAL_RCC_OscConfig+0x280>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a6e      	ldr	r2, [pc, #440]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008176:	6013      	str	r3, [r2, #0]
 8008178:	4b6c      	ldr	r3, [pc, #432]	; (800832c <HAL_RCC_OscConfig+0x280>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a6b      	ldr	r2, [pc, #428]	; (800832c <HAL_RCC_OscConfig+0x280>)
 800817e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008182:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d013      	beq.n	80081b4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800818c:	f7fb fe42 	bl	8003e14 <HAL_GetTick>
 8008190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008192:	e008      	b.n	80081a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008194:	f7fb fe3e 	bl	8003e14 <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	2b64      	cmp	r3, #100	; 0x64
 80081a0:	d901      	bls.n	80081a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e229      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081a6:	4b61      	ldr	r3, [pc, #388]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d0f0      	beq.n	8008194 <HAL_RCC_OscConfig+0xe8>
 80081b2:	e014      	b.n	80081de <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081b4:	f7fb fe2e 	bl	8003e14 <HAL_GetTick>
 80081b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081ba:	e008      	b.n	80081ce <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081bc:	f7fb fe2a 	bl	8003e14 <HAL_GetTick>
 80081c0:	4602      	mov	r2, r0
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	2b64      	cmp	r3, #100	; 0x64
 80081c8:	d901      	bls.n	80081ce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80081ca:	2303      	movs	r3, #3
 80081cc:	e215      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081ce:	4b57      	ldr	r3, [pc, #348]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1f0      	bne.n	80081bc <HAL_RCC_OscConfig+0x110>
 80081da:	e000      	b.n	80081de <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f003 0302 	and.w	r3, r3, #2
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d069      	beq.n	80082be <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80081ea:	4b50      	ldr	r3, [pc, #320]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	f003 030c 	and.w	r3, r3, #12
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00b      	beq.n	800820e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80081f6:	4b4d      	ldr	r3, [pc, #308]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	f003 030c 	and.w	r3, r3, #12
 80081fe:	2b08      	cmp	r3, #8
 8008200:	d11c      	bne.n	800823c <HAL_RCC_OscConfig+0x190>
 8008202:	4b4a      	ldr	r3, [pc, #296]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800820a:	2b00      	cmp	r3, #0
 800820c:	d116      	bne.n	800823c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800820e:	4b47      	ldr	r3, [pc, #284]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f003 0302 	and.w	r3, r3, #2
 8008216:	2b00      	cmp	r3, #0
 8008218:	d005      	beq.n	8008226 <HAL_RCC_OscConfig+0x17a>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	2b01      	cmp	r3, #1
 8008220:	d001      	beq.n	8008226 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	e1e9      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008226:	4b41      	ldr	r3, [pc, #260]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	691b      	ldr	r3, [r3, #16]
 8008232:	00db      	lsls	r3, r3, #3
 8008234:	493d      	ldr	r1, [pc, #244]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008236:	4313      	orrs	r3, r2
 8008238:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800823a:	e040      	b.n	80082be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	68db      	ldr	r3, [r3, #12]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d023      	beq.n	800828c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008244:	4b39      	ldr	r3, [pc, #228]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a38      	ldr	r2, [pc, #224]	; (800832c <HAL_RCC_OscConfig+0x280>)
 800824a:	f043 0301 	orr.w	r3, r3, #1
 800824e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008250:	f7fb fde0 	bl	8003e14 <HAL_GetTick>
 8008254:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008256:	e008      	b.n	800826a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008258:	f7fb fddc 	bl	8003e14 <HAL_GetTick>
 800825c:	4602      	mov	r2, r0
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	1ad3      	subs	r3, r2, r3
 8008262:	2b02      	cmp	r3, #2
 8008264:	d901      	bls.n	800826a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8008266:	2303      	movs	r3, #3
 8008268:	e1c7      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800826a:	4b30      	ldr	r3, [pc, #192]	; (800832c <HAL_RCC_OscConfig+0x280>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f003 0302 	and.w	r3, r3, #2
 8008272:	2b00      	cmp	r3, #0
 8008274:	d0f0      	beq.n	8008258 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008276:	4b2d      	ldr	r3, [pc, #180]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	691b      	ldr	r3, [r3, #16]
 8008282:	00db      	lsls	r3, r3, #3
 8008284:	4929      	ldr	r1, [pc, #164]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008286:	4313      	orrs	r3, r2
 8008288:	600b      	str	r3, [r1, #0]
 800828a:	e018      	b.n	80082be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800828c:	4b27      	ldr	r3, [pc, #156]	; (800832c <HAL_RCC_OscConfig+0x280>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a26      	ldr	r2, [pc, #152]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008292:	f023 0301 	bic.w	r3, r3, #1
 8008296:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008298:	f7fb fdbc 	bl	8003e14 <HAL_GetTick>
 800829c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800829e:	e008      	b.n	80082b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082a0:	f7fb fdb8 	bl	8003e14 <HAL_GetTick>
 80082a4:	4602      	mov	r2, r0
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	1ad3      	subs	r3, r2, r3
 80082aa:	2b02      	cmp	r3, #2
 80082ac:	d901      	bls.n	80082b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80082ae:	2303      	movs	r3, #3
 80082b0:	e1a3      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082b2:	4b1e      	ldr	r3, [pc, #120]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f003 0302 	and.w	r3, r3, #2
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d1f0      	bne.n	80082a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f003 0308 	and.w	r3, r3, #8
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d038      	beq.n	800833c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	695b      	ldr	r3, [r3, #20]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d019      	beq.n	8008306 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80082d2:	4b16      	ldr	r3, [pc, #88]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80082d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082d6:	4a15      	ldr	r2, [pc, #84]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80082d8:	f043 0301 	orr.w	r3, r3, #1
 80082dc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082de:	f7fb fd99 	bl	8003e14 <HAL_GetTick>
 80082e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082e4:	e008      	b.n	80082f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082e6:	f7fb fd95 	bl	8003e14 <HAL_GetTick>
 80082ea:	4602      	mov	r2, r0
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	1ad3      	subs	r3, r2, r3
 80082f0:	2b02      	cmp	r3, #2
 80082f2:	d901      	bls.n	80082f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80082f4:	2303      	movs	r3, #3
 80082f6:	e180      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082f8:	4b0c      	ldr	r3, [pc, #48]	; (800832c <HAL_RCC_OscConfig+0x280>)
 80082fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082fc:	f003 0302 	and.w	r3, r3, #2
 8008300:	2b00      	cmp	r3, #0
 8008302:	d0f0      	beq.n	80082e6 <HAL_RCC_OscConfig+0x23a>
 8008304:	e01a      	b.n	800833c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008306:	4b09      	ldr	r3, [pc, #36]	; (800832c <HAL_RCC_OscConfig+0x280>)
 8008308:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800830a:	4a08      	ldr	r2, [pc, #32]	; (800832c <HAL_RCC_OscConfig+0x280>)
 800830c:	f023 0301 	bic.w	r3, r3, #1
 8008310:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008312:	f7fb fd7f 	bl	8003e14 <HAL_GetTick>
 8008316:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008318:	e00a      	b.n	8008330 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800831a:	f7fb fd7b 	bl	8003e14 <HAL_GetTick>
 800831e:	4602      	mov	r2, r0
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	1ad3      	subs	r3, r2, r3
 8008324:	2b02      	cmp	r3, #2
 8008326:	d903      	bls.n	8008330 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008328:	2303      	movs	r3, #3
 800832a:	e166      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
 800832c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008330:	4b92      	ldr	r3, [pc, #584]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008332:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008334:	f003 0302 	and.w	r3, r3, #2
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1ee      	bne.n	800831a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f003 0304 	and.w	r3, r3, #4
 8008344:	2b00      	cmp	r3, #0
 8008346:	f000 80a4 	beq.w	8008492 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800834a:	4b8c      	ldr	r3, [pc, #560]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800834c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800834e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008352:	2b00      	cmp	r3, #0
 8008354:	d10d      	bne.n	8008372 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8008356:	4b89      	ldr	r3, [pc, #548]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800835a:	4a88      	ldr	r2, [pc, #544]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800835c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008360:	6413      	str	r3, [r2, #64]	; 0x40
 8008362:	4b86      	ldr	r3, [pc, #536]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800836a:	60bb      	str	r3, [r7, #8]
 800836c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800836e:	2301      	movs	r3, #1
 8008370:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008372:	4b83      	ldr	r3, [pc, #524]	; (8008580 <HAL_RCC_OscConfig+0x4d4>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800837a:	2b00      	cmp	r3, #0
 800837c:	d118      	bne.n	80083b0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800837e:	4b80      	ldr	r3, [pc, #512]	; (8008580 <HAL_RCC_OscConfig+0x4d4>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a7f      	ldr	r2, [pc, #508]	; (8008580 <HAL_RCC_OscConfig+0x4d4>)
 8008384:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008388:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800838a:	f7fb fd43 	bl	8003e14 <HAL_GetTick>
 800838e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008390:	e008      	b.n	80083a4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008392:	f7fb fd3f 	bl	8003e14 <HAL_GetTick>
 8008396:	4602      	mov	r2, r0
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	1ad3      	subs	r3, r2, r3
 800839c:	2b64      	cmp	r3, #100	; 0x64
 800839e:	d901      	bls.n	80083a4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80083a0:	2303      	movs	r3, #3
 80083a2:	e12a      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083a4:	4b76      	ldr	r3, [pc, #472]	; (8008580 <HAL_RCC_OscConfig+0x4d4>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d0f0      	beq.n	8008392 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d106      	bne.n	80083c6 <HAL_RCC_OscConfig+0x31a>
 80083b8:	4b70      	ldr	r3, [pc, #448]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80083ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083bc:	4a6f      	ldr	r2, [pc, #444]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80083be:	f043 0301 	orr.w	r3, r3, #1
 80083c2:	6713      	str	r3, [r2, #112]	; 0x70
 80083c4:	e02d      	b.n	8008422 <HAL_RCC_OscConfig+0x376>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d10c      	bne.n	80083e8 <HAL_RCC_OscConfig+0x33c>
 80083ce:	4b6b      	ldr	r3, [pc, #428]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80083d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083d2:	4a6a      	ldr	r2, [pc, #424]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80083d4:	f023 0301 	bic.w	r3, r3, #1
 80083d8:	6713      	str	r3, [r2, #112]	; 0x70
 80083da:	4b68      	ldr	r3, [pc, #416]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80083dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083de:	4a67      	ldr	r2, [pc, #412]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80083e0:	f023 0304 	bic.w	r3, r3, #4
 80083e4:	6713      	str	r3, [r2, #112]	; 0x70
 80083e6:	e01c      	b.n	8008422 <HAL_RCC_OscConfig+0x376>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	2b05      	cmp	r3, #5
 80083ee:	d10c      	bne.n	800840a <HAL_RCC_OscConfig+0x35e>
 80083f0:	4b62      	ldr	r3, [pc, #392]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80083f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083f4:	4a61      	ldr	r2, [pc, #388]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80083f6:	f043 0304 	orr.w	r3, r3, #4
 80083fa:	6713      	str	r3, [r2, #112]	; 0x70
 80083fc:	4b5f      	ldr	r3, [pc, #380]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80083fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008400:	4a5e      	ldr	r2, [pc, #376]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008402:	f043 0301 	orr.w	r3, r3, #1
 8008406:	6713      	str	r3, [r2, #112]	; 0x70
 8008408:	e00b      	b.n	8008422 <HAL_RCC_OscConfig+0x376>
 800840a:	4b5c      	ldr	r3, [pc, #368]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800840c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800840e:	4a5b      	ldr	r2, [pc, #364]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008410:	f023 0301 	bic.w	r3, r3, #1
 8008414:	6713      	str	r3, [r2, #112]	; 0x70
 8008416:	4b59      	ldr	r3, [pc, #356]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800841a:	4a58      	ldr	r2, [pc, #352]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800841c:	f023 0304 	bic.w	r3, r3, #4
 8008420:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d015      	beq.n	8008456 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800842a:	f7fb fcf3 	bl	8003e14 <HAL_GetTick>
 800842e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008430:	e00a      	b.n	8008448 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008432:	f7fb fcef 	bl	8003e14 <HAL_GetTick>
 8008436:	4602      	mov	r2, r0
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	1ad3      	subs	r3, r2, r3
 800843c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008440:	4293      	cmp	r3, r2
 8008442:	d901      	bls.n	8008448 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8008444:	2303      	movs	r3, #3
 8008446:	e0d8      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008448:	4b4c      	ldr	r3, [pc, #304]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800844a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800844c:	f003 0302 	and.w	r3, r3, #2
 8008450:	2b00      	cmp	r3, #0
 8008452:	d0ee      	beq.n	8008432 <HAL_RCC_OscConfig+0x386>
 8008454:	e014      	b.n	8008480 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008456:	f7fb fcdd 	bl	8003e14 <HAL_GetTick>
 800845a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800845c:	e00a      	b.n	8008474 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800845e:	f7fb fcd9 	bl	8003e14 <HAL_GetTick>
 8008462:	4602      	mov	r2, r0
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	1ad3      	subs	r3, r2, r3
 8008468:	f241 3288 	movw	r2, #5000	; 0x1388
 800846c:	4293      	cmp	r3, r2
 800846e:	d901      	bls.n	8008474 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8008470:	2303      	movs	r3, #3
 8008472:	e0c2      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008474:	4b41      	ldr	r3, [pc, #260]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008478:	f003 0302 	and.w	r3, r3, #2
 800847c:	2b00      	cmp	r3, #0
 800847e:	d1ee      	bne.n	800845e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008480:	7dfb      	ldrb	r3, [r7, #23]
 8008482:	2b01      	cmp	r3, #1
 8008484:	d105      	bne.n	8008492 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008486:	4b3d      	ldr	r3, [pc, #244]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848a:	4a3c      	ldr	r2, [pc, #240]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800848c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008490:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	699b      	ldr	r3, [r3, #24]
 8008496:	2b00      	cmp	r3, #0
 8008498:	f000 80ae 	beq.w	80085f8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800849c:	4b37      	ldr	r3, [pc, #220]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	f003 030c 	and.w	r3, r3, #12
 80084a4:	2b08      	cmp	r3, #8
 80084a6:	d06d      	beq.n	8008584 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	699b      	ldr	r3, [r3, #24]
 80084ac:	2b02      	cmp	r3, #2
 80084ae:	d14b      	bne.n	8008548 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084b0:	4b32      	ldr	r3, [pc, #200]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a31      	ldr	r2, [pc, #196]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80084b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80084ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084bc:	f7fb fcaa 	bl	8003e14 <HAL_GetTick>
 80084c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084c2:	e008      	b.n	80084d6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084c4:	f7fb fca6 	bl	8003e14 <HAL_GetTick>
 80084c8:	4602      	mov	r2, r0
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	d901      	bls.n	80084d6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80084d2:	2303      	movs	r3, #3
 80084d4:	e091      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084d6:	4b29      	ldr	r3, [pc, #164]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d1f0      	bne.n	80084c4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	69da      	ldr	r2, [r3, #28]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6a1b      	ldr	r3, [r3, #32]
 80084ea:	431a      	orrs	r2, r3
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f0:	019b      	lsls	r3, r3, #6
 80084f2:	431a      	orrs	r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084f8:	085b      	lsrs	r3, r3, #1
 80084fa:	3b01      	subs	r3, #1
 80084fc:	041b      	lsls	r3, r3, #16
 80084fe:	431a      	orrs	r2, r3
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008504:	061b      	lsls	r3, r3, #24
 8008506:	431a      	orrs	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800850c:	071b      	lsls	r3, r3, #28
 800850e:	491b      	ldr	r1, [pc, #108]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008510:	4313      	orrs	r3, r2
 8008512:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008514:	4b19      	ldr	r3, [pc, #100]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a18      	ldr	r2, [pc, #96]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800851a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800851e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008520:	f7fb fc78 	bl	8003e14 <HAL_GetTick>
 8008524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008526:	e008      	b.n	800853a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008528:	f7fb fc74 	bl	8003e14 <HAL_GetTick>
 800852c:	4602      	mov	r2, r0
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	1ad3      	subs	r3, r2, r3
 8008532:	2b02      	cmp	r3, #2
 8008534:	d901      	bls.n	800853a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8008536:	2303      	movs	r3, #3
 8008538:	e05f      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800853a:	4b10      	ldr	r3, [pc, #64]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008542:	2b00      	cmp	r3, #0
 8008544:	d0f0      	beq.n	8008528 <HAL_RCC_OscConfig+0x47c>
 8008546:	e057      	b.n	80085f8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008548:	4b0c      	ldr	r3, [pc, #48]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4a0b      	ldr	r2, [pc, #44]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 800854e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008552:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008554:	f7fb fc5e 	bl	8003e14 <HAL_GetTick>
 8008558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800855a:	e008      	b.n	800856e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800855c:	f7fb fc5a 	bl	8003e14 <HAL_GetTick>
 8008560:	4602      	mov	r2, r0
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	2b02      	cmp	r3, #2
 8008568:	d901      	bls.n	800856e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800856a:	2303      	movs	r3, #3
 800856c:	e045      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800856e:	4b03      	ldr	r3, [pc, #12]	; (800857c <HAL_RCC_OscConfig+0x4d0>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008576:	2b00      	cmp	r3, #0
 8008578:	d1f0      	bne.n	800855c <HAL_RCC_OscConfig+0x4b0>
 800857a:	e03d      	b.n	80085f8 <HAL_RCC_OscConfig+0x54c>
 800857c:	40023800 	.word	0x40023800
 8008580:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8008584:	4b1f      	ldr	r3, [pc, #124]	; (8008604 <HAL_RCC_OscConfig+0x558>)
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	699b      	ldr	r3, [r3, #24]
 800858e:	2b01      	cmp	r3, #1
 8008590:	d030      	beq.n	80085f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800859c:	429a      	cmp	r2, r3
 800859e:	d129      	bne.n	80085f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d122      	bne.n	80085f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80085b4:	4013      	ands	r3, r2
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80085ba:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80085bc:	4293      	cmp	r3, r2
 80085be:	d119      	bne.n	80085f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ca:	085b      	lsrs	r3, r3, #1
 80085cc:	3b01      	subs	r3, #1
 80085ce:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d10f      	bne.n	80085f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085de:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d107      	bne.n	80085f4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085ee:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d001      	beq.n	80085f8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80085f4:	2301      	movs	r3, #1
 80085f6:	e000      	b.n	80085fa <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80085f8:	2300      	movs	r3, #0
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3718      	adds	r7, #24
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	40023800 	.word	0x40023800

08008608 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
 8008610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008612:	2300      	movs	r3, #0
 8008614:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d101      	bne.n	8008620 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e0d0      	b.n	80087c2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008620:	4b6a      	ldr	r3, [pc, #424]	; (80087cc <HAL_RCC_ClockConfig+0x1c4>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 030f 	and.w	r3, r3, #15
 8008628:	683a      	ldr	r2, [r7, #0]
 800862a:	429a      	cmp	r2, r3
 800862c:	d910      	bls.n	8008650 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800862e:	4b67      	ldr	r3, [pc, #412]	; (80087cc <HAL_RCC_ClockConfig+0x1c4>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f023 020f 	bic.w	r2, r3, #15
 8008636:	4965      	ldr	r1, [pc, #404]	; (80087cc <HAL_RCC_ClockConfig+0x1c4>)
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	4313      	orrs	r3, r2
 800863c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800863e:	4b63      	ldr	r3, [pc, #396]	; (80087cc <HAL_RCC_ClockConfig+0x1c4>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 030f 	and.w	r3, r3, #15
 8008646:	683a      	ldr	r2, [r7, #0]
 8008648:	429a      	cmp	r2, r3
 800864a:	d001      	beq.n	8008650 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800864c:	2301      	movs	r3, #1
 800864e:	e0b8      	b.n	80087c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f003 0302 	and.w	r3, r3, #2
 8008658:	2b00      	cmp	r3, #0
 800865a:	d020      	beq.n	800869e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f003 0304 	and.w	r3, r3, #4
 8008664:	2b00      	cmp	r3, #0
 8008666:	d005      	beq.n	8008674 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008668:	4b59      	ldr	r3, [pc, #356]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	4a58      	ldr	r2, [pc, #352]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 800866e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008672:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f003 0308 	and.w	r3, r3, #8
 800867c:	2b00      	cmp	r3, #0
 800867e:	d005      	beq.n	800868c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008680:	4b53      	ldr	r3, [pc, #332]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 8008682:	689b      	ldr	r3, [r3, #8]
 8008684:	4a52      	ldr	r2, [pc, #328]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 8008686:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800868a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800868c:	4b50      	ldr	r3, [pc, #320]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 800868e:	689b      	ldr	r3, [r3, #8]
 8008690:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	689b      	ldr	r3, [r3, #8]
 8008698:	494d      	ldr	r1, [pc, #308]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 800869a:	4313      	orrs	r3, r2
 800869c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 0301 	and.w	r3, r3, #1
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d040      	beq.n	800872c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	d107      	bne.n	80086c2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80086b2:	4b47      	ldr	r3, [pc, #284]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d115      	bne.n	80086ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	e07f      	b.n	80087c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	2b02      	cmp	r3, #2
 80086c8:	d107      	bne.n	80086da <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086ca:	4b41      	ldr	r3, [pc, #260]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d109      	bne.n	80086ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80086d6:	2301      	movs	r3, #1
 80086d8:	e073      	b.n	80087c2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086da:	4b3d      	ldr	r3, [pc, #244]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 0302 	and.w	r3, r3, #2
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d101      	bne.n	80086ea <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	e06b      	b.n	80087c2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80086ea:	4b39      	ldr	r3, [pc, #228]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	f023 0203 	bic.w	r2, r3, #3
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	4936      	ldr	r1, [pc, #216]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 80086f8:	4313      	orrs	r3, r2
 80086fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086fc:	f7fb fb8a 	bl	8003e14 <HAL_GetTick>
 8008700:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008702:	e00a      	b.n	800871a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008704:	f7fb fb86 	bl	8003e14 <HAL_GetTick>
 8008708:	4602      	mov	r2, r0
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	1ad3      	subs	r3, r2, r3
 800870e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008712:	4293      	cmp	r3, r2
 8008714:	d901      	bls.n	800871a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008716:	2303      	movs	r3, #3
 8008718:	e053      	b.n	80087c2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800871a:	4b2d      	ldr	r3, [pc, #180]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	f003 020c 	and.w	r2, r3, #12
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	429a      	cmp	r2, r3
 800872a:	d1eb      	bne.n	8008704 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800872c:	4b27      	ldr	r3, [pc, #156]	; (80087cc <HAL_RCC_ClockConfig+0x1c4>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f003 030f 	and.w	r3, r3, #15
 8008734:	683a      	ldr	r2, [r7, #0]
 8008736:	429a      	cmp	r2, r3
 8008738:	d210      	bcs.n	800875c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800873a:	4b24      	ldr	r3, [pc, #144]	; (80087cc <HAL_RCC_ClockConfig+0x1c4>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f023 020f 	bic.w	r2, r3, #15
 8008742:	4922      	ldr	r1, [pc, #136]	; (80087cc <HAL_RCC_ClockConfig+0x1c4>)
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	4313      	orrs	r3, r2
 8008748:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800874a:	4b20      	ldr	r3, [pc, #128]	; (80087cc <HAL_RCC_ClockConfig+0x1c4>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f003 030f 	and.w	r3, r3, #15
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	429a      	cmp	r2, r3
 8008756:	d001      	beq.n	800875c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e032      	b.n	80087c2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f003 0304 	and.w	r3, r3, #4
 8008764:	2b00      	cmp	r3, #0
 8008766:	d008      	beq.n	800877a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008768:	4b19      	ldr	r3, [pc, #100]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 800876a:	689b      	ldr	r3, [r3, #8]
 800876c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	4916      	ldr	r1, [pc, #88]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 8008776:	4313      	orrs	r3, r2
 8008778:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f003 0308 	and.w	r3, r3, #8
 8008782:	2b00      	cmp	r3, #0
 8008784:	d009      	beq.n	800879a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008786:	4b12      	ldr	r3, [pc, #72]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	691b      	ldr	r3, [r3, #16]
 8008792:	00db      	lsls	r3, r3, #3
 8008794:	490e      	ldr	r1, [pc, #56]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 8008796:	4313      	orrs	r3, r2
 8008798:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800879a:	f000 f885 	bl	80088a8 <HAL_RCC_GetSysClockFreq>
 800879e:	4602      	mov	r2, r0
 80087a0:	4b0b      	ldr	r3, [pc, #44]	; (80087d0 <HAL_RCC_ClockConfig+0x1c8>)
 80087a2:	689b      	ldr	r3, [r3, #8]
 80087a4:	091b      	lsrs	r3, r3, #4
 80087a6:	f003 030f 	and.w	r3, r3, #15
 80087aa:	490a      	ldr	r1, [pc, #40]	; (80087d4 <HAL_RCC_ClockConfig+0x1cc>)
 80087ac:	5ccb      	ldrb	r3, [r1, r3]
 80087ae:	fa22 f303 	lsr.w	r3, r2, r3
 80087b2:	4a09      	ldr	r2, [pc, #36]	; (80087d8 <HAL_RCC_ClockConfig+0x1d0>)
 80087b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80087b6:	4b09      	ldr	r3, [pc, #36]	; (80087dc <HAL_RCC_ClockConfig+0x1d4>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7f9 fa9c 	bl	8001cf8 <HAL_InitTick>

  return HAL_OK;
 80087c0:	2300      	movs	r3, #0
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3710      	adds	r7, #16
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
 80087ca:	bf00      	nop
 80087cc:	40023c00 	.word	0x40023c00
 80087d0:	40023800 	.word	0x40023800
 80087d4:	0800e460 	.word	0x0800e460
 80087d8:	20000004 	.word	0x20000004
 80087dc:	20000044 	.word	0x20000044

080087e0 <HAL_RCC_MCOConfig>:
  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b08c      	sub	sp, #48	; 0x30
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	60f8      	str	r0, [r7, #12]
 80087e8:	60b9      	str	r1, [r7, #8]
 80087ea:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d127      	bne.n	8008842 <HAL_RCC_MCOConfig+0x62>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 80087f2:	4b2a      	ldr	r3, [pc, #168]	; (800889c <HAL_RCC_MCOConfig+0xbc>)
 80087f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087f6:	4a29      	ldr	r2, [pc, #164]	; (800889c <HAL_RCC_MCOConfig+0xbc>)
 80087f8:	f043 0301 	orr.w	r3, r3, #1
 80087fc:	6313      	str	r3, [r2, #48]	; 0x30
 80087fe:	4b27      	ldr	r3, [pc, #156]	; (800889c <HAL_RCC_MCOConfig+0xbc>)
 8008800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008802:	f003 0301 	and.w	r3, r3, #1
 8008806:	61bb      	str	r3, [r7, #24]
 8008808:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800880a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800880e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008810:	2302      	movs	r3, #2
 8008812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8008814:	2303      	movs	r3, #3
 8008816:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008818:	2300      	movs	r3, #0
 800881a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800881c:	2300      	movs	r3, #0
 800881e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008820:	f107 031c 	add.w	r3, r7, #28
 8008824:	4619      	mov	r1, r3
 8008826:	481e      	ldr	r0, [pc, #120]	; (80088a0 <HAL_RCC_MCOConfig+0xc0>)
 8008828:	f7fd f860 	bl	80058ec <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800882c:	4b1b      	ldr	r3, [pc, #108]	; (800889c <HAL_RCC_MCOConfig+0xbc>)
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8008834:	68b9      	ldr	r1, [r7, #8]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	430b      	orrs	r3, r1
 800883a:	4918      	ldr	r1, [pc, #96]	; (800889c <HAL_RCC_MCOConfig+0xbc>)
 800883c:	4313      	orrs	r3, r2
 800883e:	608b      	str	r3, [r1, #8]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
  }
}
 8008840:	e027      	b.n	8008892 <HAL_RCC_MCOConfig+0xb2>
    MCO2_CLK_ENABLE();
 8008842:	4b16      	ldr	r3, [pc, #88]	; (800889c <HAL_RCC_MCOConfig+0xbc>)
 8008844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008846:	4a15      	ldr	r2, [pc, #84]	; (800889c <HAL_RCC_MCOConfig+0xbc>)
 8008848:	f043 0304 	orr.w	r3, r3, #4
 800884c:	6313      	str	r3, [r2, #48]	; 0x30
 800884e:	4b13      	ldr	r3, [pc, #76]	; (800889c <HAL_RCC_MCOConfig+0xbc>)
 8008850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008852:	f003 0304 	and.w	r3, r3, #4
 8008856:	617b      	str	r3, [r7, #20]
 8008858:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800885a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800885e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008860:	2302      	movs	r3, #2
 8008862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8008864:	2303      	movs	r3, #3
 8008866:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008868:	2300      	movs	r3, #0
 800886a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800886c:	2300      	movs	r3, #0
 800886e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8008870:	f107 031c 	add.w	r3, r7, #28
 8008874:	4619      	mov	r1, r3
 8008876:	480b      	ldr	r0, [pc, #44]	; (80088a4 <HAL_RCC_MCOConfig+0xc4>)
 8008878:	f7fd f838 	bl	80058ec <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
 800887c:	4b07      	ldr	r3, [pc, #28]	; (800889c <HAL_RCC_MCOConfig+0xbc>)
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	00d9      	lsls	r1, r3, #3
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	430b      	orrs	r3, r1
 800888c:	4903      	ldr	r1, [pc, #12]	; (800889c <HAL_RCC_MCOConfig+0xbc>)
 800888e:	4313      	orrs	r3, r2
 8008890:	608b      	str	r3, [r1, #8]
}
 8008892:	bf00      	nop
 8008894:	3730      	adds	r7, #48	; 0x30
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop
 800889c:	40023800 	.word	0x40023800
 80088a0:	40020000 	.word	0x40020000
 80088a4:	40020800 	.word	0x40020800

080088a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80088a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80088ac:	b090      	sub	sp, #64	; 0x40
 80088ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80088b0:	2300      	movs	r3, #0
 80088b2:	637b      	str	r3, [r7, #52]	; 0x34
 80088b4:	2300      	movs	r3, #0
 80088b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088b8:	2300      	movs	r3, #0
 80088ba:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80088bc:	2300      	movs	r3, #0
 80088be:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80088c0:	4b59      	ldr	r3, [pc, #356]	; (8008a28 <HAL_RCC_GetSysClockFreq+0x180>)
 80088c2:	689b      	ldr	r3, [r3, #8]
 80088c4:	f003 030c 	and.w	r3, r3, #12
 80088c8:	2b08      	cmp	r3, #8
 80088ca:	d00d      	beq.n	80088e8 <HAL_RCC_GetSysClockFreq+0x40>
 80088cc:	2b08      	cmp	r3, #8
 80088ce:	f200 80a1 	bhi.w	8008a14 <HAL_RCC_GetSysClockFreq+0x16c>
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d002      	beq.n	80088dc <HAL_RCC_GetSysClockFreq+0x34>
 80088d6:	2b04      	cmp	r3, #4
 80088d8:	d003      	beq.n	80088e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80088da:	e09b      	b.n	8008a14 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80088dc:	4b53      	ldr	r3, [pc, #332]	; (8008a2c <HAL_RCC_GetSysClockFreq+0x184>)
 80088de:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80088e0:	e09b      	b.n	8008a1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80088e2:	4b53      	ldr	r3, [pc, #332]	; (8008a30 <HAL_RCC_GetSysClockFreq+0x188>)
 80088e4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80088e6:	e098      	b.n	8008a1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80088e8:	4b4f      	ldr	r3, [pc, #316]	; (8008a28 <HAL_RCC_GetSysClockFreq+0x180>)
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80088f0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80088f2:	4b4d      	ldr	r3, [pc, #308]	; (8008a28 <HAL_RCC_GetSysClockFreq+0x180>)
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d028      	beq.n	8008950 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80088fe:	4b4a      	ldr	r3, [pc, #296]	; (8008a28 <HAL_RCC_GetSysClockFreq+0x180>)
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	099b      	lsrs	r3, r3, #6
 8008904:	2200      	movs	r2, #0
 8008906:	623b      	str	r3, [r7, #32]
 8008908:	627a      	str	r2, [r7, #36]	; 0x24
 800890a:	6a3b      	ldr	r3, [r7, #32]
 800890c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008910:	2100      	movs	r1, #0
 8008912:	4b47      	ldr	r3, [pc, #284]	; (8008a30 <HAL_RCC_GetSysClockFreq+0x188>)
 8008914:	fb03 f201 	mul.w	r2, r3, r1
 8008918:	2300      	movs	r3, #0
 800891a:	fb00 f303 	mul.w	r3, r0, r3
 800891e:	4413      	add	r3, r2
 8008920:	4a43      	ldr	r2, [pc, #268]	; (8008a30 <HAL_RCC_GetSysClockFreq+0x188>)
 8008922:	fba0 1202 	umull	r1, r2, r0, r2
 8008926:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008928:	460a      	mov	r2, r1
 800892a:	62ba      	str	r2, [r7, #40]	; 0x28
 800892c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800892e:	4413      	add	r3, r2
 8008930:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008934:	2200      	movs	r2, #0
 8008936:	61bb      	str	r3, [r7, #24]
 8008938:	61fa      	str	r2, [r7, #28]
 800893a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800893e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008942:	f7f7 fcd5 	bl	80002f0 <__aeabi_uldivmod>
 8008946:	4602      	mov	r2, r0
 8008948:	460b      	mov	r3, r1
 800894a:	4613      	mov	r3, r2
 800894c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800894e:	e053      	b.n	80089f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008950:	4b35      	ldr	r3, [pc, #212]	; (8008a28 <HAL_RCC_GetSysClockFreq+0x180>)
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	099b      	lsrs	r3, r3, #6
 8008956:	2200      	movs	r2, #0
 8008958:	613b      	str	r3, [r7, #16]
 800895a:	617a      	str	r2, [r7, #20]
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008962:	f04f 0b00 	mov.w	fp, #0
 8008966:	4652      	mov	r2, sl
 8008968:	465b      	mov	r3, fp
 800896a:	f04f 0000 	mov.w	r0, #0
 800896e:	f04f 0100 	mov.w	r1, #0
 8008972:	0159      	lsls	r1, r3, #5
 8008974:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008978:	0150      	lsls	r0, r2, #5
 800897a:	4602      	mov	r2, r0
 800897c:	460b      	mov	r3, r1
 800897e:	ebb2 080a 	subs.w	r8, r2, sl
 8008982:	eb63 090b 	sbc.w	r9, r3, fp
 8008986:	f04f 0200 	mov.w	r2, #0
 800898a:	f04f 0300 	mov.w	r3, #0
 800898e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008992:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008996:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800899a:	ebb2 0408 	subs.w	r4, r2, r8
 800899e:	eb63 0509 	sbc.w	r5, r3, r9
 80089a2:	f04f 0200 	mov.w	r2, #0
 80089a6:	f04f 0300 	mov.w	r3, #0
 80089aa:	00eb      	lsls	r3, r5, #3
 80089ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80089b0:	00e2      	lsls	r2, r4, #3
 80089b2:	4614      	mov	r4, r2
 80089b4:	461d      	mov	r5, r3
 80089b6:	eb14 030a 	adds.w	r3, r4, sl
 80089ba:	603b      	str	r3, [r7, #0]
 80089bc:	eb45 030b 	adc.w	r3, r5, fp
 80089c0:	607b      	str	r3, [r7, #4]
 80089c2:	f04f 0200 	mov.w	r2, #0
 80089c6:	f04f 0300 	mov.w	r3, #0
 80089ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80089ce:	4629      	mov	r1, r5
 80089d0:	028b      	lsls	r3, r1, #10
 80089d2:	4621      	mov	r1, r4
 80089d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80089d8:	4621      	mov	r1, r4
 80089da:	028a      	lsls	r2, r1, #10
 80089dc:	4610      	mov	r0, r2
 80089de:	4619      	mov	r1, r3
 80089e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089e2:	2200      	movs	r2, #0
 80089e4:	60bb      	str	r3, [r7, #8]
 80089e6:	60fa      	str	r2, [r7, #12]
 80089e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80089ec:	f7f7 fc80 	bl	80002f0 <__aeabi_uldivmod>
 80089f0:	4602      	mov	r2, r0
 80089f2:	460b      	mov	r3, r1
 80089f4:	4613      	mov	r3, r2
 80089f6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80089f8:	4b0b      	ldr	r3, [pc, #44]	; (8008a28 <HAL_RCC_GetSysClockFreq+0x180>)
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	0c1b      	lsrs	r3, r3, #16
 80089fe:	f003 0303 	and.w	r3, r3, #3
 8008a02:	3301      	adds	r3, #1
 8008a04:	005b      	lsls	r3, r3, #1
 8008a06:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8008a08:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a10:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008a12:	e002      	b.n	8008a1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008a14:	4b05      	ldr	r3, [pc, #20]	; (8008a2c <HAL_RCC_GetSysClockFreq+0x184>)
 8008a16:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008a18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	3740      	adds	r7, #64	; 0x40
 8008a20:	46bd      	mov	sp, r7
 8008a22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a26:	bf00      	nop
 8008a28:	40023800 	.word	0x40023800
 8008a2c:	00f42400 	.word	0x00f42400
 8008a30:	017d7840 	.word	0x017d7840

08008a34 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a34:	b480      	push	{r7}
 8008a36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a38:	4b03      	ldr	r3, [pc, #12]	; (8008a48 <HAL_RCC_GetHCLKFreq+0x14>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	20000004 	.word	0x20000004

08008a4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008a50:	f7ff fff0 	bl	8008a34 <HAL_RCC_GetHCLKFreq>
 8008a54:	4602      	mov	r2, r0
 8008a56:	4b05      	ldr	r3, [pc, #20]	; (8008a6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	0a9b      	lsrs	r3, r3, #10
 8008a5c:	f003 0307 	and.w	r3, r3, #7
 8008a60:	4903      	ldr	r1, [pc, #12]	; (8008a70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008a62:	5ccb      	ldrb	r3, [r1, r3]
 8008a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	bd80      	pop	{r7, pc}
 8008a6c:	40023800 	.word	0x40023800
 8008a70:	0800e470 	.word	0x0800e470

08008a74 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	220f      	movs	r2, #15
 8008a82:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008a84:	4b12      	ldr	r3, [pc, #72]	; (8008ad0 <HAL_RCC_GetClockConfig+0x5c>)
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	f003 0203 	and.w	r2, r3, #3
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008a90:	4b0f      	ldr	r3, [pc, #60]	; (8008ad0 <HAL_RCC_GetClockConfig+0x5c>)
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008a9c:	4b0c      	ldr	r3, [pc, #48]	; (8008ad0 <HAL_RCC_GetClockConfig+0x5c>)
 8008a9e:	689b      	ldr	r3, [r3, #8]
 8008aa0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008aa8:	4b09      	ldr	r3, [pc, #36]	; (8008ad0 <HAL_RCC_GetClockConfig+0x5c>)
 8008aaa:	689b      	ldr	r3, [r3, #8]
 8008aac:	08db      	lsrs	r3, r3, #3
 8008aae:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008ab6:	4b07      	ldr	r3, [pc, #28]	; (8008ad4 <HAL_RCC_GetClockConfig+0x60>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f003 020f 	and.w	r2, r3, #15
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	601a      	str	r2, [r3, #0]
}
 8008ac2:	bf00      	nop
 8008ac4:	370c      	adds	r7, #12
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr
 8008ace:	bf00      	nop
 8008ad0:	40023800 	.word	0x40023800
 8008ad4:	40023c00 	.word	0x40023c00

08008ad8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b088      	sub	sp, #32
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008aec:	2300      	movs	r3, #0
 8008aee:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008af0:	2300      	movs	r3, #0
 8008af2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f003 0301 	and.w	r3, r3, #1
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d012      	beq.n	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008b00:	4b69      	ldr	r3, [pc, #420]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	4a68      	ldr	r2, [pc, #416]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b06:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008b0a:	6093      	str	r3, [r2, #8]
 8008b0c:	4b66      	ldr	r3, [pc, #408]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b0e:	689a      	ldr	r2, [r3, #8]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b14:	4964      	ldr	r1, [pc, #400]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b16:	4313      	orrs	r3, r2
 8008b18:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d101      	bne.n	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008b22:	2301      	movs	r3, #1
 8008b24:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d017      	beq.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008b32:	4b5d      	ldr	r3, [pc, #372]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b38:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b40:	4959      	ldr	r1, [pc, #356]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b42:	4313      	orrs	r3, r2
 8008b44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b50:	d101      	bne.n	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008b52:	2301      	movs	r3, #1
 8008b54:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d101      	bne.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008b5e:	2301      	movs	r3, #1
 8008b60:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d017      	beq.n	8008b9e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008b6e:	4b4e      	ldr	r3, [pc, #312]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b74:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b7c:	494a      	ldr	r1, [pc, #296]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008b8c:	d101      	bne.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d101      	bne.n	8008b9e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d001      	beq.n	8008bae <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008baa:	2301      	movs	r3, #1
 8008bac:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f003 0320 	and.w	r3, r3, #32
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	f000 808b 	beq.w	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008bbc:	4b3a      	ldr	r3, [pc, #232]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bc0:	4a39      	ldr	r2, [pc, #228]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008bc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bc6:	6413      	str	r3, [r2, #64]	; 0x40
 8008bc8:	4b37      	ldr	r3, [pc, #220]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bd0:	60bb      	str	r3, [r7, #8]
 8008bd2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008bd4:	4b35      	ldr	r3, [pc, #212]	; (8008cac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a34      	ldr	r2, [pc, #208]	; (8008cac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008bde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008be0:	f7fb f918 	bl	8003e14 <HAL_GetTick>
 8008be4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008be6:	e008      	b.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008be8:	f7fb f914 	bl	8003e14 <HAL_GetTick>
 8008bec:	4602      	mov	r2, r0
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	1ad3      	subs	r3, r2, r3
 8008bf2:	2b64      	cmp	r3, #100	; 0x64
 8008bf4:	d901      	bls.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008bf6:	2303      	movs	r3, #3
 8008bf8:	e38f      	b.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008bfa:	4b2c      	ldr	r3, [pc, #176]	; (8008cac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d0f0      	beq.n	8008be8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008c06:	4b28      	ldr	r3, [pc, #160]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c0e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d035      	beq.n	8008c82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c1e:	693a      	ldr	r2, [r7, #16]
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d02e      	beq.n	8008c82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008c24:	4b20      	ldr	r3, [pc, #128]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c2c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008c2e:	4b1e      	ldr	r3, [pc, #120]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c32:	4a1d      	ldr	r2, [pc, #116]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c38:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008c3a:	4b1b      	ldr	r3, [pc, #108]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c3e:	4a1a      	ldr	r2, [pc, #104]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c44:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008c46:	4a18      	ldr	r2, [pc, #96]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008c4c:	4b16      	ldr	r3, [pc, #88]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c50:	f003 0301 	and.w	r3, r3, #1
 8008c54:	2b01      	cmp	r3, #1
 8008c56:	d114      	bne.n	8008c82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c58:	f7fb f8dc 	bl	8003e14 <HAL_GetTick>
 8008c5c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c5e:	e00a      	b.n	8008c76 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008c60:	f7fb f8d8 	bl	8003e14 <HAL_GetTick>
 8008c64:	4602      	mov	r2, r0
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	1ad3      	subs	r3, r2, r3
 8008c6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d901      	bls.n	8008c76 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008c72:	2303      	movs	r3, #3
 8008c74:	e351      	b.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c76:	4b0c      	ldr	r3, [pc, #48]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c7a:	f003 0302 	and.w	r3, r3, #2
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d0ee      	beq.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c8e:	d111      	bne.n	8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008c90:	4b05      	ldr	r3, [pc, #20]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008c9c:	4b04      	ldr	r3, [pc, #16]	; (8008cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008c9e:	400b      	ands	r3, r1
 8008ca0:	4901      	ldr	r1, [pc, #4]	; (8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	608b      	str	r3, [r1, #8]
 8008ca6:	e00b      	b.n	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008ca8:	40023800 	.word	0x40023800
 8008cac:	40007000 	.word	0x40007000
 8008cb0:	0ffffcff 	.word	0x0ffffcff
 8008cb4:	4bac      	ldr	r3, [pc, #688]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008cb6:	689b      	ldr	r3, [r3, #8]
 8008cb8:	4aab      	ldr	r2, [pc, #684]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008cba:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008cbe:	6093      	str	r3, [r2, #8]
 8008cc0:	4ba9      	ldr	r3, [pc, #676]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008cc2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008ccc:	49a6      	ldr	r1, [pc, #664]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008cce:	4313      	orrs	r3, r2
 8008cd0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f003 0310 	and.w	r3, r3, #16
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d010      	beq.n	8008d00 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008cde:	4ba2      	ldr	r3, [pc, #648]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008ce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008ce4:	4aa0      	ldr	r2, [pc, #640]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008ce6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008cea:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008cee:	4b9e      	ldr	r3, [pc, #632]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008cf0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cf8:	499b      	ldr	r1, [pc, #620]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008cfa:	4313      	orrs	r3, r2
 8008cfc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d00a      	beq.n	8008d22 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008d0c:	4b96      	ldr	r3, [pc, #600]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d12:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d1a:	4993      	ldr	r1, [pc, #588]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d00a      	beq.n	8008d44 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008d2e:	4b8e      	ldr	r3, [pc, #568]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d34:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008d3c:	498a      	ldr	r1, [pc, #552]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d00a      	beq.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008d50:	4b85      	ldr	r3, [pc, #532]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d56:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d5e:	4982      	ldr	r1, [pc, #520]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d60:	4313      	orrs	r3, r2
 8008d62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d00a      	beq.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008d72:	4b7d      	ldr	r3, [pc, #500]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d78:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d80:	4979      	ldr	r1, [pc, #484]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d82:	4313      	orrs	r3, r2
 8008d84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d00a      	beq.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008d94:	4b74      	ldr	r3, [pc, #464]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d9a:	f023 0203 	bic.w	r2, r3, #3
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008da2:	4971      	ldr	r1, [pc, #452]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008da4:	4313      	orrs	r3, r2
 8008da6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d00a      	beq.n	8008dcc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008db6:	4b6c      	ldr	r3, [pc, #432]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dbc:	f023 020c 	bic.w	r2, r3, #12
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008dc4:	4968      	ldr	r1, [pc, #416]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d00a      	beq.n	8008dee <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008dd8:	4b63      	ldr	r3, [pc, #396]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dde:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008de6:	4960      	ldr	r1, [pc, #384]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008de8:	4313      	orrs	r3, r2
 8008dea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d00a      	beq.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008dfa:	4b5b      	ldr	r3, [pc, #364]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e00:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e08:	4957      	ldr	r1, [pc, #348]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d00a      	beq.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008e1c:	4b52      	ldr	r3, [pc, #328]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e22:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e2a:	494f      	ldr	r1, [pc, #316]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d00a      	beq.n	8008e54 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008e3e:	4b4a      	ldr	r3, [pc, #296]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e44:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e4c:	4946      	ldr	r1, [pc, #280]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d00a      	beq.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008e60:	4b41      	ldr	r3, [pc, #260]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e66:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e6e:	493e      	ldr	r1, [pc, #248]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e70:	4313      	orrs	r3, r2
 8008e72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d00a      	beq.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008e82:	4b39      	ldr	r3, [pc, #228]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e88:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e90:	4935      	ldr	r1, [pc, #212]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008e92:	4313      	orrs	r3, r2
 8008e94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d00a      	beq.n	8008eba <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008ea4:	4b30      	ldr	r3, [pc, #192]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008eaa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008eb2:	492d      	ldr	r1, [pc, #180]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d011      	beq.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008ec6:	4b28      	ldr	r3, [pc, #160]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ecc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ed4:	4924      	ldr	r1, [pc, #144]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008ed6:	4313      	orrs	r3, r2
 8008ed8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ee0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008ee4:	d101      	bne.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f003 0308 	and.w	r3, r3, #8
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d001      	beq.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00a      	beq.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008f06:	4b18      	ldr	r3, [pc, #96]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f0c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f14:	4914      	ldr	r1, [pc, #80]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f16:	4313      	orrs	r3, r2
 8008f18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d00b      	beq.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008f28:	4b0f      	ldr	r3, [pc, #60]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f2e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008f38:	490b      	ldr	r1, [pc, #44]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d00f      	beq.n	8008f6c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8008f4c:	4b06      	ldr	r3, [pc, #24]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f52:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f5c:	4902      	ldr	r1, [pc, #8]	; (8008f68 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008f64:	e002      	b.n	8008f6c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8008f66:	bf00      	nop
 8008f68:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d00b      	beq.n	8008f90 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008f78:	4b8a      	ldr	r3, [pc, #552]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008f7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f7e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f88:	4986      	ldr	r1, [pc, #536]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d00b      	beq.n	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8008f9c:	4b81      	ldr	r3, [pc, #516]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008f9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008fa2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008fac:	497d      	ldr	r1, [pc, #500]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008fb4:	69fb      	ldr	r3, [r7, #28]
 8008fb6:	2b01      	cmp	r3, #1
 8008fb8:	d006      	beq.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	f000 80d6 	beq.w	8009174 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008fc8:	4b76      	ldr	r3, [pc, #472]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a75      	ldr	r2, [pc, #468]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008fce:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008fd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fd4:	f7fa ff1e 	bl	8003e14 <HAL_GetTick>
 8008fd8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008fda:	e008      	b.n	8008fee <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008fdc:	f7fa ff1a 	bl	8003e14 <HAL_GetTick>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	1ad3      	subs	r3, r2, r3
 8008fe6:	2b64      	cmp	r3, #100	; 0x64
 8008fe8:	d901      	bls.n	8008fee <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008fea:	2303      	movs	r3, #3
 8008fec:	e195      	b.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008fee:	4b6d      	ldr	r3, [pc, #436]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d1f0      	bne.n	8008fdc <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f003 0301 	and.w	r3, r3, #1
 8009002:	2b00      	cmp	r3, #0
 8009004:	d021      	beq.n	800904a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800900a:	2b00      	cmp	r3, #0
 800900c:	d11d      	bne.n	800904a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800900e:	4b65      	ldr	r3, [pc, #404]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009010:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009014:	0c1b      	lsrs	r3, r3, #16
 8009016:	f003 0303 	and.w	r3, r3, #3
 800901a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800901c:	4b61      	ldr	r3, [pc, #388]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800901e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009022:	0e1b      	lsrs	r3, r3, #24
 8009024:	f003 030f 	and.w	r3, r3, #15
 8009028:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	019a      	lsls	r2, r3, #6
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	041b      	lsls	r3, r3, #16
 8009034:	431a      	orrs	r2, r3
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	061b      	lsls	r3, r3, #24
 800903a:	431a      	orrs	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	071b      	lsls	r3, r3, #28
 8009042:	4958      	ldr	r1, [pc, #352]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009044:	4313      	orrs	r3, r2
 8009046:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009052:	2b00      	cmp	r3, #0
 8009054:	d004      	beq.n	8009060 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800905a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800905e:	d00a      	beq.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009068:	2b00      	cmp	r3, #0
 800906a:	d02e      	beq.n	80090ca <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009070:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009074:	d129      	bne.n	80090ca <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009076:	4b4b      	ldr	r3, [pc, #300]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009078:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800907c:	0c1b      	lsrs	r3, r3, #16
 800907e:	f003 0303 	and.w	r3, r3, #3
 8009082:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009084:	4b47      	ldr	r3, [pc, #284]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009086:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800908a:	0f1b      	lsrs	r3, r3, #28
 800908c:	f003 0307 	and.w	r3, r3, #7
 8009090:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	019a      	lsls	r2, r3, #6
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	041b      	lsls	r3, r3, #16
 800909c:	431a      	orrs	r2, r3
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	061b      	lsls	r3, r3, #24
 80090a4:	431a      	orrs	r2, r3
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	071b      	lsls	r3, r3, #28
 80090aa:	493e      	ldr	r1, [pc, #248]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090ac:	4313      	orrs	r3, r2
 80090ae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80090b2:	4b3c      	ldr	r3, [pc, #240]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090b8:	f023 021f 	bic.w	r2, r3, #31
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090c0:	3b01      	subs	r3, #1
 80090c2:	4938      	ldr	r1, [pc, #224]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090c4:	4313      	orrs	r3, r2
 80090c6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d01d      	beq.n	8009112 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80090d6:	4b33      	ldr	r3, [pc, #204]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80090dc:	0e1b      	lsrs	r3, r3, #24
 80090de:	f003 030f 	and.w	r3, r3, #15
 80090e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80090e4:	4b2f      	ldr	r3, [pc, #188]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80090e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80090ea:	0f1b      	lsrs	r3, r3, #28
 80090ec:	f003 0307 	and.w	r3, r3, #7
 80090f0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	019a      	lsls	r2, r3, #6
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	691b      	ldr	r3, [r3, #16]
 80090fc:	041b      	lsls	r3, r3, #16
 80090fe:	431a      	orrs	r2, r3
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	061b      	lsls	r3, r3, #24
 8009104:	431a      	orrs	r2, r3
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	071b      	lsls	r3, r3, #28
 800910a:	4926      	ldr	r1, [pc, #152]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800910c:	4313      	orrs	r3, r2
 800910e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800911a:	2b00      	cmp	r3, #0
 800911c:	d011      	beq.n	8009142 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	685b      	ldr	r3, [r3, #4]
 8009122:	019a      	lsls	r2, r3, #6
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	691b      	ldr	r3, [r3, #16]
 8009128:	041b      	lsls	r3, r3, #16
 800912a:	431a      	orrs	r2, r3
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	061b      	lsls	r3, r3, #24
 8009132:	431a      	orrs	r2, r3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	071b      	lsls	r3, r3, #28
 800913a:	491a      	ldr	r1, [pc, #104]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800913c:	4313      	orrs	r3, r2
 800913e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009142:	4b18      	ldr	r3, [pc, #96]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a17      	ldr	r2, [pc, #92]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009148:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800914c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800914e:	f7fa fe61 	bl	8003e14 <HAL_GetTick>
 8009152:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009154:	e008      	b.n	8009168 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009156:	f7fa fe5d 	bl	8003e14 <HAL_GetTick>
 800915a:	4602      	mov	r2, r0
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	1ad3      	subs	r3, r2, r3
 8009160:	2b64      	cmp	r3, #100	; 0x64
 8009162:	d901      	bls.n	8009168 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009164:	2303      	movs	r3, #3
 8009166:	e0d8      	b.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009168:	4b0e      	ldr	r3, [pc, #56]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009170:	2b00      	cmp	r3, #0
 8009172:	d0f0      	beq.n	8009156 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	2b01      	cmp	r3, #1
 8009178:	f040 80ce 	bne.w	8009318 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800917c:	4b09      	ldr	r3, [pc, #36]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a08      	ldr	r2, [pc, #32]	; (80091a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009182:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009186:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009188:	f7fa fe44 	bl	8003e14 <HAL_GetTick>
 800918c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800918e:	e00b      	b.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009190:	f7fa fe40 	bl	8003e14 <HAL_GetTick>
 8009194:	4602      	mov	r2, r0
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	2b64      	cmp	r3, #100	; 0x64
 800919c:	d904      	bls.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800919e:	2303      	movs	r3, #3
 80091a0:	e0bb      	b.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x842>
 80091a2:	bf00      	nop
 80091a4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80091a8:	4b5e      	ldr	r3, [pc, #376]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80091b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80091b4:	d0ec      	beq.n	8009190 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d003      	beq.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d009      	beq.n	80091de <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d02e      	beq.n	8009234 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d12a      	bne.n	8009234 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80091de:	4b51      	ldr	r3, [pc, #324]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80091e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091e4:	0c1b      	lsrs	r3, r3, #16
 80091e6:	f003 0303 	and.w	r3, r3, #3
 80091ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80091ec:	4b4d      	ldr	r3, [pc, #308]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80091ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091f2:	0f1b      	lsrs	r3, r3, #28
 80091f4:	f003 0307 	and.w	r3, r3, #7
 80091f8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	695b      	ldr	r3, [r3, #20]
 80091fe:	019a      	lsls	r2, r3, #6
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	041b      	lsls	r3, r3, #16
 8009204:	431a      	orrs	r2, r3
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	699b      	ldr	r3, [r3, #24]
 800920a:	061b      	lsls	r3, r3, #24
 800920c:	431a      	orrs	r2, r3
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	071b      	lsls	r3, r3, #28
 8009212:	4944      	ldr	r1, [pc, #272]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8009214:	4313      	orrs	r3, r2
 8009216:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800921a:	4b42      	ldr	r3, [pc, #264]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800921c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009220:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009228:	3b01      	subs	r3, #1
 800922a:	021b      	lsls	r3, r3, #8
 800922c:	493d      	ldr	r1, [pc, #244]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800922e:	4313      	orrs	r3, r2
 8009230:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800923c:	2b00      	cmp	r3, #0
 800923e:	d022      	beq.n	8009286 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009244:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009248:	d11d      	bne.n	8009286 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800924a:	4b36      	ldr	r3, [pc, #216]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800924c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009250:	0e1b      	lsrs	r3, r3, #24
 8009252:	f003 030f 	and.w	r3, r3, #15
 8009256:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009258:	4b32      	ldr	r3, [pc, #200]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800925a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800925e:	0f1b      	lsrs	r3, r3, #28
 8009260:	f003 0307 	and.w	r3, r3, #7
 8009264:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	695b      	ldr	r3, [r3, #20]
 800926a:	019a      	lsls	r2, r3, #6
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6a1b      	ldr	r3, [r3, #32]
 8009270:	041b      	lsls	r3, r3, #16
 8009272:	431a      	orrs	r2, r3
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	061b      	lsls	r3, r3, #24
 8009278:	431a      	orrs	r2, r3
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	071b      	lsls	r3, r3, #28
 800927e:	4929      	ldr	r1, [pc, #164]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8009280:	4313      	orrs	r3, r2
 8009282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f003 0308 	and.w	r3, r3, #8
 800928e:	2b00      	cmp	r3, #0
 8009290:	d028      	beq.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009292:	4b24      	ldr	r3, [pc, #144]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8009294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009298:	0e1b      	lsrs	r3, r3, #24
 800929a:	f003 030f 	and.w	r3, r3, #15
 800929e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80092a0:	4b20      	ldr	r3, [pc, #128]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80092a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092a6:	0c1b      	lsrs	r3, r3, #16
 80092a8:	f003 0303 	and.w	r3, r3, #3
 80092ac:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	695b      	ldr	r3, [r3, #20]
 80092b2:	019a      	lsls	r2, r3, #6
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	041b      	lsls	r3, r3, #16
 80092b8:	431a      	orrs	r2, r3
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	061b      	lsls	r3, r3, #24
 80092be:	431a      	orrs	r2, r3
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	69db      	ldr	r3, [r3, #28]
 80092c4:	071b      	lsls	r3, r3, #28
 80092c6:	4917      	ldr	r1, [pc, #92]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80092c8:	4313      	orrs	r3, r2
 80092ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80092ce:	4b15      	ldr	r3, [pc, #84]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80092d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80092d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092dc:	4911      	ldr	r1, [pc, #68]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80092de:	4313      	orrs	r3, r2
 80092e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80092e4:	4b0f      	ldr	r3, [pc, #60]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4a0e      	ldr	r2, [pc, #56]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80092ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092f0:	f7fa fd90 	bl	8003e14 <HAL_GetTick>
 80092f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80092f6:	e008      	b.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80092f8:	f7fa fd8c 	bl	8003e14 <HAL_GetTick>
 80092fc:	4602      	mov	r2, r0
 80092fe:	697b      	ldr	r3, [r7, #20]
 8009300:	1ad3      	subs	r3, r2, r3
 8009302:	2b64      	cmp	r3, #100	; 0x64
 8009304:	d901      	bls.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009306:	2303      	movs	r3, #3
 8009308:	e007      	b.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800930a:	4b06      	ldr	r3, [pc, #24]	; (8009324 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009312:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009316:	d1ef      	bne.n	80092f8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8009318:	2300      	movs	r3, #0
}
 800931a:	4618      	mov	r0, r3
 800931c:	3720      	adds	r7, #32
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}
 8009322:	bf00      	nop
 8009324:	40023800 	.word	0x40023800

08009328 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b082      	sub	sp, #8
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
 8009330:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d101      	bne.n	800933c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009338:	2301      	movs	r3, #1
 800933a:	e025      	b.n	8009388 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009342:	b2db      	uxtb	r3, r3
 8009344:	2b00      	cmp	r3, #0
 8009346:	d106      	bne.n	8009356 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f7f8 fcc7 	bl	8001ce4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2202      	movs	r2, #2
 800935a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	3304      	adds	r3, #4
 8009366:	4619      	mov	r1, r3
 8009368:	4610      	mov	r0, r2
 800936a:	f000 fb43 	bl	80099f4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6818      	ldr	r0, [r3, #0]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	685b      	ldr	r3, [r3, #4]
 8009376:	461a      	mov	r2, r3
 8009378:	6839      	ldr	r1, [r7, #0]
 800937a:	f000 fb97 	bl	8009aac <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2201      	movs	r2, #1
 8009382:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	3708      	adds	r7, #8
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b086      	sub	sp, #24
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80093a2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80093a4:	7dfb      	ldrb	r3, [r7, #23]
 80093a6:	2b02      	cmp	r3, #2
 80093a8:	d101      	bne.n	80093ae <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80093aa:	2302      	movs	r3, #2
 80093ac:	e021      	b.n	80093f2 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80093ae:	7dfb      	ldrb	r3, [r7, #23]
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d002      	beq.n	80093ba <HAL_SDRAM_SendCommand+0x2a>
 80093b4:	7dfb      	ldrb	r3, [r7, #23]
 80093b6:	2b05      	cmp	r3, #5
 80093b8:	d118      	bne.n	80093ec <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2202      	movs	r2, #2
 80093be:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	687a      	ldr	r2, [r7, #4]
 80093c8:	68b9      	ldr	r1, [r7, #8]
 80093ca:	4618      	mov	r0, r3
 80093cc:	f000 fbd8 	bl	8009b80 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	d104      	bne.n	80093e2 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2205      	movs	r2, #5
 80093dc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80093e0:	e006      	b.n	80093f0 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	2201      	movs	r2, #1
 80093e6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80093ea:	e001      	b.n	80093f0 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80093ec:	2301      	movs	r3, #1
 80093ee:	e000      	b.n	80093f2 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80093f0:	2300      	movs	r3, #0
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3718      	adds	r7, #24
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}

080093fa <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80093fa:	b580      	push	{r7, lr}
 80093fc:	b082      	sub	sp, #8
 80093fe:	af00      	add	r7, sp, #0
 8009400:	6078      	str	r0, [r7, #4]
 8009402:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800940a:	b2db      	uxtb	r3, r3
 800940c:	2b02      	cmp	r3, #2
 800940e:	d101      	bne.n	8009414 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009410:	2302      	movs	r3, #2
 8009412:	e016      	b.n	8009442 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800941a:	b2db      	uxtb	r3, r3
 800941c:	2b01      	cmp	r3, #1
 800941e:	d10f      	bne.n	8009440 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2202      	movs	r2, #2
 8009424:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	6839      	ldr	r1, [r7, #0]
 800942e:	4618      	mov	r0, r3
 8009430:	f000 fbca 	bl	8009bc8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800943c:	2300      	movs	r3, #0
 800943e:	e000      	b.n	8009442 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009440:	2301      	movs	r3, #1
}
 8009442:	4618      	mov	r0, r3
 8009444:	3708      	adds	r7, #8
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}

0800944a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800944a:	b580      	push	{r7, lr}
 800944c:	b082      	sub	sp, #8
 800944e:	af00      	add	r7, sp, #0
 8009450:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d101      	bne.n	800945c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	e049      	b.n	80094f0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009462:	b2db      	uxtb	r3, r3
 8009464:	2b00      	cmp	r3, #0
 8009466:	d106      	bne.n	8009476 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2200      	movs	r2, #0
 800946c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f7f8 fb5d 	bl	8001b30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2202      	movs	r2, #2
 800947a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	3304      	adds	r3, #4
 8009486:	4619      	mov	r1, r3
 8009488:	4610      	mov	r0, r2
 800948a:	f000 f9f5 	bl	8009878 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2201      	movs	r2, #1
 8009492:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2201      	movs	r2, #1
 800949a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2201      	movs	r2, #1
 80094a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2201      	movs	r2, #1
 80094aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2201      	movs	r2, #1
 80094b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2201      	movs	r2, #1
 80094ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2201      	movs	r2, #1
 80094c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2201      	movs	r2, #1
 80094ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2201      	movs	r2, #1
 80094d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2201      	movs	r2, #1
 80094da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2201      	movs	r2, #1
 80094e2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2201      	movs	r2, #1
 80094ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3708      	adds	r7, #8
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}

080094f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b085      	sub	sp, #20
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009506:	b2db      	uxtb	r3, r3
 8009508:	2b01      	cmp	r3, #1
 800950a:	d001      	beq.n	8009510 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800950c:	2301      	movs	r3, #1
 800950e:	e054      	b.n	80095ba <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2202      	movs	r2, #2
 8009514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	68da      	ldr	r2, [r3, #12]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f042 0201 	orr.w	r2, r2, #1
 8009526:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a26      	ldr	r2, [pc, #152]	; (80095c8 <HAL_TIM_Base_Start_IT+0xd0>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d022      	beq.n	8009578 <HAL_TIM_Base_Start_IT+0x80>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800953a:	d01d      	beq.n	8009578 <HAL_TIM_Base_Start_IT+0x80>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a22      	ldr	r2, [pc, #136]	; (80095cc <HAL_TIM_Base_Start_IT+0xd4>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d018      	beq.n	8009578 <HAL_TIM_Base_Start_IT+0x80>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a21      	ldr	r2, [pc, #132]	; (80095d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d013      	beq.n	8009578 <HAL_TIM_Base_Start_IT+0x80>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a1f      	ldr	r2, [pc, #124]	; (80095d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d00e      	beq.n	8009578 <HAL_TIM_Base_Start_IT+0x80>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a1e      	ldr	r2, [pc, #120]	; (80095d8 <HAL_TIM_Base_Start_IT+0xe0>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d009      	beq.n	8009578 <HAL_TIM_Base_Start_IT+0x80>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a1c      	ldr	r2, [pc, #112]	; (80095dc <HAL_TIM_Base_Start_IT+0xe4>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d004      	beq.n	8009578 <HAL_TIM_Base_Start_IT+0x80>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a1b      	ldr	r2, [pc, #108]	; (80095e0 <HAL_TIM_Base_Start_IT+0xe8>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d115      	bne.n	80095a4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	689a      	ldr	r2, [r3, #8]
 800957e:	4b19      	ldr	r3, [pc, #100]	; (80095e4 <HAL_TIM_Base_Start_IT+0xec>)
 8009580:	4013      	ands	r3, r2
 8009582:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	2b06      	cmp	r3, #6
 8009588:	d015      	beq.n	80095b6 <HAL_TIM_Base_Start_IT+0xbe>
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009590:	d011      	beq.n	80095b6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	681a      	ldr	r2, [r3, #0]
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f042 0201 	orr.w	r2, r2, #1
 80095a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095a2:	e008      	b.n	80095b6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	681a      	ldr	r2, [r3, #0]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f042 0201 	orr.w	r2, r2, #1
 80095b2:	601a      	str	r2, [r3, #0]
 80095b4:	e000      	b.n	80095b8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80095b8:	2300      	movs	r3, #0
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3714      	adds	r7, #20
 80095be:	46bd      	mov	sp, r7
 80095c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c4:	4770      	bx	lr
 80095c6:	bf00      	nop
 80095c8:	40010000 	.word	0x40010000
 80095cc:	40000400 	.word	0x40000400
 80095d0:	40000800 	.word	0x40000800
 80095d4:	40000c00 	.word	0x40000c00
 80095d8:	40010400 	.word	0x40010400
 80095dc:	40014000 	.word	0x40014000
 80095e0:	40001800 	.word	0x40001800
 80095e4:	00010007 	.word	0x00010007

080095e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b082      	sub	sp, #8
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	691b      	ldr	r3, [r3, #16]
 80095f6:	f003 0302 	and.w	r3, r3, #2
 80095fa:	2b02      	cmp	r3, #2
 80095fc:	d122      	bne.n	8009644 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	68db      	ldr	r3, [r3, #12]
 8009604:	f003 0302 	and.w	r3, r3, #2
 8009608:	2b02      	cmp	r3, #2
 800960a:	d11b      	bne.n	8009644 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f06f 0202 	mvn.w	r2, #2
 8009614:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2201      	movs	r2, #1
 800961a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	699b      	ldr	r3, [r3, #24]
 8009622:	f003 0303 	and.w	r3, r3, #3
 8009626:	2b00      	cmp	r3, #0
 8009628:	d003      	beq.n	8009632 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f000 f905 	bl	800983a <HAL_TIM_IC_CaptureCallback>
 8009630:	e005      	b.n	800963e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 f8f7 	bl	8009826 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f000 f908 	bl	800984e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2200      	movs	r2, #0
 8009642:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	f003 0304 	and.w	r3, r3, #4
 800964e:	2b04      	cmp	r3, #4
 8009650:	d122      	bne.n	8009698 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	68db      	ldr	r3, [r3, #12]
 8009658:	f003 0304 	and.w	r3, r3, #4
 800965c:	2b04      	cmp	r3, #4
 800965e:	d11b      	bne.n	8009698 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f06f 0204 	mvn.w	r2, #4
 8009668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2202      	movs	r2, #2
 800966e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	699b      	ldr	r3, [r3, #24]
 8009676:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800967a:	2b00      	cmp	r3, #0
 800967c:	d003      	beq.n	8009686 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f000 f8db 	bl	800983a <HAL_TIM_IC_CaptureCallback>
 8009684:	e005      	b.n	8009692 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 f8cd 	bl	8009826 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f000 f8de 	bl	800984e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2200      	movs	r2, #0
 8009696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	691b      	ldr	r3, [r3, #16]
 800969e:	f003 0308 	and.w	r3, r3, #8
 80096a2:	2b08      	cmp	r3, #8
 80096a4:	d122      	bne.n	80096ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	68db      	ldr	r3, [r3, #12]
 80096ac:	f003 0308 	and.w	r3, r3, #8
 80096b0:	2b08      	cmp	r3, #8
 80096b2:	d11b      	bne.n	80096ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f06f 0208 	mvn.w	r2, #8
 80096bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2204      	movs	r2, #4
 80096c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	69db      	ldr	r3, [r3, #28]
 80096ca:	f003 0303 	and.w	r3, r3, #3
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d003      	beq.n	80096da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f000 f8b1 	bl	800983a <HAL_TIM_IC_CaptureCallback>
 80096d8:	e005      	b.n	80096e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096da:	6878      	ldr	r0, [r7, #4]
 80096dc:	f000 f8a3 	bl	8009826 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 f8b4 	bl	800984e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2200      	movs	r2, #0
 80096ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	691b      	ldr	r3, [r3, #16]
 80096f2:	f003 0310 	and.w	r3, r3, #16
 80096f6:	2b10      	cmp	r3, #16
 80096f8:	d122      	bne.n	8009740 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	68db      	ldr	r3, [r3, #12]
 8009700:	f003 0310 	and.w	r3, r3, #16
 8009704:	2b10      	cmp	r3, #16
 8009706:	d11b      	bne.n	8009740 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f06f 0210 	mvn.w	r2, #16
 8009710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2208      	movs	r2, #8
 8009716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	69db      	ldr	r3, [r3, #28]
 800971e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009722:	2b00      	cmp	r3, #0
 8009724:	d003      	beq.n	800972e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 f887 	bl	800983a <HAL_TIM_IC_CaptureCallback>
 800972c:	e005      	b.n	800973a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f000 f879 	bl	8009826 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 f88a 	bl	800984e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2200      	movs	r2, #0
 800973e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	691b      	ldr	r3, [r3, #16]
 8009746:	f003 0301 	and.w	r3, r3, #1
 800974a:	2b01      	cmp	r3, #1
 800974c:	d10e      	bne.n	800976c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	68db      	ldr	r3, [r3, #12]
 8009754:	f003 0301 	and.w	r3, r3, #1
 8009758:	2b01      	cmp	r3, #1
 800975a:	d107      	bne.n	800976c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f06f 0201 	mvn.w	r2, #1
 8009764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f7f7 ffe4 	bl	8001734 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	691b      	ldr	r3, [r3, #16]
 8009772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009776:	2b80      	cmp	r3, #128	; 0x80
 8009778:	d10e      	bne.n	8009798 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	68db      	ldr	r3, [r3, #12]
 8009780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009784:	2b80      	cmp	r3, #128	; 0x80
 8009786:	d107      	bne.n	8009798 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 f91a 	bl	80099cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	691b      	ldr	r3, [r3, #16]
 800979e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80097a6:	d10e      	bne.n	80097c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	68db      	ldr	r3, [r3, #12]
 80097ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097b2:	2b80      	cmp	r3, #128	; 0x80
 80097b4:	d107      	bne.n	80097c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80097be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f000 f90d 	bl	80099e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	691b      	ldr	r3, [r3, #16]
 80097cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097d0:	2b40      	cmp	r3, #64	; 0x40
 80097d2:	d10e      	bne.n	80097f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	68db      	ldr	r3, [r3, #12]
 80097da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097de:	2b40      	cmp	r3, #64	; 0x40
 80097e0:	d107      	bne.n	80097f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80097ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f000 f838 	bl	8009862 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	691b      	ldr	r3, [r3, #16]
 80097f8:	f003 0320 	and.w	r3, r3, #32
 80097fc:	2b20      	cmp	r3, #32
 80097fe:	d10e      	bne.n	800981e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	68db      	ldr	r3, [r3, #12]
 8009806:	f003 0320 	and.w	r3, r3, #32
 800980a:	2b20      	cmp	r3, #32
 800980c:	d107      	bne.n	800981e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f06f 0220 	mvn.w	r2, #32
 8009816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f000 f8cd 	bl	80099b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800981e:	bf00      	nop
 8009820:	3708      	adds	r7, #8
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}

08009826 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009826:	b480      	push	{r7}
 8009828:	b083      	sub	sp, #12
 800982a:	af00      	add	r7, sp, #0
 800982c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800982e:	bf00      	nop
 8009830:	370c      	adds	r7, #12
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr

0800983a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800983a:	b480      	push	{r7}
 800983c:	b083      	sub	sp, #12
 800983e:	af00      	add	r7, sp, #0
 8009840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009842:	bf00      	nop
 8009844:	370c      	adds	r7, #12
 8009846:	46bd      	mov	sp, r7
 8009848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984c:	4770      	bx	lr

0800984e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800984e:	b480      	push	{r7}
 8009850:	b083      	sub	sp, #12
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009856:	bf00      	nop
 8009858:	370c      	adds	r7, #12
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr

08009862 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009862:	b480      	push	{r7}
 8009864:	b083      	sub	sp, #12
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800986a:	bf00      	nop
 800986c:	370c      	adds	r7, #12
 800986e:	46bd      	mov	sp, r7
 8009870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009874:	4770      	bx	lr
	...

08009878 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009878:	b480      	push	{r7}
 800987a:	b085      	sub	sp, #20
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	4a40      	ldr	r2, [pc, #256]	; (800998c <TIM_Base_SetConfig+0x114>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d013      	beq.n	80098b8 <TIM_Base_SetConfig+0x40>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009896:	d00f      	beq.n	80098b8 <TIM_Base_SetConfig+0x40>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	4a3d      	ldr	r2, [pc, #244]	; (8009990 <TIM_Base_SetConfig+0x118>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d00b      	beq.n	80098b8 <TIM_Base_SetConfig+0x40>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	4a3c      	ldr	r2, [pc, #240]	; (8009994 <TIM_Base_SetConfig+0x11c>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d007      	beq.n	80098b8 <TIM_Base_SetConfig+0x40>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	4a3b      	ldr	r2, [pc, #236]	; (8009998 <TIM_Base_SetConfig+0x120>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d003      	beq.n	80098b8 <TIM_Base_SetConfig+0x40>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	4a3a      	ldr	r2, [pc, #232]	; (800999c <TIM_Base_SetConfig+0x124>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d108      	bne.n	80098ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	68fa      	ldr	r2, [r7, #12]
 80098c6:	4313      	orrs	r3, r2
 80098c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	4a2f      	ldr	r2, [pc, #188]	; (800998c <TIM_Base_SetConfig+0x114>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d02b      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098d8:	d027      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	4a2c      	ldr	r2, [pc, #176]	; (8009990 <TIM_Base_SetConfig+0x118>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d023      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	4a2b      	ldr	r2, [pc, #172]	; (8009994 <TIM_Base_SetConfig+0x11c>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d01f      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	4a2a      	ldr	r2, [pc, #168]	; (8009998 <TIM_Base_SetConfig+0x120>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d01b      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4a29      	ldr	r2, [pc, #164]	; (800999c <TIM_Base_SetConfig+0x124>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d017      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a28      	ldr	r2, [pc, #160]	; (80099a0 <TIM_Base_SetConfig+0x128>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d013      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a27      	ldr	r2, [pc, #156]	; (80099a4 <TIM_Base_SetConfig+0x12c>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d00f      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a26      	ldr	r2, [pc, #152]	; (80099a8 <TIM_Base_SetConfig+0x130>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d00b      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	4a25      	ldr	r2, [pc, #148]	; (80099ac <TIM_Base_SetConfig+0x134>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d007      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a24      	ldr	r2, [pc, #144]	; (80099b0 <TIM_Base_SetConfig+0x138>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d003      	beq.n	800992a <TIM_Base_SetConfig+0xb2>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a23      	ldr	r2, [pc, #140]	; (80099b4 <TIM_Base_SetConfig+0x13c>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d108      	bne.n	800993c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009930:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	68db      	ldr	r3, [r3, #12]
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	4313      	orrs	r3, r2
 800993a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	695b      	ldr	r3, [r3, #20]
 8009946:	4313      	orrs	r3, r2
 8009948:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	68fa      	ldr	r2, [r7, #12]
 800994e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	689a      	ldr	r2, [r3, #8]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	4a0a      	ldr	r2, [pc, #40]	; (800998c <TIM_Base_SetConfig+0x114>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d003      	beq.n	8009970 <TIM_Base_SetConfig+0xf8>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	4a0c      	ldr	r2, [pc, #48]	; (800999c <TIM_Base_SetConfig+0x124>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d103      	bne.n	8009978 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	691a      	ldr	r2, [r3, #16]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2201      	movs	r2, #1
 800997c:	615a      	str	r2, [r3, #20]
}
 800997e:	bf00      	nop
 8009980:	3714      	adds	r7, #20
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	40010000 	.word	0x40010000
 8009990:	40000400 	.word	0x40000400
 8009994:	40000800 	.word	0x40000800
 8009998:	40000c00 	.word	0x40000c00
 800999c:	40010400 	.word	0x40010400
 80099a0:	40014000 	.word	0x40014000
 80099a4:	40014400 	.word	0x40014400
 80099a8:	40014800 	.word	0x40014800
 80099ac:	40001800 	.word	0x40001800
 80099b0:	40001c00 	.word	0x40001c00
 80099b4:	40002000 	.word	0x40002000

080099b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b083      	sub	sp, #12
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80099c0:	bf00      	nop
 80099c2:	370c      	adds	r7, #12
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr

080099cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80099cc:	b480      	push	{r7}
 80099ce:	b083      	sub	sp, #12
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80099d4:	bf00      	nop
 80099d6:	370c      	adds	r7, #12
 80099d8:	46bd      	mov	sp, r7
 80099da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099de:	4770      	bx	lr

080099e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b083      	sub	sp, #12
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80099e8:	bf00      	nop
 80099ea:	370c      	adds	r7, #12
 80099ec:	46bd      	mov	sp, r7
 80099ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f2:	4770      	bx	lr

080099f4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80099f4:	b480      	push	{r7}
 80099f6:	b083      	sub	sp, #12
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d121      	bne.n	8009a4a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681a      	ldr	r2, [r3, #0]
 8009a0a:	4b27      	ldr	r3, [pc, #156]	; (8009aa8 <FMC_SDRAM_Init+0xb4>)
 8009a0c:	4013      	ands	r3, r2
 8009a0e:	683a      	ldr	r2, [r7, #0]
 8009a10:	6851      	ldr	r1, [r2, #4]
 8009a12:	683a      	ldr	r2, [r7, #0]
 8009a14:	6892      	ldr	r2, [r2, #8]
 8009a16:	4311      	orrs	r1, r2
 8009a18:	683a      	ldr	r2, [r7, #0]
 8009a1a:	68d2      	ldr	r2, [r2, #12]
 8009a1c:	4311      	orrs	r1, r2
 8009a1e:	683a      	ldr	r2, [r7, #0]
 8009a20:	6912      	ldr	r2, [r2, #16]
 8009a22:	4311      	orrs	r1, r2
 8009a24:	683a      	ldr	r2, [r7, #0]
 8009a26:	6952      	ldr	r2, [r2, #20]
 8009a28:	4311      	orrs	r1, r2
 8009a2a:	683a      	ldr	r2, [r7, #0]
 8009a2c:	6992      	ldr	r2, [r2, #24]
 8009a2e:	4311      	orrs	r1, r2
 8009a30:	683a      	ldr	r2, [r7, #0]
 8009a32:	69d2      	ldr	r2, [r2, #28]
 8009a34:	4311      	orrs	r1, r2
 8009a36:	683a      	ldr	r2, [r7, #0]
 8009a38:	6a12      	ldr	r2, [r2, #32]
 8009a3a:	4311      	orrs	r1, r2
 8009a3c:	683a      	ldr	r2, [r7, #0]
 8009a3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009a40:	430a      	orrs	r2, r1
 8009a42:	431a      	orrs	r2, r3
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	601a      	str	r2, [r3, #0]
 8009a48:	e026      	b.n	8009a98 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	69d9      	ldr	r1, [r3, #28]
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	6a1b      	ldr	r3, [r3, #32]
 8009a5a:	4319      	orrs	r1, r3
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a60:	430b      	orrs	r3, r1
 8009a62:	431a      	orrs	r2, r3
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	685a      	ldr	r2, [r3, #4]
 8009a6c:	4b0e      	ldr	r3, [pc, #56]	; (8009aa8 <FMC_SDRAM_Init+0xb4>)
 8009a6e:	4013      	ands	r3, r2
 8009a70:	683a      	ldr	r2, [r7, #0]
 8009a72:	6851      	ldr	r1, [r2, #4]
 8009a74:	683a      	ldr	r2, [r7, #0]
 8009a76:	6892      	ldr	r2, [r2, #8]
 8009a78:	4311      	orrs	r1, r2
 8009a7a:	683a      	ldr	r2, [r7, #0]
 8009a7c:	68d2      	ldr	r2, [r2, #12]
 8009a7e:	4311      	orrs	r1, r2
 8009a80:	683a      	ldr	r2, [r7, #0]
 8009a82:	6912      	ldr	r2, [r2, #16]
 8009a84:	4311      	orrs	r1, r2
 8009a86:	683a      	ldr	r2, [r7, #0]
 8009a88:	6952      	ldr	r2, [r2, #20]
 8009a8a:	4311      	orrs	r1, r2
 8009a8c:	683a      	ldr	r2, [r7, #0]
 8009a8e:	6992      	ldr	r2, [r2, #24]
 8009a90:	430a      	orrs	r2, r1
 8009a92:	431a      	orrs	r2, r3
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8009a98:	2300      	movs	r3, #0
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	370c      	adds	r7, #12
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa4:	4770      	bx	lr
 8009aa6:	bf00      	nop
 8009aa8:	ffff8000 	.word	0xffff8000

08009aac <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b085      	sub	sp, #20
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	60b9      	str	r1, [r7, #8]
 8009ab6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d128      	bne.n	8009b10 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	689b      	ldr	r3, [r3, #8]
 8009ac2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	1e59      	subs	r1, r3, #1
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	3b01      	subs	r3, #1
 8009ad2:	011b      	lsls	r3, r3, #4
 8009ad4:	4319      	orrs	r1, r3
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	689b      	ldr	r3, [r3, #8]
 8009ada:	3b01      	subs	r3, #1
 8009adc:	021b      	lsls	r3, r3, #8
 8009ade:	4319      	orrs	r1, r3
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	3b01      	subs	r3, #1
 8009ae6:	031b      	lsls	r3, r3, #12
 8009ae8:	4319      	orrs	r1, r3
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	691b      	ldr	r3, [r3, #16]
 8009aee:	3b01      	subs	r3, #1
 8009af0:	041b      	lsls	r3, r3, #16
 8009af2:	4319      	orrs	r1, r3
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	695b      	ldr	r3, [r3, #20]
 8009af8:	3b01      	subs	r3, #1
 8009afa:	051b      	lsls	r3, r3, #20
 8009afc:	4319      	orrs	r1, r3
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	699b      	ldr	r3, [r3, #24]
 8009b02:	3b01      	subs	r3, #1
 8009b04:	061b      	lsls	r3, r3, #24
 8009b06:	430b      	orrs	r3, r1
 8009b08:	431a      	orrs	r2, r3
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	609a      	str	r2, [r3, #8]
 8009b0e:	e02d      	b.n	8009b6c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	689a      	ldr	r2, [r3, #8]
 8009b14:	4b19      	ldr	r3, [pc, #100]	; (8009b7c <FMC_SDRAM_Timing_Init+0xd0>)
 8009b16:	4013      	ands	r3, r2
 8009b18:	68ba      	ldr	r2, [r7, #8]
 8009b1a:	68d2      	ldr	r2, [r2, #12]
 8009b1c:	3a01      	subs	r2, #1
 8009b1e:	0311      	lsls	r1, r2, #12
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	6952      	ldr	r2, [r2, #20]
 8009b24:	3a01      	subs	r2, #1
 8009b26:	0512      	lsls	r2, r2, #20
 8009b28:	430a      	orrs	r2, r1
 8009b2a:	431a      	orrs	r2, r3
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	68db      	ldr	r3, [r3, #12]
 8009b34:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	1e59      	subs	r1, r3, #1
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	685b      	ldr	r3, [r3, #4]
 8009b42:	3b01      	subs	r3, #1
 8009b44:	011b      	lsls	r3, r3, #4
 8009b46:	4319      	orrs	r1, r3
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	689b      	ldr	r3, [r3, #8]
 8009b4c:	3b01      	subs	r3, #1
 8009b4e:	021b      	lsls	r3, r3, #8
 8009b50:	4319      	orrs	r1, r3
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	691b      	ldr	r3, [r3, #16]
 8009b56:	3b01      	subs	r3, #1
 8009b58:	041b      	lsls	r3, r3, #16
 8009b5a:	4319      	orrs	r1, r3
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	699b      	ldr	r3, [r3, #24]
 8009b60:	3b01      	subs	r3, #1
 8009b62:	061b      	lsls	r3, r3, #24
 8009b64:	430b      	orrs	r3, r1
 8009b66:	431a      	orrs	r2, r3
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8009b6c:	2300      	movs	r3, #0
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3714      	adds	r7, #20
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr
 8009b7a:	bf00      	nop
 8009b7c:	ff0f0fff 	.word	0xff0f0fff

08009b80 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b085      	sub	sp, #20
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	60f8      	str	r0, [r7, #12]
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	691a      	ldr	r2, [r3, #16]
 8009b90:	4b0c      	ldr	r3, [pc, #48]	; (8009bc4 <FMC_SDRAM_SendCommand+0x44>)
 8009b92:	4013      	ands	r3, r2
 8009b94:	68ba      	ldr	r2, [r7, #8]
 8009b96:	6811      	ldr	r1, [r2, #0]
 8009b98:	68ba      	ldr	r2, [r7, #8]
 8009b9a:	6852      	ldr	r2, [r2, #4]
 8009b9c:	4311      	orrs	r1, r2
 8009b9e:	68ba      	ldr	r2, [r7, #8]
 8009ba0:	6892      	ldr	r2, [r2, #8]
 8009ba2:	3a01      	subs	r2, #1
 8009ba4:	0152      	lsls	r2, r2, #5
 8009ba6:	4311      	orrs	r1, r2
 8009ba8:	68ba      	ldr	r2, [r7, #8]
 8009baa:	68d2      	ldr	r2, [r2, #12]
 8009bac:	0252      	lsls	r2, r2, #9
 8009bae:	430a      	orrs	r2, r1
 8009bb0:	431a      	orrs	r2, r3
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3714      	adds	r7, #20
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr
 8009bc4:	ffc00000 	.word	0xffc00000

08009bc8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b083      	sub	sp, #12
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	695a      	ldr	r2, [r3, #20]
 8009bd6:	4b07      	ldr	r3, [pc, #28]	; (8009bf4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8009bd8:	4013      	ands	r3, r2
 8009bda:	683a      	ldr	r2, [r7, #0]
 8009bdc:	0052      	lsls	r2, r2, #1
 8009bde:	431a      	orrs	r2, r3
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009be4:	2300      	movs	r3, #0
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	370c      	adds	r7, #12
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr
 8009bf2:	bf00      	nop
 8009bf4:	ffffc001 	.word	0xffffc001

08009bf8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b087      	sub	sp, #28
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	4613      	mov	r3, r2
 8009c04:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009c06:	79fb      	ldrb	r3, [r7, #7]
 8009c08:	2b02      	cmp	r3, #2
 8009c0a:	d165      	bne.n	8009cd8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	4a41      	ldr	r2, [pc, #260]	; (8009d14 <USB_SetTurnaroundTime+0x11c>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d906      	bls.n	8009c22 <USB_SetTurnaroundTime+0x2a>
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	4a40      	ldr	r2, [pc, #256]	; (8009d18 <USB_SetTurnaroundTime+0x120>)
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d202      	bcs.n	8009c22 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009c1c:	230f      	movs	r3, #15
 8009c1e:	617b      	str	r3, [r7, #20]
 8009c20:	e062      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	4a3c      	ldr	r2, [pc, #240]	; (8009d18 <USB_SetTurnaroundTime+0x120>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d306      	bcc.n	8009c38 <USB_SetTurnaroundTime+0x40>
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	4a3b      	ldr	r2, [pc, #236]	; (8009d1c <USB_SetTurnaroundTime+0x124>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d202      	bcs.n	8009c38 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009c32:	230e      	movs	r3, #14
 8009c34:	617b      	str	r3, [r7, #20]
 8009c36:	e057      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	4a38      	ldr	r2, [pc, #224]	; (8009d1c <USB_SetTurnaroundTime+0x124>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d306      	bcc.n	8009c4e <USB_SetTurnaroundTime+0x56>
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	4a37      	ldr	r2, [pc, #220]	; (8009d20 <USB_SetTurnaroundTime+0x128>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d202      	bcs.n	8009c4e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009c48:	230d      	movs	r3, #13
 8009c4a:	617b      	str	r3, [r7, #20]
 8009c4c:	e04c      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	4a33      	ldr	r2, [pc, #204]	; (8009d20 <USB_SetTurnaroundTime+0x128>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d306      	bcc.n	8009c64 <USB_SetTurnaroundTime+0x6c>
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	4a32      	ldr	r2, [pc, #200]	; (8009d24 <USB_SetTurnaroundTime+0x12c>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d802      	bhi.n	8009c64 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009c5e:	230c      	movs	r3, #12
 8009c60:	617b      	str	r3, [r7, #20]
 8009c62:	e041      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	4a2f      	ldr	r2, [pc, #188]	; (8009d24 <USB_SetTurnaroundTime+0x12c>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d906      	bls.n	8009c7a <USB_SetTurnaroundTime+0x82>
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	4a2e      	ldr	r2, [pc, #184]	; (8009d28 <USB_SetTurnaroundTime+0x130>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d802      	bhi.n	8009c7a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009c74:	230b      	movs	r3, #11
 8009c76:	617b      	str	r3, [r7, #20]
 8009c78:	e036      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	4a2a      	ldr	r2, [pc, #168]	; (8009d28 <USB_SetTurnaroundTime+0x130>)
 8009c7e:	4293      	cmp	r3, r2
 8009c80:	d906      	bls.n	8009c90 <USB_SetTurnaroundTime+0x98>
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	4a29      	ldr	r2, [pc, #164]	; (8009d2c <USB_SetTurnaroundTime+0x134>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d802      	bhi.n	8009c90 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009c8a:	230a      	movs	r3, #10
 8009c8c:	617b      	str	r3, [r7, #20]
 8009c8e:	e02b      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009c90:	68bb      	ldr	r3, [r7, #8]
 8009c92:	4a26      	ldr	r2, [pc, #152]	; (8009d2c <USB_SetTurnaroundTime+0x134>)
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d906      	bls.n	8009ca6 <USB_SetTurnaroundTime+0xae>
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	4a25      	ldr	r2, [pc, #148]	; (8009d30 <USB_SetTurnaroundTime+0x138>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d202      	bcs.n	8009ca6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009ca0:	2309      	movs	r3, #9
 8009ca2:	617b      	str	r3, [r7, #20]
 8009ca4:	e020      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	4a21      	ldr	r2, [pc, #132]	; (8009d30 <USB_SetTurnaroundTime+0x138>)
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d306      	bcc.n	8009cbc <USB_SetTurnaroundTime+0xc4>
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	4a20      	ldr	r2, [pc, #128]	; (8009d34 <USB_SetTurnaroundTime+0x13c>)
 8009cb2:	4293      	cmp	r3, r2
 8009cb4:	d802      	bhi.n	8009cbc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009cb6:	2308      	movs	r3, #8
 8009cb8:	617b      	str	r3, [r7, #20]
 8009cba:	e015      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	4a1d      	ldr	r2, [pc, #116]	; (8009d34 <USB_SetTurnaroundTime+0x13c>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d906      	bls.n	8009cd2 <USB_SetTurnaroundTime+0xda>
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	4a1c      	ldr	r2, [pc, #112]	; (8009d38 <USB_SetTurnaroundTime+0x140>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d202      	bcs.n	8009cd2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009ccc:	2307      	movs	r3, #7
 8009cce:	617b      	str	r3, [r7, #20]
 8009cd0:	e00a      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009cd2:	2306      	movs	r3, #6
 8009cd4:	617b      	str	r3, [r7, #20]
 8009cd6:	e007      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009cd8:	79fb      	ldrb	r3, [r7, #7]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d102      	bne.n	8009ce4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009cde:	2309      	movs	r3, #9
 8009ce0:	617b      	str	r3, [r7, #20]
 8009ce2:	e001      	b.n	8009ce8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009ce4:	2309      	movs	r3, #9
 8009ce6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	68db      	ldr	r3, [r3, #12]
 8009cec:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	68da      	ldr	r2, [r3, #12]
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	029b      	lsls	r3, r3, #10
 8009cfc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009d00:	431a      	orrs	r2, r3
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009d06:	2300      	movs	r3, #0
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	371c      	adds	r7, #28
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d12:	4770      	bx	lr
 8009d14:	00d8acbf 	.word	0x00d8acbf
 8009d18:	00e4e1c0 	.word	0x00e4e1c0
 8009d1c:	00f42400 	.word	0x00f42400
 8009d20:	01067380 	.word	0x01067380
 8009d24:	011a499f 	.word	0x011a499f
 8009d28:	01312cff 	.word	0x01312cff
 8009d2c:	014ca43f 	.word	0x014ca43f
 8009d30:	016e3600 	.word	0x016e3600
 8009d34:	01a6ab1f 	.word	0x01a6ab1f
 8009d38:	01e84800 	.word	0x01e84800

08009d3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b085      	sub	sp, #20
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009d46:	2300      	movs	r3, #0
 8009d48:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	4a13      	ldr	r2, [pc, #76]	; (8009da0 <USB_FlushTxFifo+0x64>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d901      	bls.n	8009d5c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009d58:	2303      	movs	r3, #3
 8009d5a:	e01b      	b.n	8009d94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	691b      	ldr	r3, [r3, #16]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	daf2      	bge.n	8009d4a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009d64:	2300      	movs	r3, #0
 8009d66:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	019b      	lsls	r3, r3, #6
 8009d6c:	f043 0220 	orr.w	r2, r3, #32
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	3301      	adds	r3, #1
 8009d78:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	4a08      	ldr	r2, [pc, #32]	; (8009da0 <USB_FlushTxFifo+0x64>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d901      	bls.n	8009d86 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009d82:	2303      	movs	r3, #3
 8009d84:	e006      	b.n	8009d94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	691b      	ldr	r3, [r3, #16]
 8009d8a:	f003 0320 	and.w	r3, r3, #32
 8009d8e:	2b20      	cmp	r3, #32
 8009d90:	d0f0      	beq.n	8009d74 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009d92:	2300      	movs	r3, #0
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3714      	adds	r7, #20
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr
 8009da0:	00030d40 	.word	0x00030d40

08009da4 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b087      	sub	sp, #28
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009db6:	689b      	ldr	r3, [r3, #8]
 8009db8:	f003 0306 	and.w	r3, r3, #6
 8009dbc:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d102      	bne.n	8009dca <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	75fb      	strb	r3, [r7, #23]
 8009dc8:	e00a      	b.n	8009de0 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2b02      	cmp	r3, #2
 8009dce:	d002      	beq.n	8009dd6 <USB_GetDevSpeed+0x32>
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2b06      	cmp	r3, #6
 8009dd4:	d102      	bne.n	8009ddc <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009dd6:	2302      	movs	r3, #2
 8009dd8:	75fb      	strb	r3, [r7, #23]
 8009dda:	e001      	b.n	8009de0 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009ddc:	230f      	movs	r3, #15
 8009dde:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009de0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	371c      	adds	r7, #28
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr

08009dee <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009dee:	b480      	push	{r7}
 8009df0:	b087      	sub	sp, #28
 8009df2:	af00      	add	r7, sp, #0
 8009df4:	6078      	str	r0, [r7, #4]
 8009df6:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	785b      	ldrb	r3, [r3, #1]
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d14a      	bne.n	8009ea2 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	781b      	ldrb	r3, [r3, #0]
 8009e10:	015a      	lsls	r2, r3, #5
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	4413      	add	r3, r2
 8009e16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e24:	f040 8086 	bne.w	8009f34 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	781b      	ldrb	r3, [r3, #0]
 8009e2c:	015a      	lsls	r2, r3, #5
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	4413      	add	r3, r2
 8009e32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	683a      	ldr	r2, [r7, #0]
 8009e3a:	7812      	ldrb	r2, [r2, #0]
 8009e3c:	0151      	lsls	r1, r2, #5
 8009e3e:	693a      	ldr	r2, [r7, #16]
 8009e40:	440a      	add	r2, r1
 8009e42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e46:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009e4a:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	015a      	lsls	r2, r3, #5
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	4413      	add	r3, r2
 8009e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	683a      	ldr	r2, [r7, #0]
 8009e5e:	7812      	ldrb	r2, [r2, #0]
 8009e60:	0151      	lsls	r1, r2, #5
 8009e62:	693a      	ldr	r2, [r7, #16]
 8009e64:	440a      	add	r2, r1
 8009e66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e6a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009e6e:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	3301      	adds	r3, #1
 8009e74:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	f242 7210 	movw	r2, #10000	; 0x2710
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d902      	bls.n	8009e86 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009e80:	2301      	movs	r3, #1
 8009e82:	75fb      	strb	r3, [r7, #23]
          break;
 8009e84:	e056      	b.n	8009f34 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	781b      	ldrb	r3, [r3, #0]
 8009e8a:	015a      	lsls	r2, r3, #5
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	4413      	add	r3, r2
 8009e90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e9e:	d0e7      	beq.n	8009e70 <USB_EPStopXfer+0x82>
 8009ea0:	e048      	b.n	8009f34 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	781b      	ldrb	r3, [r3, #0]
 8009ea6:	015a      	lsls	r2, r3, #5
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	4413      	add	r3, r2
 8009eac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009eb6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009eba:	d13b      	bne.n	8009f34 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	781b      	ldrb	r3, [r3, #0]
 8009ec0:	015a      	lsls	r2, r3, #5
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	4413      	add	r3, r2
 8009ec6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	683a      	ldr	r2, [r7, #0]
 8009ece:	7812      	ldrb	r2, [r2, #0]
 8009ed0:	0151      	lsls	r1, r2, #5
 8009ed2:	693a      	ldr	r2, [r7, #16]
 8009ed4:	440a      	add	r2, r1
 8009ed6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009eda:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009ede:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	781b      	ldrb	r3, [r3, #0]
 8009ee4:	015a      	lsls	r2, r3, #5
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	4413      	add	r3, r2
 8009eea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	683a      	ldr	r2, [r7, #0]
 8009ef2:	7812      	ldrb	r2, [r2, #0]
 8009ef4:	0151      	lsls	r1, r2, #5
 8009ef6:	693a      	ldr	r2, [r7, #16]
 8009ef8:	440a      	add	r2, r1
 8009efa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009efe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009f02:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	3301      	adds	r3, #1
 8009f08:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	f242 7210 	movw	r2, #10000	; 0x2710
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d902      	bls.n	8009f1a <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009f14:	2301      	movs	r3, #1
 8009f16:	75fb      	strb	r3, [r7, #23]
          break;
 8009f18:	e00c      	b.n	8009f34 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	015a      	lsls	r2, r3, #5
 8009f20:	693b      	ldr	r3, [r7, #16]
 8009f22:	4413      	add	r3, r2
 8009f24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009f2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009f32:	d0e7      	beq.n	8009f04 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	371c      	adds	r7, #28
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr

08009f42 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009f42:	b480      	push	{r7}
 8009f44:	b089      	sub	sp, #36	; 0x24
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	60f8      	str	r0, [r7, #12]
 8009f4a:	60b9      	str	r1, [r7, #8]
 8009f4c:	4611      	mov	r1, r2
 8009f4e:	461a      	mov	r2, r3
 8009f50:	460b      	mov	r3, r1
 8009f52:	71fb      	strb	r3, [r7, #7]
 8009f54:	4613      	mov	r3, r2
 8009f56:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009f60:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d123      	bne.n	8009fb0 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009f68:	88bb      	ldrh	r3, [r7, #4]
 8009f6a:	3303      	adds	r3, #3
 8009f6c:	089b      	lsrs	r3, r3, #2
 8009f6e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009f70:	2300      	movs	r3, #0
 8009f72:	61bb      	str	r3, [r7, #24]
 8009f74:	e018      	b.n	8009fa8 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009f76:	79fb      	ldrb	r3, [r7, #7]
 8009f78:	031a      	lsls	r2, r3, #12
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	4413      	add	r3, r2
 8009f7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f82:	461a      	mov	r2, r3
 8009f84:	69fb      	ldr	r3, [r7, #28]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009f90:	69fb      	ldr	r3, [r7, #28]
 8009f92:	3301      	adds	r3, #1
 8009f94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009f96:	69fb      	ldr	r3, [r7, #28]
 8009f98:	3301      	adds	r3, #1
 8009f9a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009f9c:	69fb      	ldr	r3, [r7, #28]
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009fa2:	69bb      	ldr	r3, [r7, #24]
 8009fa4:	3301      	adds	r3, #1
 8009fa6:	61bb      	str	r3, [r7, #24]
 8009fa8:	69ba      	ldr	r2, [r7, #24]
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	429a      	cmp	r2, r3
 8009fae:	d3e2      	bcc.n	8009f76 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009fb0:	2300      	movs	r3, #0
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3724      	adds	r7, #36	; 0x24
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr

08009fbe <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009fbe:	b480      	push	{r7}
 8009fc0:	b08b      	sub	sp, #44	; 0x2c
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	60f8      	str	r0, [r7, #12]
 8009fc6:	60b9      	str	r1, [r7, #8]
 8009fc8:	4613      	mov	r3, r2
 8009fca:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009fd4:	88fb      	ldrh	r3, [r7, #6]
 8009fd6:	089b      	lsrs	r3, r3, #2
 8009fd8:	b29b      	uxth	r3, r3
 8009fda:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009fdc:	88fb      	ldrh	r3, [r7, #6]
 8009fde:	f003 0303 	and.w	r3, r3, #3
 8009fe2:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	623b      	str	r3, [r7, #32]
 8009fe8:	e014      	b.n	800a014 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009fea:	69bb      	ldr	r3, [r7, #24]
 8009fec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ff0:	681a      	ldr	r2, [r3, #0]
 8009ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ff4:	601a      	str	r2, [r3, #0]
    pDest++;
 8009ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ff8:	3301      	adds	r3, #1
 8009ffa:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ffe:	3301      	adds	r3, #1
 800a000:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a004:	3301      	adds	r3, #1
 800a006:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a00a:	3301      	adds	r3, #1
 800a00c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a00e:	6a3b      	ldr	r3, [r7, #32]
 800a010:	3301      	adds	r3, #1
 800a012:	623b      	str	r3, [r7, #32]
 800a014:	6a3a      	ldr	r2, [r7, #32]
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	429a      	cmp	r2, r3
 800a01a:	d3e6      	bcc.n	8009fea <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a01c:	8bfb      	ldrh	r3, [r7, #30]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d01e      	beq.n	800a060 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a022:	2300      	movs	r3, #0
 800a024:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a026:	69bb      	ldr	r3, [r7, #24]
 800a028:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a02c:	461a      	mov	r2, r3
 800a02e:	f107 0310 	add.w	r3, r7, #16
 800a032:	6812      	ldr	r2, [r2, #0]
 800a034:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a036:	693a      	ldr	r2, [r7, #16]
 800a038:	6a3b      	ldr	r3, [r7, #32]
 800a03a:	b2db      	uxtb	r3, r3
 800a03c:	00db      	lsls	r3, r3, #3
 800a03e:	fa22 f303 	lsr.w	r3, r2, r3
 800a042:	b2da      	uxtb	r2, r3
 800a044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a046:	701a      	strb	r2, [r3, #0]
      i++;
 800a048:	6a3b      	ldr	r3, [r7, #32]
 800a04a:	3301      	adds	r3, #1
 800a04c:	623b      	str	r3, [r7, #32]
      pDest++;
 800a04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a050:	3301      	adds	r3, #1
 800a052:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a054:	8bfb      	ldrh	r3, [r7, #30]
 800a056:	3b01      	subs	r3, #1
 800a058:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a05a:	8bfb      	ldrh	r3, [r7, #30]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d1ea      	bne.n	800a036 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a062:	4618      	mov	r0, r3
 800a064:	372c      	adds	r7, #44	; 0x2c
 800a066:	46bd      	mov	sp, r7
 800a068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06c:	4770      	bx	lr

0800a06e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a06e:	b480      	push	{r7}
 800a070:	b085      	sub	sp, #20
 800a072:	af00      	add	r7, sp, #0
 800a074:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	695b      	ldr	r3, [r3, #20]
 800a07a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	699b      	ldr	r3, [r3, #24]
 800a080:	68fa      	ldr	r2, [r7, #12]
 800a082:	4013      	ands	r3, r2
 800a084:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a086:	68fb      	ldr	r3, [r7, #12]
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3714      	adds	r7, #20
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr

0800a094 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a094:	b480      	push	{r7}
 800a096:	b085      	sub	sp, #20
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0a6:	699b      	ldr	r3, [r3, #24]
 800a0a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0b0:	69db      	ldr	r3, [r3, #28]
 800a0b2:	68ba      	ldr	r2, [r7, #8]
 800a0b4:	4013      	ands	r3, r2
 800a0b6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	0c1b      	lsrs	r3, r3, #16
}
 800a0bc:	4618      	mov	r0, r3
 800a0be:	3714      	adds	r7, #20
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr

0800a0c8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b085      	sub	sp, #20
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0da:	699b      	ldr	r3, [r3, #24]
 800a0dc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0e4:	69db      	ldr	r3, [r3, #28]
 800a0e6:	68ba      	ldr	r2, [r7, #8]
 800a0e8:	4013      	ands	r3, r2
 800a0ea:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	b29b      	uxth	r3, r3
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3714      	adds	r7, #20
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr

0800a0fc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b085      	sub	sp, #20
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
 800a104:	460b      	mov	r3, r1
 800a106:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a10c:	78fb      	ldrb	r3, [r7, #3]
 800a10e:	015a      	lsls	r2, r3, #5
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	4413      	add	r3, r2
 800a114:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a118:	689b      	ldr	r3, [r3, #8]
 800a11a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a122:	695b      	ldr	r3, [r3, #20]
 800a124:	68ba      	ldr	r2, [r7, #8]
 800a126:	4013      	ands	r3, r2
 800a128:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a12a:	68bb      	ldr	r3, [r7, #8]
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3714      	adds	r7, #20
 800a130:	46bd      	mov	sp, r7
 800a132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a136:	4770      	bx	lr

0800a138 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a138:	b480      	push	{r7}
 800a13a:	b087      	sub	sp, #28
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
 800a140:	460b      	mov	r3, r1
 800a142:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a14e:	691b      	ldr	r3, [r3, #16]
 800a150:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a15a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a15c:	78fb      	ldrb	r3, [r7, #3]
 800a15e:	f003 030f 	and.w	r3, r3, #15
 800a162:	68fa      	ldr	r2, [r7, #12]
 800a164:	fa22 f303 	lsr.w	r3, r2, r3
 800a168:	01db      	lsls	r3, r3, #7
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	693a      	ldr	r2, [r7, #16]
 800a16e:	4313      	orrs	r3, r2
 800a170:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a172:	78fb      	ldrb	r3, [r7, #3]
 800a174:	015a      	lsls	r2, r3, #5
 800a176:	697b      	ldr	r3, [r7, #20]
 800a178:	4413      	add	r3, r2
 800a17a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	693a      	ldr	r2, [r7, #16]
 800a182:	4013      	ands	r3, r2
 800a184:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a186:	68bb      	ldr	r3, [r7, #8]
}
 800a188:	4618      	mov	r0, r3
 800a18a:	371c      	adds	r7, #28
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a194:	b480      	push	{r7}
 800a196:	b083      	sub	sp, #12
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	695b      	ldr	r3, [r3, #20]
 800a1a0:	f003 0301 	and.w	r3, r3, #1
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	370c      	adds	r7, #12
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ae:	4770      	bx	lr

0800a1b0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b085      	sub	sp, #20
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1c2:	681a      	ldr	r2, [r3, #0]
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	4b09      	ldr	r3, [pc, #36]	; (800a1f4 <USB_ActivateSetup+0x44>)
 800a1ce:	4013      	ands	r3, r2
 800a1d0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1d8:	685b      	ldr	r3, [r3, #4]
 800a1da:	68fa      	ldr	r2, [r7, #12]
 800a1dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a1e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a1e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a1e6:	2300      	movs	r3, #0
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3714      	adds	r7, #20
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f2:	4770      	bx	lr
 800a1f4:	fffff800 	.word	0xfffff800

0800a1f8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	b087      	sub	sp, #28
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	460b      	mov	r3, r1
 800a202:	607a      	str	r2, [r7, #4]
 800a204:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	333c      	adds	r3, #60	; 0x3c
 800a20e:	3304      	adds	r3, #4
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a214:	693b      	ldr	r3, [r7, #16]
 800a216:	4a26      	ldr	r2, [pc, #152]	; (800a2b0 <USB_EP0_OutStart+0xb8>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d90a      	bls.n	800a232 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a228:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a22c:	d101      	bne.n	800a232 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a22e:	2300      	movs	r3, #0
 800a230:	e037      	b.n	800a2a2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a238:	461a      	mov	r2, r3
 800a23a:	2300      	movs	r3, #0
 800a23c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a244:	691b      	ldr	r3, [r3, #16]
 800a246:	697a      	ldr	r2, [r7, #20]
 800a248:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a24c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a250:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a258:	691b      	ldr	r3, [r3, #16]
 800a25a:	697a      	ldr	r2, [r7, #20]
 800a25c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a260:	f043 0318 	orr.w	r3, r3, #24
 800a264:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a266:	697b      	ldr	r3, [r7, #20]
 800a268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a26c:	691b      	ldr	r3, [r3, #16]
 800a26e:	697a      	ldr	r2, [r7, #20]
 800a270:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a274:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a278:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a27a:	7afb      	ldrb	r3, [r7, #11]
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	d10f      	bne.n	800a2a0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a280:	697b      	ldr	r3, [r7, #20]
 800a282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a286:	461a      	mov	r2, r3
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	697a      	ldr	r2, [r7, #20]
 800a296:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a29a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a29e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a2a0:	2300      	movs	r3, #0
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	371c      	adds	r7, #28
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr
 800a2ae:	bf00      	nop
 800a2b0:	4f54300a 	.word	0x4f54300a

0800a2b4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a2b4:	b480      	push	{r7}
 800a2b6:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800a2b8:	bf00      	nop
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr
	...

0800a2c4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a2c4:	b480      	push	{r7}
 800a2c6:	b085      	sub	sp, #20
 800a2c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2ca:	f3ef 8305 	mrs	r3, IPSR
 800a2ce:	60bb      	str	r3, [r7, #8]
  return(result);
 800a2d0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d10f      	bne.n	800a2f6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a2d6:	f3ef 8310 	mrs	r3, PRIMASK
 800a2da:	607b      	str	r3, [r7, #4]
  return(result);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d105      	bne.n	800a2ee <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a2e2:	f3ef 8311 	mrs	r3, BASEPRI
 800a2e6:	603b      	str	r3, [r7, #0]
  return(result);
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d007      	beq.n	800a2fe <osKernelInitialize+0x3a>
 800a2ee:	4b0e      	ldr	r3, [pc, #56]	; (800a328 <osKernelInitialize+0x64>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	2b02      	cmp	r3, #2
 800a2f4:	d103      	bne.n	800a2fe <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800a2f6:	f06f 0305 	mvn.w	r3, #5
 800a2fa:	60fb      	str	r3, [r7, #12]
 800a2fc:	e00c      	b.n	800a318 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a2fe:	4b0a      	ldr	r3, [pc, #40]	; (800a328 <osKernelInitialize+0x64>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d105      	bne.n	800a312 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a306:	4b08      	ldr	r3, [pc, #32]	; (800a328 <osKernelInitialize+0x64>)
 800a308:	2201      	movs	r2, #1
 800a30a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a30c:	2300      	movs	r3, #0
 800a30e:	60fb      	str	r3, [r7, #12]
 800a310:	e002      	b.n	800a318 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800a312:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a316:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a318:	68fb      	ldr	r3, [r7, #12]
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3714      	adds	r7, #20
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr
 800a326:	bf00      	nop
 800a328:	20000b48 	.word	0x20000b48

0800a32c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a332:	f3ef 8305 	mrs	r3, IPSR
 800a336:	60bb      	str	r3, [r7, #8]
  return(result);
 800a338:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d10f      	bne.n	800a35e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a33e:	f3ef 8310 	mrs	r3, PRIMASK
 800a342:	607b      	str	r3, [r7, #4]
  return(result);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d105      	bne.n	800a356 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a34a:	f3ef 8311 	mrs	r3, BASEPRI
 800a34e:	603b      	str	r3, [r7, #0]
  return(result);
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d007      	beq.n	800a366 <osKernelStart+0x3a>
 800a356:	4b0f      	ldr	r3, [pc, #60]	; (800a394 <osKernelStart+0x68>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	2b02      	cmp	r3, #2
 800a35c:	d103      	bne.n	800a366 <osKernelStart+0x3a>
    stat = osErrorISR;
 800a35e:	f06f 0305 	mvn.w	r3, #5
 800a362:	60fb      	str	r3, [r7, #12]
 800a364:	e010      	b.n	800a388 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a366:	4b0b      	ldr	r3, [pc, #44]	; (800a394 <osKernelStart+0x68>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	d109      	bne.n	800a382 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a36e:	f7ff ffa1 	bl	800a2b4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a372:	4b08      	ldr	r3, [pc, #32]	; (800a394 <osKernelStart+0x68>)
 800a374:	2202      	movs	r2, #2
 800a376:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a378:	f001 fd34 	bl	800bde4 <vTaskStartScheduler>
      stat = osOK;
 800a37c:	2300      	movs	r3, #0
 800a37e:	60fb      	str	r3, [r7, #12]
 800a380:	e002      	b.n	800a388 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800a382:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a386:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800a388:	68fb      	ldr	r3, [r7, #12]
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3710      	adds	r7, #16
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}
 800a392:	bf00      	nop
 800a394:	20000b48 	.word	0x20000b48

0800a398 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a398:	b580      	push	{r7, lr}
 800a39a:	b090      	sub	sp, #64	; 0x40
 800a39c:	af04      	add	r7, sp, #16
 800a39e:	60f8      	str	r0, [r7, #12]
 800a3a0:	60b9      	str	r1, [r7, #8]
 800a3a2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a3a8:	f3ef 8305 	mrs	r3, IPSR
 800a3ac:	61fb      	str	r3, [r7, #28]
  return(result);
 800a3ae:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	f040 808f 	bne.w	800a4d4 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3b6:	f3ef 8310 	mrs	r3, PRIMASK
 800a3ba:	61bb      	str	r3, [r7, #24]
  return(result);
 800a3bc:	69bb      	ldr	r3, [r7, #24]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d105      	bne.n	800a3ce <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a3c2:	f3ef 8311 	mrs	r3, BASEPRI
 800a3c6:	617b      	str	r3, [r7, #20]
  return(result);
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d003      	beq.n	800a3d6 <osThreadNew+0x3e>
 800a3ce:	4b44      	ldr	r3, [pc, #272]	; (800a4e0 <osThreadNew+0x148>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	2b02      	cmp	r3, #2
 800a3d4:	d07e      	beq.n	800a4d4 <osThreadNew+0x13c>
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d07b      	beq.n	800a4d4 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800a3dc:	2380      	movs	r3, #128	; 0x80
 800a3de:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800a3e0:	2318      	movs	r3, #24
 800a3e2:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800a3e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a3ec:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d045      	beq.n	800a480 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d002      	beq.n	800a402 <osThreadNew+0x6a>
        name = attr->name;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	699b      	ldr	r3, [r3, #24]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d002      	beq.n	800a410 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	699b      	ldr	r3, [r3, #24]
 800a40e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a412:	2b00      	cmp	r3, #0
 800a414:	d008      	beq.n	800a428 <osThreadNew+0x90>
 800a416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a418:	2b38      	cmp	r3, #56	; 0x38
 800a41a:	d805      	bhi.n	800a428 <osThreadNew+0x90>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	685b      	ldr	r3, [r3, #4]
 800a420:	f003 0301 	and.w	r3, r3, #1
 800a424:	2b00      	cmp	r3, #0
 800a426:	d001      	beq.n	800a42c <osThreadNew+0x94>
        return (NULL);
 800a428:	2300      	movs	r3, #0
 800a42a:	e054      	b.n	800a4d6 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	695b      	ldr	r3, [r3, #20]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d003      	beq.n	800a43c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	695b      	ldr	r3, [r3, #20]
 800a438:	089b      	lsrs	r3, r3, #2
 800a43a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d00e      	beq.n	800a462 <osThreadNew+0xca>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	68db      	ldr	r3, [r3, #12]
 800a448:	2b5f      	cmp	r3, #95	; 0x5f
 800a44a:	d90a      	bls.n	800a462 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a450:	2b00      	cmp	r3, #0
 800a452:	d006      	beq.n	800a462 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	695b      	ldr	r3, [r3, #20]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d002      	beq.n	800a462 <osThreadNew+0xca>
        mem = 1;
 800a45c:	2301      	movs	r3, #1
 800a45e:	623b      	str	r3, [r7, #32]
 800a460:	e010      	b.n	800a484 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	689b      	ldr	r3, [r3, #8]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d10c      	bne.n	800a484 <osThreadNew+0xec>
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	68db      	ldr	r3, [r3, #12]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d108      	bne.n	800a484 <osThreadNew+0xec>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	691b      	ldr	r3, [r3, #16]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d104      	bne.n	800a484 <osThreadNew+0xec>
          mem = 0;
 800a47a:	2300      	movs	r3, #0
 800a47c:	623b      	str	r3, [r7, #32]
 800a47e:	e001      	b.n	800a484 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800a480:	2300      	movs	r3, #0
 800a482:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800a484:	6a3b      	ldr	r3, [r7, #32]
 800a486:	2b01      	cmp	r3, #1
 800a488:	d110      	bne.n	800a4ac <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800a48e:	687a      	ldr	r2, [r7, #4]
 800a490:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a492:	9202      	str	r2, [sp, #8]
 800a494:	9301      	str	r3, [sp, #4]
 800a496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a498:	9300      	str	r3, [sp, #0]
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a49e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a4a0:	68f8      	ldr	r0, [r7, #12]
 800a4a2:	f001 f9e1 	bl	800b868 <xTaskCreateStatic>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	613b      	str	r3, [r7, #16]
 800a4aa:	e013      	b.n	800a4d4 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800a4ac:	6a3b      	ldr	r3, [r7, #32]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d110      	bne.n	800a4d4 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a4b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4b4:	b29a      	uxth	r2, r3
 800a4b6:	f107 0310 	add.w	r3, r7, #16
 800a4ba:	9301      	str	r3, [sp, #4]
 800a4bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4be:	9300      	str	r3, [sp, #0]
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a4c4:	68f8      	ldr	r0, [r7, #12]
 800a4c6:	f001 fa32 	bl	800b92e <xTaskCreate>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	2b01      	cmp	r3, #1
 800a4ce:	d001      	beq.n	800a4d4 <osThreadNew+0x13c>
          hTask = NULL;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a4d4:	693b      	ldr	r3, [r7, #16]
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3730      	adds	r7, #48	; 0x30
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}
 800a4de:	bf00      	nop
 800a4e0:	20000b48 	.word	0x20000b48

0800a4e4 <osThreadGetStackSpace>:
  }

  return (state);
}

uint32_t osThreadGetStackSpace (osThreadId_t thread_id) {
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b088      	sub	sp, #32
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a4f0:	f3ef 8305 	mrs	r3, IPSR
 800a4f4:	617b      	str	r3, [r7, #20]
  return(result);
 800a4f6:	697b      	ldr	r3, [r7, #20]
  uint32_t sz;

  if (IS_IRQ() || (hTask == NULL)) {
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d112      	bne.n	800a522 <osThreadGetStackSpace+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4fc:	f3ef 8310 	mrs	r3, PRIMASK
 800a500:	613b      	str	r3, [r7, #16]
  return(result);
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d105      	bne.n	800a514 <osThreadGetStackSpace+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a508:	f3ef 8311 	mrs	r3, BASEPRI
 800a50c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d003      	beq.n	800a51c <osThreadGetStackSpace+0x38>
 800a514:	4b09      	ldr	r3, [pc, #36]	; (800a53c <osThreadGetStackSpace+0x58>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	2b02      	cmp	r3, #2
 800a51a:	d002      	beq.n	800a522 <osThreadGetStackSpace+0x3e>
 800a51c:	69bb      	ldr	r3, [r7, #24]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d102      	bne.n	800a528 <osThreadGetStackSpace+0x44>
    sz = 0U;
 800a522:	2300      	movs	r3, #0
 800a524:	61fb      	str	r3, [r7, #28]
 800a526:	e003      	b.n	800a530 <osThreadGetStackSpace+0x4c>
  } else {
    sz = (uint32_t)uxTaskGetStackHighWaterMark (hTask);
 800a528:	69b8      	ldr	r0, [r7, #24]
 800a52a:	f002 f8b5 	bl	800c698 <uxTaskGetStackHighWaterMark>
 800a52e:	61f8      	str	r0, [r7, #28]
  }

  return (sz);
 800a530:	69fb      	ldr	r3, [r7, #28]
}
 800a532:	4618      	mov	r0, r3
 800a534:	3720      	adds	r7, #32
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
 800a53a:	bf00      	nop
 800a53c:	20000b48 	.word	0x20000b48

0800a540 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 800a540:	b580      	push	{r7, lr}
 800a542:	b088      	sub	sp, #32
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a54c:	f3ef 8305 	mrs	r3, IPSR
 800a550:	613b      	str	r3, [r7, #16]
  return(result);
 800a552:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 800a554:	2b00      	cmp	r3, #0
 800a556:	d10f      	bne.n	800a578 <osThreadTerminate+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a558:	f3ef 8310 	mrs	r3, PRIMASK
 800a55c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d105      	bne.n	800a570 <osThreadTerminate+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a564:	f3ef 8311 	mrs	r3, BASEPRI
 800a568:	60bb      	str	r3, [r7, #8]
  return(result);
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d007      	beq.n	800a580 <osThreadTerminate+0x40>
 800a570:	4b12      	ldr	r3, [pc, #72]	; (800a5bc <osThreadTerminate+0x7c>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	2b02      	cmp	r3, #2
 800a576:	d103      	bne.n	800a580 <osThreadTerminate+0x40>
    stat = osErrorISR;
 800a578:	f06f 0305 	mvn.w	r3, #5
 800a57c:	61fb      	str	r3, [r7, #28]
 800a57e:	e017      	b.n	800a5b0 <osThreadTerminate+0x70>
  }
  else if (hTask == NULL) {
 800a580:	69bb      	ldr	r3, [r7, #24]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d103      	bne.n	800a58e <osThreadTerminate+0x4e>
    stat = osErrorParameter;
 800a586:	f06f 0303 	mvn.w	r3, #3
 800a58a:	61fb      	str	r3, [r7, #28]
 800a58c:	e010      	b.n	800a5b0 <osThreadTerminate+0x70>
  }
  else {
    tstate = eTaskGetState (hTask);
 800a58e:	69b8      	ldr	r0, [r7, #24]
 800a590:	f001 fbc0 	bl	800bd14 <eTaskGetState>
 800a594:	4603      	mov	r3, r0
 800a596:	75fb      	strb	r3, [r7, #23]

    if (tstate != eDeleted) {
 800a598:	7dfb      	ldrb	r3, [r7, #23]
 800a59a:	2b04      	cmp	r3, #4
 800a59c:	d005      	beq.n	800a5aa <osThreadTerminate+0x6a>
      stat = osOK;
 800a59e:	2300      	movs	r3, #0
 800a5a0:	61fb      	str	r3, [r7, #28]
      vTaskDelete (hTask);
 800a5a2:	69b8      	ldr	r0, [r7, #24]
 800a5a4:	f001 fb0c 	bl	800bbc0 <vTaskDelete>
 800a5a8:	e002      	b.n	800a5b0 <osThreadTerminate+0x70>
    } else {
      stat = osErrorResource;
 800a5aa:	f06f 0302 	mvn.w	r3, #2
 800a5ae:	61fb      	str	r3, [r7, #28]
  }
#else
  stat = osError;
#endif

  return (stat);
 800a5b0:	69fb      	ldr	r3, [r7, #28]
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3720      	adds	r7, #32
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
 800a5ba:	bf00      	nop
 800a5bc:	20000b48 	.word	0x20000b48

0800a5c0 <osThreadGetCount>:

uint32_t osThreadGetCount (void) {
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b084      	sub	sp, #16
 800a5c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a5c6:	f3ef 8305 	mrs	r3, IPSR
 800a5ca:	60bb      	str	r3, [r7, #8]
  return(result);
 800a5cc:	68bb      	ldr	r3, [r7, #8]
  uint32_t count;

  if (IS_IRQ()) {
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d10f      	bne.n	800a5f2 <osThreadGetCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5d2:	f3ef 8310 	mrs	r3, PRIMASK
 800a5d6:	607b      	str	r3, [r7, #4]
  return(result);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d105      	bne.n	800a5ea <osThreadGetCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a5de:	f3ef 8311 	mrs	r3, BASEPRI
 800a5e2:	603b      	str	r3, [r7, #0]
  return(result);
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d006      	beq.n	800a5f8 <osThreadGetCount+0x38>
 800a5ea:	4b07      	ldr	r3, [pc, #28]	; (800a608 <osThreadGetCount+0x48>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	2b02      	cmp	r3, #2
 800a5f0:	d102      	bne.n	800a5f8 <osThreadGetCount+0x38>
    count = 0U;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	60fb      	str	r3, [r7, #12]
 800a5f6:	e002      	b.n	800a5fe <osThreadGetCount+0x3e>
  } else {
    count = uxTaskGetNumberOfTasks();
 800a5f8:	f001 fd1c 	bl	800c034 <uxTaskGetNumberOfTasks>
 800a5fc:	60f8      	str	r0, [r7, #12]
  }

  return (count);
 800a5fe:	68fb      	ldr	r3, [r7, #12]
}
 800a600:	4618      	mov	r0, r3
 800a602:	3710      	adds	r7, #16
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}
 800a608:	20000b48 	.word	0x20000b48

0800a60c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b086      	sub	sp, #24
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a614:	f3ef 8305 	mrs	r3, IPSR
 800a618:	613b      	str	r3, [r7, #16]
  return(result);
 800a61a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d10f      	bne.n	800a640 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a620:	f3ef 8310 	mrs	r3, PRIMASK
 800a624:	60fb      	str	r3, [r7, #12]
  return(result);
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d105      	bne.n	800a638 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a62c:	f3ef 8311 	mrs	r3, BASEPRI
 800a630:	60bb      	str	r3, [r7, #8]
  return(result);
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d007      	beq.n	800a648 <osDelay+0x3c>
 800a638:	4b0a      	ldr	r3, [pc, #40]	; (800a664 <osDelay+0x58>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	2b02      	cmp	r3, #2
 800a63e:	d103      	bne.n	800a648 <osDelay+0x3c>
    stat = osErrorISR;
 800a640:	f06f 0305 	mvn.w	r3, #5
 800a644:	617b      	str	r3, [r7, #20]
 800a646:	e007      	b.n	800a658 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800a648:	2300      	movs	r3, #0
 800a64a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d002      	beq.n	800a658 <osDelay+0x4c>
      vTaskDelay(ticks);
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f001 fb28 	bl	800bca8 <vTaskDelay>
    }
  }

  return (stat);
 800a658:	697b      	ldr	r3, [r7, #20]
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3718      	adds	r7, #24
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}
 800a662:	bf00      	nop
 800a664:	20000b48 	.word	0x20000b48

0800a668 <TimerCallback>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 800a668:	b580      	push	{r7, lr}
 800a66a:	b084      	sub	sp, #16
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f002 fd5f 	bl	800d134 <pvTimerGetTimerID>
 800a676:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d005      	beq.n	800a68a <TimerCallback+0x22>
    callb->func (callb->arg);
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	68fa      	ldr	r2, [r7, #12]
 800a684:	6852      	ldr	r2, [r2, #4]
 800a686:	4610      	mov	r0, r2
 800a688:	4798      	blx	r3
  }
}
 800a68a:	bf00      	nop
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}
	...

0800a694 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800a694:	b580      	push	{r7, lr}
 800a696:	b08e      	sub	sp, #56	; 0x38
 800a698:	af02      	add	r7, sp, #8
 800a69a:	60f8      	str	r0, [r7, #12]
 800a69c:	607a      	str	r2, [r7, #4]
 800a69e:	603b      	str	r3, [r7, #0]
 800a6a0:	460b      	mov	r3, r1
 800a6a2:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6a8:	f3ef 8305 	mrs	r3, IPSR
 800a6ac:	61bb      	str	r3, [r7, #24]
  return(result);
 800a6ae:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d16a      	bne.n	800a78a <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a6b4:	f3ef 8310 	mrs	r3, PRIMASK
 800a6b8:	617b      	str	r3, [r7, #20]
  return(result);
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d105      	bne.n	800a6cc <osTimerNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a6c0:	f3ef 8311 	mrs	r3, BASEPRI
 800a6c4:	613b      	str	r3, [r7, #16]
  return(result);
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d003      	beq.n	800a6d4 <osTimerNew+0x40>
 800a6cc:	4b31      	ldr	r3, [pc, #196]	; (800a794 <osTimerNew+0x100>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	2b02      	cmp	r3, #2
 800a6d2:	d05a      	beq.n	800a78a <osTimerNew+0xf6>
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d057      	beq.n	800a78a <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800a6da:	2008      	movs	r0, #8
 800a6dc:	f002 ff82 	bl	800d5e4 <pvPortMalloc>
 800a6e0:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 800a6e2:	69fb      	ldr	r3, [r7, #28]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d050      	beq.n	800a78a <osTimerNew+0xf6>
      callb->func = func;
 800a6e8:	69fb      	ldr	r3, [r7, #28]
 800a6ea:	68fa      	ldr	r2, [r7, #12]
 800a6ec:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800a6ee:	69fb      	ldr	r3, [r7, #28]
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800a6f4:	7afb      	ldrb	r3, [r7, #11]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d102      	bne.n	800a700 <osTimerNew+0x6c>
        reload = pdFALSE;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	627b      	str	r3, [r7, #36]	; 0x24
 800a6fe:	e001      	b.n	800a704 <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 800a700:	2301      	movs	r3, #1
 800a702:	627b      	str	r3, [r7, #36]	; 0x24
      }

      mem  = -1;
 800a704:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a708:	623b      	str	r3, [r7, #32]
      name = NULL;
 800a70a:	2300      	movs	r3, #0
 800a70c:	62fb      	str	r3, [r7, #44]	; 0x2c

      if (attr != NULL) {
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d01c      	beq.n	800a74e <osTimerNew+0xba>
        if (attr->name != NULL) {
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d002      	beq.n	800a722 <osTimerNew+0x8e>
          name = attr->name;
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	689b      	ldr	r3, [r3, #8]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d006      	beq.n	800a738 <osTimerNew+0xa4>
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	68db      	ldr	r3, [r3, #12]
 800a72e:	2b2b      	cmp	r3, #43	; 0x2b
 800a730:	d902      	bls.n	800a738 <osTimerNew+0xa4>
          mem = 1;
 800a732:	2301      	movs	r3, #1
 800a734:	623b      	str	r3, [r7, #32]
 800a736:	e00c      	b.n	800a752 <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	689b      	ldr	r3, [r3, #8]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d108      	bne.n	800a752 <osTimerNew+0xbe>
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	68db      	ldr	r3, [r3, #12]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d104      	bne.n	800a752 <osTimerNew+0xbe>
            mem = 0;
 800a748:	2300      	movs	r3, #0
 800a74a:	623b      	str	r3, [r7, #32]
 800a74c:	e001      	b.n	800a752 <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 800a74e:	2300      	movs	r3, #0
 800a750:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 800a752:	6a3b      	ldr	r3, [r7, #32]
 800a754:	2b01      	cmp	r3, #1
 800a756:	d10c      	bne.n	800a772 <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	689b      	ldr	r3, [r3, #8]
 800a75c:	9301      	str	r3, [sp, #4]
 800a75e:	4b0e      	ldr	r3, [pc, #56]	; (800a798 <osTimerNew+0x104>)
 800a760:	9300      	str	r3, [sp, #0]
 800a762:	69fb      	ldr	r3, [r7, #28]
 800a764:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a766:	2101      	movs	r1, #1
 800a768:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a76a:	f002 f952 	bl	800ca12 <xTimerCreateStatic>
 800a76e:	62b8      	str	r0, [r7, #40]	; 0x28
 800a770:	e00b      	b.n	800a78a <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 800a772:	6a3b      	ldr	r3, [r7, #32]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d108      	bne.n	800a78a <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800a778:	4b07      	ldr	r3, [pc, #28]	; (800a798 <osTimerNew+0x104>)
 800a77a:	9300      	str	r3, [sp, #0]
 800a77c:	69fb      	ldr	r3, [r7, #28]
 800a77e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a780:	2101      	movs	r1, #1
 800a782:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a784:	f002 f924 	bl	800c9d0 <xTimerCreate>
 800a788:	62b8      	str	r0, [r7, #40]	; 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800a78a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3730      	adds	r7, #48	; 0x30
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}
 800a794:	20000b48 	.word	0x20000b48
 800a798:	0800a669 	.word	0x0800a669

0800a79c <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b08a      	sub	sp, #40	; 0x28
 800a7a0:	af02      	add	r7, sp, #8
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a7aa:	f3ef 8305 	mrs	r3, IPSR
 800a7ae:	617b      	str	r3, [r7, #20]
  return(result);
 800a7b0:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d10f      	bne.n	800a7d6 <osTimerStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7b6:	f3ef 8310 	mrs	r3, PRIMASK
 800a7ba:	613b      	str	r3, [r7, #16]
  return(result);
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d105      	bne.n	800a7ce <osTimerStart+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a7c2:	f3ef 8311 	mrs	r3, BASEPRI
 800a7c6:	60fb      	str	r3, [r7, #12]
  return(result);
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d007      	beq.n	800a7de <osTimerStart+0x42>
 800a7ce:	4b12      	ldr	r3, [pc, #72]	; (800a818 <osTimerStart+0x7c>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	2b02      	cmp	r3, #2
 800a7d4:	d103      	bne.n	800a7de <osTimerStart+0x42>
    stat = osErrorISR;
 800a7d6:	f06f 0305 	mvn.w	r3, #5
 800a7da:	61fb      	str	r3, [r7, #28]
 800a7dc:	e017      	b.n	800a80e <osTimerStart+0x72>
  }
  else if (hTimer == NULL) {
 800a7de:	69bb      	ldr	r3, [r7, #24]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d103      	bne.n	800a7ec <osTimerStart+0x50>
    stat = osErrorParameter;
 800a7e4:	f06f 0303 	mvn.w	r3, #3
 800a7e8:	61fb      	str	r3, [r7, #28]
 800a7ea:	e010      	b.n	800a80e <osTimerStart+0x72>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	9300      	str	r3, [sp, #0]
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	683a      	ldr	r2, [r7, #0]
 800a7f4:	2104      	movs	r1, #4
 800a7f6:	69b8      	ldr	r0, [r7, #24]
 800a7f8:	f002 f98a 	bl	800cb10 <xTimerGenericCommand>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	2b01      	cmp	r3, #1
 800a800:	d102      	bne.n	800a808 <osTimerStart+0x6c>
      stat = osOK;
 800a802:	2300      	movs	r3, #0
 800a804:	61fb      	str	r3, [r7, #28]
 800a806:	e002      	b.n	800a80e <osTimerStart+0x72>
    } else {
      stat = osErrorResource;
 800a808:	f06f 0302 	mvn.w	r3, #2
 800a80c:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 800a80e:	69fb      	ldr	r3, [r7, #28]
}
 800a810:	4618      	mov	r0, r3
 800a812:	3720      	adds	r7, #32
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}
 800a818:	20000b48 	.word	0x20000b48

0800a81c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b08c      	sub	sp, #48	; 0x30
 800a820:	af02      	add	r7, sp, #8
 800a822:	60f8      	str	r0, [r7, #12]
 800a824:	60b9      	str	r1, [r7, #8]
 800a826:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a828:	2300      	movs	r3, #0
 800a82a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a82c:	f3ef 8305 	mrs	r3, IPSR
 800a830:	61bb      	str	r3, [r7, #24]
  return(result);
 800a832:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a834:	2b00      	cmp	r3, #0
 800a836:	d16f      	bne.n	800a918 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a838:	f3ef 8310 	mrs	r3, PRIMASK
 800a83c:	617b      	str	r3, [r7, #20]
  return(result);
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d105      	bne.n	800a850 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a844:	f3ef 8311 	mrs	r3, BASEPRI
 800a848:	613b      	str	r3, [r7, #16]
  return(result);
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d003      	beq.n	800a858 <osMessageQueueNew+0x3c>
 800a850:	4b34      	ldr	r3, [pc, #208]	; (800a924 <osMessageQueueNew+0x108>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	2b02      	cmp	r3, #2
 800a856:	d05f      	beq.n	800a918 <osMessageQueueNew+0xfc>
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d05c      	beq.n	800a918 <osMessageQueueNew+0xfc>
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d059      	beq.n	800a918 <osMessageQueueNew+0xfc>
    mem = -1;
 800a864:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a868:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d029      	beq.n	800a8c4 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	689b      	ldr	r3, [r3, #8]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d012      	beq.n	800a89e <osMessageQueueNew+0x82>
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	68db      	ldr	r3, [r3, #12]
 800a87c:	2b4f      	cmp	r3, #79	; 0x4f
 800a87e:	d90e      	bls.n	800a89e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a884:	2b00      	cmp	r3, #0
 800a886:	d00a      	beq.n	800a89e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	695a      	ldr	r2, [r3, #20]
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	68b9      	ldr	r1, [r7, #8]
 800a890:	fb01 f303 	mul.w	r3, r1, r3
 800a894:	429a      	cmp	r2, r3
 800a896:	d302      	bcc.n	800a89e <osMessageQueueNew+0x82>
        mem = 1;
 800a898:	2301      	movs	r3, #1
 800a89a:	623b      	str	r3, [r7, #32]
 800a89c:	e014      	b.n	800a8c8 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	689b      	ldr	r3, [r3, #8]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d110      	bne.n	800a8c8 <osMessageQueueNew+0xac>
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	68db      	ldr	r3, [r3, #12]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d10c      	bne.n	800a8c8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d108      	bne.n	800a8c8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	695b      	ldr	r3, [r3, #20]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d104      	bne.n	800a8c8 <osMessageQueueNew+0xac>
          mem = 0;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	623b      	str	r3, [r7, #32]
 800a8c2:	e001      	b.n	800a8c8 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800a8c8:	6a3b      	ldr	r3, [r7, #32]
 800a8ca:	2b01      	cmp	r3, #1
 800a8cc:	d10b      	bne.n	800a8e6 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	691a      	ldr	r2, [r3, #16]
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	689b      	ldr	r3, [r3, #8]
 800a8d6:	2100      	movs	r1, #0
 800a8d8:	9100      	str	r1, [sp, #0]
 800a8da:	68b9      	ldr	r1, [r7, #8]
 800a8dc:	68f8      	ldr	r0, [r7, #12]
 800a8de:	f000 fa5b 	bl	800ad98 <xQueueGenericCreateStatic>
 800a8e2:	6278      	str	r0, [r7, #36]	; 0x24
 800a8e4:	e008      	b.n	800a8f8 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800a8e6:	6a3b      	ldr	r3, [r7, #32]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d105      	bne.n	800a8f8 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	68b9      	ldr	r1, [r7, #8]
 800a8f0:	68f8      	ldr	r0, [r7, #12]
 800a8f2:	f000 fad3 	bl	800ae9c <xQueueGenericCreate>
 800a8f6:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a8f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d00c      	beq.n	800a918 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d003      	beq.n	800a90c <osMessageQueueNew+0xf0>
        name = attr->name;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	61fb      	str	r3, [r7, #28]
 800a90a:	e001      	b.n	800a910 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800a90c:	2300      	movs	r3, #0
 800a90e:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800a910:	69f9      	ldr	r1, [r7, #28]
 800a912:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a914:	f000 ff4a 	bl	800b7ac <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3728      	adds	r7, #40	; 0x28
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
 800a922:	bf00      	nop
 800a924:	20000b48 	.word	0x20000b48

0800a928 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800a928:	b580      	push	{r7, lr}
 800a92a:	b08a      	sub	sp, #40	; 0x28
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	60f8      	str	r0, [r7, #12]
 800a930:	60b9      	str	r1, [r7, #8]
 800a932:	603b      	str	r3, [r7, #0]
 800a934:	4613      	mov	r3, r2
 800a936:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a93c:	2300      	movs	r3, #0
 800a93e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a940:	f3ef 8305 	mrs	r3, IPSR
 800a944:	61fb      	str	r3, [r7, #28]
  return(result);
 800a946:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d10f      	bne.n	800a96c <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a94c:	f3ef 8310 	mrs	r3, PRIMASK
 800a950:	61bb      	str	r3, [r7, #24]
  return(result);
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d105      	bne.n	800a964 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800a958:	f3ef 8311 	mrs	r3, BASEPRI
 800a95c:	617b      	str	r3, [r7, #20]
  return(result);
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d02c      	beq.n	800a9be <osMessageQueuePut+0x96>
 800a964:	4b28      	ldr	r3, [pc, #160]	; (800aa08 <osMessageQueuePut+0xe0>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	2b02      	cmp	r3, #2
 800a96a:	d128      	bne.n	800a9be <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a96c:	6a3b      	ldr	r3, [r7, #32]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d005      	beq.n	800a97e <osMessageQueuePut+0x56>
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d002      	beq.n	800a97e <osMessageQueuePut+0x56>
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d003      	beq.n	800a986 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800a97e:	f06f 0303 	mvn.w	r3, #3
 800a982:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a984:	e039      	b.n	800a9fa <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800a986:	2300      	movs	r3, #0
 800a988:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800a98a:	f107 0210 	add.w	r2, r7, #16
 800a98e:	2300      	movs	r3, #0
 800a990:	68b9      	ldr	r1, [r7, #8]
 800a992:	6a38      	ldr	r0, [r7, #32]
 800a994:	f000 fbee 	bl	800b174 <xQueueGenericSendFromISR>
 800a998:	4603      	mov	r3, r0
 800a99a:	2b01      	cmp	r3, #1
 800a99c:	d003      	beq.n	800a9a6 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800a99e:	f06f 0302 	mvn.w	r3, #2
 800a9a2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a9a4:	e029      	b.n	800a9fa <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d026      	beq.n	800a9fa <osMessageQueuePut+0xd2>
 800a9ac:	4b17      	ldr	r3, [pc, #92]	; (800aa0c <osMessageQueuePut+0xe4>)
 800a9ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9b2:	601a      	str	r2, [r3, #0]
 800a9b4:	f3bf 8f4f 	dsb	sy
 800a9b8:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a9bc:	e01d      	b.n	800a9fa <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a9be:	6a3b      	ldr	r3, [r7, #32]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d002      	beq.n	800a9ca <osMessageQueuePut+0xa2>
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d103      	bne.n	800a9d2 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800a9ca:	f06f 0303 	mvn.w	r3, #3
 800a9ce:	627b      	str	r3, [r7, #36]	; 0x24
 800a9d0:	e014      	b.n	800a9fc <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	683a      	ldr	r2, [r7, #0]
 800a9d6:	68b9      	ldr	r1, [r7, #8]
 800a9d8:	6a38      	ldr	r0, [r7, #32]
 800a9da:	f000 fac5 	bl	800af68 <xQueueGenericSend>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	d00b      	beq.n	800a9fc <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d003      	beq.n	800a9f2 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800a9ea:	f06f 0301 	mvn.w	r3, #1
 800a9ee:	627b      	str	r3, [r7, #36]	; 0x24
 800a9f0:	e004      	b.n	800a9fc <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800a9f2:	f06f 0302 	mvn.w	r3, #2
 800a9f6:	627b      	str	r3, [r7, #36]	; 0x24
 800a9f8:	e000      	b.n	800a9fc <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a9fa:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800a9fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3728      	adds	r7, #40	; 0x28
 800aa02:	46bd      	mov	sp, r7
 800aa04:	bd80      	pop	{r7, pc}
 800aa06:	bf00      	nop
 800aa08:	20000b48 	.word	0x20000b48
 800aa0c:	e000ed04 	.word	0xe000ed04

0800aa10 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b08a      	sub	sp, #40	; 0x28
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	60f8      	str	r0, [r7, #12]
 800aa18:	60b9      	str	r1, [r7, #8]
 800aa1a:	607a      	str	r2, [r7, #4]
 800aa1c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800aa22:	2300      	movs	r3, #0
 800aa24:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa26:	f3ef 8305 	mrs	r3, IPSR
 800aa2a:	61fb      	str	r3, [r7, #28]
  return(result);
 800aa2c:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d10f      	bne.n	800aa52 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aa32:	f3ef 8310 	mrs	r3, PRIMASK
 800aa36:	61bb      	str	r3, [r7, #24]
  return(result);
 800aa38:	69bb      	ldr	r3, [r7, #24]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d105      	bne.n	800aa4a <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800aa3e:	f3ef 8311 	mrs	r3, BASEPRI
 800aa42:	617b      	str	r3, [r7, #20]
  return(result);
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d02c      	beq.n	800aaa4 <osMessageQueueGet+0x94>
 800aa4a:	4b28      	ldr	r3, [pc, #160]	; (800aaec <osMessageQueueGet+0xdc>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	2b02      	cmp	r3, #2
 800aa50:	d128      	bne.n	800aaa4 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aa52:	6a3b      	ldr	r3, [r7, #32]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d005      	beq.n	800aa64 <osMessageQueueGet+0x54>
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d002      	beq.n	800aa64 <osMessageQueueGet+0x54>
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d003      	beq.n	800aa6c <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800aa64:	f06f 0303 	mvn.w	r3, #3
 800aa68:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aa6a:	e038      	b.n	800aade <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800aa70:	f107 0310 	add.w	r3, r7, #16
 800aa74:	461a      	mov	r2, r3
 800aa76:	68b9      	ldr	r1, [r7, #8]
 800aa78:	6a38      	ldr	r0, [r7, #32]
 800aa7a:	f000 fd01 	bl	800b480 <xQueueReceiveFromISR>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d003      	beq.n	800aa8c <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800aa84:	f06f 0302 	mvn.w	r3, #2
 800aa88:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aa8a:	e028      	b.n	800aade <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800aa8c:	693b      	ldr	r3, [r7, #16]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d025      	beq.n	800aade <osMessageQueueGet+0xce>
 800aa92:	4b17      	ldr	r3, [pc, #92]	; (800aaf0 <osMessageQueueGet+0xe0>)
 800aa94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa98:	601a      	str	r2, [r3, #0]
 800aa9a:	f3bf 8f4f 	dsb	sy
 800aa9e:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aaa2:	e01c      	b.n	800aade <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800aaa4:	6a3b      	ldr	r3, [r7, #32]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d002      	beq.n	800aab0 <osMessageQueueGet+0xa0>
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d103      	bne.n	800aab8 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800aab0:	f06f 0303 	mvn.w	r3, #3
 800aab4:	627b      	str	r3, [r7, #36]	; 0x24
 800aab6:	e013      	b.n	800aae0 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800aab8:	683a      	ldr	r2, [r7, #0]
 800aaba:	68b9      	ldr	r1, [r7, #8]
 800aabc:	6a38      	ldr	r0, [r7, #32]
 800aabe:	f000 fbf9 	bl	800b2b4 <xQueueReceive>
 800aac2:	4603      	mov	r3, r0
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d00b      	beq.n	800aae0 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d003      	beq.n	800aad6 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800aace:	f06f 0301 	mvn.w	r3, #1
 800aad2:	627b      	str	r3, [r7, #36]	; 0x24
 800aad4:	e004      	b.n	800aae0 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800aad6:	f06f 0302 	mvn.w	r3, #2
 800aada:	627b      	str	r3, [r7, #36]	; 0x24
 800aadc:	e000      	b.n	800aae0 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aade:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800aae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aae2:	4618      	mov	r0, r3
 800aae4:	3728      	adds	r7, #40	; 0x28
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}
 800aaea:	bf00      	nop
 800aaec:	20000b48 	.word	0x20000b48
 800aaf0:	e000ed04 	.word	0xe000ed04

0800aaf4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800aaf4:	b480      	push	{r7}
 800aaf6:	b085      	sub	sp, #20
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	60f8      	str	r0, [r7, #12]
 800aafc:	60b9      	str	r1, [r7, #8]
 800aafe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	4a07      	ldr	r2, [pc, #28]	; (800ab20 <vApplicationGetIdleTaskMemory+0x2c>)
 800ab04:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	4a06      	ldr	r2, [pc, #24]	; (800ab24 <vApplicationGetIdleTaskMemory+0x30>)
 800ab0a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2280      	movs	r2, #128	; 0x80
 800ab10:	601a      	str	r2, [r3, #0]
}
 800ab12:	bf00      	nop
 800ab14:	3714      	adds	r7, #20
 800ab16:	46bd      	mov	sp, r7
 800ab18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1c:	4770      	bx	lr
 800ab1e:	bf00      	nop
 800ab20:	20000b4c 	.word	0x20000b4c
 800ab24:	20000bac 	.word	0x20000bac

0800ab28 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ab28:	b480      	push	{r7}
 800ab2a:	b085      	sub	sp, #20
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	60f8      	str	r0, [r7, #12]
 800ab30:	60b9      	str	r1, [r7, #8]
 800ab32:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	4a07      	ldr	r2, [pc, #28]	; (800ab54 <vApplicationGetTimerTaskMemory+0x2c>)
 800ab38:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ab3a:	68bb      	ldr	r3, [r7, #8]
 800ab3c:	4a06      	ldr	r2, [pc, #24]	; (800ab58 <vApplicationGetTimerTaskMemory+0x30>)
 800ab3e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ab46:	601a      	str	r2, [r3, #0]
}
 800ab48:	bf00      	nop
 800ab4a:	3714      	adds	r7, #20
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr
 800ab54:	20000dac 	.word	0x20000dac
 800ab58:	20000e0c 	.word	0x20000e0c

0800ab5c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b083      	sub	sp, #12
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f103 0208 	add.w	r2, r3, #8
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ab74:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f103 0208 	add.w	r2, r3, #8
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f103 0208 	add.w	r2, r3, #8
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ab90:	bf00      	nop
 800ab92:	370c      	adds	r7, #12
 800ab94:	46bd      	mov	sp, r7
 800ab96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9a:	4770      	bx	lr

0800ab9c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2200      	movs	r2, #0
 800aba8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800abaa:	bf00      	nop
 800abac:	370c      	adds	r7, #12
 800abae:	46bd      	mov	sp, r7
 800abb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb4:	4770      	bx	lr

0800abb6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800abb6:	b480      	push	{r7}
 800abb8:	b085      	sub	sp, #20
 800abba:	af00      	add	r7, sp, #0
 800abbc:	6078      	str	r0, [r7, #4]
 800abbe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	68fa      	ldr	r2, [r7, #12]
 800abca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	689a      	ldr	r2, [r3, #8]
 800abd0:	683b      	ldr	r3, [r7, #0]
 800abd2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	689b      	ldr	r3, [r3, #8]
 800abd8:	683a      	ldr	r2, [r7, #0]
 800abda:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	683a      	ldr	r2, [r7, #0]
 800abe0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	1c5a      	adds	r2, r3, #1
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	601a      	str	r2, [r3, #0]
}
 800abf2:	bf00      	nop
 800abf4:	3714      	adds	r7, #20
 800abf6:	46bd      	mov	sp, r7
 800abf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfc:	4770      	bx	lr

0800abfe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800abfe:	b480      	push	{r7}
 800ac00:	b085      	sub	sp, #20
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
 800ac06:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac14:	d103      	bne.n	800ac1e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	691b      	ldr	r3, [r3, #16]
 800ac1a:	60fb      	str	r3, [r7, #12]
 800ac1c:	e00c      	b.n	800ac38 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	3308      	adds	r3, #8
 800ac22:	60fb      	str	r3, [r7, #12]
 800ac24:	e002      	b.n	800ac2c <vListInsert+0x2e>
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	685b      	ldr	r3, [r3, #4]
 800ac2a:	60fb      	str	r3, [r7, #12]
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	685b      	ldr	r3, [r3, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	68ba      	ldr	r2, [r7, #8]
 800ac34:	429a      	cmp	r2, r3
 800ac36:	d2f6      	bcs.n	800ac26 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	685a      	ldr	r2, [r3, #4]
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	685b      	ldr	r3, [r3, #4]
 800ac44:	683a      	ldr	r2, [r7, #0]
 800ac46:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	68fa      	ldr	r2, [r7, #12]
 800ac4c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	683a      	ldr	r2, [r7, #0]
 800ac52:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	687a      	ldr	r2, [r7, #4]
 800ac58:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	1c5a      	adds	r2, r3, #1
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	601a      	str	r2, [r3, #0]
}
 800ac64:	bf00      	nop
 800ac66:	3714      	adds	r7, #20
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6e:	4770      	bx	lr

0800ac70 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ac70:	b480      	push	{r7}
 800ac72:	b085      	sub	sp, #20
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	691b      	ldr	r3, [r3, #16]
 800ac7c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	685b      	ldr	r3, [r3, #4]
 800ac82:	687a      	ldr	r2, [r7, #4]
 800ac84:	6892      	ldr	r2, [r2, #8]
 800ac86:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	689b      	ldr	r3, [r3, #8]
 800ac8c:	687a      	ldr	r2, [r7, #4]
 800ac8e:	6852      	ldr	r2, [r2, #4]
 800ac90:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d103      	bne.n	800aca4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	689a      	ldr	r2, [r3, #8]
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2200      	movs	r2, #0
 800aca8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	1e5a      	subs	r2, r3, #1
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	681b      	ldr	r3, [r3, #0]
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3714      	adds	r7, #20
 800acbc:	46bd      	mov	sp, r7
 800acbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc2:	4770      	bx	lr

0800acc4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b084      	sub	sp, #16
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
 800accc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d10c      	bne.n	800acf2 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800acd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acdc:	b672      	cpsid	i
 800acde:	f383 8811 	msr	BASEPRI, r3
 800ace2:	f3bf 8f6f 	isb	sy
 800ace6:	f3bf 8f4f 	dsb	sy
 800acea:	b662      	cpsie	i
 800acec:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800acee:	bf00      	nop
 800acf0:	e7fe      	b.n	800acf0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800acf2:	f002 fb4b 	bl	800d38c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	681a      	ldr	r2, [r3, #0]
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acfe:	68f9      	ldr	r1, [r7, #12]
 800ad00:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ad02:	fb01 f303 	mul.w	r3, r1, r3
 800ad06:	441a      	add	r2, r3
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2200      	movs	r2, #0
 800ad10:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681a      	ldr	r2, [r3, #0]
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	681a      	ldr	r2, [r3, #0]
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad22:	3b01      	subs	r3, #1
 800ad24:	68f9      	ldr	r1, [r7, #12]
 800ad26:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ad28:	fb01 f303 	mul.w	r3, r1, r3
 800ad2c:	441a      	add	r2, r3
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	22ff      	movs	r2, #255	; 0xff
 800ad36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	22ff      	movs	r2, #255	; 0xff
 800ad3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d114      	bne.n	800ad72 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	691b      	ldr	r3, [r3, #16]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d01a      	beq.n	800ad86 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	3310      	adds	r3, #16
 800ad54:	4618      	mov	r0, r3
 800ad56:	f001 fb0d 	bl	800c374 <xTaskRemoveFromEventList>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d012      	beq.n	800ad86 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ad60:	4b0c      	ldr	r3, [pc, #48]	; (800ad94 <xQueueGenericReset+0xd0>)
 800ad62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad66:	601a      	str	r2, [r3, #0]
 800ad68:	f3bf 8f4f 	dsb	sy
 800ad6c:	f3bf 8f6f 	isb	sy
 800ad70:	e009      	b.n	800ad86 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	3310      	adds	r3, #16
 800ad76:	4618      	mov	r0, r3
 800ad78:	f7ff fef0 	bl	800ab5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	3324      	adds	r3, #36	; 0x24
 800ad80:	4618      	mov	r0, r3
 800ad82:	f7ff feeb 	bl	800ab5c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ad86:	f002 fb35 	bl	800d3f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ad8a:	2301      	movs	r3, #1
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3710      	adds	r7, #16
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}
 800ad94:	e000ed04 	.word	0xe000ed04

0800ad98 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b08e      	sub	sp, #56	; 0x38
 800ad9c:	af02      	add	r7, sp, #8
 800ad9e:	60f8      	str	r0, [r7, #12]
 800ada0:	60b9      	str	r1, [r7, #8]
 800ada2:	607a      	str	r2, [r7, #4]
 800ada4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d10c      	bne.n	800adc6 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800adac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adb0:	b672      	cpsid	i
 800adb2:	f383 8811 	msr	BASEPRI, r3
 800adb6:	f3bf 8f6f 	isb	sy
 800adba:	f3bf 8f4f 	dsb	sy
 800adbe:	b662      	cpsie	i
 800adc0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800adc2:	bf00      	nop
 800adc4:	e7fe      	b.n	800adc4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d10c      	bne.n	800ade6 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800adcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800add0:	b672      	cpsid	i
 800add2:	f383 8811 	msr	BASEPRI, r3
 800add6:	f3bf 8f6f 	isb	sy
 800adda:	f3bf 8f4f 	dsb	sy
 800adde:	b662      	cpsie	i
 800ade0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ade2:	bf00      	nop
 800ade4:	e7fe      	b.n	800ade4 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d002      	beq.n	800adf2 <xQueueGenericCreateStatic+0x5a>
 800adec:	68bb      	ldr	r3, [r7, #8]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d001      	beq.n	800adf6 <xQueueGenericCreateStatic+0x5e>
 800adf2:	2301      	movs	r3, #1
 800adf4:	e000      	b.n	800adf8 <xQueueGenericCreateStatic+0x60>
 800adf6:	2300      	movs	r3, #0
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d10c      	bne.n	800ae16 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800adfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae00:	b672      	cpsid	i
 800ae02:	f383 8811 	msr	BASEPRI, r3
 800ae06:	f3bf 8f6f 	isb	sy
 800ae0a:	f3bf 8f4f 	dsb	sy
 800ae0e:	b662      	cpsie	i
 800ae10:	623b      	str	r3, [r7, #32]
}
 800ae12:	bf00      	nop
 800ae14:	e7fe      	b.n	800ae14 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d102      	bne.n	800ae22 <xQueueGenericCreateStatic+0x8a>
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d101      	bne.n	800ae26 <xQueueGenericCreateStatic+0x8e>
 800ae22:	2301      	movs	r3, #1
 800ae24:	e000      	b.n	800ae28 <xQueueGenericCreateStatic+0x90>
 800ae26:	2300      	movs	r3, #0
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d10c      	bne.n	800ae46 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800ae2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae30:	b672      	cpsid	i
 800ae32:	f383 8811 	msr	BASEPRI, r3
 800ae36:	f3bf 8f6f 	isb	sy
 800ae3a:	f3bf 8f4f 	dsb	sy
 800ae3e:	b662      	cpsie	i
 800ae40:	61fb      	str	r3, [r7, #28]
}
 800ae42:	bf00      	nop
 800ae44:	e7fe      	b.n	800ae44 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ae46:	2350      	movs	r3, #80	; 0x50
 800ae48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	2b50      	cmp	r3, #80	; 0x50
 800ae4e:	d00c      	beq.n	800ae6a <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800ae50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae54:	b672      	cpsid	i
 800ae56:	f383 8811 	msr	BASEPRI, r3
 800ae5a:	f3bf 8f6f 	isb	sy
 800ae5e:	f3bf 8f4f 	dsb	sy
 800ae62:	b662      	cpsie	i
 800ae64:	61bb      	str	r3, [r7, #24]
}
 800ae66:	bf00      	nop
 800ae68:	e7fe      	b.n	800ae68 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ae6a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ae70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d00d      	beq.n	800ae92 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ae76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae78:	2201      	movs	r2, #1
 800ae7a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ae7e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ae82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae84:	9300      	str	r3, [sp, #0]
 800ae86:	4613      	mov	r3, r2
 800ae88:	687a      	ldr	r2, [r7, #4]
 800ae8a:	68b9      	ldr	r1, [r7, #8]
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	f000 f847 	bl	800af20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ae92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3730      	adds	r7, #48	; 0x30
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b08a      	sub	sp, #40	; 0x28
 800aea0:	af02      	add	r7, sp, #8
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	4613      	mov	r3, r2
 800aea8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d10c      	bne.n	800aeca <xQueueGenericCreate+0x2e>
	__asm volatile
 800aeb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb4:	b672      	cpsid	i
 800aeb6:	f383 8811 	msr	BASEPRI, r3
 800aeba:	f3bf 8f6f 	isb	sy
 800aebe:	f3bf 8f4f 	dsb	sy
 800aec2:	b662      	cpsie	i
 800aec4:	613b      	str	r3, [r7, #16]
}
 800aec6:	bf00      	nop
 800aec8:	e7fe      	b.n	800aec8 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d102      	bne.n	800aed6 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800aed0:	2300      	movs	r3, #0
 800aed2:	61fb      	str	r3, [r7, #28]
 800aed4:	e004      	b.n	800aee0 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	68ba      	ldr	r2, [r7, #8]
 800aeda:	fb02 f303 	mul.w	r3, r2, r3
 800aede:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800aee0:	69fb      	ldr	r3, [r7, #28]
 800aee2:	3350      	adds	r3, #80	; 0x50
 800aee4:	4618      	mov	r0, r3
 800aee6:	f002 fb7d 	bl	800d5e4 <pvPortMalloc>
 800aeea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800aeec:	69bb      	ldr	r3, [r7, #24]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d011      	beq.n	800af16 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800aef2:	69bb      	ldr	r3, [r7, #24]
 800aef4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	3350      	adds	r3, #80	; 0x50
 800aefa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800aefc:	69bb      	ldr	r3, [r7, #24]
 800aefe:	2200      	movs	r2, #0
 800af00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800af04:	79fa      	ldrb	r2, [r7, #7]
 800af06:	69bb      	ldr	r3, [r7, #24]
 800af08:	9300      	str	r3, [sp, #0]
 800af0a:	4613      	mov	r3, r2
 800af0c:	697a      	ldr	r2, [r7, #20]
 800af0e:	68b9      	ldr	r1, [r7, #8]
 800af10:	68f8      	ldr	r0, [r7, #12]
 800af12:	f000 f805 	bl	800af20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af16:	69bb      	ldr	r3, [r7, #24]
	}
 800af18:	4618      	mov	r0, r3
 800af1a:	3720      	adds	r7, #32
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}

0800af20 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b084      	sub	sp, #16
 800af24:	af00      	add	r7, sp, #0
 800af26:	60f8      	str	r0, [r7, #12]
 800af28:	60b9      	str	r1, [r7, #8]
 800af2a:	607a      	str	r2, [r7, #4]
 800af2c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d103      	bne.n	800af3c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800af34:	69bb      	ldr	r3, [r7, #24]
 800af36:	69ba      	ldr	r2, [r7, #24]
 800af38:	601a      	str	r2, [r3, #0]
 800af3a:	e002      	b.n	800af42 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	687a      	ldr	r2, [r7, #4]
 800af40:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800af42:	69bb      	ldr	r3, [r7, #24]
 800af44:	68fa      	ldr	r2, [r7, #12]
 800af46:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800af48:	69bb      	ldr	r3, [r7, #24]
 800af4a:	68ba      	ldr	r2, [r7, #8]
 800af4c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800af4e:	2101      	movs	r1, #1
 800af50:	69b8      	ldr	r0, [r7, #24]
 800af52:	f7ff feb7 	bl	800acc4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800af56:	69bb      	ldr	r3, [r7, #24]
 800af58:	78fa      	ldrb	r2, [r7, #3]
 800af5a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800af5e:	bf00      	nop
 800af60:	3710      	adds	r7, #16
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}
	...

0800af68 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b08e      	sub	sp, #56	; 0x38
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]
 800af74:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800af76:	2300      	movs	r3, #0
 800af78:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800af7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af80:	2b00      	cmp	r3, #0
 800af82:	d10c      	bne.n	800af9e <xQueueGenericSend+0x36>
	__asm volatile
 800af84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af88:	b672      	cpsid	i
 800af8a:	f383 8811 	msr	BASEPRI, r3
 800af8e:	f3bf 8f6f 	isb	sy
 800af92:	f3bf 8f4f 	dsb	sy
 800af96:	b662      	cpsie	i
 800af98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800af9a:	bf00      	nop
 800af9c:	e7fe      	b.n	800af9c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d103      	bne.n	800afac <xQueueGenericSend+0x44>
 800afa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d101      	bne.n	800afb0 <xQueueGenericSend+0x48>
 800afac:	2301      	movs	r3, #1
 800afae:	e000      	b.n	800afb2 <xQueueGenericSend+0x4a>
 800afb0:	2300      	movs	r3, #0
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d10c      	bne.n	800afd0 <xQueueGenericSend+0x68>
	__asm volatile
 800afb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afba:	b672      	cpsid	i
 800afbc:	f383 8811 	msr	BASEPRI, r3
 800afc0:	f3bf 8f6f 	isb	sy
 800afc4:	f3bf 8f4f 	dsb	sy
 800afc8:	b662      	cpsie	i
 800afca:	627b      	str	r3, [r7, #36]	; 0x24
}
 800afcc:	bf00      	nop
 800afce:	e7fe      	b.n	800afce <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	2b02      	cmp	r3, #2
 800afd4:	d103      	bne.n	800afde <xQueueGenericSend+0x76>
 800afd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afda:	2b01      	cmp	r3, #1
 800afdc:	d101      	bne.n	800afe2 <xQueueGenericSend+0x7a>
 800afde:	2301      	movs	r3, #1
 800afe0:	e000      	b.n	800afe4 <xQueueGenericSend+0x7c>
 800afe2:	2300      	movs	r3, #0
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d10c      	bne.n	800b002 <xQueueGenericSend+0x9a>
	__asm volatile
 800afe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afec:	b672      	cpsid	i
 800afee:	f383 8811 	msr	BASEPRI, r3
 800aff2:	f3bf 8f6f 	isb	sy
 800aff6:	f3bf 8f4f 	dsb	sy
 800affa:	b662      	cpsie	i
 800affc:	623b      	str	r3, [r7, #32]
}
 800affe:	bf00      	nop
 800b000:	e7fe      	b.n	800b000 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b002:	f001 fbb7 	bl	800c774 <xTaskGetSchedulerState>
 800b006:	4603      	mov	r3, r0
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d102      	bne.n	800b012 <xQueueGenericSend+0xaa>
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d101      	bne.n	800b016 <xQueueGenericSend+0xae>
 800b012:	2301      	movs	r3, #1
 800b014:	e000      	b.n	800b018 <xQueueGenericSend+0xb0>
 800b016:	2300      	movs	r3, #0
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d10c      	bne.n	800b036 <xQueueGenericSend+0xce>
	__asm volatile
 800b01c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b020:	b672      	cpsid	i
 800b022:	f383 8811 	msr	BASEPRI, r3
 800b026:	f3bf 8f6f 	isb	sy
 800b02a:	f3bf 8f4f 	dsb	sy
 800b02e:	b662      	cpsie	i
 800b030:	61fb      	str	r3, [r7, #28]
}
 800b032:	bf00      	nop
 800b034:	e7fe      	b.n	800b034 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b036:	f002 f9a9 	bl	800d38c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b03c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b042:	429a      	cmp	r2, r3
 800b044:	d302      	bcc.n	800b04c <xQueueGenericSend+0xe4>
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	2b02      	cmp	r3, #2
 800b04a:	d129      	bne.n	800b0a0 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b04c:	683a      	ldr	r2, [r7, #0]
 800b04e:	68b9      	ldr	r1, [r7, #8]
 800b050:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b052:	f000 fa9b 	bl	800b58c <prvCopyDataToQueue>
 800b056:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b05a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d010      	beq.n	800b082 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b062:	3324      	adds	r3, #36	; 0x24
 800b064:	4618      	mov	r0, r3
 800b066:	f001 f985 	bl	800c374 <xTaskRemoveFromEventList>
 800b06a:	4603      	mov	r3, r0
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d013      	beq.n	800b098 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b070:	4b3f      	ldr	r3, [pc, #252]	; (800b170 <xQueueGenericSend+0x208>)
 800b072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b076:	601a      	str	r2, [r3, #0]
 800b078:	f3bf 8f4f 	dsb	sy
 800b07c:	f3bf 8f6f 	isb	sy
 800b080:	e00a      	b.n	800b098 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b084:	2b00      	cmp	r3, #0
 800b086:	d007      	beq.n	800b098 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b088:	4b39      	ldr	r3, [pc, #228]	; (800b170 <xQueueGenericSend+0x208>)
 800b08a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b08e:	601a      	str	r2, [r3, #0]
 800b090:	f3bf 8f4f 	dsb	sy
 800b094:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b098:	f002 f9ac 	bl	800d3f4 <vPortExitCritical>
				return pdPASS;
 800b09c:	2301      	movs	r3, #1
 800b09e:	e063      	b.n	800b168 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d103      	bne.n	800b0ae <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b0a6:	f002 f9a5 	bl	800d3f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	e05c      	b.n	800b168 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b0ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d106      	bne.n	800b0c2 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b0b4:	f107 0314 	add.w	r3, r7, #20
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f001 f9c1 	bl	800c440 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b0be:	2301      	movs	r3, #1
 800b0c0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b0c2:	f002 f997 	bl	800d3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b0c6:	f000 fef7 	bl	800beb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b0ca:	f002 f95f 	bl	800d38c <vPortEnterCritical>
 800b0ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b0d4:	b25b      	sxtb	r3, r3
 800b0d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b0da:	d103      	bne.n	800b0e4 <xQueueGenericSend+0x17c>
 800b0dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0de:	2200      	movs	r2, #0
 800b0e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b0e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0ea:	b25b      	sxtb	r3, r3
 800b0ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b0f0:	d103      	bne.n	800b0fa <xQueueGenericSend+0x192>
 800b0f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b0fa:	f002 f97b 	bl	800d3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b0fe:	1d3a      	adds	r2, r7, #4
 800b100:	f107 0314 	add.w	r3, r7, #20
 800b104:	4611      	mov	r1, r2
 800b106:	4618      	mov	r0, r3
 800b108:	f001 f9b0 	bl	800c46c <xTaskCheckForTimeOut>
 800b10c:	4603      	mov	r3, r0
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d124      	bne.n	800b15c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b112:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b114:	f000 fb32 	bl	800b77c <prvIsQueueFull>
 800b118:	4603      	mov	r3, r0
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d018      	beq.n	800b150 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b120:	3310      	adds	r3, #16
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	4611      	mov	r1, r2
 800b126:	4618      	mov	r0, r3
 800b128:	f001 f8d0 	bl	800c2cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b12c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b12e:	f000 fabd 	bl	800b6ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b132:	f000 fecf 	bl	800bed4 <xTaskResumeAll>
 800b136:	4603      	mov	r3, r0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	f47f af7c 	bne.w	800b036 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800b13e:	4b0c      	ldr	r3, [pc, #48]	; (800b170 <xQueueGenericSend+0x208>)
 800b140:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b144:	601a      	str	r2, [r3, #0]
 800b146:	f3bf 8f4f 	dsb	sy
 800b14a:	f3bf 8f6f 	isb	sy
 800b14e:	e772      	b.n	800b036 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b150:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b152:	f000 faab 	bl	800b6ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b156:	f000 febd 	bl	800bed4 <xTaskResumeAll>
 800b15a:	e76c      	b.n	800b036 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b15c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b15e:	f000 faa5 	bl	800b6ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b162:	f000 feb7 	bl	800bed4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b166:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3738      	adds	r7, #56	; 0x38
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}
 800b170:	e000ed04 	.word	0xe000ed04

0800b174 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b08e      	sub	sp, #56	; 0x38
 800b178:	af00      	add	r7, sp, #0
 800b17a:	60f8      	str	r0, [r7, #12]
 800b17c:	60b9      	str	r1, [r7, #8]
 800b17e:	607a      	str	r2, [r7, #4]
 800b180:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d10c      	bne.n	800b1a6 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800b18c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b190:	b672      	cpsid	i
 800b192:	f383 8811 	msr	BASEPRI, r3
 800b196:	f3bf 8f6f 	isb	sy
 800b19a:	f3bf 8f4f 	dsb	sy
 800b19e:	b662      	cpsie	i
 800b1a0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b1a2:	bf00      	nop
 800b1a4:	e7fe      	b.n	800b1a4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d103      	bne.n	800b1b4 <xQueueGenericSendFromISR+0x40>
 800b1ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d101      	bne.n	800b1b8 <xQueueGenericSendFromISR+0x44>
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	e000      	b.n	800b1ba <xQueueGenericSendFromISR+0x46>
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d10c      	bne.n	800b1d8 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800b1be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1c2:	b672      	cpsid	i
 800b1c4:	f383 8811 	msr	BASEPRI, r3
 800b1c8:	f3bf 8f6f 	isb	sy
 800b1cc:	f3bf 8f4f 	dsb	sy
 800b1d0:	b662      	cpsie	i
 800b1d2:	623b      	str	r3, [r7, #32]
}
 800b1d4:	bf00      	nop
 800b1d6:	e7fe      	b.n	800b1d6 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	2b02      	cmp	r3, #2
 800b1dc:	d103      	bne.n	800b1e6 <xQueueGenericSendFromISR+0x72>
 800b1de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1e2:	2b01      	cmp	r3, #1
 800b1e4:	d101      	bne.n	800b1ea <xQueueGenericSendFromISR+0x76>
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	e000      	b.n	800b1ec <xQueueGenericSendFromISR+0x78>
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d10c      	bne.n	800b20a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800b1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f4:	b672      	cpsid	i
 800b1f6:	f383 8811 	msr	BASEPRI, r3
 800b1fa:	f3bf 8f6f 	isb	sy
 800b1fe:	f3bf 8f4f 	dsb	sy
 800b202:	b662      	cpsie	i
 800b204:	61fb      	str	r3, [r7, #28]
}
 800b206:	bf00      	nop
 800b208:	e7fe      	b.n	800b208 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b20a:	f002 f9a7 	bl	800d55c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b20e:	f3ef 8211 	mrs	r2, BASEPRI
 800b212:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b216:	b672      	cpsid	i
 800b218:	f383 8811 	msr	BASEPRI, r3
 800b21c:	f3bf 8f6f 	isb	sy
 800b220:	f3bf 8f4f 	dsb	sy
 800b224:	b662      	cpsie	i
 800b226:	61ba      	str	r2, [r7, #24]
 800b228:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b22a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b22c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b230:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b236:	429a      	cmp	r2, r3
 800b238:	d302      	bcc.n	800b240 <xQueueGenericSendFromISR+0xcc>
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	2b02      	cmp	r3, #2
 800b23e:	d12c      	bne.n	800b29a <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b242:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b246:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b24a:	683a      	ldr	r2, [r7, #0]
 800b24c:	68b9      	ldr	r1, [r7, #8]
 800b24e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b250:	f000 f99c 	bl	800b58c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b254:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800b258:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b25c:	d112      	bne.n	800b284 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b262:	2b00      	cmp	r3, #0
 800b264:	d016      	beq.n	800b294 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b268:	3324      	adds	r3, #36	; 0x24
 800b26a:	4618      	mov	r0, r3
 800b26c:	f001 f882 	bl	800c374 <xTaskRemoveFromEventList>
 800b270:	4603      	mov	r3, r0
 800b272:	2b00      	cmp	r3, #0
 800b274:	d00e      	beq.n	800b294 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d00b      	beq.n	800b294 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2201      	movs	r2, #1
 800b280:	601a      	str	r2, [r3, #0]
 800b282:	e007      	b.n	800b294 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b284:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b288:	3301      	adds	r3, #1
 800b28a:	b2db      	uxtb	r3, r3
 800b28c:	b25a      	sxtb	r2, r3
 800b28e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b290:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b294:	2301      	movs	r3, #1
 800b296:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800b298:	e001      	b.n	800b29e <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b29a:	2300      	movs	r3, #0
 800b29c:	637b      	str	r3, [r7, #52]	; 0x34
 800b29e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2a0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b2a2:	693b      	ldr	r3, [r7, #16]
 800b2a4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b2a8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b2aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3738      	adds	r7, #56	; 0x38
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}

0800b2b4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b08c      	sub	sp, #48	; 0x30
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	60f8      	str	r0, [r7, #12]
 800b2bc:	60b9      	str	r1, [r7, #8]
 800b2be:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b2c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d10c      	bne.n	800b2e8 <xQueueReceive+0x34>
	__asm volatile
 800b2ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2d2:	b672      	cpsid	i
 800b2d4:	f383 8811 	msr	BASEPRI, r3
 800b2d8:	f3bf 8f6f 	isb	sy
 800b2dc:	f3bf 8f4f 	dsb	sy
 800b2e0:	b662      	cpsie	i
 800b2e2:	623b      	str	r3, [r7, #32]
}
 800b2e4:	bf00      	nop
 800b2e6:	e7fe      	b.n	800b2e6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d103      	bne.n	800b2f6 <xQueueReceive+0x42>
 800b2ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d101      	bne.n	800b2fa <xQueueReceive+0x46>
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	e000      	b.n	800b2fc <xQueueReceive+0x48>
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d10c      	bne.n	800b31a <xQueueReceive+0x66>
	__asm volatile
 800b300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b304:	b672      	cpsid	i
 800b306:	f383 8811 	msr	BASEPRI, r3
 800b30a:	f3bf 8f6f 	isb	sy
 800b30e:	f3bf 8f4f 	dsb	sy
 800b312:	b662      	cpsie	i
 800b314:	61fb      	str	r3, [r7, #28]
}
 800b316:	bf00      	nop
 800b318:	e7fe      	b.n	800b318 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b31a:	f001 fa2b 	bl	800c774 <xTaskGetSchedulerState>
 800b31e:	4603      	mov	r3, r0
 800b320:	2b00      	cmp	r3, #0
 800b322:	d102      	bne.n	800b32a <xQueueReceive+0x76>
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d101      	bne.n	800b32e <xQueueReceive+0x7a>
 800b32a:	2301      	movs	r3, #1
 800b32c:	e000      	b.n	800b330 <xQueueReceive+0x7c>
 800b32e:	2300      	movs	r3, #0
 800b330:	2b00      	cmp	r3, #0
 800b332:	d10c      	bne.n	800b34e <xQueueReceive+0x9a>
	__asm volatile
 800b334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b338:	b672      	cpsid	i
 800b33a:	f383 8811 	msr	BASEPRI, r3
 800b33e:	f3bf 8f6f 	isb	sy
 800b342:	f3bf 8f4f 	dsb	sy
 800b346:	b662      	cpsie	i
 800b348:	61bb      	str	r3, [r7, #24]
}
 800b34a:	bf00      	nop
 800b34c:	e7fe      	b.n	800b34c <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b34e:	f002 f81d 	bl	800d38c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b356:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d01f      	beq.n	800b39e <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b35e:	68b9      	ldr	r1, [r7, #8]
 800b360:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b362:	f000 f97d 	bl	800b660 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b368:	1e5a      	subs	r2, r3, #1
 800b36a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b36c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b36e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b370:	691b      	ldr	r3, [r3, #16]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d00f      	beq.n	800b396 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b378:	3310      	adds	r3, #16
 800b37a:	4618      	mov	r0, r3
 800b37c:	f000 fffa 	bl	800c374 <xTaskRemoveFromEventList>
 800b380:	4603      	mov	r3, r0
 800b382:	2b00      	cmp	r3, #0
 800b384:	d007      	beq.n	800b396 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b386:	4b3d      	ldr	r3, [pc, #244]	; (800b47c <xQueueReceive+0x1c8>)
 800b388:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b38c:	601a      	str	r2, [r3, #0]
 800b38e:	f3bf 8f4f 	dsb	sy
 800b392:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b396:	f002 f82d 	bl	800d3f4 <vPortExitCritical>
				return pdPASS;
 800b39a:	2301      	movs	r3, #1
 800b39c:	e069      	b.n	800b472 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d103      	bne.n	800b3ac <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b3a4:	f002 f826 	bl	800d3f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	e062      	b.n	800b472 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b3ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d106      	bne.n	800b3c0 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b3b2:	f107 0310 	add.w	r3, r7, #16
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	f001 f842 	bl	800c440 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b3c0:	f002 f818 	bl	800d3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b3c4:	f000 fd78 	bl	800beb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b3c8:	f001 ffe0 	bl	800d38c <vPortEnterCritical>
 800b3cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b3d2:	b25b      	sxtb	r3, r3
 800b3d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b3d8:	d103      	bne.n	800b3e2 <xQueueReceive+0x12e>
 800b3da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3dc:	2200      	movs	r2, #0
 800b3de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b3e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b3e8:	b25b      	sxtb	r3, r3
 800b3ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b3ee:	d103      	bne.n	800b3f8 <xQueueReceive+0x144>
 800b3f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b3f8:	f001 fffc 	bl	800d3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b3fc:	1d3a      	adds	r2, r7, #4
 800b3fe:	f107 0310 	add.w	r3, r7, #16
 800b402:	4611      	mov	r1, r2
 800b404:	4618      	mov	r0, r3
 800b406:	f001 f831 	bl	800c46c <xTaskCheckForTimeOut>
 800b40a:	4603      	mov	r3, r0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d123      	bne.n	800b458 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b410:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b412:	f000 f99d 	bl	800b750 <prvIsQueueEmpty>
 800b416:	4603      	mov	r3, r0
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d017      	beq.n	800b44c <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b41c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b41e:	3324      	adds	r3, #36	; 0x24
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	4611      	mov	r1, r2
 800b424:	4618      	mov	r0, r3
 800b426:	f000 ff51 	bl	800c2cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b42a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b42c:	f000 f93e 	bl	800b6ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b430:	f000 fd50 	bl	800bed4 <xTaskResumeAll>
 800b434:	4603      	mov	r3, r0
 800b436:	2b00      	cmp	r3, #0
 800b438:	d189      	bne.n	800b34e <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800b43a:	4b10      	ldr	r3, [pc, #64]	; (800b47c <xQueueReceive+0x1c8>)
 800b43c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b440:	601a      	str	r2, [r3, #0]
 800b442:	f3bf 8f4f 	dsb	sy
 800b446:	f3bf 8f6f 	isb	sy
 800b44a:	e780      	b.n	800b34e <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b44c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b44e:	f000 f92d 	bl	800b6ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b452:	f000 fd3f 	bl	800bed4 <xTaskResumeAll>
 800b456:	e77a      	b.n	800b34e <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b458:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b45a:	f000 f927 	bl	800b6ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b45e:	f000 fd39 	bl	800bed4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b462:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b464:	f000 f974 	bl	800b750 <prvIsQueueEmpty>
 800b468:	4603      	mov	r3, r0
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	f43f af6f 	beq.w	800b34e <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b470:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b472:	4618      	mov	r0, r3
 800b474:	3730      	adds	r7, #48	; 0x30
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}
 800b47a:	bf00      	nop
 800b47c:	e000ed04 	.word	0xe000ed04

0800b480 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b08e      	sub	sp, #56	; 0x38
 800b484:	af00      	add	r7, sp, #0
 800b486:	60f8      	str	r0, [r7, #12]
 800b488:	60b9      	str	r1, [r7, #8]
 800b48a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b492:	2b00      	cmp	r3, #0
 800b494:	d10c      	bne.n	800b4b0 <xQueueReceiveFromISR+0x30>
	__asm volatile
 800b496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b49a:	b672      	cpsid	i
 800b49c:	f383 8811 	msr	BASEPRI, r3
 800b4a0:	f3bf 8f6f 	isb	sy
 800b4a4:	f3bf 8f4f 	dsb	sy
 800b4a8:	b662      	cpsie	i
 800b4aa:	623b      	str	r3, [r7, #32]
}
 800b4ac:	bf00      	nop
 800b4ae:	e7fe      	b.n	800b4ae <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d103      	bne.n	800b4be <xQueueReceiveFromISR+0x3e>
 800b4b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d101      	bne.n	800b4c2 <xQueueReceiveFromISR+0x42>
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e000      	b.n	800b4c4 <xQueueReceiveFromISR+0x44>
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d10c      	bne.n	800b4e2 <xQueueReceiveFromISR+0x62>
	__asm volatile
 800b4c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4cc:	b672      	cpsid	i
 800b4ce:	f383 8811 	msr	BASEPRI, r3
 800b4d2:	f3bf 8f6f 	isb	sy
 800b4d6:	f3bf 8f4f 	dsb	sy
 800b4da:	b662      	cpsie	i
 800b4dc:	61fb      	str	r3, [r7, #28]
}
 800b4de:	bf00      	nop
 800b4e0:	e7fe      	b.n	800b4e0 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b4e2:	f002 f83b 	bl	800d55c <vPortValidateInterruptPriority>
	__asm volatile
 800b4e6:	f3ef 8211 	mrs	r2, BASEPRI
 800b4ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ee:	b672      	cpsid	i
 800b4f0:	f383 8811 	msr	BASEPRI, r3
 800b4f4:	f3bf 8f6f 	isb	sy
 800b4f8:	f3bf 8f4f 	dsb	sy
 800b4fc:	b662      	cpsie	i
 800b4fe:	61ba      	str	r2, [r7, #24]
 800b500:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b502:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b504:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b50a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b50c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d02f      	beq.n	800b572 <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b514:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b518:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b51c:	68b9      	ldr	r1, [r7, #8]
 800b51e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b520:	f000 f89e 	bl	800b660 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b526:	1e5a      	subs	r2, r3, #1
 800b528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b52a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b52c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b530:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b534:	d112      	bne.n	800b55c <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b538:	691b      	ldr	r3, [r3, #16]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d016      	beq.n	800b56c <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b53e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b540:	3310      	adds	r3, #16
 800b542:	4618      	mov	r0, r3
 800b544:	f000 ff16 	bl	800c374 <xTaskRemoveFromEventList>
 800b548:	4603      	mov	r3, r0
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d00e      	beq.n	800b56c <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d00b      	beq.n	800b56c <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2201      	movs	r2, #1
 800b558:	601a      	str	r2, [r3, #0]
 800b55a:	e007      	b.n	800b56c <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b55c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b560:	3301      	adds	r3, #1
 800b562:	b2db      	uxtb	r3, r3
 800b564:	b25a      	sxtb	r2, r3
 800b566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b568:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b56c:	2301      	movs	r3, #1
 800b56e:	637b      	str	r3, [r7, #52]	; 0x34
 800b570:	e001      	b.n	800b576 <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 800b572:	2300      	movs	r3, #0
 800b574:	637b      	str	r3, [r7, #52]	; 0x34
 800b576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b578:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	f383 8811 	msr	BASEPRI, r3
}
 800b580:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b584:	4618      	mov	r0, r3
 800b586:	3738      	adds	r7, #56	; 0x38
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b086      	sub	sp, #24
 800b590:	af00      	add	r7, sp, #0
 800b592:	60f8      	str	r0, [r7, #12]
 800b594:	60b9      	str	r1, [r7, #8]
 800b596:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b598:	2300      	movs	r3, #0
 800b59a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d10d      	bne.n	800b5c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d14d      	bne.n	800b64e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	689b      	ldr	r3, [r3, #8]
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	f001 f8fa 	bl	800c7b0 <xTaskPriorityDisinherit>
 800b5bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	609a      	str	r2, [r3, #8]
 800b5c4:	e043      	b.n	800b64e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d119      	bne.n	800b600 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	6858      	ldr	r0, [r3, #4]
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5d4:	461a      	mov	r2, r3
 800b5d6:	68b9      	ldr	r1, [r7, #8]
 800b5d8:	f002 fa20 	bl	800da1c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	685a      	ldr	r2, [r3, #4]
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5e4:	441a      	add	r2, r3
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	685a      	ldr	r2, [r3, #4]
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	689b      	ldr	r3, [r3, #8]
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d32b      	bcc.n	800b64e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	681a      	ldr	r2, [r3, #0]
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	605a      	str	r2, [r3, #4]
 800b5fe:	e026      	b.n	800b64e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	68d8      	ldr	r0, [r3, #12]
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b608:	461a      	mov	r2, r3
 800b60a:	68b9      	ldr	r1, [r7, #8]
 800b60c:	f002 fa06 	bl	800da1c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	68da      	ldr	r2, [r3, #12]
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b618:	425b      	negs	r3, r3
 800b61a:	441a      	add	r2, r3
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	68da      	ldr	r2, [r3, #12]
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	429a      	cmp	r2, r3
 800b62a:	d207      	bcs.n	800b63c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	689a      	ldr	r2, [r3, #8]
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b634:	425b      	negs	r3, r3
 800b636:	441a      	add	r2, r3
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2b02      	cmp	r3, #2
 800b640:	d105      	bne.n	800b64e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b642:	693b      	ldr	r3, [r7, #16]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d002      	beq.n	800b64e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	3b01      	subs	r3, #1
 800b64c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	1c5a      	adds	r2, r3, #1
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b656:	697b      	ldr	r3, [r7, #20]
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3718      	adds	r7, #24
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}

0800b660 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b082      	sub	sp, #8
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
 800b668:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d018      	beq.n	800b6a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	68da      	ldr	r2, [r3, #12]
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b67a:	441a      	add	r2, r3
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	68da      	ldr	r2, [r3, #12]
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	689b      	ldr	r3, [r3, #8]
 800b688:	429a      	cmp	r2, r3
 800b68a:	d303      	bcc.n	800b694 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681a      	ldr	r2, [r3, #0]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	68d9      	ldr	r1, [r3, #12]
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b69c:	461a      	mov	r2, r3
 800b69e:	6838      	ldr	r0, [r7, #0]
 800b6a0:	f002 f9bc 	bl	800da1c <memcpy>
	}
}
 800b6a4:	bf00      	nop
 800b6a6:	3708      	adds	r7, #8
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b084      	sub	sp, #16
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b6b4:	f001 fe6a 	bl	800d38c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b6c0:	e011      	b.n	800b6e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d012      	beq.n	800b6f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	3324      	adds	r3, #36	; 0x24
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	f000 fe50 	bl	800c374 <xTaskRemoveFromEventList>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d001      	beq.n	800b6de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b6da:	f000 ff2d 	bl	800c538 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b6de:	7bfb      	ldrb	r3, [r7, #15]
 800b6e0:	3b01      	subs	r3, #1
 800b6e2:	b2db      	uxtb	r3, r3
 800b6e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b6e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	dce9      	bgt.n	800b6c2 <prvUnlockQueue+0x16>
 800b6ee:	e000      	b.n	800b6f2 <prvUnlockQueue+0x46>
					break;
 800b6f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	22ff      	movs	r2, #255	; 0xff
 800b6f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b6fa:	f001 fe7b 	bl	800d3f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b6fe:	f001 fe45 	bl	800d38c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b708:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b70a:	e011      	b.n	800b730 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	691b      	ldr	r3, [r3, #16]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d012      	beq.n	800b73a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	3310      	adds	r3, #16
 800b718:	4618      	mov	r0, r3
 800b71a:	f000 fe2b 	bl	800c374 <xTaskRemoveFromEventList>
 800b71e:	4603      	mov	r3, r0
 800b720:	2b00      	cmp	r3, #0
 800b722:	d001      	beq.n	800b728 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b724:	f000 ff08 	bl	800c538 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b728:	7bbb      	ldrb	r3, [r7, #14]
 800b72a:	3b01      	subs	r3, #1
 800b72c:	b2db      	uxtb	r3, r3
 800b72e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b730:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b734:	2b00      	cmp	r3, #0
 800b736:	dce9      	bgt.n	800b70c <prvUnlockQueue+0x60>
 800b738:	e000      	b.n	800b73c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b73a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	22ff      	movs	r2, #255	; 0xff
 800b740:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b744:	f001 fe56 	bl	800d3f4 <vPortExitCritical>
}
 800b748:	bf00      	nop
 800b74a:	3710      	adds	r7, #16
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}

0800b750 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b084      	sub	sp, #16
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b758:	f001 fe18 	bl	800d38c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b760:	2b00      	cmp	r3, #0
 800b762:	d102      	bne.n	800b76a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b764:	2301      	movs	r3, #1
 800b766:	60fb      	str	r3, [r7, #12]
 800b768:	e001      	b.n	800b76e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b76a:	2300      	movs	r3, #0
 800b76c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b76e:	f001 fe41 	bl	800d3f4 <vPortExitCritical>

	return xReturn;
 800b772:	68fb      	ldr	r3, [r7, #12]
}
 800b774:	4618      	mov	r0, r3
 800b776:	3710      	adds	r7, #16
 800b778:	46bd      	mov	sp, r7
 800b77a:	bd80      	pop	{r7, pc}

0800b77c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b084      	sub	sp, #16
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b784:	f001 fe02 	bl	800d38c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b790:	429a      	cmp	r2, r3
 800b792:	d102      	bne.n	800b79a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b794:	2301      	movs	r3, #1
 800b796:	60fb      	str	r3, [r7, #12]
 800b798:	e001      	b.n	800b79e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b79a:	2300      	movs	r3, #0
 800b79c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b79e:	f001 fe29 	bl	800d3f4 <vPortExitCritical>

	return xReturn;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	3710      	adds	r7, #16
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd80      	pop	{r7, pc}

0800b7ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b7ac:	b480      	push	{r7}
 800b7ae:	b085      	sub	sp, #20
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
 800b7b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	60fb      	str	r3, [r7, #12]
 800b7ba:	e014      	b.n	800b7e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b7bc:	4a0f      	ldr	r2, [pc, #60]	; (800b7fc <vQueueAddToRegistry+0x50>)
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d10b      	bne.n	800b7e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b7c8:	490c      	ldr	r1, [pc, #48]	; (800b7fc <vQueueAddToRegistry+0x50>)
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	683a      	ldr	r2, [r7, #0]
 800b7ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b7d2:	4a0a      	ldr	r2, [pc, #40]	; (800b7fc <vQueueAddToRegistry+0x50>)
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	00db      	lsls	r3, r3, #3
 800b7d8:	4413      	add	r3, r2
 800b7da:	687a      	ldr	r2, [r7, #4]
 800b7dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b7de:	e006      	b.n	800b7ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	3301      	adds	r3, #1
 800b7e4:	60fb      	str	r3, [r7, #12]
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	2b07      	cmp	r3, #7
 800b7ea:	d9e7      	bls.n	800b7bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b7ec:	bf00      	nop
 800b7ee:	bf00      	nop
 800b7f0:	3714      	adds	r7, #20
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f8:	4770      	bx	lr
 800b7fa:	bf00      	nop
 800b7fc:	2000120c 	.word	0x2000120c

0800b800 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b800:	b580      	push	{r7, lr}
 800b802:	b086      	sub	sp, #24
 800b804:	af00      	add	r7, sp, #0
 800b806:	60f8      	str	r0, [r7, #12]
 800b808:	60b9      	str	r1, [r7, #8]
 800b80a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b810:	f001 fdbc 	bl	800d38c <vPortEnterCritical>
 800b814:	697b      	ldr	r3, [r7, #20]
 800b816:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b81a:	b25b      	sxtb	r3, r3
 800b81c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b820:	d103      	bne.n	800b82a <vQueueWaitForMessageRestricted+0x2a>
 800b822:	697b      	ldr	r3, [r7, #20]
 800b824:	2200      	movs	r2, #0
 800b826:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b830:	b25b      	sxtb	r3, r3
 800b832:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b836:	d103      	bne.n	800b840 <vQueueWaitForMessageRestricted+0x40>
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	2200      	movs	r2, #0
 800b83c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b840:	f001 fdd8 	bl	800d3f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b844:	697b      	ldr	r3, [r7, #20]
 800b846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d106      	bne.n	800b85a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	3324      	adds	r3, #36	; 0x24
 800b850:	687a      	ldr	r2, [r7, #4]
 800b852:	68b9      	ldr	r1, [r7, #8]
 800b854:	4618      	mov	r0, r3
 800b856:	f000 fd5f 	bl	800c318 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b85a:	6978      	ldr	r0, [r7, #20]
 800b85c:	f7ff ff26 	bl	800b6ac <prvUnlockQueue>
	}
 800b860:	bf00      	nop
 800b862:	3718      	adds	r7, #24
 800b864:	46bd      	mov	sp, r7
 800b866:	bd80      	pop	{r7, pc}

0800b868 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b08e      	sub	sp, #56	; 0x38
 800b86c:	af04      	add	r7, sp, #16
 800b86e:	60f8      	str	r0, [r7, #12]
 800b870:	60b9      	str	r1, [r7, #8]
 800b872:	607a      	str	r2, [r7, #4]
 800b874:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d10c      	bne.n	800b896 <xTaskCreateStatic+0x2e>
	__asm volatile
 800b87c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b880:	b672      	cpsid	i
 800b882:	f383 8811 	msr	BASEPRI, r3
 800b886:	f3bf 8f6f 	isb	sy
 800b88a:	f3bf 8f4f 	dsb	sy
 800b88e:	b662      	cpsie	i
 800b890:	623b      	str	r3, [r7, #32]
}
 800b892:	bf00      	nop
 800b894:	e7fe      	b.n	800b894 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800b896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d10c      	bne.n	800b8b6 <xTaskCreateStatic+0x4e>
	__asm volatile
 800b89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8a0:	b672      	cpsid	i
 800b8a2:	f383 8811 	msr	BASEPRI, r3
 800b8a6:	f3bf 8f6f 	isb	sy
 800b8aa:	f3bf 8f4f 	dsb	sy
 800b8ae:	b662      	cpsie	i
 800b8b0:	61fb      	str	r3, [r7, #28]
}
 800b8b2:	bf00      	nop
 800b8b4:	e7fe      	b.n	800b8b4 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b8b6:	2360      	movs	r3, #96	; 0x60
 800b8b8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	2b60      	cmp	r3, #96	; 0x60
 800b8be:	d00c      	beq.n	800b8da <xTaskCreateStatic+0x72>
	__asm volatile
 800b8c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8c4:	b672      	cpsid	i
 800b8c6:	f383 8811 	msr	BASEPRI, r3
 800b8ca:	f3bf 8f6f 	isb	sy
 800b8ce:	f3bf 8f4f 	dsb	sy
 800b8d2:	b662      	cpsie	i
 800b8d4:	61bb      	str	r3, [r7, #24]
}
 800b8d6:	bf00      	nop
 800b8d8:	e7fe      	b.n	800b8d8 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b8da:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b8dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d01e      	beq.n	800b920 <xTaskCreateStatic+0xb8>
 800b8e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d01b      	beq.n	800b920 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b8e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8ea:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b8f0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8f4:	2202      	movs	r2, #2
 800b8f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	9303      	str	r3, [sp, #12]
 800b8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b900:	9302      	str	r3, [sp, #8]
 800b902:	f107 0314 	add.w	r3, r7, #20
 800b906:	9301      	str	r3, [sp, #4]
 800b908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b90a:	9300      	str	r3, [sp, #0]
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	687a      	ldr	r2, [r7, #4]
 800b910:	68b9      	ldr	r1, [r7, #8]
 800b912:	68f8      	ldr	r0, [r7, #12]
 800b914:	f000 f850 	bl	800b9b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b918:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b91a:	f000 f8e1 	bl	800bae0 <prvAddNewTaskToReadyList>
 800b91e:	e001      	b.n	800b924 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800b920:	2300      	movs	r3, #0
 800b922:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b924:	697b      	ldr	r3, [r7, #20]
	}
 800b926:	4618      	mov	r0, r3
 800b928:	3728      	adds	r7, #40	; 0x28
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}

0800b92e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b92e:	b580      	push	{r7, lr}
 800b930:	b08c      	sub	sp, #48	; 0x30
 800b932:	af04      	add	r7, sp, #16
 800b934:	60f8      	str	r0, [r7, #12]
 800b936:	60b9      	str	r1, [r7, #8]
 800b938:	603b      	str	r3, [r7, #0]
 800b93a:	4613      	mov	r3, r2
 800b93c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b93e:	88fb      	ldrh	r3, [r7, #6]
 800b940:	009b      	lsls	r3, r3, #2
 800b942:	4618      	mov	r0, r3
 800b944:	f001 fe4e 	bl	800d5e4 <pvPortMalloc>
 800b948:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b94a:	697b      	ldr	r3, [r7, #20]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d00e      	beq.n	800b96e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b950:	2060      	movs	r0, #96	; 0x60
 800b952:	f001 fe47 	bl	800d5e4 <pvPortMalloc>
 800b956:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b958:	69fb      	ldr	r3, [r7, #28]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d003      	beq.n	800b966 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b95e:	69fb      	ldr	r3, [r7, #28]
 800b960:	697a      	ldr	r2, [r7, #20]
 800b962:	631a      	str	r2, [r3, #48]	; 0x30
 800b964:	e005      	b.n	800b972 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b966:	6978      	ldr	r0, [r7, #20]
 800b968:	f001 ff0c 	bl	800d784 <vPortFree>
 800b96c:	e001      	b.n	800b972 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b96e:	2300      	movs	r3, #0
 800b970:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b972:	69fb      	ldr	r3, [r7, #28]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d017      	beq.n	800b9a8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b978:	69fb      	ldr	r3, [r7, #28]
 800b97a:	2200      	movs	r2, #0
 800b97c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b980:	88fa      	ldrh	r2, [r7, #6]
 800b982:	2300      	movs	r3, #0
 800b984:	9303      	str	r3, [sp, #12]
 800b986:	69fb      	ldr	r3, [r7, #28]
 800b988:	9302      	str	r3, [sp, #8]
 800b98a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b98c:	9301      	str	r3, [sp, #4]
 800b98e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b990:	9300      	str	r3, [sp, #0]
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	68b9      	ldr	r1, [r7, #8]
 800b996:	68f8      	ldr	r0, [r7, #12]
 800b998:	f000 f80e 	bl	800b9b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b99c:	69f8      	ldr	r0, [r7, #28]
 800b99e:	f000 f89f 	bl	800bae0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	61bb      	str	r3, [r7, #24]
 800b9a6:	e002      	b.n	800b9ae <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b9a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b9ac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b9ae:	69bb      	ldr	r3, [r7, #24]
	}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3720      	adds	r7, #32
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b088      	sub	sp, #32
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	60f8      	str	r0, [r7, #12]
 800b9c0:	60b9      	str	r1, [r7, #8]
 800b9c2:	607a      	str	r2, [r7, #4]
 800b9c4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	009b      	lsls	r3, r3, #2
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	21a5      	movs	r1, #165	; 0xa5
 800b9d2:	f002 f831 	bl	800da38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b9da:	6879      	ldr	r1, [r7, #4]
 800b9dc:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b9e0:	440b      	add	r3, r1
 800b9e2:	009b      	lsls	r3, r3, #2
 800b9e4:	4413      	add	r3, r2
 800b9e6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b9e8:	69bb      	ldr	r3, [r7, #24]
 800b9ea:	f023 0307 	bic.w	r3, r3, #7
 800b9ee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b9f0:	69bb      	ldr	r3, [r7, #24]
 800b9f2:	f003 0307 	and.w	r3, r3, #7
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d00c      	beq.n	800ba14 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800b9fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9fe:	b672      	cpsid	i
 800ba00:	f383 8811 	msr	BASEPRI, r3
 800ba04:	f3bf 8f6f 	isb	sy
 800ba08:	f3bf 8f4f 	dsb	sy
 800ba0c:	b662      	cpsie	i
 800ba0e:	617b      	str	r3, [r7, #20]
}
 800ba10:	bf00      	nop
 800ba12:	e7fe      	b.n	800ba12 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d01f      	beq.n	800ba5a <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	61fb      	str	r3, [r7, #28]
 800ba1e:	e012      	b.n	800ba46 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ba20:	68ba      	ldr	r2, [r7, #8]
 800ba22:	69fb      	ldr	r3, [r7, #28]
 800ba24:	4413      	add	r3, r2
 800ba26:	7819      	ldrb	r1, [r3, #0]
 800ba28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba2a:	69fb      	ldr	r3, [r7, #28]
 800ba2c:	4413      	add	r3, r2
 800ba2e:	3334      	adds	r3, #52	; 0x34
 800ba30:	460a      	mov	r2, r1
 800ba32:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ba34:	68ba      	ldr	r2, [r7, #8]
 800ba36:	69fb      	ldr	r3, [r7, #28]
 800ba38:	4413      	add	r3, r2
 800ba3a:	781b      	ldrb	r3, [r3, #0]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d006      	beq.n	800ba4e <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba40:	69fb      	ldr	r3, [r7, #28]
 800ba42:	3301      	adds	r3, #1
 800ba44:	61fb      	str	r3, [r7, #28]
 800ba46:	69fb      	ldr	r3, [r7, #28]
 800ba48:	2b0f      	cmp	r3, #15
 800ba4a:	d9e9      	bls.n	800ba20 <prvInitialiseNewTask+0x68>
 800ba4c:	e000      	b.n	800ba50 <prvInitialiseNewTask+0x98>
			{
				break;
 800ba4e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ba50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba52:	2200      	movs	r2, #0
 800ba54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ba58:	e003      	b.n	800ba62 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ba5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ba62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba64:	2b37      	cmp	r3, #55	; 0x37
 800ba66:	d901      	bls.n	800ba6c <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ba68:	2337      	movs	r3, #55	; 0x37
 800ba6a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ba6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ba70:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ba72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ba76:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ba78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ba7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba80:	3304      	adds	r3, #4
 800ba82:	4618      	mov	r0, r3
 800ba84:	f7ff f88a 	bl	800ab9c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ba88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba8a:	3318      	adds	r3, #24
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	f7ff f885 	bl	800ab9c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ba92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba96:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba9a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ba9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800baa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800baa6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800baa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baaa:	2200      	movs	r2, #0
 800baac:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800baae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab0:	2200      	movs	r2, #0
 800bab2:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab6:	2200      	movs	r2, #0
 800bab8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800babc:	683a      	ldr	r2, [r7, #0]
 800babe:	68f9      	ldr	r1, [r7, #12]
 800bac0:	69b8      	ldr	r0, [r7, #24]
 800bac2:	f001 fb59 	bl	800d178 <pxPortInitialiseStack>
 800bac6:	4602      	mov	r2, r0
 800bac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baca:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bacc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d002      	beq.n	800bad8 <prvInitialiseNewTask+0x120>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bad4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bad6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bad8:	bf00      	nop
 800bada:	3720      	adds	r7, #32
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}

0800bae0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b082      	sub	sp, #8
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bae8:	f001 fc50 	bl	800d38c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800baec:	4b2d      	ldr	r3, [pc, #180]	; (800bba4 <prvAddNewTaskToReadyList+0xc4>)
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	3301      	adds	r3, #1
 800baf2:	4a2c      	ldr	r2, [pc, #176]	; (800bba4 <prvAddNewTaskToReadyList+0xc4>)
 800baf4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800baf6:	4b2c      	ldr	r3, [pc, #176]	; (800bba8 <prvAddNewTaskToReadyList+0xc8>)
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d109      	bne.n	800bb12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bafe:	4a2a      	ldr	r2, [pc, #168]	; (800bba8 <prvAddNewTaskToReadyList+0xc8>)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bb04:	4b27      	ldr	r3, [pc, #156]	; (800bba4 <prvAddNewTaskToReadyList+0xc4>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	2b01      	cmp	r3, #1
 800bb0a:	d110      	bne.n	800bb2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bb0c:	f000 fd3a 	bl	800c584 <prvInitialiseTaskLists>
 800bb10:	e00d      	b.n	800bb2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bb12:	4b26      	ldr	r3, [pc, #152]	; (800bbac <prvAddNewTaskToReadyList+0xcc>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d109      	bne.n	800bb2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bb1a:	4b23      	ldr	r3, [pc, #140]	; (800bba8 <prvAddNewTaskToReadyList+0xc8>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d802      	bhi.n	800bb2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bb28:	4a1f      	ldr	r2, [pc, #124]	; (800bba8 <prvAddNewTaskToReadyList+0xc8>)
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bb2e:	4b20      	ldr	r3, [pc, #128]	; (800bbb0 <prvAddNewTaskToReadyList+0xd0>)
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	3301      	adds	r3, #1
 800bb34:	4a1e      	ldr	r2, [pc, #120]	; (800bbb0 <prvAddNewTaskToReadyList+0xd0>)
 800bb36:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bb38:	4b1d      	ldr	r3, [pc, #116]	; (800bbb0 <prvAddNewTaskToReadyList+0xd0>)
 800bb3a:	681a      	ldr	r2, [r3, #0]
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb44:	4b1b      	ldr	r3, [pc, #108]	; (800bbb4 <prvAddNewTaskToReadyList+0xd4>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	429a      	cmp	r2, r3
 800bb4a:	d903      	bls.n	800bb54 <prvAddNewTaskToReadyList+0x74>
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb50:	4a18      	ldr	r2, [pc, #96]	; (800bbb4 <prvAddNewTaskToReadyList+0xd4>)
 800bb52:	6013      	str	r3, [r2, #0]
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb58:	4613      	mov	r3, r2
 800bb5a:	009b      	lsls	r3, r3, #2
 800bb5c:	4413      	add	r3, r2
 800bb5e:	009b      	lsls	r3, r3, #2
 800bb60:	4a15      	ldr	r2, [pc, #84]	; (800bbb8 <prvAddNewTaskToReadyList+0xd8>)
 800bb62:	441a      	add	r2, r3
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	3304      	adds	r3, #4
 800bb68:	4619      	mov	r1, r3
 800bb6a:	4610      	mov	r0, r2
 800bb6c:	f7ff f823 	bl	800abb6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bb70:	f001 fc40 	bl	800d3f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bb74:	4b0d      	ldr	r3, [pc, #52]	; (800bbac <prvAddNewTaskToReadyList+0xcc>)
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d00e      	beq.n	800bb9a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bb7c:	4b0a      	ldr	r3, [pc, #40]	; (800bba8 <prvAddNewTaskToReadyList+0xc8>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d207      	bcs.n	800bb9a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bb8a:	4b0c      	ldr	r3, [pc, #48]	; (800bbbc <prvAddNewTaskToReadyList+0xdc>)
 800bb8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb90:	601a      	str	r2, [r3, #0]
 800bb92:	f3bf 8f4f 	dsb	sy
 800bb96:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb9a:	bf00      	nop
 800bb9c:	3708      	adds	r7, #8
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}
 800bba2:	bf00      	nop
 800bba4:	20001720 	.word	0x20001720
 800bba8:	2000124c 	.word	0x2000124c
 800bbac:	2000172c 	.word	0x2000172c
 800bbb0:	2000173c 	.word	0x2000173c
 800bbb4:	20001728 	.word	0x20001728
 800bbb8:	20001250 	.word	0x20001250
 800bbbc:	e000ed04 	.word	0xe000ed04

0800bbc0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b084      	sub	sp, #16
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800bbc8:	f001 fbe0 	bl	800d38c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d102      	bne.n	800bbd8 <vTaskDelete+0x18>
 800bbd2:	4b2d      	ldr	r3, [pc, #180]	; (800bc88 <vTaskDelete+0xc8>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	e000      	b.n	800bbda <vTaskDelete+0x1a>
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	3304      	adds	r3, #4
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f7ff f845 	bl	800ac70 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d004      	beq.n	800bbf8 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	3318      	adds	r3, #24
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f7ff f83c 	bl	800ac70 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800bbf8:	4b24      	ldr	r3, [pc, #144]	; (800bc8c <vTaskDelete+0xcc>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	3301      	adds	r3, #1
 800bbfe:	4a23      	ldr	r2, [pc, #140]	; (800bc8c <vTaskDelete+0xcc>)
 800bc00:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800bc02:	4b21      	ldr	r3, [pc, #132]	; (800bc88 <vTaskDelete+0xc8>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	68fa      	ldr	r2, [r7, #12]
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	d10b      	bne.n	800bc24 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	3304      	adds	r3, #4
 800bc10:	4619      	mov	r1, r3
 800bc12:	481f      	ldr	r0, [pc, #124]	; (800bc90 <vTaskDelete+0xd0>)
 800bc14:	f7fe ffcf 	bl	800abb6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800bc18:	4b1e      	ldr	r3, [pc, #120]	; (800bc94 <vTaskDelete+0xd4>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	3301      	adds	r3, #1
 800bc1e:	4a1d      	ldr	r2, [pc, #116]	; (800bc94 <vTaskDelete+0xd4>)
 800bc20:	6013      	str	r3, [r2, #0]
 800bc22:	e009      	b.n	800bc38 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800bc24:	4b1c      	ldr	r3, [pc, #112]	; (800bc98 <vTaskDelete+0xd8>)
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	3b01      	subs	r3, #1
 800bc2a:	4a1b      	ldr	r2, [pc, #108]	; (800bc98 <vTaskDelete+0xd8>)
 800bc2c:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800bc2e:	68f8      	ldr	r0, [r7, #12]
 800bc30:	f000 fd4e 	bl	800c6d0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800bc34:	f000 fd7e 	bl	800c734 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800bc38:	f001 fbdc 	bl	800d3f4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800bc3c:	4b17      	ldr	r3, [pc, #92]	; (800bc9c <vTaskDelete+0xdc>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d01d      	beq.n	800bc80 <vTaskDelete+0xc0>
		{
			if( pxTCB == pxCurrentTCB )
 800bc44:	4b10      	ldr	r3, [pc, #64]	; (800bc88 <vTaskDelete+0xc8>)
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	68fa      	ldr	r2, [r7, #12]
 800bc4a:	429a      	cmp	r2, r3
 800bc4c:	d118      	bne.n	800bc80 <vTaskDelete+0xc0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800bc4e:	4b14      	ldr	r3, [pc, #80]	; (800bca0 <vTaskDelete+0xe0>)
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d00c      	beq.n	800bc70 <vTaskDelete+0xb0>
	__asm volatile
 800bc56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc5a:	b672      	cpsid	i
 800bc5c:	f383 8811 	msr	BASEPRI, r3
 800bc60:	f3bf 8f6f 	isb	sy
 800bc64:	f3bf 8f4f 	dsb	sy
 800bc68:	b662      	cpsie	i
 800bc6a:	60bb      	str	r3, [r7, #8]
}
 800bc6c:	bf00      	nop
 800bc6e:	e7fe      	b.n	800bc6e <vTaskDelete+0xae>
				portYIELD_WITHIN_API();
 800bc70:	4b0c      	ldr	r3, [pc, #48]	; (800bca4 <vTaskDelete+0xe4>)
 800bc72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc76:	601a      	str	r2, [r3, #0]
 800bc78:	f3bf 8f4f 	dsb	sy
 800bc7c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bc80:	bf00      	nop
 800bc82:	3710      	adds	r7, #16
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}
 800bc88:	2000124c 	.word	0x2000124c
 800bc8c:	2000173c 	.word	0x2000173c
 800bc90:	200016f4 	.word	0x200016f4
 800bc94:	20001708 	.word	0x20001708
 800bc98:	20001720 	.word	0x20001720
 800bc9c:	2000172c 	.word	0x2000172c
 800bca0:	20001748 	.word	0x20001748
 800bca4:	e000ed04 	.word	0xe000ed04

0800bca8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b084      	sub	sp, #16
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d019      	beq.n	800bcee <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bcba:	4b14      	ldr	r3, [pc, #80]	; (800bd0c <vTaskDelay+0x64>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d00c      	beq.n	800bcdc <vTaskDelay+0x34>
	__asm volatile
 800bcc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcc6:	b672      	cpsid	i
 800bcc8:	f383 8811 	msr	BASEPRI, r3
 800bccc:	f3bf 8f6f 	isb	sy
 800bcd0:	f3bf 8f4f 	dsb	sy
 800bcd4:	b662      	cpsie	i
 800bcd6:	60bb      	str	r3, [r7, #8]
}
 800bcd8:	bf00      	nop
 800bcda:	e7fe      	b.n	800bcda <vTaskDelay+0x32>
			vTaskSuspendAll();
 800bcdc:	f000 f8ec 	bl	800beb8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bce0:	2100      	movs	r1, #0
 800bce2:	6878      	ldr	r0, [r7, #4]
 800bce4:	f000 fdd6 	bl	800c894 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bce8:	f000 f8f4 	bl	800bed4 <xTaskResumeAll>
 800bcec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d107      	bne.n	800bd04 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800bcf4:	4b06      	ldr	r3, [pc, #24]	; (800bd10 <vTaskDelay+0x68>)
 800bcf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcfa:	601a      	str	r2, [r3, #0]
 800bcfc:	f3bf 8f4f 	dsb	sy
 800bd00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bd04:	bf00      	nop
 800bd06:	3710      	adds	r7, #16
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}
 800bd0c:	20001748 	.word	0x20001748
 800bd10:	e000ed04 	.word	0xe000ed04

0800bd14 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b088      	sub	sp, #32
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800bd20:	69bb      	ldr	r3, [r7, #24]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d10c      	bne.n	800bd40 <eTaskGetState+0x2c>
	__asm volatile
 800bd26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd2a:	b672      	cpsid	i
 800bd2c:	f383 8811 	msr	BASEPRI, r3
 800bd30:	f3bf 8f6f 	isb	sy
 800bd34:	f3bf 8f4f 	dsb	sy
 800bd38:	b662      	cpsie	i
 800bd3a:	60bb      	str	r3, [r7, #8]
}
 800bd3c:	bf00      	nop
 800bd3e:	e7fe      	b.n	800bd3e <eTaskGetState+0x2a>

		if( pxTCB == pxCurrentTCB )
 800bd40:	4b23      	ldr	r3, [pc, #140]	; (800bdd0 <eTaskGetState+0xbc>)
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	69ba      	ldr	r2, [r7, #24]
 800bd46:	429a      	cmp	r2, r3
 800bd48:	d102      	bne.n	800bd50 <eTaskGetState+0x3c>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	77fb      	strb	r3, [r7, #31]
 800bd4e:	e03a      	b.n	800bdc6 <eTaskGetState+0xb2>
		}
		else
		{
			taskENTER_CRITICAL();
 800bd50:	f001 fb1c 	bl	800d38c <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800bd54:	69bb      	ldr	r3, [r7, #24]
 800bd56:	695b      	ldr	r3, [r3, #20]
 800bd58:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800bd5a:	4b1e      	ldr	r3, [pc, #120]	; (800bdd4 <eTaskGetState+0xc0>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800bd60:	4b1d      	ldr	r3, [pc, #116]	; (800bdd8 <eTaskGetState+0xc4>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800bd66:	f001 fb45 	bl	800d3f4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800bd6a:	697a      	ldr	r2, [r7, #20]
 800bd6c:	693b      	ldr	r3, [r7, #16]
 800bd6e:	429a      	cmp	r2, r3
 800bd70:	d003      	beq.n	800bd7a <eTaskGetState+0x66>
 800bd72:	697a      	ldr	r2, [r7, #20]
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	429a      	cmp	r2, r3
 800bd78:	d102      	bne.n	800bd80 <eTaskGetState+0x6c>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800bd7a:	2302      	movs	r3, #2
 800bd7c:	77fb      	strb	r3, [r7, #31]
 800bd7e:	e022      	b.n	800bdc6 <eTaskGetState+0xb2>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800bd80:	697b      	ldr	r3, [r7, #20]
 800bd82:	4a16      	ldr	r2, [pc, #88]	; (800bddc <eTaskGetState+0xc8>)
 800bd84:	4293      	cmp	r3, r2
 800bd86:	d112      	bne.n	800bdae <eTaskGetState+0x9a>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800bd88:	69bb      	ldr	r3, [r7, #24]
 800bd8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d10b      	bne.n	800bda8 <eTaskGetState+0x94>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800bd90:	69bb      	ldr	r3, [r7, #24]
 800bd92:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bd96:	b2db      	uxtb	r3, r3
 800bd98:	2b01      	cmp	r3, #1
 800bd9a:	d102      	bne.n	800bda2 <eTaskGetState+0x8e>
							{
								eReturn = eBlocked;
 800bd9c:	2302      	movs	r3, #2
 800bd9e:	77fb      	strb	r3, [r7, #31]
 800bda0:	e011      	b.n	800bdc6 <eTaskGetState+0xb2>
							}
							else
							{
								eReturn = eSuspended;
 800bda2:	2303      	movs	r3, #3
 800bda4:	77fb      	strb	r3, [r7, #31]
 800bda6:	e00e      	b.n	800bdc6 <eTaskGetState+0xb2>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800bda8:	2302      	movs	r3, #2
 800bdaa:	77fb      	strb	r3, [r7, #31]
 800bdac:	e00b      	b.n	800bdc6 <eTaskGetState+0xb2>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800bdae:	697b      	ldr	r3, [r7, #20]
 800bdb0:	4a0b      	ldr	r2, [pc, #44]	; (800bde0 <eTaskGetState+0xcc>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d002      	beq.n	800bdbc <eTaskGetState+0xa8>
 800bdb6:	697b      	ldr	r3, [r7, #20]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d102      	bne.n	800bdc2 <eTaskGetState+0xae>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800bdbc:	2304      	movs	r3, #4
 800bdbe:	77fb      	strb	r3, [r7, #31]
 800bdc0:	e001      	b.n	800bdc6 <eTaskGetState+0xb2>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800bdc6:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800bdc8:	4618      	mov	r0, r3
 800bdca:	3720      	adds	r7, #32
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	bd80      	pop	{r7, pc}
 800bdd0:	2000124c 	.word	0x2000124c
 800bdd4:	200016d8 	.word	0x200016d8
 800bdd8:	200016dc 	.word	0x200016dc
 800bddc:	2000170c 	.word	0x2000170c
 800bde0:	200016f4 	.word	0x200016f4

0800bde4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b08a      	sub	sp, #40	; 0x28
 800bde8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bdea:	2300      	movs	r3, #0
 800bdec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bdee:	2300      	movs	r3, #0
 800bdf0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bdf2:	463a      	mov	r2, r7
 800bdf4:	1d39      	adds	r1, r7, #4
 800bdf6:	f107 0308 	add.w	r3, r7, #8
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f7fe fe7a 	bl	800aaf4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800be00:	6839      	ldr	r1, [r7, #0]
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	68ba      	ldr	r2, [r7, #8]
 800be06:	9202      	str	r2, [sp, #8]
 800be08:	9301      	str	r3, [sp, #4]
 800be0a:	2300      	movs	r3, #0
 800be0c:	9300      	str	r3, [sp, #0]
 800be0e:	2300      	movs	r3, #0
 800be10:	460a      	mov	r2, r1
 800be12:	4923      	ldr	r1, [pc, #140]	; (800bea0 <vTaskStartScheduler+0xbc>)
 800be14:	4823      	ldr	r0, [pc, #140]	; (800bea4 <vTaskStartScheduler+0xc0>)
 800be16:	f7ff fd27 	bl	800b868 <xTaskCreateStatic>
 800be1a:	4603      	mov	r3, r0
 800be1c:	4a22      	ldr	r2, [pc, #136]	; (800bea8 <vTaskStartScheduler+0xc4>)
 800be1e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800be20:	4b21      	ldr	r3, [pc, #132]	; (800bea8 <vTaskStartScheduler+0xc4>)
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d002      	beq.n	800be2e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800be28:	2301      	movs	r3, #1
 800be2a:	617b      	str	r3, [r7, #20]
 800be2c:	e001      	b.n	800be32 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800be2e:	2300      	movs	r3, #0
 800be30:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	2b01      	cmp	r3, #1
 800be36:	d102      	bne.n	800be3e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800be38:	f000 fd80 	bl	800c93c <xTimerCreateTimerTask>
 800be3c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800be3e:	697b      	ldr	r3, [r7, #20]
 800be40:	2b01      	cmp	r3, #1
 800be42:	d118      	bne.n	800be76 <vTaskStartScheduler+0x92>
	__asm volatile
 800be44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be48:	b672      	cpsid	i
 800be4a:	f383 8811 	msr	BASEPRI, r3
 800be4e:	f3bf 8f6f 	isb	sy
 800be52:	f3bf 8f4f 	dsb	sy
 800be56:	b662      	cpsie	i
 800be58:	613b      	str	r3, [r7, #16]
}
 800be5a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800be5c:	4b13      	ldr	r3, [pc, #76]	; (800beac <vTaskStartScheduler+0xc8>)
 800be5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be62:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800be64:	4b12      	ldr	r3, [pc, #72]	; (800beb0 <vTaskStartScheduler+0xcc>)
 800be66:	2201      	movs	r2, #1
 800be68:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800be6a:	4b12      	ldr	r3, [pc, #72]	; (800beb4 <vTaskStartScheduler+0xd0>)
 800be6c:	2200      	movs	r2, #0
 800be6e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800be70:	f001 fa0e 	bl	800d290 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800be74:	e010      	b.n	800be98 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be7c:	d10c      	bne.n	800be98 <vTaskStartScheduler+0xb4>
	__asm volatile
 800be7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be82:	b672      	cpsid	i
 800be84:	f383 8811 	msr	BASEPRI, r3
 800be88:	f3bf 8f6f 	isb	sy
 800be8c:	f3bf 8f4f 	dsb	sy
 800be90:	b662      	cpsie	i
 800be92:	60fb      	str	r3, [r7, #12]
}
 800be94:	bf00      	nop
 800be96:	e7fe      	b.n	800be96 <vTaskStartScheduler+0xb2>
}
 800be98:	bf00      	nop
 800be9a:	3718      	adds	r7, #24
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}
 800bea0:	0800e3b8 	.word	0x0800e3b8
 800bea4:	0800c551 	.word	0x0800c551
 800bea8:	20001744 	.word	0x20001744
 800beac:	20001740 	.word	0x20001740
 800beb0:	2000172c 	.word	0x2000172c
 800beb4:	20001724 	.word	0x20001724

0800beb8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800beb8:	b480      	push	{r7}
 800beba:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800bebc:	4b04      	ldr	r3, [pc, #16]	; (800bed0 <vTaskSuspendAll+0x18>)
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	3301      	adds	r3, #1
 800bec2:	4a03      	ldr	r2, [pc, #12]	; (800bed0 <vTaskSuspendAll+0x18>)
 800bec4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800bec6:	bf00      	nop
 800bec8:	46bd      	mov	sp, r7
 800beca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bece:	4770      	bx	lr
 800bed0:	20001748 	.word	0x20001748

0800bed4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b084      	sub	sp, #16
 800bed8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800beda:	2300      	movs	r3, #0
 800bedc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bede:	2300      	movs	r3, #0
 800bee0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bee2:	4b43      	ldr	r3, [pc, #268]	; (800bff0 <xTaskResumeAll+0x11c>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d10c      	bne.n	800bf04 <xTaskResumeAll+0x30>
	__asm volatile
 800beea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beee:	b672      	cpsid	i
 800bef0:	f383 8811 	msr	BASEPRI, r3
 800bef4:	f3bf 8f6f 	isb	sy
 800bef8:	f3bf 8f4f 	dsb	sy
 800befc:	b662      	cpsie	i
 800befe:	603b      	str	r3, [r7, #0]
}
 800bf00:	bf00      	nop
 800bf02:	e7fe      	b.n	800bf02 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bf04:	f001 fa42 	bl	800d38c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bf08:	4b39      	ldr	r3, [pc, #228]	; (800bff0 <xTaskResumeAll+0x11c>)
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	3b01      	subs	r3, #1
 800bf0e:	4a38      	ldr	r2, [pc, #224]	; (800bff0 <xTaskResumeAll+0x11c>)
 800bf10:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf12:	4b37      	ldr	r3, [pc, #220]	; (800bff0 <xTaskResumeAll+0x11c>)
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d162      	bne.n	800bfe0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bf1a:	4b36      	ldr	r3, [pc, #216]	; (800bff4 <xTaskResumeAll+0x120>)
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d05e      	beq.n	800bfe0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bf22:	e02f      	b.n	800bf84 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf24:	4b34      	ldr	r3, [pc, #208]	; (800bff8 <xTaskResumeAll+0x124>)
 800bf26:	68db      	ldr	r3, [r3, #12]
 800bf28:	68db      	ldr	r3, [r3, #12]
 800bf2a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	3318      	adds	r3, #24
 800bf30:	4618      	mov	r0, r3
 800bf32:	f7fe fe9d 	bl	800ac70 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	3304      	adds	r3, #4
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f7fe fe98 	bl	800ac70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf44:	4b2d      	ldr	r3, [pc, #180]	; (800bffc <xTaskResumeAll+0x128>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d903      	bls.n	800bf54 <xTaskResumeAll+0x80>
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf50:	4a2a      	ldr	r2, [pc, #168]	; (800bffc <xTaskResumeAll+0x128>)
 800bf52:	6013      	str	r3, [r2, #0]
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf58:	4613      	mov	r3, r2
 800bf5a:	009b      	lsls	r3, r3, #2
 800bf5c:	4413      	add	r3, r2
 800bf5e:	009b      	lsls	r3, r3, #2
 800bf60:	4a27      	ldr	r2, [pc, #156]	; (800c000 <xTaskResumeAll+0x12c>)
 800bf62:	441a      	add	r2, r3
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	3304      	adds	r3, #4
 800bf68:	4619      	mov	r1, r3
 800bf6a:	4610      	mov	r0, r2
 800bf6c:	f7fe fe23 	bl	800abb6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf74:	4b23      	ldr	r3, [pc, #140]	; (800c004 <xTaskResumeAll+0x130>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf7a:	429a      	cmp	r2, r3
 800bf7c:	d302      	bcc.n	800bf84 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800bf7e:	4b22      	ldr	r3, [pc, #136]	; (800c008 <xTaskResumeAll+0x134>)
 800bf80:	2201      	movs	r2, #1
 800bf82:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bf84:	4b1c      	ldr	r3, [pc, #112]	; (800bff8 <xTaskResumeAll+0x124>)
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d1cb      	bne.n	800bf24 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d001      	beq.n	800bf96 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bf92:	f000 fbcf 	bl	800c734 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800bf96:	4b1d      	ldr	r3, [pc, #116]	; (800c00c <xTaskResumeAll+0x138>)
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d010      	beq.n	800bfc4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bfa2:	f000 f853 	bl	800c04c <xTaskIncrementTick>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d002      	beq.n	800bfb2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800bfac:	4b16      	ldr	r3, [pc, #88]	; (800c008 <xTaskResumeAll+0x134>)
 800bfae:	2201      	movs	r2, #1
 800bfb0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	3b01      	subs	r3, #1
 800bfb6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d1f1      	bne.n	800bfa2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800bfbe:	4b13      	ldr	r3, [pc, #76]	; (800c00c <xTaskResumeAll+0x138>)
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bfc4:	4b10      	ldr	r3, [pc, #64]	; (800c008 <xTaskResumeAll+0x134>)
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d009      	beq.n	800bfe0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bfcc:	2301      	movs	r3, #1
 800bfce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bfd0:	4b0f      	ldr	r3, [pc, #60]	; (800c010 <xTaskResumeAll+0x13c>)
 800bfd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfd6:	601a      	str	r2, [r3, #0]
 800bfd8:	f3bf 8f4f 	dsb	sy
 800bfdc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bfe0:	f001 fa08 	bl	800d3f4 <vPortExitCritical>

	return xAlreadyYielded;
 800bfe4:	68bb      	ldr	r3, [r7, #8]
}
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	3710      	adds	r7, #16
 800bfea:	46bd      	mov	sp, r7
 800bfec:	bd80      	pop	{r7, pc}
 800bfee:	bf00      	nop
 800bff0:	20001748 	.word	0x20001748
 800bff4:	20001720 	.word	0x20001720
 800bff8:	200016e0 	.word	0x200016e0
 800bffc:	20001728 	.word	0x20001728
 800c000:	20001250 	.word	0x20001250
 800c004:	2000124c 	.word	0x2000124c
 800c008:	20001734 	.word	0x20001734
 800c00c:	20001730 	.word	0x20001730
 800c010:	e000ed04 	.word	0xe000ed04

0800c014 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c01a:	4b05      	ldr	r3, [pc, #20]	; (800c030 <xTaskGetTickCount+0x1c>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c020:	687b      	ldr	r3, [r7, #4]
}
 800c022:	4618      	mov	r0, r3
 800c024:	370c      	adds	r7, #12
 800c026:	46bd      	mov	sp, r7
 800c028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02c:	4770      	bx	lr
 800c02e:	bf00      	nop
 800c030:	20001724 	.word	0x20001724

0800c034 <uxTaskGetNumberOfTasks>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 800c034:	b480      	push	{r7}
 800c036:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
 800c038:	4b03      	ldr	r3, [pc, #12]	; (800c048 <uxTaskGetNumberOfTasks+0x14>)
 800c03a:	681b      	ldr	r3, [r3, #0]
}
 800c03c:	4618      	mov	r0, r3
 800c03e:	46bd      	mov	sp, r7
 800c040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c044:	4770      	bx	lr
 800c046:	bf00      	nop
 800c048:	20001720 	.word	0x20001720

0800c04c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b086      	sub	sp, #24
 800c050:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c052:	2300      	movs	r3, #0
 800c054:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c056:	4b50      	ldr	r3, [pc, #320]	; (800c198 <xTaskIncrementTick+0x14c>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	f040 808b 	bne.w	800c176 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c060:	4b4e      	ldr	r3, [pc, #312]	; (800c19c <xTaskIncrementTick+0x150>)
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	3301      	adds	r3, #1
 800c066:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c068:	4a4c      	ldr	r2, [pc, #304]	; (800c19c <xTaskIncrementTick+0x150>)
 800c06a:	693b      	ldr	r3, [r7, #16]
 800c06c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c06e:	693b      	ldr	r3, [r7, #16]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d122      	bne.n	800c0ba <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800c074:	4b4a      	ldr	r3, [pc, #296]	; (800c1a0 <xTaskIncrementTick+0x154>)
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d00c      	beq.n	800c098 <xTaskIncrementTick+0x4c>
	__asm volatile
 800c07e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c082:	b672      	cpsid	i
 800c084:	f383 8811 	msr	BASEPRI, r3
 800c088:	f3bf 8f6f 	isb	sy
 800c08c:	f3bf 8f4f 	dsb	sy
 800c090:	b662      	cpsie	i
 800c092:	603b      	str	r3, [r7, #0]
}
 800c094:	bf00      	nop
 800c096:	e7fe      	b.n	800c096 <xTaskIncrementTick+0x4a>
 800c098:	4b41      	ldr	r3, [pc, #260]	; (800c1a0 <xTaskIncrementTick+0x154>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	60fb      	str	r3, [r7, #12]
 800c09e:	4b41      	ldr	r3, [pc, #260]	; (800c1a4 <xTaskIncrementTick+0x158>)
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4a3f      	ldr	r2, [pc, #252]	; (800c1a0 <xTaskIncrementTick+0x154>)
 800c0a4:	6013      	str	r3, [r2, #0]
 800c0a6:	4a3f      	ldr	r2, [pc, #252]	; (800c1a4 <xTaskIncrementTick+0x158>)
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	6013      	str	r3, [r2, #0]
 800c0ac:	4b3e      	ldr	r3, [pc, #248]	; (800c1a8 <xTaskIncrementTick+0x15c>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	3301      	adds	r3, #1
 800c0b2:	4a3d      	ldr	r2, [pc, #244]	; (800c1a8 <xTaskIncrementTick+0x15c>)
 800c0b4:	6013      	str	r3, [r2, #0]
 800c0b6:	f000 fb3d 	bl	800c734 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c0ba:	4b3c      	ldr	r3, [pc, #240]	; (800c1ac <xTaskIncrementTick+0x160>)
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	693a      	ldr	r2, [r7, #16]
 800c0c0:	429a      	cmp	r2, r3
 800c0c2:	d349      	bcc.n	800c158 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c0c4:	4b36      	ldr	r3, [pc, #216]	; (800c1a0 <xTaskIncrementTick+0x154>)
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d104      	bne.n	800c0d8 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c0ce:	4b37      	ldr	r3, [pc, #220]	; (800c1ac <xTaskIncrementTick+0x160>)
 800c0d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c0d4:	601a      	str	r2, [r3, #0]
					break;
 800c0d6:	e03f      	b.n	800c158 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0d8:	4b31      	ldr	r3, [pc, #196]	; (800c1a0 <xTaskIncrementTick+0x154>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	68db      	ldr	r3, [r3, #12]
 800c0de:	68db      	ldr	r3, [r3, #12]
 800c0e0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	685b      	ldr	r3, [r3, #4]
 800c0e6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c0e8:	693a      	ldr	r2, [r7, #16]
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	429a      	cmp	r2, r3
 800c0ee:	d203      	bcs.n	800c0f8 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c0f0:	4a2e      	ldr	r2, [pc, #184]	; (800c1ac <xTaskIncrementTick+0x160>)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c0f6:	e02f      	b.n	800c158 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c0f8:	68bb      	ldr	r3, [r7, #8]
 800c0fa:	3304      	adds	r3, #4
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f7fe fdb7 	bl	800ac70 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c106:	2b00      	cmp	r3, #0
 800c108:	d004      	beq.n	800c114 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c10a:	68bb      	ldr	r3, [r7, #8]
 800c10c:	3318      	adds	r3, #24
 800c10e:	4618      	mov	r0, r3
 800c110:	f7fe fdae 	bl	800ac70 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c114:	68bb      	ldr	r3, [r7, #8]
 800c116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c118:	4b25      	ldr	r3, [pc, #148]	; (800c1b0 <xTaskIncrementTick+0x164>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	429a      	cmp	r2, r3
 800c11e:	d903      	bls.n	800c128 <xTaskIncrementTick+0xdc>
 800c120:	68bb      	ldr	r3, [r7, #8]
 800c122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c124:	4a22      	ldr	r2, [pc, #136]	; (800c1b0 <xTaskIncrementTick+0x164>)
 800c126:	6013      	str	r3, [r2, #0]
 800c128:	68bb      	ldr	r3, [r7, #8]
 800c12a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c12c:	4613      	mov	r3, r2
 800c12e:	009b      	lsls	r3, r3, #2
 800c130:	4413      	add	r3, r2
 800c132:	009b      	lsls	r3, r3, #2
 800c134:	4a1f      	ldr	r2, [pc, #124]	; (800c1b4 <xTaskIncrementTick+0x168>)
 800c136:	441a      	add	r2, r3
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	3304      	adds	r3, #4
 800c13c:	4619      	mov	r1, r3
 800c13e:	4610      	mov	r0, r2
 800c140:	f7fe fd39 	bl	800abb6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c144:	68bb      	ldr	r3, [r7, #8]
 800c146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c148:	4b1b      	ldr	r3, [pc, #108]	; (800c1b8 <xTaskIncrementTick+0x16c>)
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c14e:	429a      	cmp	r2, r3
 800c150:	d3b8      	bcc.n	800c0c4 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800c152:	2301      	movs	r3, #1
 800c154:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c156:	e7b5      	b.n	800c0c4 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c158:	4b17      	ldr	r3, [pc, #92]	; (800c1b8 <xTaskIncrementTick+0x16c>)
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c15e:	4915      	ldr	r1, [pc, #84]	; (800c1b4 <xTaskIncrementTick+0x168>)
 800c160:	4613      	mov	r3, r2
 800c162:	009b      	lsls	r3, r3, #2
 800c164:	4413      	add	r3, r2
 800c166:	009b      	lsls	r3, r3, #2
 800c168:	440b      	add	r3, r1
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	2b01      	cmp	r3, #1
 800c16e:	d907      	bls.n	800c180 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800c170:	2301      	movs	r3, #1
 800c172:	617b      	str	r3, [r7, #20]
 800c174:	e004      	b.n	800c180 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c176:	4b11      	ldr	r3, [pc, #68]	; (800c1bc <xTaskIncrementTick+0x170>)
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	3301      	adds	r3, #1
 800c17c:	4a0f      	ldr	r2, [pc, #60]	; (800c1bc <xTaskIncrementTick+0x170>)
 800c17e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c180:	4b0f      	ldr	r3, [pc, #60]	; (800c1c0 <xTaskIncrementTick+0x174>)
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d001      	beq.n	800c18c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800c188:	2301      	movs	r3, #1
 800c18a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c18c:	697b      	ldr	r3, [r7, #20]
}
 800c18e:	4618      	mov	r0, r3
 800c190:	3718      	adds	r7, #24
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}
 800c196:	bf00      	nop
 800c198:	20001748 	.word	0x20001748
 800c19c:	20001724 	.word	0x20001724
 800c1a0:	200016d8 	.word	0x200016d8
 800c1a4:	200016dc 	.word	0x200016dc
 800c1a8:	20001738 	.word	0x20001738
 800c1ac:	20001740 	.word	0x20001740
 800c1b0:	20001728 	.word	0x20001728
 800c1b4:	20001250 	.word	0x20001250
 800c1b8:	2000124c 	.word	0x2000124c
 800c1bc:	20001730 	.word	0x20001730
 800c1c0:	20001734 	.word	0x20001734

0800c1c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b086      	sub	sp, #24
 800c1c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c1ca:	4b3b      	ldr	r3, [pc, #236]	; (800c2b8 <vTaskSwitchContext+0xf4>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d003      	beq.n	800c1da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c1d2:	4b3a      	ldr	r3, [pc, #232]	; (800c2bc <vTaskSwitchContext+0xf8>)
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c1d8:	e06a      	b.n	800c2b0 <vTaskSwitchContext+0xec>
		xYieldPending = pdFALSE;
 800c1da:	4b38      	ldr	r3, [pc, #224]	; (800c2bc <vTaskSwitchContext+0xf8>)
 800c1dc:	2200      	movs	r2, #0
 800c1de:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800c1e0:	4b37      	ldr	r3, [pc, #220]	; (800c2c0 <vTaskSwitchContext+0xfc>)
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1e6:	613b      	str	r3, [r7, #16]
 800c1e8:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800c1ec:	60fb      	str	r3, [r7, #12]
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	68fa      	ldr	r2, [r7, #12]
 800c1f4:	429a      	cmp	r2, r3
 800c1f6:	d111      	bne.n	800c21c <vTaskSwitchContext+0x58>
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	3304      	adds	r3, #4
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	68fa      	ldr	r2, [r7, #12]
 800c200:	429a      	cmp	r2, r3
 800c202:	d10b      	bne.n	800c21c <vTaskSwitchContext+0x58>
 800c204:	693b      	ldr	r3, [r7, #16]
 800c206:	3308      	adds	r3, #8
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	68fa      	ldr	r2, [r7, #12]
 800c20c:	429a      	cmp	r2, r3
 800c20e:	d105      	bne.n	800c21c <vTaskSwitchContext+0x58>
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	330c      	adds	r3, #12
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	68fa      	ldr	r2, [r7, #12]
 800c218:	429a      	cmp	r2, r3
 800c21a:	d008      	beq.n	800c22e <vTaskSwitchContext+0x6a>
 800c21c:	4b28      	ldr	r3, [pc, #160]	; (800c2c0 <vTaskSwitchContext+0xfc>)
 800c21e:	681a      	ldr	r2, [r3, #0]
 800c220:	4b27      	ldr	r3, [pc, #156]	; (800c2c0 <vTaskSwitchContext+0xfc>)
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	3334      	adds	r3, #52	; 0x34
 800c226:	4619      	mov	r1, r3
 800c228:	4610      	mov	r0, r2
 800c22a:	f7f4 f9ea 	bl	8000602 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c22e:	4b25      	ldr	r3, [pc, #148]	; (800c2c4 <vTaskSwitchContext+0x100>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	617b      	str	r3, [r7, #20]
 800c234:	e012      	b.n	800c25c <vTaskSwitchContext+0x98>
 800c236:	697b      	ldr	r3, [r7, #20]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d10c      	bne.n	800c256 <vTaskSwitchContext+0x92>
	__asm volatile
 800c23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c240:	b672      	cpsid	i
 800c242:	f383 8811 	msr	BASEPRI, r3
 800c246:	f3bf 8f6f 	isb	sy
 800c24a:	f3bf 8f4f 	dsb	sy
 800c24e:	b662      	cpsie	i
 800c250:	607b      	str	r3, [r7, #4]
}
 800c252:	bf00      	nop
 800c254:	e7fe      	b.n	800c254 <vTaskSwitchContext+0x90>
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	3b01      	subs	r3, #1
 800c25a:	617b      	str	r3, [r7, #20]
 800c25c:	491a      	ldr	r1, [pc, #104]	; (800c2c8 <vTaskSwitchContext+0x104>)
 800c25e:	697a      	ldr	r2, [r7, #20]
 800c260:	4613      	mov	r3, r2
 800c262:	009b      	lsls	r3, r3, #2
 800c264:	4413      	add	r3, r2
 800c266:	009b      	lsls	r3, r3, #2
 800c268:	440b      	add	r3, r1
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d0e2      	beq.n	800c236 <vTaskSwitchContext+0x72>
 800c270:	697a      	ldr	r2, [r7, #20]
 800c272:	4613      	mov	r3, r2
 800c274:	009b      	lsls	r3, r3, #2
 800c276:	4413      	add	r3, r2
 800c278:	009b      	lsls	r3, r3, #2
 800c27a:	4a13      	ldr	r2, [pc, #76]	; (800c2c8 <vTaskSwitchContext+0x104>)
 800c27c:	4413      	add	r3, r2
 800c27e:	60bb      	str	r3, [r7, #8]
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	685b      	ldr	r3, [r3, #4]
 800c284:	685a      	ldr	r2, [r3, #4]
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	605a      	str	r2, [r3, #4]
 800c28a:	68bb      	ldr	r3, [r7, #8]
 800c28c:	685a      	ldr	r2, [r3, #4]
 800c28e:	68bb      	ldr	r3, [r7, #8]
 800c290:	3308      	adds	r3, #8
 800c292:	429a      	cmp	r2, r3
 800c294:	d104      	bne.n	800c2a0 <vTaskSwitchContext+0xdc>
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	685b      	ldr	r3, [r3, #4]
 800c29a:	685a      	ldr	r2, [r3, #4]
 800c29c:	68bb      	ldr	r3, [r7, #8]
 800c29e:	605a      	str	r2, [r3, #4]
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	685b      	ldr	r3, [r3, #4]
 800c2a4:	68db      	ldr	r3, [r3, #12]
 800c2a6:	4a06      	ldr	r2, [pc, #24]	; (800c2c0 <vTaskSwitchContext+0xfc>)
 800c2a8:	6013      	str	r3, [r2, #0]
 800c2aa:	4a06      	ldr	r2, [pc, #24]	; (800c2c4 <vTaskSwitchContext+0x100>)
 800c2ac:	697b      	ldr	r3, [r7, #20]
 800c2ae:	6013      	str	r3, [r2, #0]
}
 800c2b0:	bf00      	nop
 800c2b2:	3718      	adds	r7, #24
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}
 800c2b8:	20001748 	.word	0x20001748
 800c2bc:	20001734 	.word	0x20001734
 800c2c0:	2000124c 	.word	0x2000124c
 800c2c4:	20001728 	.word	0x20001728
 800c2c8:	20001250 	.word	0x20001250

0800c2cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b084      	sub	sp, #16
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
 800c2d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d10c      	bne.n	800c2f6 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800c2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2e0:	b672      	cpsid	i
 800c2e2:	f383 8811 	msr	BASEPRI, r3
 800c2e6:	f3bf 8f6f 	isb	sy
 800c2ea:	f3bf 8f4f 	dsb	sy
 800c2ee:	b662      	cpsie	i
 800c2f0:	60fb      	str	r3, [r7, #12]
}
 800c2f2:	bf00      	nop
 800c2f4:	e7fe      	b.n	800c2f4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c2f6:	4b07      	ldr	r3, [pc, #28]	; (800c314 <vTaskPlaceOnEventList+0x48>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	3318      	adds	r3, #24
 800c2fc:	4619      	mov	r1, r3
 800c2fe:	6878      	ldr	r0, [r7, #4]
 800c300:	f7fe fc7d 	bl	800abfe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c304:	2101      	movs	r1, #1
 800c306:	6838      	ldr	r0, [r7, #0]
 800c308:	f000 fac4 	bl	800c894 <prvAddCurrentTaskToDelayedList>
}
 800c30c:	bf00      	nop
 800c30e:	3710      	adds	r7, #16
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}
 800c314:	2000124c 	.word	0x2000124c

0800c318 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b086      	sub	sp, #24
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	60f8      	str	r0, [r7, #12]
 800c320:	60b9      	str	r1, [r7, #8]
 800c322:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d10c      	bne.n	800c344 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800c32a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c32e:	b672      	cpsid	i
 800c330:	f383 8811 	msr	BASEPRI, r3
 800c334:	f3bf 8f6f 	isb	sy
 800c338:	f3bf 8f4f 	dsb	sy
 800c33c:	b662      	cpsie	i
 800c33e:	617b      	str	r3, [r7, #20]
}
 800c340:	bf00      	nop
 800c342:	e7fe      	b.n	800c342 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c344:	4b0a      	ldr	r3, [pc, #40]	; (800c370 <vTaskPlaceOnEventListRestricted+0x58>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	3318      	adds	r3, #24
 800c34a:	4619      	mov	r1, r3
 800c34c:	68f8      	ldr	r0, [r7, #12]
 800c34e:	f7fe fc32 	bl	800abb6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d002      	beq.n	800c35e <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800c358:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c35c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c35e:	6879      	ldr	r1, [r7, #4]
 800c360:	68b8      	ldr	r0, [r7, #8]
 800c362:	f000 fa97 	bl	800c894 <prvAddCurrentTaskToDelayedList>
	}
 800c366:	bf00      	nop
 800c368:	3718      	adds	r7, #24
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
 800c36e:	bf00      	nop
 800c370:	2000124c 	.word	0x2000124c

0800c374 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b086      	sub	sp, #24
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	68db      	ldr	r3, [r3, #12]
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c384:	693b      	ldr	r3, [r7, #16]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d10c      	bne.n	800c3a4 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800c38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c38e:	b672      	cpsid	i
 800c390:	f383 8811 	msr	BASEPRI, r3
 800c394:	f3bf 8f6f 	isb	sy
 800c398:	f3bf 8f4f 	dsb	sy
 800c39c:	b662      	cpsie	i
 800c39e:	60fb      	str	r3, [r7, #12]
}
 800c3a0:	bf00      	nop
 800c3a2:	e7fe      	b.n	800c3a2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c3a4:	693b      	ldr	r3, [r7, #16]
 800c3a6:	3318      	adds	r3, #24
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	f7fe fc61 	bl	800ac70 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3ae:	4b1e      	ldr	r3, [pc, #120]	; (800c428 <xTaskRemoveFromEventList+0xb4>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d11d      	bne.n	800c3f2 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c3b6:	693b      	ldr	r3, [r7, #16]
 800c3b8:	3304      	adds	r3, #4
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	f7fe fc58 	bl	800ac70 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3c4:	4b19      	ldr	r3, [pc, #100]	; (800c42c <xTaskRemoveFromEventList+0xb8>)
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	429a      	cmp	r2, r3
 800c3ca:	d903      	bls.n	800c3d4 <xTaskRemoveFromEventList+0x60>
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3d0:	4a16      	ldr	r2, [pc, #88]	; (800c42c <xTaskRemoveFromEventList+0xb8>)
 800c3d2:	6013      	str	r3, [r2, #0]
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3d8:	4613      	mov	r3, r2
 800c3da:	009b      	lsls	r3, r3, #2
 800c3dc:	4413      	add	r3, r2
 800c3de:	009b      	lsls	r3, r3, #2
 800c3e0:	4a13      	ldr	r2, [pc, #76]	; (800c430 <xTaskRemoveFromEventList+0xbc>)
 800c3e2:	441a      	add	r2, r3
 800c3e4:	693b      	ldr	r3, [r7, #16]
 800c3e6:	3304      	adds	r3, #4
 800c3e8:	4619      	mov	r1, r3
 800c3ea:	4610      	mov	r0, r2
 800c3ec:	f7fe fbe3 	bl	800abb6 <vListInsertEnd>
 800c3f0:	e005      	b.n	800c3fe <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c3f2:	693b      	ldr	r3, [r7, #16]
 800c3f4:	3318      	adds	r3, #24
 800c3f6:	4619      	mov	r1, r3
 800c3f8:	480e      	ldr	r0, [pc, #56]	; (800c434 <xTaskRemoveFromEventList+0xc0>)
 800c3fa:	f7fe fbdc 	bl	800abb6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c3fe:	693b      	ldr	r3, [r7, #16]
 800c400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c402:	4b0d      	ldr	r3, [pc, #52]	; (800c438 <xTaskRemoveFromEventList+0xc4>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c408:	429a      	cmp	r2, r3
 800c40a:	d905      	bls.n	800c418 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c40c:	2301      	movs	r3, #1
 800c40e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c410:	4b0a      	ldr	r3, [pc, #40]	; (800c43c <xTaskRemoveFromEventList+0xc8>)
 800c412:	2201      	movs	r2, #1
 800c414:	601a      	str	r2, [r3, #0]
 800c416:	e001      	b.n	800c41c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800c418:	2300      	movs	r3, #0
 800c41a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c41c:	697b      	ldr	r3, [r7, #20]
}
 800c41e:	4618      	mov	r0, r3
 800c420:	3718      	adds	r7, #24
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}
 800c426:	bf00      	nop
 800c428:	20001748 	.word	0x20001748
 800c42c:	20001728 	.word	0x20001728
 800c430:	20001250 	.word	0x20001250
 800c434:	200016e0 	.word	0x200016e0
 800c438:	2000124c 	.word	0x2000124c
 800c43c:	20001734 	.word	0x20001734

0800c440 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c440:	b480      	push	{r7}
 800c442:	b083      	sub	sp, #12
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c448:	4b06      	ldr	r3, [pc, #24]	; (800c464 <vTaskInternalSetTimeOutState+0x24>)
 800c44a:	681a      	ldr	r2, [r3, #0]
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c450:	4b05      	ldr	r3, [pc, #20]	; (800c468 <vTaskInternalSetTimeOutState+0x28>)
 800c452:	681a      	ldr	r2, [r3, #0]
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	605a      	str	r2, [r3, #4]
}
 800c458:	bf00      	nop
 800c45a:	370c      	adds	r7, #12
 800c45c:	46bd      	mov	sp, r7
 800c45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c462:	4770      	bx	lr
 800c464:	20001738 	.word	0x20001738
 800c468:	20001724 	.word	0x20001724

0800c46c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b088      	sub	sp, #32
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
 800c474:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d10c      	bne.n	800c496 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800c47c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c480:	b672      	cpsid	i
 800c482:	f383 8811 	msr	BASEPRI, r3
 800c486:	f3bf 8f6f 	isb	sy
 800c48a:	f3bf 8f4f 	dsb	sy
 800c48e:	b662      	cpsie	i
 800c490:	613b      	str	r3, [r7, #16]
}
 800c492:	bf00      	nop
 800c494:	e7fe      	b.n	800c494 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d10c      	bne.n	800c4b6 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800c49c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4a0:	b672      	cpsid	i
 800c4a2:	f383 8811 	msr	BASEPRI, r3
 800c4a6:	f3bf 8f6f 	isb	sy
 800c4aa:	f3bf 8f4f 	dsb	sy
 800c4ae:	b662      	cpsie	i
 800c4b0:	60fb      	str	r3, [r7, #12]
}
 800c4b2:	bf00      	nop
 800c4b4:	e7fe      	b.n	800c4b4 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800c4b6:	f000 ff69 	bl	800d38c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c4ba:	4b1d      	ldr	r3, [pc, #116]	; (800c530 <xTaskCheckForTimeOut+0xc4>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	685b      	ldr	r3, [r3, #4]
 800c4c4:	69ba      	ldr	r2, [r7, #24]
 800c4c6:	1ad3      	subs	r3, r2, r3
 800c4c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c4d2:	d102      	bne.n	800c4da <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	61fb      	str	r3, [r7, #28]
 800c4d8:	e023      	b.n	800c522 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681a      	ldr	r2, [r3, #0]
 800c4de:	4b15      	ldr	r3, [pc, #84]	; (800c534 <xTaskCheckForTimeOut+0xc8>)
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	429a      	cmp	r2, r3
 800c4e4:	d007      	beq.n	800c4f6 <xTaskCheckForTimeOut+0x8a>
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	685b      	ldr	r3, [r3, #4]
 800c4ea:	69ba      	ldr	r2, [r7, #24]
 800c4ec:	429a      	cmp	r2, r3
 800c4ee:	d302      	bcc.n	800c4f6 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c4f0:	2301      	movs	r3, #1
 800c4f2:	61fb      	str	r3, [r7, #28]
 800c4f4:	e015      	b.n	800c522 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	697a      	ldr	r2, [r7, #20]
 800c4fc:	429a      	cmp	r2, r3
 800c4fe:	d20b      	bcs.n	800c518 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	681a      	ldr	r2, [r3, #0]
 800c504:	697b      	ldr	r3, [r7, #20]
 800c506:	1ad2      	subs	r2, r2, r3
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c50c:	6878      	ldr	r0, [r7, #4]
 800c50e:	f7ff ff97 	bl	800c440 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c512:	2300      	movs	r3, #0
 800c514:	61fb      	str	r3, [r7, #28]
 800c516:	e004      	b.n	800c522 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	2200      	movs	r2, #0
 800c51c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c51e:	2301      	movs	r3, #1
 800c520:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c522:	f000 ff67 	bl	800d3f4 <vPortExitCritical>

	return xReturn;
 800c526:	69fb      	ldr	r3, [r7, #28]
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3720      	adds	r7, #32
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}
 800c530:	20001724 	.word	0x20001724
 800c534:	20001738 	.word	0x20001738

0800c538 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c538:	b480      	push	{r7}
 800c53a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c53c:	4b03      	ldr	r3, [pc, #12]	; (800c54c <vTaskMissedYield+0x14>)
 800c53e:	2201      	movs	r2, #1
 800c540:	601a      	str	r2, [r3, #0]
}
 800c542:	bf00      	nop
 800c544:	46bd      	mov	sp, r7
 800c546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54a:	4770      	bx	lr
 800c54c:	20001734 	.word	0x20001734

0800c550 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b082      	sub	sp, #8
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c558:	f000 f854 	bl	800c604 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c55c:	4b07      	ldr	r3, [pc, #28]	; (800c57c <prvIdleTask+0x2c>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	2b01      	cmp	r3, #1
 800c562:	d907      	bls.n	800c574 <prvIdleTask+0x24>
			{
				taskYIELD();
 800c564:	4b06      	ldr	r3, [pc, #24]	; (800c580 <prvIdleTask+0x30>)
 800c566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c56a:	601a      	str	r2, [r3, #0]
 800c56c:	f3bf 8f4f 	dsb	sy
 800c570:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800c574:	f7f4 f83e 	bl	80005f4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800c578:	e7ee      	b.n	800c558 <prvIdleTask+0x8>
 800c57a:	bf00      	nop
 800c57c:	20001250 	.word	0x20001250
 800c580:	e000ed04 	.word	0xe000ed04

0800c584 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b082      	sub	sp, #8
 800c588:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c58a:	2300      	movs	r3, #0
 800c58c:	607b      	str	r3, [r7, #4]
 800c58e:	e00c      	b.n	800c5aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c590:	687a      	ldr	r2, [r7, #4]
 800c592:	4613      	mov	r3, r2
 800c594:	009b      	lsls	r3, r3, #2
 800c596:	4413      	add	r3, r2
 800c598:	009b      	lsls	r3, r3, #2
 800c59a:	4a12      	ldr	r2, [pc, #72]	; (800c5e4 <prvInitialiseTaskLists+0x60>)
 800c59c:	4413      	add	r3, r2
 800c59e:	4618      	mov	r0, r3
 800c5a0:	f7fe fadc 	bl	800ab5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	3301      	adds	r3, #1
 800c5a8:	607b      	str	r3, [r7, #4]
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	2b37      	cmp	r3, #55	; 0x37
 800c5ae:	d9ef      	bls.n	800c590 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c5b0:	480d      	ldr	r0, [pc, #52]	; (800c5e8 <prvInitialiseTaskLists+0x64>)
 800c5b2:	f7fe fad3 	bl	800ab5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c5b6:	480d      	ldr	r0, [pc, #52]	; (800c5ec <prvInitialiseTaskLists+0x68>)
 800c5b8:	f7fe fad0 	bl	800ab5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c5bc:	480c      	ldr	r0, [pc, #48]	; (800c5f0 <prvInitialiseTaskLists+0x6c>)
 800c5be:	f7fe facd 	bl	800ab5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c5c2:	480c      	ldr	r0, [pc, #48]	; (800c5f4 <prvInitialiseTaskLists+0x70>)
 800c5c4:	f7fe faca 	bl	800ab5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c5c8:	480b      	ldr	r0, [pc, #44]	; (800c5f8 <prvInitialiseTaskLists+0x74>)
 800c5ca:	f7fe fac7 	bl	800ab5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c5ce:	4b0b      	ldr	r3, [pc, #44]	; (800c5fc <prvInitialiseTaskLists+0x78>)
 800c5d0:	4a05      	ldr	r2, [pc, #20]	; (800c5e8 <prvInitialiseTaskLists+0x64>)
 800c5d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c5d4:	4b0a      	ldr	r3, [pc, #40]	; (800c600 <prvInitialiseTaskLists+0x7c>)
 800c5d6:	4a05      	ldr	r2, [pc, #20]	; (800c5ec <prvInitialiseTaskLists+0x68>)
 800c5d8:	601a      	str	r2, [r3, #0]
}
 800c5da:	bf00      	nop
 800c5dc:	3708      	adds	r7, #8
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}
 800c5e2:	bf00      	nop
 800c5e4:	20001250 	.word	0x20001250
 800c5e8:	200016b0 	.word	0x200016b0
 800c5ec:	200016c4 	.word	0x200016c4
 800c5f0:	200016e0 	.word	0x200016e0
 800c5f4:	200016f4 	.word	0x200016f4
 800c5f8:	2000170c 	.word	0x2000170c
 800c5fc:	200016d8 	.word	0x200016d8
 800c600:	200016dc 	.word	0x200016dc

0800c604 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b082      	sub	sp, #8
 800c608:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c60a:	e019      	b.n	800c640 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c60c:	f000 febe 	bl	800d38c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c610:	4b10      	ldr	r3, [pc, #64]	; (800c654 <prvCheckTasksWaitingTermination+0x50>)
 800c612:	68db      	ldr	r3, [r3, #12]
 800c614:	68db      	ldr	r3, [r3, #12]
 800c616:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	3304      	adds	r3, #4
 800c61c:	4618      	mov	r0, r3
 800c61e:	f7fe fb27 	bl	800ac70 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c622:	4b0d      	ldr	r3, [pc, #52]	; (800c658 <prvCheckTasksWaitingTermination+0x54>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	3b01      	subs	r3, #1
 800c628:	4a0b      	ldr	r2, [pc, #44]	; (800c658 <prvCheckTasksWaitingTermination+0x54>)
 800c62a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c62c:	4b0b      	ldr	r3, [pc, #44]	; (800c65c <prvCheckTasksWaitingTermination+0x58>)
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	3b01      	subs	r3, #1
 800c632:	4a0a      	ldr	r2, [pc, #40]	; (800c65c <prvCheckTasksWaitingTermination+0x58>)
 800c634:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c636:	f000 fedd 	bl	800d3f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c63a:	6878      	ldr	r0, [r7, #4]
 800c63c:	f000 f848 	bl	800c6d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c640:	4b06      	ldr	r3, [pc, #24]	; (800c65c <prvCheckTasksWaitingTermination+0x58>)
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d1e1      	bne.n	800c60c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c648:	bf00      	nop
 800c64a:	bf00      	nop
 800c64c:	3708      	adds	r7, #8
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}
 800c652:	bf00      	nop
 800c654:	200016f4 	.word	0x200016f4
 800c658:	20001720 	.word	0x20001720
 800c65c:	20001708 	.word	0x20001708

0800c660 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800c660:	b480      	push	{r7}
 800c662:	b085      	sub	sp, #20
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800c668:	2300      	movs	r3, #0
 800c66a:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800c66c:	e005      	b.n	800c67a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	3301      	adds	r3, #1
 800c672:	607b      	str	r3, [r7, #4]
			ulCount++;
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	3301      	adds	r3, #1
 800c678:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	781b      	ldrb	r3, [r3, #0]
 800c67e:	2ba5      	cmp	r3, #165	; 0xa5
 800c680:	d0f5      	beq.n	800c66e <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	089b      	lsrs	r3, r3, #2
 800c686:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	b29b      	uxth	r3, r3
	}
 800c68c:	4618      	mov	r0, r3
 800c68e:	3714      	adds	r7, #20
 800c690:	46bd      	mov	sp, r7
 800c692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c696:	4770      	bx	lr

0800c698 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b086      	sub	sp, #24
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d102      	bne.n	800c6ac <uxTaskGetStackHighWaterMark+0x14>
 800c6a6:	4b09      	ldr	r3, [pc, #36]	; (800c6cc <uxTaskGetStackHighWaterMark+0x34>)
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	e000      	b.n	800c6ae <uxTaskGetStackHighWaterMark+0x16>
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800c6b0:	697b      	ldr	r3, [r7, #20]
 800c6b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6b4:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800c6b6:	6938      	ldr	r0, [r7, #16]
 800c6b8:	f7ff ffd2 	bl	800c660 <prvTaskCheckFreeStackSpace>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
	}
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	3718      	adds	r7, #24
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}
 800c6ca:	bf00      	nop
 800c6cc:	2000124c 	.word	0x2000124c

0800c6d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b084      	sub	sp, #16
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d108      	bne.n	800c6f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	f001 f84c 	bl	800d784 <vPortFree>
				vPortFree( pxTCB );
 800c6ec:	6878      	ldr	r0, [r7, #4]
 800c6ee:	f001 f849 	bl	800d784 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c6f2:	e01a      	b.n	800c72a <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c6fa:	2b01      	cmp	r3, #1
 800c6fc:	d103      	bne.n	800c706 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f001 f840 	bl	800d784 <vPortFree>
	}
 800c704:	e011      	b.n	800c72a <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c70c:	2b02      	cmp	r3, #2
 800c70e:	d00c      	beq.n	800c72a <prvDeleteTCB+0x5a>
	__asm volatile
 800c710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c714:	b672      	cpsid	i
 800c716:	f383 8811 	msr	BASEPRI, r3
 800c71a:	f3bf 8f6f 	isb	sy
 800c71e:	f3bf 8f4f 	dsb	sy
 800c722:	b662      	cpsie	i
 800c724:	60fb      	str	r3, [r7, #12]
}
 800c726:	bf00      	nop
 800c728:	e7fe      	b.n	800c728 <prvDeleteTCB+0x58>
	}
 800c72a:	bf00      	nop
 800c72c:	3710      	adds	r7, #16
 800c72e:	46bd      	mov	sp, r7
 800c730:	bd80      	pop	{r7, pc}
	...

0800c734 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c734:	b480      	push	{r7}
 800c736:	b083      	sub	sp, #12
 800c738:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c73a:	4b0c      	ldr	r3, [pc, #48]	; (800c76c <prvResetNextTaskUnblockTime+0x38>)
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d104      	bne.n	800c74e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c744:	4b0a      	ldr	r3, [pc, #40]	; (800c770 <prvResetNextTaskUnblockTime+0x3c>)
 800c746:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c74a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c74c:	e008      	b.n	800c760 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c74e:	4b07      	ldr	r3, [pc, #28]	; (800c76c <prvResetNextTaskUnblockTime+0x38>)
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	68db      	ldr	r3, [r3, #12]
 800c754:	68db      	ldr	r3, [r3, #12]
 800c756:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	685b      	ldr	r3, [r3, #4]
 800c75c:	4a04      	ldr	r2, [pc, #16]	; (800c770 <prvResetNextTaskUnblockTime+0x3c>)
 800c75e:	6013      	str	r3, [r2, #0]
}
 800c760:	bf00      	nop
 800c762:	370c      	adds	r7, #12
 800c764:	46bd      	mov	sp, r7
 800c766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76a:	4770      	bx	lr
 800c76c:	200016d8 	.word	0x200016d8
 800c770:	20001740 	.word	0x20001740

0800c774 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c774:	b480      	push	{r7}
 800c776:	b083      	sub	sp, #12
 800c778:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c77a:	4b0b      	ldr	r3, [pc, #44]	; (800c7a8 <xTaskGetSchedulerState+0x34>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d102      	bne.n	800c788 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c782:	2301      	movs	r3, #1
 800c784:	607b      	str	r3, [r7, #4]
 800c786:	e008      	b.n	800c79a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c788:	4b08      	ldr	r3, [pc, #32]	; (800c7ac <xTaskGetSchedulerState+0x38>)
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d102      	bne.n	800c796 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c790:	2302      	movs	r3, #2
 800c792:	607b      	str	r3, [r7, #4]
 800c794:	e001      	b.n	800c79a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c796:	2300      	movs	r3, #0
 800c798:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c79a:	687b      	ldr	r3, [r7, #4]
	}
 800c79c:	4618      	mov	r0, r3
 800c79e:	370c      	adds	r7, #12
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a6:	4770      	bx	lr
 800c7a8:	2000172c 	.word	0x2000172c
 800c7ac:	20001748 	.word	0x20001748

0800c7b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b086      	sub	sp, #24
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c7bc:	2300      	movs	r3, #0
 800c7be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d05a      	beq.n	800c87c <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c7c6:	4b30      	ldr	r3, [pc, #192]	; (800c888 <xTaskPriorityDisinherit+0xd8>)
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	693a      	ldr	r2, [r7, #16]
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	d00c      	beq.n	800c7ea <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800c7d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7d4:	b672      	cpsid	i
 800c7d6:	f383 8811 	msr	BASEPRI, r3
 800c7da:	f3bf 8f6f 	isb	sy
 800c7de:	f3bf 8f4f 	dsb	sy
 800c7e2:	b662      	cpsie	i
 800c7e4:	60fb      	str	r3, [r7, #12]
}
 800c7e6:	bf00      	nop
 800c7e8:	e7fe      	b.n	800c7e8 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800c7ea:	693b      	ldr	r3, [r7, #16]
 800c7ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d10c      	bne.n	800c80c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800c7f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7f6:	b672      	cpsid	i
 800c7f8:	f383 8811 	msr	BASEPRI, r3
 800c7fc:	f3bf 8f6f 	isb	sy
 800c800:	f3bf 8f4f 	dsb	sy
 800c804:	b662      	cpsie	i
 800c806:	60bb      	str	r3, [r7, #8]
}
 800c808:	bf00      	nop
 800c80a:	e7fe      	b.n	800c80a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800c80c:	693b      	ldr	r3, [r7, #16]
 800c80e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c810:	1e5a      	subs	r2, r3, #1
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c816:	693b      	ldr	r3, [r7, #16]
 800c818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c81a:	693b      	ldr	r3, [r7, #16]
 800c81c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c81e:	429a      	cmp	r2, r3
 800c820:	d02c      	beq.n	800c87c <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c822:	693b      	ldr	r3, [r7, #16]
 800c824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c826:	2b00      	cmp	r3, #0
 800c828:	d128      	bne.n	800c87c <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	3304      	adds	r3, #4
 800c82e:	4618      	mov	r0, r3
 800c830:	f7fe fa1e 	bl	800ac70 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c834:	693b      	ldr	r3, [r7, #16]
 800c836:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c838:	693b      	ldr	r3, [r7, #16]
 800c83a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c83c:	693b      	ldr	r3, [r7, #16]
 800c83e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c840:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c848:	693b      	ldr	r3, [r7, #16]
 800c84a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c84c:	4b0f      	ldr	r3, [pc, #60]	; (800c88c <xTaskPriorityDisinherit+0xdc>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	429a      	cmp	r2, r3
 800c852:	d903      	bls.n	800c85c <xTaskPriorityDisinherit+0xac>
 800c854:	693b      	ldr	r3, [r7, #16]
 800c856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c858:	4a0c      	ldr	r2, [pc, #48]	; (800c88c <xTaskPriorityDisinherit+0xdc>)
 800c85a:	6013      	str	r3, [r2, #0]
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c860:	4613      	mov	r3, r2
 800c862:	009b      	lsls	r3, r3, #2
 800c864:	4413      	add	r3, r2
 800c866:	009b      	lsls	r3, r3, #2
 800c868:	4a09      	ldr	r2, [pc, #36]	; (800c890 <xTaskPriorityDisinherit+0xe0>)
 800c86a:	441a      	add	r2, r3
 800c86c:	693b      	ldr	r3, [r7, #16]
 800c86e:	3304      	adds	r3, #4
 800c870:	4619      	mov	r1, r3
 800c872:	4610      	mov	r0, r2
 800c874:	f7fe f99f 	bl	800abb6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c878:	2301      	movs	r3, #1
 800c87a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c87c:	697b      	ldr	r3, [r7, #20]
	}
 800c87e:	4618      	mov	r0, r3
 800c880:	3718      	adds	r7, #24
 800c882:	46bd      	mov	sp, r7
 800c884:	bd80      	pop	{r7, pc}
 800c886:	bf00      	nop
 800c888:	2000124c 	.word	0x2000124c
 800c88c:	20001728 	.word	0x20001728
 800c890:	20001250 	.word	0x20001250

0800c894 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b084      	sub	sp, #16
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
 800c89c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c89e:	4b21      	ldr	r3, [pc, #132]	; (800c924 <prvAddCurrentTaskToDelayedList+0x90>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c8a4:	4b20      	ldr	r3, [pc, #128]	; (800c928 <prvAddCurrentTaskToDelayedList+0x94>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	3304      	adds	r3, #4
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	f7fe f9e0 	bl	800ac70 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c8b6:	d10a      	bne.n	800c8ce <prvAddCurrentTaskToDelayedList+0x3a>
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d007      	beq.n	800c8ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c8be:	4b1a      	ldr	r3, [pc, #104]	; (800c928 <prvAddCurrentTaskToDelayedList+0x94>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	3304      	adds	r3, #4
 800c8c4:	4619      	mov	r1, r3
 800c8c6:	4819      	ldr	r0, [pc, #100]	; (800c92c <prvAddCurrentTaskToDelayedList+0x98>)
 800c8c8:	f7fe f975 	bl	800abb6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c8cc:	e026      	b.n	800c91c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c8ce:	68fa      	ldr	r2, [r7, #12]
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	4413      	add	r3, r2
 800c8d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c8d6:	4b14      	ldr	r3, [pc, #80]	; (800c928 <prvAddCurrentTaskToDelayedList+0x94>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	68ba      	ldr	r2, [r7, #8]
 800c8dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c8de:	68ba      	ldr	r2, [r7, #8]
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	429a      	cmp	r2, r3
 800c8e4:	d209      	bcs.n	800c8fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c8e6:	4b12      	ldr	r3, [pc, #72]	; (800c930 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c8e8:	681a      	ldr	r2, [r3, #0]
 800c8ea:	4b0f      	ldr	r3, [pc, #60]	; (800c928 <prvAddCurrentTaskToDelayedList+0x94>)
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	3304      	adds	r3, #4
 800c8f0:	4619      	mov	r1, r3
 800c8f2:	4610      	mov	r0, r2
 800c8f4:	f7fe f983 	bl	800abfe <vListInsert>
}
 800c8f8:	e010      	b.n	800c91c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c8fa:	4b0e      	ldr	r3, [pc, #56]	; (800c934 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c8fc:	681a      	ldr	r2, [r3, #0]
 800c8fe:	4b0a      	ldr	r3, [pc, #40]	; (800c928 <prvAddCurrentTaskToDelayedList+0x94>)
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	3304      	adds	r3, #4
 800c904:	4619      	mov	r1, r3
 800c906:	4610      	mov	r0, r2
 800c908:	f7fe f979 	bl	800abfe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c90c:	4b0a      	ldr	r3, [pc, #40]	; (800c938 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	68ba      	ldr	r2, [r7, #8]
 800c912:	429a      	cmp	r2, r3
 800c914:	d202      	bcs.n	800c91c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c916:	4a08      	ldr	r2, [pc, #32]	; (800c938 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	6013      	str	r3, [r2, #0]
}
 800c91c:	bf00      	nop
 800c91e:	3710      	adds	r7, #16
 800c920:	46bd      	mov	sp, r7
 800c922:	bd80      	pop	{r7, pc}
 800c924:	20001724 	.word	0x20001724
 800c928:	2000124c 	.word	0x2000124c
 800c92c:	2000170c 	.word	0x2000170c
 800c930:	200016dc 	.word	0x200016dc
 800c934:	200016d8 	.word	0x200016d8
 800c938:	20001740 	.word	0x20001740

0800c93c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b08a      	sub	sp, #40	; 0x28
 800c940:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c942:	2300      	movs	r3, #0
 800c944:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c946:	f000 fbb5 	bl	800d0b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c94a:	4b1d      	ldr	r3, [pc, #116]	; (800c9c0 <xTimerCreateTimerTask+0x84>)
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d021      	beq.n	800c996 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c952:	2300      	movs	r3, #0
 800c954:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c956:	2300      	movs	r3, #0
 800c958:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c95a:	1d3a      	adds	r2, r7, #4
 800c95c:	f107 0108 	add.w	r1, r7, #8
 800c960:	f107 030c 	add.w	r3, r7, #12
 800c964:	4618      	mov	r0, r3
 800c966:	f7fe f8df 	bl	800ab28 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c96a:	6879      	ldr	r1, [r7, #4]
 800c96c:	68bb      	ldr	r3, [r7, #8]
 800c96e:	68fa      	ldr	r2, [r7, #12]
 800c970:	9202      	str	r2, [sp, #8]
 800c972:	9301      	str	r3, [sp, #4]
 800c974:	2302      	movs	r3, #2
 800c976:	9300      	str	r3, [sp, #0]
 800c978:	2300      	movs	r3, #0
 800c97a:	460a      	mov	r2, r1
 800c97c:	4911      	ldr	r1, [pc, #68]	; (800c9c4 <xTimerCreateTimerTask+0x88>)
 800c97e:	4812      	ldr	r0, [pc, #72]	; (800c9c8 <xTimerCreateTimerTask+0x8c>)
 800c980:	f7fe ff72 	bl	800b868 <xTaskCreateStatic>
 800c984:	4603      	mov	r3, r0
 800c986:	4a11      	ldr	r2, [pc, #68]	; (800c9cc <xTimerCreateTimerTask+0x90>)
 800c988:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c98a:	4b10      	ldr	r3, [pc, #64]	; (800c9cc <xTimerCreateTimerTask+0x90>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d001      	beq.n	800c996 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c992:	2301      	movs	r3, #1
 800c994:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c996:	697b      	ldr	r3, [r7, #20]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d10c      	bne.n	800c9b6 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800c99c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a0:	b672      	cpsid	i
 800c9a2:	f383 8811 	msr	BASEPRI, r3
 800c9a6:	f3bf 8f6f 	isb	sy
 800c9aa:	f3bf 8f4f 	dsb	sy
 800c9ae:	b662      	cpsie	i
 800c9b0:	613b      	str	r3, [r7, #16]
}
 800c9b2:	bf00      	nop
 800c9b4:	e7fe      	b.n	800c9b4 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800c9b6:	697b      	ldr	r3, [r7, #20]
}
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	3718      	adds	r7, #24
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	bd80      	pop	{r7, pc}
 800c9c0:	2000177c 	.word	0x2000177c
 800c9c4:	0800e3c0 	.word	0x0800e3c0
 800c9c8:	0800cc4d 	.word	0x0800cc4d
 800c9cc:	20001780 	.word	0x20001780

0800c9d0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b088      	sub	sp, #32
 800c9d4:	af02      	add	r7, sp, #8
 800c9d6:	60f8      	str	r0, [r7, #12]
 800c9d8:	60b9      	str	r1, [r7, #8]
 800c9da:	607a      	str	r2, [r7, #4]
 800c9dc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800c9de:	202c      	movs	r0, #44	; 0x2c
 800c9e0:	f000 fe00 	bl	800d5e4 <pvPortMalloc>
 800c9e4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800c9e6:	697b      	ldr	r3, [r7, #20]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d00d      	beq.n	800ca08 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800c9ec:	697b      	ldr	r3, [r7, #20]
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	9301      	str	r3, [sp, #4]
 800c9f8:	6a3b      	ldr	r3, [r7, #32]
 800c9fa:	9300      	str	r3, [sp, #0]
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	687a      	ldr	r2, [r7, #4]
 800ca00:	68b9      	ldr	r1, [r7, #8]
 800ca02:	68f8      	ldr	r0, [r7, #12]
 800ca04:	f000 f847 	bl	800ca96 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ca08:	697b      	ldr	r3, [r7, #20]
	}
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	3718      	adds	r7, #24
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}

0800ca12 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800ca12:	b580      	push	{r7, lr}
 800ca14:	b08a      	sub	sp, #40	; 0x28
 800ca16:	af02      	add	r7, sp, #8
 800ca18:	60f8      	str	r0, [r7, #12]
 800ca1a:	60b9      	str	r1, [r7, #8]
 800ca1c:	607a      	str	r2, [r7, #4]
 800ca1e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800ca20:	232c      	movs	r3, #44	; 0x2c
 800ca22:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800ca24:	693b      	ldr	r3, [r7, #16]
 800ca26:	2b2c      	cmp	r3, #44	; 0x2c
 800ca28:	d00c      	beq.n	800ca44 <xTimerCreateStatic+0x32>
	__asm volatile
 800ca2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca2e:	b672      	cpsid	i
 800ca30:	f383 8811 	msr	BASEPRI, r3
 800ca34:	f3bf 8f6f 	isb	sy
 800ca38:	f3bf 8f4f 	dsb	sy
 800ca3c:	b662      	cpsie	i
 800ca3e:	61bb      	str	r3, [r7, #24]
}
 800ca40:	bf00      	nop
 800ca42:	e7fe      	b.n	800ca42 <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ca44:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800ca46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d10c      	bne.n	800ca66 <xTimerCreateStatic+0x54>
	__asm volatile
 800ca4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca50:	b672      	cpsid	i
 800ca52:	f383 8811 	msr	BASEPRI, r3
 800ca56:	f3bf 8f6f 	isb	sy
 800ca5a:	f3bf 8f4f 	dsb	sy
 800ca5e:	b662      	cpsie	i
 800ca60:	617b      	str	r3, [r7, #20]
}
 800ca62:	bf00      	nop
 800ca64:	e7fe      	b.n	800ca64 <xTimerCreateStatic+0x52>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800ca66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca68:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800ca6a:	69fb      	ldr	r3, [r7, #28]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d00d      	beq.n	800ca8c <xTimerCreateStatic+0x7a>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800ca70:	69fb      	ldr	r3, [r7, #28]
 800ca72:	2202      	movs	r2, #2
 800ca74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ca78:	69fb      	ldr	r3, [r7, #28]
 800ca7a:	9301      	str	r3, [sp, #4]
 800ca7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca7e:	9300      	str	r3, [sp, #0]
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	687a      	ldr	r2, [r7, #4]
 800ca84:	68b9      	ldr	r1, [r7, #8]
 800ca86:	68f8      	ldr	r0, [r7, #12]
 800ca88:	f000 f805 	bl	800ca96 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ca8c:	69fb      	ldr	r3, [r7, #28]
	}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3720      	adds	r7, #32
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}

0800ca96 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800ca96:	b580      	push	{r7, lr}
 800ca98:	b086      	sub	sp, #24
 800ca9a:	af00      	add	r7, sp, #0
 800ca9c:	60f8      	str	r0, [r7, #12]
 800ca9e:	60b9      	str	r1, [r7, #8]
 800caa0:	607a      	str	r2, [r7, #4]
 800caa2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800caa4:	68bb      	ldr	r3, [r7, #8]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d10c      	bne.n	800cac4 <prvInitialiseNewTimer+0x2e>
	__asm volatile
 800caaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caae:	b672      	cpsid	i
 800cab0:	f383 8811 	msr	BASEPRI, r3
 800cab4:	f3bf 8f6f 	isb	sy
 800cab8:	f3bf 8f4f 	dsb	sy
 800cabc:	b662      	cpsie	i
 800cabe:	617b      	str	r3, [r7, #20]
}
 800cac0:	bf00      	nop
 800cac2:	e7fe      	b.n	800cac2 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 800cac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d01e      	beq.n	800cb08 <prvInitialiseNewTimer+0x72>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800caca:	f000 faf3 	bl	800d0b4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800cace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad0:	68fa      	ldr	r2, [r7, #12]
 800cad2:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800cad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad6:	68ba      	ldr	r2, [r7, #8]
 800cad8:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800cada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cadc:	683a      	ldr	r2, [r7, #0]
 800cade:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800cae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cae2:	6a3a      	ldr	r2, [r7, #32]
 800cae4:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800cae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cae8:	3304      	adds	r3, #4
 800caea:	4618      	mov	r0, r3
 800caec:	f7fe f856 	bl	800ab9c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d008      	beq.n	800cb08 <prvInitialiseNewTimer+0x72>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800caf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caf8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cafc:	f043 0304 	orr.w	r3, r3, #4
 800cb00:	b2da      	uxtb	r2, r3
 800cb02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb04:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800cb08:	bf00      	nop
 800cb0a:	3718      	adds	r7, #24
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}

0800cb10 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b08a      	sub	sp, #40	; 0x28
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	60f8      	str	r0, [r7, #12]
 800cb18:	60b9      	str	r1, [r7, #8]
 800cb1a:	607a      	str	r2, [r7, #4]
 800cb1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cb1e:	2300      	movs	r3, #0
 800cb20:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d10c      	bne.n	800cb42 <xTimerGenericCommand+0x32>
	__asm volatile
 800cb28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb2c:	b672      	cpsid	i
 800cb2e:	f383 8811 	msr	BASEPRI, r3
 800cb32:	f3bf 8f6f 	isb	sy
 800cb36:	f3bf 8f4f 	dsb	sy
 800cb3a:	b662      	cpsie	i
 800cb3c:	623b      	str	r3, [r7, #32]
}
 800cb3e:	bf00      	nop
 800cb40:	e7fe      	b.n	800cb40 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cb42:	4b1a      	ldr	r3, [pc, #104]	; (800cbac <xTimerGenericCommand+0x9c>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d02a      	beq.n	800cba0 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cb56:	68bb      	ldr	r3, [r7, #8]
 800cb58:	2b05      	cmp	r3, #5
 800cb5a:	dc18      	bgt.n	800cb8e <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cb5c:	f7ff fe0a 	bl	800c774 <xTaskGetSchedulerState>
 800cb60:	4603      	mov	r3, r0
 800cb62:	2b02      	cmp	r3, #2
 800cb64:	d109      	bne.n	800cb7a <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cb66:	4b11      	ldr	r3, [pc, #68]	; (800cbac <xTimerGenericCommand+0x9c>)
 800cb68:	6818      	ldr	r0, [r3, #0]
 800cb6a:	f107 0110 	add.w	r1, r7, #16
 800cb6e:	2300      	movs	r3, #0
 800cb70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb72:	f7fe f9f9 	bl	800af68 <xQueueGenericSend>
 800cb76:	6278      	str	r0, [r7, #36]	; 0x24
 800cb78:	e012      	b.n	800cba0 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cb7a:	4b0c      	ldr	r3, [pc, #48]	; (800cbac <xTimerGenericCommand+0x9c>)
 800cb7c:	6818      	ldr	r0, [r3, #0]
 800cb7e:	f107 0110 	add.w	r1, r7, #16
 800cb82:	2300      	movs	r3, #0
 800cb84:	2200      	movs	r2, #0
 800cb86:	f7fe f9ef 	bl	800af68 <xQueueGenericSend>
 800cb8a:	6278      	str	r0, [r7, #36]	; 0x24
 800cb8c:	e008      	b.n	800cba0 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cb8e:	4b07      	ldr	r3, [pc, #28]	; (800cbac <xTimerGenericCommand+0x9c>)
 800cb90:	6818      	ldr	r0, [r3, #0]
 800cb92:	f107 0110 	add.w	r1, r7, #16
 800cb96:	2300      	movs	r3, #0
 800cb98:	683a      	ldr	r2, [r7, #0]
 800cb9a:	f7fe faeb 	bl	800b174 <xQueueGenericSendFromISR>
 800cb9e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	3728      	adds	r7, #40	; 0x28
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bd80      	pop	{r7, pc}
 800cbaa:	bf00      	nop
 800cbac:	2000177c 	.word	0x2000177c

0800cbb0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b088      	sub	sp, #32
 800cbb4:	af02      	add	r7, sp, #8
 800cbb6:	6078      	str	r0, [r7, #4]
 800cbb8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbba:	4b23      	ldr	r3, [pc, #140]	; (800cc48 <prvProcessExpiredTimer+0x98>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	68db      	ldr	r3, [r3, #12]
 800cbc0:	68db      	ldr	r3, [r3, #12]
 800cbc2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cbc4:	697b      	ldr	r3, [r7, #20]
 800cbc6:	3304      	adds	r3, #4
 800cbc8:	4618      	mov	r0, r3
 800cbca:	f7fe f851 	bl	800ac70 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cbce:	697b      	ldr	r3, [r7, #20]
 800cbd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cbd4:	f003 0304 	and.w	r3, r3, #4
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d024      	beq.n	800cc26 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cbdc:	697b      	ldr	r3, [r7, #20]
 800cbde:	699a      	ldr	r2, [r3, #24]
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	18d1      	adds	r1, r2, r3
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	683a      	ldr	r2, [r7, #0]
 800cbe8:	6978      	ldr	r0, [r7, #20]
 800cbea:	f000 f8d3 	bl	800cd94 <prvInsertTimerInActiveList>
 800cbee:	4603      	mov	r3, r0
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d021      	beq.n	800cc38 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	9300      	str	r3, [sp, #0]
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	687a      	ldr	r2, [r7, #4]
 800cbfc:	2100      	movs	r1, #0
 800cbfe:	6978      	ldr	r0, [r7, #20]
 800cc00:	f7ff ff86 	bl	800cb10 <xTimerGenericCommand>
 800cc04:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cc06:	693b      	ldr	r3, [r7, #16]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d115      	bne.n	800cc38 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800cc0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc10:	b672      	cpsid	i
 800cc12:	f383 8811 	msr	BASEPRI, r3
 800cc16:	f3bf 8f6f 	isb	sy
 800cc1a:	f3bf 8f4f 	dsb	sy
 800cc1e:	b662      	cpsie	i
 800cc20:	60fb      	str	r3, [r7, #12]
}
 800cc22:	bf00      	nop
 800cc24:	e7fe      	b.n	800cc24 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cc26:	697b      	ldr	r3, [r7, #20]
 800cc28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc2c:	f023 0301 	bic.w	r3, r3, #1
 800cc30:	b2da      	uxtb	r2, r3
 800cc32:	697b      	ldr	r3, [r7, #20]
 800cc34:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cc38:	697b      	ldr	r3, [r7, #20]
 800cc3a:	6a1b      	ldr	r3, [r3, #32]
 800cc3c:	6978      	ldr	r0, [r7, #20]
 800cc3e:	4798      	blx	r3
}
 800cc40:	bf00      	nop
 800cc42:	3718      	adds	r7, #24
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}
 800cc48:	20001774 	.word	0x20001774

0800cc4c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b084      	sub	sp, #16
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc54:	f107 0308 	add.w	r3, r7, #8
 800cc58:	4618      	mov	r0, r3
 800cc5a:	f000 f857 	bl	800cd0c <prvGetNextExpireTime>
 800cc5e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cc60:	68bb      	ldr	r3, [r7, #8]
 800cc62:	4619      	mov	r1, r3
 800cc64:	68f8      	ldr	r0, [r7, #12]
 800cc66:	f000 f803 	bl	800cc70 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cc6a:	f000 f8d5 	bl	800ce18 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc6e:	e7f1      	b.n	800cc54 <prvTimerTask+0x8>

0800cc70 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b084      	sub	sp, #16
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
 800cc78:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cc7a:	f7ff f91d 	bl	800beb8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cc7e:	f107 0308 	add.w	r3, r7, #8
 800cc82:	4618      	mov	r0, r3
 800cc84:	f000 f866 	bl	800cd54 <prvSampleTimeNow>
 800cc88:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cc8a:	68bb      	ldr	r3, [r7, #8]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d130      	bne.n	800ccf2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d10a      	bne.n	800ccac <prvProcessTimerOrBlockTask+0x3c>
 800cc96:	687a      	ldr	r2, [r7, #4]
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	429a      	cmp	r2, r3
 800cc9c:	d806      	bhi.n	800ccac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cc9e:	f7ff f919 	bl	800bed4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cca2:	68f9      	ldr	r1, [r7, #12]
 800cca4:	6878      	ldr	r0, [r7, #4]
 800cca6:	f7ff ff83 	bl	800cbb0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ccaa:	e024      	b.n	800ccf6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ccac:	683b      	ldr	r3, [r7, #0]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d008      	beq.n	800ccc4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ccb2:	4b13      	ldr	r3, [pc, #76]	; (800cd00 <prvProcessTimerOrBlockTask+0x90>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d101      	bne.n	800ccc0 <prvProcessTimerOrBlockTask+0x50>
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	e000      	b.n	800ccc2 <prvProcessTimerOrBlockTask+0x52>
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ccc4:	4b0f      	ldr	r3, [pc, #60]	; (800cd04 <prvProcessTimerOrBlockTask+0x94>)
 800ccc6:	6818      	ldr	r0, [r3, #0]
 800ccc8:	687a      	ldr	r2, [r7, #4]
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	1ad3      	subs	r3, r2, r3
 800ccce:	683a      	ldr	r2, [r7, #0]
 800ccd0:	4619      	mov	r1, r3
 800ccd2:	f7fe fd95 	bl	800b800 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ccd6:	f7ff f8fd 	bl	800bed4 <xTaskResumeAll>
 800ccda:	4603      	mov	r3, r0
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d10a      	bne.n	800ccf6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cce0:	4b09      	ldr	r3, [pc, #36]	; (800cd08 <prvProcessTimerOrBlockTask+0x98>)
 800cce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cce6:	601a      	str	r2, [r3, #0]
 800cce8:	f3bf 8f4f 	dsb	sy
 800ccec:	f3bf 8f6f 	isb	sy
}
 800ccf0:	e001      	b.n	800ccf6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ccf2:	f7ff f8ef 	bl	800bed4 <xTaskResumeAll>
}
 800ccf6:	bf00      	nop
 800ccf8:	3710      	adds	r7, #16
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	bd80      	pop	{r7, pc}
 800ccfe:	bf00      	nop
 800cd00:	20001778 	.word	0x20001778
 800cd04:	2000177c 	.word	0x2000177c
 800cd08:	e000ed04 	.word	0xe000ed04

0800cd0c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cd0c:	b480      	push	{r7}
 800cd0e:	b085      	sub	sp, #20
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cd14:	4b0e      	ldr	r3, [pc, #56]	; (800cd50 <prvGetNextExpireTime+0x44>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d101      	bne.n	800cd22 <prvGetNextExpireTime+0x16>
 800cd1e:	2201      	movs	r2, #1
 800cd20:	e000      	b.n	800cd24 <prvGetNextExpireTime+0x18>
 800cd22:	2200      	movs	r2, #0
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d105      	bne.n	800cd3c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cd30:	4b07      	ldr	r3, [pc, #28]	; (800cd50 <prvGetNextExpireTime+0x44>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	68db      	ldr	r3, [r3, #12]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	60fb      	str	r3, [r7, #12]
 800cd3a:	e001      	b.n	800cd40 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cd40:	68fb      	ldr	r3, [r7, #12]
}
 800cd42:	4618      	mov	r0, r3
 800cd44:	3714      	adds	r7, #20
 800cd46:	46bd      	mov	sp, r7
 800cd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4c:	4770      	bx	lr
 800cd4e:	bf00      	nop
 800cd50:	20001774 	.word	0x20001774

0800cd54 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b084      	sub	sp, #16
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cd5c:	f7ff f95a 	bl	800c014 <xTaskGetTickCount>
 800cd60:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cd62:	4b0b      	ldr	r3, [pc, #44]	; (800cd90 <prvSampleTimeNow+0x3c>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	68fa      	ldr	r2, [r7, #12]
 800cd68:	429a      	cmp	r2, r3
 800cd6a:	d205      	bcs.n	800cd78 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cd6c:	f000 f93c 	bl	800cfe8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2201      	movs	r2, #1
 800cd74:	601a      	str	r2, [r3, #0]
 800cd76:	e002      	b.n	800cd7e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cd7e:	4a04      	ldr	r2, [pc, #16]	; (800cd90 <prvSampleTimeNow+0x3c>)
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cd84:	68fb      	ldr	r3, [r7, #12]
}
 800cd86:	4618      	mov	r0, r3
 800cd88:	3710      	adds	r7, #16
 800cd8a:	46bd      	mov	sp, r7
 800cd8c:	bd80      	pop	{r7, pc}
 800cd8e:	bf00      	nop
 800cd90:	20001784 	.word	0x20001784

0800cd94 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b086      	sub	sp, #24
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	60f8      	str	r0, [r7, #12]
 800cd9c:	60b9      	str	r1, [r7, #8]
 800cd9e:	607a      	str	r2, [r7, #4]
 800cda0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cda2:	2300      	movs	r3, #0
 800cda4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	68ba      	ldr	r2, [r7, #8]
 800cdaa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	68fa      	ldr	r2, [r7, #12]
 800cdb0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cdb2:	68ba      	ldr	r2, [r7, #8]
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	429a      	cmp	r2, r3
 800cdb8:	d812      	bhi.n	800cde0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdba:	687a      	ldr	r2, [r7, #4]
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	1ad2      	subs	r2, r2, r3
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	699b      	ldr	r3, [r3, #24]
 800cdc4:	429a      	cmp	r2, r3
 800cdc6:	d302      	bcc.n	800cdce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cdc8:	2301      	movs	r3, #1
 800cdca:	617b      	str	r3, [r7, #20]
 800cdcc:	e01b      	b.n	800ce06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cdce:	4b10      	ldr	r3, [pc, #64]	; (800ce10 <prvInsertTimerInActiveList+0x7c>)
 800cdd0:	681a      	ldr	r2, [r3, #0]
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	3304      	adds	r3, #4
 800cdd6:	4619      	mov	r1, r3
 800cdd8:	4610      	mov	r0, r2
 800cdda:	f7fd ff10 	bl	800abfe <vListInsert>
 800cdde:	e012      	b.n	800ce06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cde0:	687a      	ldr	r2, [r7, #4]
 800cde2:	683b      	ldr	r3, [r7, #0]
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d206      	bcs.n	800cdf6 <prvInsertTimerInActiveList+0x62>
 800cde8:	68ba      	ldr	r2, [r7, #8]
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	429a      	cmp	r2, r3
 800cdee:	d302      	bcc.n	800cdf6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cdf0:	2301      	movs	r3, #1
 800cdf2:	617b      	str	r3, [r7, #20]
 800cdf4:	e007      	b.n	800ce06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cdf6:	4b07      	ldr	r3, [pc, #28]	; (800ce14 <prvInsertTimerInActiveList+0x80>)
 800cdf8:	681a      	ldr	r2, [r3, #0]
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	3304      	adds	r3, #4
 800cdfe:	4619      	mov	r1, r3
 800ce00:	4610      	mov	r0, r2
 800ce02:	f7fd fefc 	bl	800abfe <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ce06:	697b      	ldr	r3, [r7, #20]
}
 800ce08:	4618      	mov	r0, r3
 800ce0a:	3718      	adds	r7, #24
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	bd80      	pop	{r7, pc}
 800ce10:	20001778 	.word	0x20001778
 800ce14:	20001774 	.word	0x20001774

0800ce18 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b08e      	sub	sp, #56	; 0x38
 800ce1c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ce1e:	e0d0      	b.n	800cfc2 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	da1a      	bge.n	800ce5c <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ce26:	1d3b      	adds	r3, r7, #4
 800ce28:	3304      	adds	r3, #4
 800ce2a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ce2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d10c      	bne.n	800ce4c <prvProcessReceivedCommands+0x34>
	__asm volatile
 800ce32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce36:	b672      	cpsid	i
 800ce38:	f383 8811 	msr	BASEPRI, r3
 800ce3c:	f3bf 8f6f 	isb	sy
 800ce40:	f3bf 8f4f 	dsb	sy
 800ce44:	b662      	cpsie	i
 800ce46:	61fb      	str	r3, [r7, #28]
}
 800ce48:	bf00      	nop
 800ce4a:	e7fe      	b.n	800ce4a <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ce4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce52:	6850      	ldr	r0, [r2, #4]
 800ce54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce56:	6892      	ldr	r2, [r2, #8]
 800ce58:	4611      	mov	r1, r2
 800ce5a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	f2c0 80ae 	blt.w	800cfc0 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ce68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce6a:	695b      	ldr	r3, [r3, #20]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d004      	beq.n	800ce7a <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ce70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce72:	3304      	adds	r3, #4
 800ce74:	4618      	mov	r0, r3
 800ce76:	f7fd fefb 	bl	800ac70 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ce7a:	463b      	mov	r3, r7
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	f7ff ff69 	bl	800cd54 <prvSampleTimeNow>
 800ce82:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2b09      	cmp	r3, #9
 800ce88:	f200 809b 	bhi.w	800cfc2 <prvProcessReceivedCommands+0x1aa>
 800ce8c:	a201      	add	r2, pc, #4	; (adr r2, 800ce94 <prvProcessReceivedCommands+0x7c>)
 800ce8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce92:	bf00      	nop
 800ce94:	0800cebd 	.word	0x0800cebd
 800ce98:	0800cebd 	.word	0x0800cebd
 800ce9c:	0800cebd 	.word	0x0800cebd
 800cea0:	0800cf35 	.word	0x0800cf35
 800cea4:	0800cf49 	.word	0x0800cf49
 800cea8:	0800cf97 	.word	0x0800cf97
 800ceac:	0800cebd 	.word	0x0800cebd
 800ceb0:	0800cebd 	.word	0x0800cebd
 800ceb4:	0800cf35 	.word	0x0800cf35
 800ceb8:	0800cf49 	.word	0x0800cf49
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cebe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cec2:	f043 0301 	orr.w	r3, r3, #1
 800cec6:	b2da      	uxtb	r2, r3
 800cec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cece:	68ba      	ldr	r2, [r7, #8]
 800ced0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ced2:	699b      	ldr	r3, [r3, #24]
 800ced4:	18d1      	adds	r1, r2, r3
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ceda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cedc:	f7ff ff5a 	bl	800cd94 <prvInsertTimerInActiveList>
 800cee0:	4603      	mov	r3, r0
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d06d      	beq.n	800cfc2 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cee8:	6a1b      	ldr	r3, [r3, #32]
 800ceea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ceec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ceee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cef0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cef4:	f003 0304 	and.w	r3, r3, #4
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d062      	beq.n	800cfc2 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cefc:	68ba      	ldr	r2, [r7, #8]
 800cefe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf00:	699b      	ldr	r3, [r3, #24]
 800cf02:	441a      	add	r2, r3
 800cf04:	2300      	movs	r3, #0
 800cf06:	9300      	str	r3, [sp, #0]
 800cf08:	2300      	movs	r3, #0
 800cf0a:	2100      	movs	r1, #0
 800cf0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf0e:	f7ff fdff 	bl	800cb10 <xTimerGenericCommand>
 800cf12:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cf14:	6a3b      	ldr	r3, [r7, #32]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d153      	bne.n	800cfc2 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800cf1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf1e:	b672      	cpsid	i
 800cf20:	f383 8811 	msr	BASEPRI, r3
 800cf24:	f3bf 8f6f 	isb	sy
 800cf28:	f3bf 8f4f 	dsb	sy
 800cf2c:	b662      	cpsie	i
 800cf2e:	61bb      	str	r3, [r7, #24]
}
 800cf30:	bf00      	nop
 800cf32:	e7fe      	b.n	800cf32 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf3a:	f023 0301 	bic.w	r3, r3, #1
 800cf3e:	b2da      	uxtb	r2, r3
 800cf40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800cf46:	e03c      	b.n	800cfc2 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cf48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf4e:	f043 0301 	orr.w	r3, r3, #1
 800cf52:	b2da      	uxtb	r2, r3
 800cf54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cf5a:	68ba      	ldr	r2, [r7, #8]
 800cf5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf5e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cf60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf62:	699b      	ldr	r3, [r3, #24]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d10c      	bne.n	800cf82 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800cf68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf6c:	b672      	cpsid	i
 800cf6e:	f383 8811 	msr	BASEPRI, r3
 800cf72:	f3bf 8f6f 	isb	sy
 800cf76:	f3bf 8f4f 	dsb	sy
 800cf7a:	b662      	cpsie	i
 800cf7c:	617b      	str	r3, [r7, #20]
}
 800cf7e:	bf00      	nop
 800cf80:	e7fe      	b.n	800cf80 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cf82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf84:	699a      	ldr	r2, [r3, #24]
 800cf86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf88:	18d1      	adds	r1, r2, r3
 800cf8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf90:	f7ff ff00 	bl	800cd94 <prvInsertTimerInActiveList>
					break;
 800cf94:	e015      	b.n	800cfc2 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cf96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf9c:	f003 0302 	and.w	r3, r3, #2
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d103      	bne.n	800cfac <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800cfa4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfa6:	f000 fbed 	bl	800d784 <vPortFree>
 800cfaa:	e00a      	b.n	800cfc2 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cfac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cfb2:	f023 0301 	bic.w	r3, r3, #1
 800cfb6:	b2da      	uxtb	r2, r3
 800cfb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cfbe:	e000      	b.n	800cfc2 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800cfc0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cfc2:	4b08      	ldr	r3, [pc, #32]	; (800cfe4 <prvProcessReceivedCommands+0x1cc>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	1d39      	adds	r1, r7, #4
 800cfc8:	2200      	movs	r2, #0
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f7fe f972 	bl	800b2b4 <xQueueReceive>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	f47f af24 	bne.w	800ce20 <prvProcessReceivedCommands+0x8>
	}
}
 800cfd8:	bf00      	nop
 800cfda:	bf00      	nop
 800cfdc:	3730      	adds	r7, #48	; 0x30
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	bd80      	pop	{r7, pc}
 800cfe2:	bf00      	nop
 800cfe4:	2000177c 	.word	0x2000177c

0800cfe8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b088      	sub	sp, #32
 800cfec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cfee:	e04a      	b.n	800d086 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cff0:	4b2e      	ldr	r3, [pc, #184]	; (800d0ac <prvSwitchTimerLists+0xc4>)
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	68db      	ldr	r3, [r3, #12]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cffa:	4b2c      	ldr	r3, [pc, #176]	; (800d0ac <prvSwitchTimerLists+0xc4>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	68db      	ldr	r3, [r3, #12]
 800d000:	68db      	ldr	r3, [r3, #12]
 800d002:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	3304      	adds	r3, #4
 800d008:	4618      	mov	r0, r3
 800d00a:	f7fd fe31 	bl	800ac70 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	6a1b      	ldr	r3, [r3, #32]
 800d012:	68f8      	ldr	r0, [r7, #12]
 800d014:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d01c:	f003 0304 	and.w	r3, r3, #4
 800d020:	2b00      	cmp	r3, #0
 800d022:	d030      	beq.n	800d086 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	699b      	ldr	r3, [r3, #24]
 800d028:	693a      	ldr	r2, [r7, #16]
 800d02a:	4413      	add	r3, r2
 800d02c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d02e:	68ba      	ldr	r2, [r7, #8]
 800d030:	693b      	ldr	r3, [r7, #16]
 800d032:	429a      	cmp	r2, r3
 800d034:	d90e      	bls.n	800d054 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	68ba      	ldr	r2, [r7, #8]
 800d03a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	68fa      	ldr	r2, [r7, #12]
 800d040:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d042:	4b1a      	ldr	r3, [pc, #104]	; (800d0ac <prvSwitchTimerLists+0xc4>)
 800d044:	681a      	ldr	r2, [r3, #0]
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	3304      	adds	r3, #4
 800d04a:	4619      	mov	r1, r3
 800d04c:	4610      	mov	r0, r2
 800d04e:	f7fd fdd6 	bl	800abfe <vListInsert>
 800d052:	e018      	b.n	800d086 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d054:	2300      	movs	r3, #0
 800d056:	9300      	str	r3, [sp, #0]
 800d058:	2300      	movs	r3, #0
 800d05a:	693a      	ldr	r2, [r7, #16]
 800d05c:	2100      	movs	r1, #0
 800d05e:	68f8      	ldr	r0, [r7, #12]
 800d060:	f7ff fd56 	bl	800cb10 <xTimerGenericCommand>
 800d064:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d10c      	bne.n	800d086 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800d06c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d070:	b672      	cpsid	i
 800d072:	f383 8811 	msr	BASEPRI, r3
 800d076:	f3bf 8f6f 	isb	sy
 800d07a:	f3bf 8f4f 	dsb	sy
 800d07e:	b662      	cpsie	i
 800d080:	603b      	str	r3, [r7, #0]
}
 800d082:	bf00      	nop
 800d084:	e7fe      	b.n	800d084 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d086:	4b09      	ldr	r3, [pc, #36]	; (800d0ac <prvSwitchTimerLists+0xc4>)
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d1af      	bne.n	800cff0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d090:	4b06      	ldr	r3, [pc, #24]	; (800d0ac <prvSwitchTimerLists+0xc4>)
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d096:	4b06      	ldr	r3, [pc, #24]	; (800d0b0 <prvSwitchTimerLists+0xc8>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	4a04      	ldr	r2, [pc, #16]	; (800d0ac <prvSwitchTimerLists+0xc4>)
 800d09c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d09e:	4a04      	ldr	r2, [pc, #16]	; (800d0b0 <prvSwitchTimerLists+0xc8>)
 800d0a0:	697b      	ldr	r3, [r7, #20]
 800d0a2:	6013      	str	r3, [r2, #0]
}
 800d0a4:	bf00      	nop
 800d0a6:	3718      	adds	r7, #24
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}
 800d0ac:	20001774 	.word	0x20001774
 800d0b0:	20001778 	.word	0x20001778

0800d0b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b082      	sub	sp, #8
 800d0b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d0ba:	f000 f967 	bl	800d38c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d0be:	4b15      	ldr	r3, [pc, #84]	; (800d114 <prvCheckForValidListAndQueue+0x60>)
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d120      	bne.n	800d108 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d0c6:	4814      	ldr	r0, [pc, #80]	; (800d118 <prvCheckForValidListAndQueue+0x64>)
 800d0c8:	f7fd fd48 	bl	800ab5c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d0cc:	4813      	ldr	r0, [pc, #76]	; (800d11c <prvCheckForValidListAndQueue+0x68>)
 800d0ce:	f7fd fd45 	bl	800ab5c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d0d2:	4b13      	ldr	r3, [pc, #76]	; (800d120 <prvCheckForValidListAndQueue+0x6c>)
 800d0d4:	4a10      	ldr	r2, [pc, #64]	; (800d118 <prvCheckForValidListAndQueue+0x64>)
 800d0d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d0d8:	4b12      	ldr	r3, [pc, #72]	; (800d124 <prvCheckForValidListAndQueue+0x70>)
 800d0da:	4a10      	ldr	r2, [pc, #64]	; (800d11c <prvCheckForValidListAndQueue+0x68>)
 800d0dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d0de:	2300      	movs	r3, #0
 800d0e0:	9300      	str	r3, [sp, #0]
 800d0e2:	4b11      	ldr	r3, [pc, #68]	; (800d128 <prvCheckForValidListAndQueue+0x74>)
 800d0e4:	4a11      	ldr	r2, [pc, #68]	; (800d12c <prvCheckForValidListAndQueue+0x78>)
 800d0e6:	2110      	movs	r1, #16
 800d0e8:	200a      	movs	r0, #10
 800d0ea:	f7fd fe55 	bl	800ad98 <xQueueGenericCreateStatic>
 800d0ee:	4603      	mov	r3, r0
 800d0f0:	4a08      	ldr	r2, [pc, #32]	; (800d114 <prvCheckForValidListAndQueue+0x60>)
 800d0f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d0f4:	4b07      	ldr	r3, [pc, #28]	; (800d114 <prvCheckForValidListAndQueue+0x60>)
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d005      	beq.n	800d108 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d0fc:	4b05      	ldr	r3, [pc, #20]	; (800d114 <prvCheckForValidListAndQueue+0x60>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	490b      	ldr	r1, [pc, #44]	; (800d130 <prvCheckForValidListAndQueue+0x7c>)
 800d102:	4618      	mov	r0, r3
 800d104:	f7fe fb52 	bl	800b7ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d108:	f000 f974 	bl	800d3f4 <vPortExitCritical>
}
 800d10c:	bf00      	nop
 800d10e:	46bd      	mov	sp, r7
 800d110:	bd80      	pop	{r7, pc}
 800d112:	bf00      	nop
 800d114:	2000177c 	.word	0x2000177c
 800d118:	2000174c 	.word	0x2000174c
 800d11c:	20001760 	.word	0x20001760
 800d120:	20001774 	.word	0x20001774
 800d124:	20001778 	.word	0x20001778
 800d128:	20001828 	.word	0x20001828
 800d12c:	20001788 	.word	0x20001788
 800d130:	0800e3c8 	.word	0x0800e3c8

0800d134 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b086      	sub	sp, #24
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d10c      	bne.n	800d160 <pvTimerGetTimerID+0x2c>
	__asm volatile
 800d146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d14a:	b672      	cpsid	i
 800d14c:	f383 8811 	msr	BASEPRI, r3
 800d150:	f3bf 8f6f 	isb	sy
 800d154:	f3bf 8f4f 	dsb	sy
 800d158:	b662      	cpsie	i
 800d15a:	60fb      	str	r3, [r7, #12]
}
 800d15c:	bf00      	nop
 800d15e:	e7fe      	b.n	800d15e <pvTimerGetTimerID+0x2a>

	taskENTER_CRITICAL();
 800d160:	f000 f914 	bl	800d38c <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800d164:	697b      	ldr	r3, [r7, #20]
 800d166:	69db      	ldr	r3, [r3, #28]
 800d168:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800d16a:	f000 f943 	bl	800d3f4 <vPortExitCritical>

	return pvReturn;
 800d16e:	693b      	ldr	r3, [r7, #16]
}
 800d170:	4618      	mov	r0, r3
 800d172:	3718      	adds	r7, #24
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}

0800d178 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d178:	b480      	push	{r7}
 800d17a:	b085      	sub	sp, #20
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	60f8      	str	r0, [r7, #12]
 800d180:	60b9      	str	r1, [r7, #8]
 800d182:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	3b04      	subs	r3, #4
 800d188:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d190:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	3b04      	subs	r3, #4
 800d196:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d198:	68bb      	ldr	r3, [r7, #8]
 800d19a:	f023 0201 	bic.w	r2, r3, #1
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	3b04      	subs	r3, #4
 800d1a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d1a8:	4a0c      	ldr	r2, [pc, #48]	; (800d1dc <pxPortInitialiseStack+0x64>)
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	3b14      	subs	r3, #20
 800d1b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d1b4:	687a      	ldr	r2, [r7, #4]
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	3b04      	subs	r3, #4
 800d1be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	f06f 0202 	mvn.w	r2, #2
 800d1c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	3b20      	subs	r3, #32
 800d1cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
}
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	3714      	adds	r7, #20
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1da:	4770      	bx	lr
 800d1dc:	0800d1e1 	.word	0x0800d1e1

0800d1e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d1e0:	b480      	push	{r7}
 800d1e2:	b085      	sub	sp, #20
 800d1e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d1ea:	4b14      	ldr	r3, [pc, #80]	; (800d23c <prvTaskExitError+0x5c>)
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d1f2:	d00c      	beq.n	800d20e <prvTaskExitError+0x2e>
	__asm volatile
 800d1f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1f8:	b672      	cpsid	i
 800d1fa:	f383 8811 	msr	BASEPRI, r3
 800d1fe:	f3bf 8f6f 	isb	sy
 800d202:	f3bf 8f4f 	dsb	sy
 800d206:	b662      	cpsie	i
 800d208:	60fb      	str	r3, [r7, #12]
}
 800d20a:	bf00      	nop
 800d20c:	e7fe      	b.n	800d20c <prvTaskExitError+0x2c>
	__asm volatile
 800d20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d212:	b672      	cpsid	i
 800d214:	f383 8811 	msr	BASEPRI, r3
 800d218:	f3bf 8f6f 	isb	sy
 800d21c:	f3bf 8f4f 	dsb	sy
 800d220:	b662      	cpsie	i
 800d222:	60bb      	str	r3, [r7, #8]
}
 800d224:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d226:	bf00      	nop
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d0fc      	beq.n	800d228 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d22e:	bf00      	nop
 800d230:	bf00      	nop
 800d232:	3714      	adds	r7, #20
 800d234:	46bd      	mov	sp, r7
 800d236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23a:	4770      	bx	lr
 800d23c:	2000004c 	.word	0x2000004c

0800d240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d240:	4b07      	ldr	r3, [pc, #28]	; (800d260 <pxCurrentTCBConst2>)
 800d242:	6819      	ldr	r1, [r3, #0]
 800d244:	6808      	ldr	r0, [r1, #0]
 800d246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d24a:	f380 8809 	msr	PSP, r0
 800d24e:	f3bf 8f6f 	isb	sy
 800d252:	f04f 0000 	mov.w	r0, #0
 800d256:	f380 8811 	msr	BASEPRI, r0
 800d25a:	4770      	bx	lr
 800d25c:	f3af 8000 	nop.w

0800d260 <pxCurrentTCBConst2>:
 800d260:	2000124c 	.word	0x2000124c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d264:	bf00      	nop
 800d266:	bf00      	nop

0800d268 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d268:	4808      	ldr	r0, [pc, #32]	; (800d28c <prvPortStartFirstTask+0x24>)
 800d26a:	6800      	ldr	r0, [r0, #0]
 800d26c:	6800      	ldr	r0, [r0, #0]
 800d26e:	f380 8808 	msr	MSP, r0
 800d272:	f04f 0000 	mov.w	r0, #0
 800d276:	f380 8814 	msr	CONTROL, r0
 800d27a:	b662      	cpsie	i
 800d27c:	b661      	cpsie	f
 800d27e:	f3bf 8f4f 	dsb	sy
 800d282:	f3bf 8f6f 	isb	sy
 800d286:	df00      	svc	0
 800d288:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d28a:	bf00      	nop
 800d28c:	e000ed08 	.word	0xe000ed08

0800d290 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b084      	sub	sp, #16
 800d294:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d296:	4b37      	ldr	r3, [pc, #220]	; (800d374 <xPortStartScheduler+0xe4>)
 800d298:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	781b      	ldrb	r3, [r3, #0]
 800d29e:	b2db      	uxtb	r3, r3
 800d2a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	22ff      	movs	r2, #255	; 0xff
 800d2a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	b2db      	uxtb	r3, r3
 800d2ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d2b0:	78fb      	ldrb	r3, [r7, #3]
 800d2b2:	b2db      	uxtb	r3, r3
 800d2b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d2b8:	b2da      	uxtb	r2, r3
 800d2ba:	4b2f      	ldr	r3, [pc, #188]	; (800d378 <xPortStartScheduler+0xe8>)
 800d2bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d2be:	4b2f      	ldr	r3, [pc, #188]	; (800d37c <xPortStartScheduler+0xec>)
 800d2c0:	2207      	movs	r2, #7
 800d2c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d2c4:	e009      	b.n	800d2da <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d2c6:	4b2d      	ldr	r3, [pc, #180]	; (800d37c <xPortStartScheduler+0xec>)
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	3b01      	subs	r3, #1
 800d2cc:	4a2b      	ldr	r2, [pc, #172]	; (800d37c <xPortStartScheduler+0xec>)
 800d2ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d2d0:	78fb      	ldrb	r3, [r7, #3]
 800d2d2:	b2db      	uxtb	r3, r3
 800d2d4:	005b      	lsls	r3, r3, #1
 800d2d6:	b2db      	uxtb	r3, r3
 800d2d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d2da:	78fb      	ldrb	r3, [r7, #3]
 800d2dc:	b2db      	uxtb	r3, r3
 800d2de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2e2:	2b80      	cmp	r3, #128	; 0x80
 800d2e4:	d0ef      	beq.n	800d2c6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d2e6:	4b25      	ldr	r3, [pc, #148]	; (800d37c <xPortStartScheduler+0xec>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	f1c3 0307 	rsb	r3, r3, #7
 800d2ee:	2b04      	cmp	r3, #4
 800d2f0:	d00c      	beq.n	800d30c <xPortStartScheduler+0x7c>
	__asm volatile
 800d2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2f6:	b672      	cpsid	i
 800d2f8:	f383 8811 	msr	BASEPRI, r3
 800d2fc:	f3bf 8f6f 	isb	sy
 800d300:	f3bf 8f4f 	dsb	sy
 800d304:	b662      	cpsie	i
 800d306:	60bb      	str	r3, [r7, #8]
}
 800d308:	bf00      	nop
 800d30a:	e7fe      	b.n	800d30a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d30c:	4b1b      	ldr	r3, [pc, #108]	; (800d37c <xPortStartScheduler+0xec>)
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	021b      	lsls	r3, r3, #8
 800d312:	4a1a      	ldr	r2, [pc, #104]	; (800d37c <xPortStartScheduler+0xec>)
 800d314:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d316:	4b19      	ldr	r3, [pc, #100]	; (800d37c <xPortStartScheduler+0xec>)
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d31e:	4a17      	ldr	r2, [pc, #92]	; (800d37c <xPortStartScheduler+0xec>)
 800d320:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	b2da      	uxtb	r2, r3
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d32a:	4b15      	ldr	r3, [pc, #84]	; (800d380 <xPortStartScheduler+0xf0>)
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	4a14      	ldr	r2, [pc, #80]	; (800d380 <xPortStartScheduler+0xf0>)
 800d330:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d334:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d336:	4b12      	ldr	r3, [pc, #72]	; (800d380 <xPortStartScheduler+0xf0>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	4a11      	ldr	r2, [pc, #68]	; (800d380 <xPortStartScheduler+0xf0>)
 800d33c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d340:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d342:	f000 f8dd 	bl	800d500 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d346:	4b0f      	ldr	r3, [pc, #60]	; (800d384 <xPortStartScheduler+0xf4>)
 800d348:	2200      	movs	r2, #0
 800d34a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d34c:	f000 f8fc 	bl	800d548 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d350:	4b0d      	ldr	r3, [pc, #52]	; (800d388 <xPortStartScheduler+0xf8>)
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4a0c      	ldr	r2, [pc, #48]	; (800d388 <xPortStartScheduler+0xf8>)
 800d356:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d35a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d35c:	f7ff ff84 	bl	800d268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d360:	f7fe ff30 	bl	800c1c4 <vTaskSwitchContext>
	prvTaskExitError();
 800d364:	f7ff ff3c 	bl	800d1e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d368:	2300      	movs	r3, #0
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	3710      	adds	r7, #16
 800d36e:	46bd      	mov	sp, r7
 800d370:	bd80      	pop	{r7, pc}
 800d372:	bf00      	nop
 800d374:	e000e400 	.word	0xe000e400
 800d378:	20001878 	.word	0x20001878
 800d37c:	2000187c 	.word	0x2000187c
 800d380:	e000ed20 	.word	0xe000ed20
 800d384:	2000004c 	.word	0x2000004c
 800d388:	e000ef34 	.word	0xe000ef34

0800d38c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d38c:	b480      	push	{r7}
 800d38e:	b083      	sub	sp, #12
 800d390:	af00      	add	r7, sp, #0
	__asm volatile
 800d392:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d396:	b672      	cpsid	i
 800d398:	f383 8811 	msr	BASEPRI, r3
 800d39c:	f3bf 8f6f 	isb	sy
 800d3a0:	f3bf 8f4f 	dsb	sy
 800d3a4:	b662      	cpsie	i
 800d3a6:	607b      	str	r3, [r7, #4]
}
 800d3a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d3aa:	4b10      	ldr	r3, [pc, #64]	; (800d3ec <vPortEnterCritical+0x60>)
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	4a0e      	ldr	r2, [pc, #56]	; (800d3ec <vPortEnterCritical+0x60>)
 800d3b2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d3b4:	4b0d      	ldr	r3, [pc, #52]	; (800d3ec <vPortEnterCritical+0x60>)
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	2b01      	cmp	r3, #1
 800d3ba:	d111      	bne.n	800d3e0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d3bc:	4b0c      	ldr	r3, [pc, #48]	; (800d3f0 <vPortEnterCritical+0x64>)
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	b2db      	uxtb	r3, r3
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d00c      	beq.n	800d3e0 <vPortEnterCritical+0x54>
	__asm volatile
 800d3c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3ca:	b672      	cpsid	i
 800d3cc:	f383 8811 	msr	BASEPRI, r3
 800d3d0:	f3bf 8f6f 	isb	sy
 800d3d4:	f3bf 8f4f 	dsb	sy
 800d3d8:	b662      	cpsie	i
 800d3da:	603b      	str	r3, [r7, #0]
}
 800d3dc:	bf00      	nop
 800d3de:	e7fe      	b.n	800d3de <vPortEnterCritical+0x52>
	}
}
 800d3e0:	bf00      	nop
 800d3e2:	370c      	adds	r7, #12
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ea:	4770      	bx	lr
 800d3ec:	2000004c 	.word	0x2000004c
 800d3f0:	e000ed04 	.word	0xe000ed04

0800d3f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	b083      	sub	sp, #12
 800d3f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d3fa:	4b13      	ldr	r3, [pc, #76]	; (800d448 <vPortExitCritical+0x54>)
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d10c      	bne.n	800d41c <vPortExitCritical+0x28>
	__asm volatile
 800d402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d406:	b672      	cpsid	i
 800d408:	f383 8811 	msr	BASEPRI, r3
 800d40c:	f3bf 8f6f 	isb	sy
 800d410:	f3bf 8f4f 	dsb	sy
 800d414:	b662      	cpsie	i
 800d416:	607b      	str	r3, [r7, #4]
}
 800d418:	bf00      	nop
 800d41a:	e7fe      	b.n	800d41a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800d41c:	4b0a      	ldr	r3, [pc, #40]	; (800d448 <vPortExitCritical+0x54>)
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	3b01      	subs	r3, #1
 800d422:	4a09      	ldr	r2, [pc, #36]	; (800d448 <vPortExitCritical+0x54>)
 800d424:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d426:	4b08      	ldr	r3, [pc, #32]	; (800d448 <vPortExitCritical+0x54>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d105      	bne.n	800d43a <vPortExitCritical+0x46>
 800d42e:	2300      	movs	r3, #0
 800d430:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	f383 8811 	msr	BASEPRI, r3
}
 800d438:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d43a:	bf00      	nop
 800d43c:	370c      	adds	r7, #12
 800d43e:	46bd      	mov	sp, r7
 800d440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d444:	4770      	bx	lr
 800d446:	bf00      	nop
 800d448:	2000004c 	.word	0x2000004c
 800d44c:	00000000 	.word	0x00000000

0800d450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d450:	f3ef 8009 	mrs	r0, PSP
 800d454:	f3bf 8f6f 	isb	sy
 800d458:	4b15      	ldr	r3, [pc, #84]	; (800d4b0 <pxCurrentTCBConst>)
 800d45a:	681a      	ldr	r2, [r3, #0]
 800d45c:	f01e 0f10 	tst.w	lr, #16
 800d460:	bf08      	it	eq
 800d462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d46a:	6010      	str	r0, [r2, #0]
 800d46c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d470:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d474:	b672      	cpsid	i
 800d476:	f380 8811 	msr	BASEPRI, r0
 800d47a:	f3bf 8f4f 	dsb	sy
 800d47e:	f3bf 8f6f 	isb	sy
 800d482:	b662      	cpsie	i
 800d484:	f7fe fe9e 	bl	800c1c4 <vTaskSwitchContext>
 800d488:	f04f 0000 	mov.w	r0, #0
 800d48c:	f380 8811 	msr	BASEPRI, r0
 800d490:	bc09      	pop	{r0, r3}
 800d492:	6819      	ldr	r1, [r3, #0]
 800d494:	6808      	ldr	r0, [r1, #0]
 800d496:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d49a:	f01e 0f10 	tst.w	lr, #16
 800d49e:	bf08      	it	eq
 800d4a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d4a4:	f380 8809 	msr	PSP, r0
 800d4a8:	f3bf 8f6f 	isb	sy
 800d4ac:	4770      	bx	lr
 800d4ae:	bf00      	nop

0800d4b0 <pxCurrentTCBConst>:
 800d4b0:	2000124c 	.word	0x2000124c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d4b4:	bf00      	nop
 800d4b6:	bf00      	nop

0800d4b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b082      	sub	sp, #8
 800d4bc:	af00      	add	r7, sp, #0
	__asm volatile
 800d4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4c2:	b672      	cpsid	i
 800d4c4:	f383 8811 	msr	BASEPRI, r3
 800d4c8:	f3bf 8f6f 	isb	sy
 800d4cc:	f3bf 8f4f 	dsb	sy
 800d4d0:	b662      	cpsie	i
 800d4d2:	607b      	str	r3, [r7, #4]
}
 800d4d4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d4d6:	f7fe fdb9 	bl	800c04c <xTaskIncrementTick>
 800d4da:	4603      	mov	r3, r0
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d003      	beq.n	800d4e8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d4e0:	4b06      	ldr	r3, [pc, #24]	; (800d4fc <SysTick_Handler+0x44>)
 800d4e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4e6:	601a      	str	r2, [r3, #0]
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	f383 8811 	msr	BASEPRI, r3
}
 800d4f2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d4f4:	bf00      	nop
 800d4f6:	3708      	adds	r7, #8
 800d4f8:	46bd      	mov	sp, r7
 800d4fa:	bd80      	pop	{r7, pc}
 800d4fc:	e000ed04 	.word	0xe000ed04

0800d500 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d500:	b480      	push	{r7}
 800d502:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d504:	4b0b      	ldr	r3, [pc, #44]	; (800d534 <vPortSetupTimerInterrupt+0x34>)
 800d506:	2200      	movs	r2, #0
 800d508:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d50a:	4b0b      	ldr	r3, [pc, #44]	; (800d538 <vPortSetupTimerInterrupt+0x38>)
 800d50c:	2200      	movs	r2, #0
 800d50e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d510:	4b0a      	ldr	r3, [pc, #40]	; (800d53c <vPortSetupTimerInterrupt+0x3c>)
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	4a0a      	ldr	r2, [pc, #40]	; (800d540 <vPortSetupTimerInterrupt+0x40>)
 800d516:	fba2 2303 	umull	r2, r3, r2, r3
 800d51a:	099b      	lsrs	r3, r3, #6
 800d51c:	4a09      	ldr	r2, [pc, #36]	; (800d544 <vPortSetupTimerInterrupt+0x44>)
 800d51e:	3b01      	subs	r3, #1
 800d520:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d522:	4b04      	ldr	r3, [pc, #16]	; (800d534 <vPortSetupTimerInterrupt+0x34>)
 800d524:	2207      	movs	r2, #7
 800d526:	601a      	str	r2, [r3, #0]
}
 800d528:	bf00      	nop
 800d52a:	46bd      	mov	sp, r7
 800d52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d530:	4770      	bx	lr
 800d532:	bf00      	nop
 800d534:	e000e010 	.word	0xe000e010
 800d538:	e000e018 	.word	0xe000e018
 800d53c:	20000004 	.word	0x20000004
 800d540:	10624dd3 	.word	0x10624dd3
 800d544:	e000e014 	.word	0xe000e014

0800d548 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d548:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d558 <vPortEnableVFP+0x10>
 800d54c:	6801      	ldr	r1, [r0, #0]
 800d54e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d552:	6001      	str	r1, [r0, #0]
 800d554:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d556:	bf00      	nop
 800d558:	e000ed88 	.word	0xe000ed88

0800d55c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d55c:	b480      	push	{r7}
 800d55e:	b085      	sub	sp, #20
 800d560:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d562:	f3ef 8305 	mrs	r3, IPSR
 800d566:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	2b0f      	cmp	r3, #15
 800d56c:	d916      	bls.n	800d59c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d56e:	4a19      	ldr	r2, [pc, #100]	; (800d5d4 <vPortValidateInterruptPriority+0x78>)
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	4413      	add	r3, r2
 800d574:	781b      	ldrb	r3, [r3, #0]
 800d576:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d578:	4b17      	ldr	r3, [pc, #92]	; (800d5d8 <vPortValidateInterruptPriority+0x7c>)
 800d57a:	781b      	ldrb	r3, [r3, #0]
 800d57c:	7afa      	ldrb	r2, [r7, #11]
 800d57e:	429a      	cmp	r2, r3
 800d580:	d20c      	bcs.n	800d59c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800d582:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d586:	b672      	cpsid	i
 800d588:	f383 8811 	msr	BASEPRI, r3
 800d58c:	f3bf 8f6f 	isb	sy
 800d590:	f3bf 8f4f 	dsb	sy
 800d594:	b662      	cpsie	i
 800d596:	607b      	str	r3, [r7, #4]
}
 800d598:	bf00      	nop
 800d59a:	e7fe      	b.n	800d59a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d59c:	4b0f      	ldr	r3, [pc, #60]	; (800d5dc <vPortValidateInterruptPriority+0x80>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d5a4:	4b0e      	ldr	r3, [pc, #56]	; (800d5e0 <vPortValidateInterruptPriority+0x84>)
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	429a      	cmp	r2, r3
 800d5aa:	d90c      	bls.n	800d5c6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800d5ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b0:	b672      	cpsid	i
 800d5b2:	f383 8811 	msr	BASEPRI, r3
 800d5b6:	f3bf 8f6f 	isb	sy
 800d5ba:	f3bf 8f4f 	dsb	sy
 800d5be:	b662      	cpsie	i
 800d5c0:	603b      	str	r3, [r7, #0]
}
 800d5c2:	bf00      	nop
 800d5c4:	e7fe      	b.n	800d5c4 <vPortValidateInterruptPriority+0x68>
	}
 800d5c6:	bf00      	nop
 800d5c8:	3714      	adds	r7, #20
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d0:	4770      	bx	lr
 800d5d2:	bf00      	nop
 800d5d4:	e000e3f0 	.word	0xe000e3f0
 800d5d8:	20001878 	.word	0x20001878
 800d5dc:	e000ed0c 	.word	0xe000ed0c
 800d5e0:	2000187c 	.word	0x2000187c

0800d5e4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b08a      	sub	sp, #40	; 0x28
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d5f0:	f7fe fc62 	bl	800beb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d5f4:	4b5e      	ldr	r3, [pc, #376]	; (800d770 <pvPortMalloc+0x18c>)
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d101      	bne.n	800d600 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d5fc:	f000 f920 	bl	800d840 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d600:	4b5c      	ldr	r3, [pc, #368]	; (800d774 <pvPortMalloc+0x190>)
 800d602:	681a      	ldr	r2, [r3, #0]
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	4013      	ands	r3, r2
 800d608:	2b00      	cmp	r3, #0
 800d60a:	f040 8092 	bne.w	800d732 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d01f      	beq.n	800d654 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800d614:	2208      	movs	r2, #8
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	4413      	add	r3, r2
 800d61a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	f003 0307 	and.w	r3, r3, #7
 800d622:	2b00      	cmp	r3, #0
 800d624:	d016      	beq.n	800d654 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	f023 0307 	bic.w	r3, r3, #7
 800d62c:	3308      	adds	r3, #8
 800d62e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	f003 0307 	and.w	r3, r3, #7
 800d636:	2b00      	cmp	r3, #0
 800d638:	d00c      	beq.n	800d654 <pvPortMalloc+0x70>
	__asm volatile
 800d63a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d63e:	b672      	cpsid	i
 800d640:	f383 8811 	msr	BASEPRI, r3
 800d644:	f3bf 8f6f 	isb	sy
 800d648:	f3bf 8f4f 	dsb	sy
 800d64c:	b662      	cpsie	i
 800d64e:	617b      	str	r3, [r7, #20]
}
 800d650:	bf00      	nop
 800d652:	e7fe      	b.n	800d652 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d06b      	beq.n	800d732 <pvPortMalloc+0x14e>
 800d65a:	4b47      	ldr	r3, [pc, #284]	; (800d778 <pvPortMalloc+0x194>)
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	687a      	ldr	r2, [r7, #4]
 800d660:	429a      	cmp	r2, r3
 800d662:	d866      	bhi.n	800d732 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d664:	4b45      	ldr	r3, [pc, #276]	; (800d77c <pvPortMalloc+0x198>)
 800d666:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d668:	4b44      	ldr	r3, [pc, #272]	; (800d77c <pvPortMalloc+0x198>)
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d66e:	e004      	b.n	800d67a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800d670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d672:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d67c:	685b      	ldr	r3, [r3, #4]
 800d67e:	687a      	ldr	r2, [r7, #4]
 800d680:	429a      	cmp	r2, r3
 800d682:	d903      	bls.n	800d68c <pvPortMalloc+0xa8>
 800d684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d1f1      	bne.n	800d670 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d68c:	4b38      	ldr	r3, [pc, #224]	; (800d770 <pvPortMalloc+0x18c>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d692:	429a      	cmp	r2, r3
 800d694:	d04d      	beq.n	800d732 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d696:	6a3b      	ldr	r3, [r7, #32]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	2208      	movs	r2, #8
 800d69c:	4413      	add	r3, r2
 800d69e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d6a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6a2:	681a      	ldr	r2, [r3, #0]
 800d6a4:	6a3b      	ldr	r3, [r7, #32]
 800d6a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6aa:	685a      	ldr	r2, [r3, #4]
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	1ad2      	subs	r2, r2, r3
 800d6b0:	2308      	movs	r3, #8
 800d6b2:	005b      	lsls	r3, r3, #1
 800d6b4:	429a      	cmp	r2, r3
 800d6b6:	d921      	bls.n	800d6fc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d6b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	4413      	add	r3, r2
 800d6be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d6c0:	69bb      	ldr	r3, [r7, #24]
 800d6c2:	f003 0307 	and.w	r3, r3, #7
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d00c      	beq.n	800d6e4 <pvPortMalloc+0x100>
	__asm volatile
 800d6ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ce:	b672      	cpsid	i
 800d6d0:	f383 8811 	msr	BASEPRI, r3
 800d6d4:	f3bf 8f6f 	isb	sy
 800d6d8:	f3bf 8f4f 	dsb	sy
 800d6dc:	b662      	cpsie	i
 800d6de:	613b      	str	r3, [r7, #16]
}
 800d6e0:	bf00      	nop
 800d6e2:	e7fe      	b.n	800d6e2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6e6:	685a      	ldr	r2, [r3, #4]
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	1ad2      	subs	r2, r2, r3
 800d6ec:	69bb      	ldr	r3, [r7, #24]
 800d6ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d6f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6f2:	687a      	ldr	r2, [r7, #4]
 800d6f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d6f6:	69b8      	ldr	r0, [r7, #24]
 800d6f8:	f000 f904 	bl	800d904 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d6fc:	4b1e      	ldr	r3, [pc, #120]	; (800d778 <pvPortMalloc+0x194>)
 800d6fe:	681a      	ldr	r2, [r3, #0]
 800d700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d702:	685b      	ldr	r3, [r3, #4]
 800d704:	1ad3      	subs	r3, r2, r3
 800d706:	4a1c      	ldr	r2, [pc, #112]	; (800d778 <pvPortMalloc+0x194>)
 800d708:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d70a:	4b1b      	ldr	r3, [pc, #108]	; (800d778 <pvPortMalloc+0x194>)
 800d70c:	681a      	ldr	r2, [r3, #0]
 800d70e:	4b1c      	ldr	r3, [pc, #112]	; (800d780 <pvPortMalloc+0x19c>)
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	429a      	cmp	r2, r3
 800d714:	d203      	bcs.n	800d71e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d716:	4b18      	ldr	r3, [pc, #96]	; (800d778 <pvPortMalloc+0x194>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	4a19      	ldr	r2, [pc, #100]	; (800d780 <pvPortMalloc+0x19c>)
 800d71c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d71e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d720:	685a      	ldr	r2, [r3, #4]
 800d722:	4b14      	ldr	r3, [pc, #80]	; (800d774 <pvPortMalloc+0x190>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	431a      	orrs	r2, r3
 800d728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d72a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d72c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d72e:	2200      	movs	r2, #0
 800d730:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d732:	f7fe fbcf 	bl	800bed4 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800d736:	69fb      	ldr	r3, [r7, #28]
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d101      	bne.n	800d740 <pvPortMalloc+0x15c>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800d73c:	f7f2 ff6c 	bl	8000618 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d740:	69fb      	ldr	r3, [r7, #28]
 800d742:	f003 0307 	and.w	r3, r3, #7
 800d746:	2b00      	cmp	r3, #0
 800d748:	d00c      	beq.n	800d764 <pvPortMalloc+0x180>
	__asm volatile
 800d74a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d74e:	b672      	cpsid	i
 800d750:	f383 8811 	msr	BASEPRI, r3
 800d754:	f3bf 8f6f 	isb	sy
 800d758:	f3bf 8f4f 	dsb	sy
 800d75c:	b662      	cpsie	i
 800d75e:	60fb      	str	r3, [r7, #12]
}
 800d760:	bf00      	nop
 800d762:	e7fe      	b.n	800d762 <pvPortMalloc+0x17e>
	return pvReturn;
 800d764:	69fb      	ldr	r3, [r7, #28]
}
 800d766:	4618      	mov	r0, r3
 800d768:	3728      	adds	r7, #40	; 0x28
 800d76a:	46bd      	mov	sp, r7
 800d76c:	bd80      	pop	{r7, pc}
 800d76e:	bf00      	nop
 800d770:	20009888 	.word	0x20009888
 800d774:	20009894 	.word	0x20009894
 800d778:	2000988c 	.word	0x2000988c
 800d77c:	20009880 	.word	0x20009880
 800d780:	20009890 	.word	0x20009890

0800d784 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b086      	sub	sp, #24
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d04c      	beq.n	800d830 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d796:	2308      	movs	r3, #8
 800d798:	425b      	negs	r3, r3
 800d79a:	697a      	ldr	r2, [r7, #20]
 800d79c:	4413      	add	r3, r2
 800d79e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d7a0:	697b      	ldr	r3, [r7, #20]
 800d7a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d7a4:	693b      	ldr	r3, [r7, #16]
 800d7a6:	685a      	ldr	r2, [r3, #4]
 800d7a8:	4b23      	ldr	r3, [pc, #140]	; (800d838 <vPortFree+0xb4>)
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	4013      	ands	r3, r2
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d10c      	bne.n	800d7cc <vPortFree+0x48>
	__asm volatile
 800d7b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7b6:	b672      	cpsid	i
 800d7b8:	f383 8811 	msr	BASEPRI, r3
 800d7bc:	f3bf 8f6f 	isb	sy
 800d7c0:	f3bf 8f4f 	dsb	sy
 800d7c4:	b662      	cpsie	i
 800d7c6:	60fb      	str	r3, [r7, #12]
}
 800d7c8:	bf00      	nop
 800d7ca:	e7fe      	b.n	800d7ca <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d00c      	beq.n	800d7ee <vPortFree+0x6a>
	__asm volatile
 800d7d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7d8:	b672      	cpsid	i
 800d7da:	f383 8811 	msr	BASEPRI, r3
 800d7de:	f3bf 8f6f 	isb	sy
 800d7e2:	f3bf 8f4f 	dsb	sy
 800d7e6:	b662      	cpsie	i
 800d7e8:	60bb      	str	r3, [r7, #8]
}
 800d7ea:	bf00      	nop
 800d7ec:	e7fe      	b.n	800d7ec <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d7ee:	693b      	ldr	r3, [r7, #16]
 800d7f0:	685a      	ldr	r2, [r3, #4]
 800d7f2:	4b11      	ldr	r3, [pc, #68]	; (800d838 <vPortFree+0xb4>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	4013      	ands	r3, r2
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d019      	beq.n	800d830 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d7fc:	693b      	ldr	r3, [r7, #16]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d115      	bne.n	800d830 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	685a      	ldr	r2, [r3, #4]
 800d808:	4b0b      	ldr	r3, [pc, #44]	; (800d838 <vPortFree+0xb4>)
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	43db      	mvns	r3, r3
 800d80e:	401a      	ands	r2, r3
 800d810:	693b      	ldr	r3, [r7, #16]
 800d812:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d814:	f7fe fb50 	bl	800beb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d818:	693b      	ldr	r3, [r7, #16]
 800d81a:	685a      	ldr	r2, [r3, #4]
 800d81c:	4b07      	ldr	r3, [pc, #28]	; (800d83c <vPortFree+0xb8>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4413      	add	r3, r2
 800d822:	4a06      	ldr	r2, [pc, #24]	; (800d83c <vPortFree+0xb8>)
 800d824:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d826:	6938      	ldr	r0, [r7, #16]
 800d828:	f000 f86c 	bl	800d904 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d82c:	f7fe fb52 	bl	800bed4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d830:	bf00      	nop
 800d832:	3718      	adds	r7, #24
 800d834:	46bd      	mov	sp, r7
 800d836:	bd80      	pop	{r7, pc}
 800d838:	20009894 	.word	0x20009894
 800d83c:	2000988c 	.word	0x2000988c

0800d840 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d840:	b480      	push	{r7}
 800d842:	b085      	sub	sp, #20
 800d844:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d846:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d84a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d84c:	4b27      	ldr	r3, [pc, #156]	; (800d8ec <prvHeapInit+0xac>)
 800d84e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	f003 0307 	and.w	r3, r3, #7
 800d856:	2b00      	cmp	r3, #0
 800d858:	d00c      	beq.n	800d874 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	3307      	adds	r3, #7
 800d85e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	f023 0307 	bic.w	r3, r3, #7
 800d866:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d868:	68ba      	ldr	r2, [r7, #8]
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	1ad3      	subs	r3, r2, r3
 800d86e:	4a1f      	ldr	r2, [pc, #124]	; (800d8ec <prvHeapInit+0xac>)
 800d870:	4413      	add	r3, r2
 800d872:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d878:	4a1d      	ldr	r2, [pc, #116]	; (800d8f0 <prvHeapInit+0xb0>)
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d87e:	4b1c      	ldr	r3, [pc, #112]	; (800d8f0 <prvHeapInit+0xb0>)
 800d880:	2200      	movs	r2, #0
 800d882:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	68ba      	ldr	r2, [r7, #8]
 800d888:	4413      	add	r3, r2
 800d88a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d88c:	2208      	movs	r2, #8
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	1a9b      	subs	r3, r3, r2
 800d892:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	f023 0307 	bic.w	r3, r3, #7
 800d89a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	4a15      	ldr	r2, [pc, #84]	; (800d8f4 <prvHeapInit+0xb4>)
 800d8a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d8a2:	4b14      	ldr	r3, [pc, #80]	; (800d8f4 <prvHeapInit+0xb4>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d8aa:	4b12      	ldr	r3, [pc, #72]	; (800d8f4 <prvHeapInit+0xb4>)
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	68fa      	ldr	r2, [r7, #12]
 800d8ba:	1ad2      	subs	r2, r2, r3
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d8c0:	4b0c      	ldr	r3, [pc, #48]	; (800d8f4 <prvHeapInit+0xb4>)
 800d8c2:	681a      	ldr	r2, [r3, #0]
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	685b      	ldr	r3, [r3, #4]
 800d8cc:	4a0a      	ldr	r2, [pc, #40]	; (800d8f8 <prvHeapInit+0xb8>)
 800d8ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d8d0:	683b      	ldr	r3, [r7, #0]
 800d8d2:	685b      	ldr	r3, [r3, #4]
 800d8d4:	4a09      	ldr	r2, [pc, #36]	; (800d8fc <prvHeapInit+0xbc>)
 800d8d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d8d8:	4b09      	ldr	r3, [pc, #36]	; (800d900 <prvHeapInit+0xc0>)
 800d8da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d8de:	601a      	str	r2, [r3, #0]
}
 800d8e0:	bf00      	nop
 800d8e2:	3714      	adds	r7, #20
 800d8e4:	46bd      	mov	sp, r7
 800d8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ea:	4770      	bx	lr
 800d8ec:	20001880 	.word	0x20001880
 800d8f0:	20009880 	.word	0x20009880
 800d8f4:	20009888 	.word	0x20009888
 800d8f8:	20009890 	.word	0x20009890
 800d8fc:	2000988c 	.word	0x2000988c
 800d900:	20009894 	.word	0x20009894

0800d904 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d904:	b480      	push	{r7}
 800d906:	b085      	sub	sp, #20
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d90c:	4b28      	ldr	r3, [pc, #160]	; (800d9b0 <prvInsertBlockIntoFreeList+0xac>)
 800d90e:	60fb      	str	r3, [r7, #12]
 800d910:	e002      	b.n	800d918 <prvInsertBlockIntoFreeList+0x14>
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	60fb      	str	r3, [r7, #12]
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	687a      	ldr	r2, [r7, #4]
 800d91e:	429a      	cmp	r2, r3
 800d920:	d8f7      	bhi.n	800d912 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	685b      	ldr	r3, [r3, #4]
 800d92a:	68ba      	ldr	r2, [r7, #8]
 800d92c:	4413      	add	r3, r2
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	429a      	cmp	r2, r3
 800d932:	d108      	bne.n	800d946 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	685a      	ldr	r2, [r3, #4]
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	685b      	ldr	r3, [r3, #4]
 800d93c:	441a      	add	r2, r3
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	685b      	ldr	r3, [r3, #4]
 800d94e:	68ba      	ldr	r2, [r7, #8]
 800d950:	441a      	add	r2, r3
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	429a      	cmp	r2, r3
 800d958:	d118      	bne.n	800d98c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	681a      	ldr	r2, [r3, #0]
 800d95e:	4b15      	ldr	r3, [pc, #84]	; (800d9b4 <prvInsertBlockIntoFreeList+0xb0>)
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	429a      	cmp	r2, r3
 800d964:	d00d      	beq.n	800d982 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	685a      	ldr	r2, [r3, #4]
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	685b      	ldr	r3, [r3, #4]
 800d970:	441a      	add	r2, r3
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	681a      	ldr	r2, [r3, #0]
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	601a      	str	r2, [r3, #0]
 800d980:	e008      	b.n	800d994 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d982:	4b0c      	ldr	r3, [pc, #48]	; (800d9b4 <prvInsertBlockIntoFreeList+0xb0>)
 800d984:	681a      	ldr	r2, [r3, #0]
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	601a      	str	r2, [r3, #0]
 800d98a:	e003      	b.n	800d994 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	681a      	ldr	r2, [r3, #0]
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d994:	68fa      	ldr	r2, [r7, #12]
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	429a      	cmp	r2, r3
 800d99a:	d002      	beq.n	800d9a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	687a      	ldr	r2, [r7, #4]
 800d9a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d9a2:	bf00      	nop
 800d9a4:	3714      	adds	r7, #20
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ac:	4770      	bx	lr
 800d9ae:	bf00      	nop
 800d9b0:	20009880 	.word	0x20009880
 800d9b4:	20009888 	.word	0x20009888

0800d9b8 <__errno>:
 800d9b8:	4b01      	ldr	r3, [pc, #4]	; (800d9c0 <__errno+0x8>)
 800d9ba:	6818      	ldr	r0, [r3, #0]
 800d9bc:	4770      	bx	lr
 800d9be:	bf00      	nop
 800d9c0:	20000050 	.word	0x20000050

0800d9c4 <__libc_init_array>:
 800d9c4:	b570      	push	{r4, r5, r6, lr}
 800d9c6:	4d0d      	ldr	r5, [pc, #52]	; (800d9fc <__libc_init_array+0x38>)
 800d9c8:	4c0d      	ldr	r4, [pc, #52]	; (800da00 <__libc_init_array+0x3c>)
 800d9ca:	1b64      	subs	r4, r4, r5
 800d9cc:	10a4      	asrs	r4, r4, #2
 800d9ce:	2600      	movs	r6, #0
 800d9d0:	42a6      	cmp	r6, r4
 800d9d2:	d109      	bne.n	800d9e8 <__libc_init_array+0x24>
 800d9d4:	4d0b      	ldr	r5, [pc, #44]	; (800da04 <__libc_init_array+0x40>)
 800d9d6:	4c0c      	ldr	r4, [pc, #48]	; (800da08 <__libc_init_array+0x44>)
 800d9d8:	f000 fc96 	bl	800e308 <_init>
 800d9dc:	1b64      	subs	r4, r4, r5
 800d9de:	10a4      	asrs	r4, r4, #2
 800d9e0:	2600      	movs	r6, #0
 800d9e2:	42a6      	cmp	r6, r4
 800d9e4:	d105      	bne.n	800d9f2 <__libc_init_array+0x2e>
 800d9e6:	bd70      	pop	{r4, r5, r6, pc}
 800d9e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9ec:	4798      	blx	r3
 800d9ee:	3601      	adds	r6, #1
 800d9f0:	e7ee      	b.n	800d9d0 <__libc_init_array+0xc>
 800d9f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9f6:	4798      	blx	r3
 800d9f8:	3601      	adds	r6, #1
 800d9fa:	e7f2      	b.n	800d9e2 <__libc_init_array+0x1e>
 800d9fc:	08010188 	.word	0x08010188
 800da00:	08010188 	.word	0x08010188
 800da04:	08010188 	.word	0x08010188
 800da08:	0801018c 	.word	0x0801018c

0800da0c <malloc>:
 800da0c:	4b02      	ldr	r3, [pc, #8]	; (800da18 <malloc+0xc>)
 800da0e:	4601      	mov	r1, r0
 800da10:	6818      	ldr	r0, [r3, #0]
 800da12:	f000 b885 	b.w	800db20 <_malloc_r>
 800da16:	bf00      	nop
 800da18:	20000050 	.word	0x20000050

0800da1c <memcpy>:
 800da1c:	440a      	add	r2, r1
 800da1e:	4291      	cmp	r1, r2
 800da20:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800da24:	d100      	bne.n	800da28 <memcpy+0xc>
 800da26:	4770      	bx	lr
 800da28:	b510      	push	{r4, lr}
 800da2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da32:	4291      	cmp	r1, r2
 800da34:	d1f9      	bne.n	800da2a <memcpy+0xe>
 800da36:	bd10      	pop	{r4, pc}

0800da38 <memset>:
 800da38:	4402      	add	r2, r0
 800da3a:	4603      	mov	r3, r0
 800da3c:	4293      	cmp	r3, r2
 800da3e:	d100      	bne.n	800da42 <memset+0xa>
 800da40:	4770      	bx	lr
 800da42:	f803 1b01 	strb.w	r1, [r3], #1
 800da46:	e7f9      	b.n	800da3c <memset+0x4>

0800da48 <_free_r>:
 800da48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800da4a:	2900      	cmp	r1, #0
 800da4c:	d044      	beq.n	800dad8 <_free_r+0x90>
 800da4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da52:	9001      	str	r0, [sp, #4]
 800da54:	2b00      	cmp	r3, #0
 800da56:	f1a1 0404 	sub.w	r4, r1, #4
 800da5a:	bfb8      	it	lt
 800da5c:	18e4      	addlt	r4, r4, r3
 800da5e:	f000 f903 	bl	800dc68 <__malloc_lock>
 800da62:	4a1e      	ldr	r2, [pc, #120]	; (800dadc <_free_r+0x94>)
 800da64:	9801      	ldr	r0, [sp, #4]
 800da66:	6813      	ldr	r3, [r2, #0]
 800da68:	b933      	cbnz	r3, 800da78 <_free_r+0x30>
 800da6a:	6063      	str	r3, [r4, #4]
 800da6c:	6014      	str	r4, [r2, #0]
 800da6e:	b003      	add	sp, #12
 800da70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800da74:	f000 b8fe 	b.w	800dc74 <__malloc_unlock>
 800da78:	42a3      	cmp	r3, r4
 800da7a:	d908      	bls.n	800da8e <_free_r+0x46>
 800da7c:	6825      	ldr	r5, [r4, #0]
 800da7e:	1961      	adds	r1, r4, r5
 800da80:	428b      	cmp	r3, r1
 800da82:	bf01      	itttt	eq
 800da84:	6819      	ldreq	r1, [r3, #0]
 800da86:	685b      	ldreq	r3, [r3, #4]
 800da88:	1949      	addeq	r1, r1, r5
 800da8a:	6021      	streq	r1, [r4, #0]
 800da8c:	e7ed      	b.n	800da6a <_free_r+0x22>
 800da8e:	461a      	mov	r2, r3
 800da90:	685b      	ldr	r3, [r3, #4]
 800da92:	b10b      	cbz	r3, 800da98 <_free_r+0x50>
 800da94:	42a3      	cmp	r3, r4
 800da96:	d9fa      	bls.n	800da8e <_free_r+0x46>
 800da98:	6811      	ldr	r1, [r2, #0]
 800da9a:	1855      	adds	r5, r2, r1
 800da9c:	42a5      	cmp	r5, r4
 800da9e:	d10b      	bne.n	800dab8 <_free_r+0x70>
 800daa0:	6824      	ldr	r4, [r4, #0]
 800daa2:	4421      	add	r1, r4
 800daa4:	1854      	adds	r4, r2, r1
 800daa6:	42a3      	cmp	r3, r4
 800daa8:	6011      	str	r1, [r2, #0]
 800daaa:	d1e0      	bne.n	800da6e <_free_r+0x26>
 800daac:	681c      	ldr	r4, [r3, #0]
 800daae:	685b      	ldr	r3, [r3, #4]
 800dab0:	6053      	str	r3, [r2, #4]
 800dab2:	4421      	add	r1, r4
 800dab4:	6011      	str	r1, [r2, #0]
 800dab6:	e7da      	b.n	800da6e <_free_r+0x26>
 800dab8:	d902      	bls.n	800dac0 <_free_r+0x78>
 800daba:	230c      	movs	r3, #12
 800dabc:	6003      	str	r3, [r0, #0]
 800dabe:	e7d6      	b.n	800da6e <_free_r+0x26>
 800dac0:	6825      	ldr	r5, [r4, #0]
 800dac2:	1961      	adds	r1, r4, r5
 800dac4:	428b      	cmp	r3, r1
 800dac6:	bf04      	itt	eq
 800dac8:	6819      	ldreq	r1, [r3, #0]
 800daca:	685b      	ldreq	r3, [r3, #4]
 800dacc:	6063      	str	r3, [r4, #4]
 800dace:	bf04      	itt	eq
 800dad0:	1949      	addeq	r1, r1, r5
 800dad2:	6021      	streq	r1, [r4, #0]
 800dad4:	6054      	str	r4, [r2, #4]
 800dad6:	e7ca      	b.n	800da6e <_free_r+0x26>
 800dad8:	b003      	add	sp, #12
 800dada:	bd30      	pop	{r4, r5, pc}
 800dadc:	20009898 	.word	0x20009898

0800dae0 <sbrk_aligned>:
 800dae0:	b570      	push	{r4, r5, r6, lr}
 800dae2:	4e0e      	ldr	r6, [pc, #56]	; (800db1c <sbrk_aligned+0x3c>)
 800dae4:	460c      	mov	r4, r1
 800dae6:	6831      	ldr	r1, [r6, #0]
 800dae8:	4605      	mov	r5, r0
 800daea:	b911      	cbnz	r1, 800daf2 <sbrk_aligned+0x12>
 800daec:	f000 f88c 	bl	800dc08 <_sbrk_r>
 800daf0:	6030      	str	r0, [r6, #0]
 800daf2:	4621      	mov	r1, r4
 800daf4:	4628      	mov	r0, r5
 800daf6:	f000 f887 	bl	800dc08 <_sbrk_r>
 800dafa:	1c43      	adds	r3, r0, #1
 800dafc:	d00a      	beq.n	800db14 <sbrk_aligned+0x34>
 800dafe:	1cc4      	adds	r4, r0, #3
 800db00:	f024 0403 	bic.w	r4, r4, #3
 800db04:	42a0      	cmp	r0, r4
 800db06:	d007      	beq.n	800db18 <sbrk_aligned+0x38>
 800db08:	1a21      	subs	r1, r4, r0
 800db0a:	4628      	mov	r0, r5
 800db0c:	f000 f87c 	bl	800dc08 <_sbrk_r>
 800db10:	3001      	adds	r0, #1
 800db12:	d101      	bne.n	800db18 <sbrk_aligned+0x38>
 800db14:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800db18:	4620      	mov	r0, r4
 800db1a:	bd70      	pop	{r4, r5, r6, pc}
 800db1c:	2000989c 	.word	0x2000989c

0800db20 <_malloc_r>:
 800db20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db24:	1ccd      	adds	r5, r1, #3
 800db26:	f025 0503 	bic.w	r5, r5, #3
 800db2a:	3508      	adds	r5, #8
 800db2c:	2d0c      	cmp	r5, #12
 800db2e:	bf38      	it	cc
 800db30:	250c      	movcc	r5, #12
 800db32:	2d00      	cmp	r5, #0
 800db34:	4607      	mov	r7, r0
 800db36:	db01      	blt.n	800db3c <_malloc_r+0x1c>
 800db38:	42a9      	cmp	r1, r5
 800db3a:	d905      	bls.n	800db48 <_malloc_r+0x28>
 800db3c:	230c      	movs	r3, #12
 800db3e:	603b      	str	r3, [r7, #0]
 800db40:	2600      	movs	r6, #0
 800db42:	4630      	mov	r0, r6
 800db44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db48:	4e2e      	ldr	r6, [pc, #184]	; (800dc04 <_malloc_r+0xe4>)
 800db4a:	f000 f88d 	bl	800dc68 <__malloc_lock>
 800db4e:	6833      	ldr	r3, [r6, #0]
 800db50:	461c      	mov	r4, r3
 800db52:	bb34      	cbnz	r4, 800dba2 <_malloc_r+0x82>
 800db54:	4629      	mov	r1, r5
 800db56:	4638      	mov	r0, r7
 800db58:	f7ff ffc2 	bl	800dae0 <sbrk_aligned>
 800db5c:	1c43      	adds	r3, r0, #1
 800db5e:	4604      	mov	r4, r0
 800db60:	d14d      	bne.n	800dbfe <_malloc_r+0xde>
 800db62:	6834      	ldr	r4, [r6, #0]
 800db64:	4626      	mov	r6, r4
 800db66:	2e00      	cmp	r6, #0
 800db68:	d140      	bne.n	800dbec <_malloc_r+0xcc>
 800db6a:	6823      	ldr	r3, [r4, #0]
 800db6c:	4631      	mov	r1, r6
 800db6e:	4638      	mov	r0, r7
 800db70:	eb04 0803 	add.w	r8, r4, r3
 800db74:	f000 f848 	bl	800dc08 <_sbrk_r>
 800db78:	4580      	cmp	r8, r0
 800db7a:	d13a      	bne.n	800dbf2 <_malloc_r+0xd2>
 800db7c:	6821      	ldr	r1, [r4, #0]
 800db7e:	3503      	adds	r5, #3
 800db80:	1a6d      	subs	r5, r5, r1
 800db82:	f025 0503 	bic.w	r5, r5, #3
 800db86:	3508      	adds	r5, #8
 800db88:	2d0c      	cmp	r5, #12
 800db8a:	bf38      	it	cc
 800db8c:	250c      	movcc	r5, #12
 800db8e:	4629      	mov	r1, r5
 800db90:	4638      	mov	r0, r7
 800db92:	f7ff ffa5 	bl	800dae0 <sbrk_aligned>
 800db96:	3001      	adds	r0, #1
 800db98:	d02b      	beq.n	800dbf2 <_malloc_r+0xd2>
 800db9a:	6823      	ldr	r3, [r4, #0]
 800db9c:	442b      	add	r3, r5
 800db9e:	6023      	str	r3, [r4, #0]
 800dba0:	e00e      	b.n	800dbc0 <_malloc_r+0xa0>
 800dba2:	6822      	ldr	r2, [r4, #0]
 800dba4:	1b52      	subs	r2, r2, r5
 800dba6:	d41e      	bmi.n	800dbe6 <_malloc_r+0xc6>
 800dba8:	2a0b      	cmp	r2, #11
 800dbaa:	d916      	bls.n	800dbda <_malloc_r+0xba>
 800dbac:	1961      	adds	r1, r4, r5
 800dbae:	42a3      	cmp	r3, r4
 800dbb0:	6025      	str	r5, [r4, #0]
 800dbb2:	bf18      	it	ne
 800dbb4:	6059      	strne	r1, [r3, #4]
 800dbb6:	6863      	ldr	r3, [r4, #4]
 800dbb8:	bf08      	it	eq
 800dbba:	6031      	streq	r1, [r6, #0]
 800dbbc:	5162      	str	r2, [r4, r5]
 800dbbe:	604b      	str	r3, [r1, #4]
 800dbc0:	4638      	mov	r0, r7
 800dbc2:	f104 060b 	add.w	r6, r4, #11
 800dbc6:	f000 f855 	bl	800dc74 <__malloc_unlock>
 800dbca:	f026 0607 	bic.w	r6, r6, #7
 800dbce:	1d23      	adds	r3, r4, #4
 800dbd0:	1af2      	subs	r2, r6, r3
 800dbd2:	d0b6      	beq.n	800db42 <_malloc_r+0x22>
 800dbd4:	1b9b      	subs	r3, r3, r6
 800dbd6:	50a3      	str	r3, [r4, r2]
 800dbd8:	e7b3      	b.n	800db42 <_malloc_r+0x22>
 800dbda:	6862      	ldr	r2, [r4, #4]
 800dbdc:	42a3      	cmp	r3, r4
 800dbde:	bf0c      	ite	eq
 800dbe0:	6032      	streq	r2, [r6, #0]
 800dbe2:	605a      	strne	r2, [r3, #4]
 800dbe4:	e7ec      	b.n	800dbc0 <_malloc_r+0xa0>
 800dbe6:	4623      	mov	r3, r4
 800dbe8:	6864      	ldr	r4, [r4, #4]
 800dbea:	e7b2      	b.n	800db52 <_malloc_r+0x32>
 800dbec:	4634      	mov	r4, r6
 800dbee:	6876      	ldr	r6, [r6, #4]
 800dbf0:	e7b9      	b.n	800db66 <_malloc_r+0x46>
 800dbf2:	230c      	movs	r3, #12
 800dbf4:	603b      	str	r3, [r7, #0]
 800dbf6:	4638      	mov	r0, r7
 800dbf8:	f000 f83c 	bl	800dc74 <__malloc_unlock>
 800dbfc:	e7a1      	b.n	800db42 <_malloc_r+0x22>
 800dbfe:	6025      	str	r5, [r4, #0]
 800dc00:	e7de      	b.n	800dbc0 <_malloc_r+0xa0>
 800dc02:	bf00      	nop
 800dc04:	20009898 	.word	0x20009898

0800dc08 <_sbrk_r>:
 800dc08:	b538      	push	{r3, r4, r5, lr}
 800dc0a:	4d06      	ldr	r5, [pc, #24]	; (800dc24 <_sbrk_r+0x1c>)
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	4604      	mov	r4, r0
 800dc10:	4608      	mov	r0, r1
 800dc12:	602b      	str	r3, [r5, #0]
 800dc14:	f7f4 f97e 	bl	8001f14 <_sbrk>
 800dc18:	1c43      	adds	r3, r0, #1
 800dc1a:	d102      	bne.n	800dc22 <_sbrk_r+0x1a>
 800dc1c:	682b      	ldr	r3, [r5, #0]
 800dc1e:	b103      	cbz	r3, 800dc22 <_sbrk_r+0x1a>
 800dc20:	6023      	str	r3, [r4, #0]
 800dc22:	bd38      	pop	{r3, r4, r5, pc}
 800dc24:	200098a0 	.word	0x200098a0

0800dc28 <siprintf>:
 800dc28:	b40e      	push	{r1, r2, r3}
 800dc2a:	b500      	push	{lr}
 800dc2c:	b09c      	sub	sp, #112	; 0x70
 800dc2e:	ab1d      	add	r3, sp, #116	; 0x74
 800dc30:	9002      	str	r0, [sp, #8]
 800dc32:	9006      	str	r0, [sp, #24]
 800dc34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dc38:	4809      	ldr	r0, [pc, #36]	; (800dc60 <siprintf+0x38>)
 800dc3a:	9107      	str	r1, [sp, #28]
 800dc3c:	9104      	str	r1, [sp, #16]
 800dc3e:	4909      	ldr	r1, [pc, #36]	; (800dc64 <siprintf+0x3c>)
 800dc40:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc44:	9105      	str	r1, [sp, #20]
 800dc46:	6800      	ldr	r0, [r0, #0]
 800dc48:	9301      	str	r3, [sp, #4]
 800dc4a:	a902      	add	r1, sp, #8
 800dc4c:	f000 f874 	bl	800dd38 <_svfiprintf_r>
 800dc50:	9b02      	ldr	r3, [sp, #8]
 800dc52:	2200      	movs	r2, #0
 800dc54:	701a      	strb	r2, [r3, #0]
 800dc56:	b01c      	add	sp, #112	; 0x70
 800dc58:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc5c:	b003      	add	sp, #12
 800dc5e:	4770      	bx	lr
 800dc60:	20000050 	.word	0x20000050
 800dc64:	ffff0208 	.word	0xffff0208

0800dc68 <__malloc_lock>:
 800dc68:	4801      	ldr	r0, [pc, #4]	; (800dc70 <__malloc_lock+0x8>)
 800dc6a:	f000 baf9 	b.w	800e260 <__retarget_lock_acquire_recursive>
 800dc6e:	bf00      	nop
 800dc70:	200098a4 	.word	0x200098a4

0800dc74 <__malloc_unlock>:
 800dc74:	4801      	ldr	r0, [pc, #4]	; (800dc7c <__malloc_unlock+0x8>)
 800dc76:	f000 baf4 	b.w	800e262 <__retarget_lock_release_recursive>
 800dc7a:	bf00      	nop
 800dc7c:	200098a4 	.word	0x200098a4

0800dc80 <__ssputs_r>:
 800dc80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc84:	688e      	ldr	r6, [r1, #8]
 800dc86:	429e      	cmp	r6, r3
 800dc88:	4682      	mov	sl, r0
 800dc8a:	460c      	mov	r4, r1
 800dc8c:	4690      	mov	r8, r2
 800dc8e:	461f      	mov	r7, r3
 800dc90:	d838      	bhi.n	800dd04 <__ssputs_r+0x84>
 800dc92:	898a      	ldrh	r2, [r1, #12]
 800dc94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dc98:	d032      	beq.n	800dd00 <__ssputs_r+0x80>
 800dc9a:	6825      	ldr	r5, [r4, #0]
 800dc9c:	6909      	ldr	r1, [r1, #16]
 800dc9e:	eba5 0901 	sub.w	r9, r5, r1
 800dca2:	6965      	ldr	r5, [r4, #20]
 800dca4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dca8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dcac:	3301      	adds	r3, #1
 800dcae:	444b      	add	r3, r9
 800dcb0:	106d      	asrs	r5, r5, #1
 800dcb2:	429d      	cmp	r5, r3
 800dcb4:	bf38      	it	cc
 800dcb6:	461d      	movcc	r5, r3
 800dcb8:	0553      	lsls	r3, r2, #21
 800dcba:	d531      	bpl.n	800dd20 <__ssputs_r+0xa0>
 800dcbc:	4629      	mov	r1, r5
 800dcbe:	f7ff ff2f 	bl	800db20 <_malloc_r>
 800dcc2:	4606      	mov	r6, r0
 800dcc4:	b950      	cbnz	r0, 800dcdc <__ssputs_r+0x5c>
 800dcc6:	230c      	movs	r3, #12
 800dcc8:	f8ca 3000 	str.w	r3, [sl]
 800dccc:	89a3      	ldrh	r3, [r4, #12]
 800dcce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dcd2:	81a3      	strh	r3, [r4, #12]
 800dcd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dcd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcdc:	6921      	ldr	r1, [r4, #16]
 800dcde:	464a      	mov	r2, r9
 800dce0:	f7ff fe9c 	bl	800da1c <memcpy>
 800dce4:	89a3      	ldrh	r3, [r4, #12]
 800dce6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dcea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dcee:	81a3      	strh	r3, [r4, #12]
 800dcf0:	6126      	str	r6, [r4, #16]
 800dcf2:	6165      	str	r5, [r4, #20]
 800dcf4:	444e      	add	r6, r9
 800dcf6:	eba5 0509 	sub.w	r5, r5, r9
 800dcfa:	6026      	str	r6, [r4, #0]
 800dcfc:	60a5      	str	r5, [r4, #8]
 800dcfe:	463e      	mov	r6, r7
 800dd00:	42be      	cmp	r6, r7
 800dd02:	d900      	bls.n	800dd06 <__ssputs_r+0x86>
 800dd04:	463e      	mov	r6, r7
 800dd06:	6820      	ldr	r0, [r4, #0]
 800dd08:	4632      	mov	r2, r6
 800dd0a:	4641      	mov	r1, r8
 800dd0c:	f000 faaa 	bl	800e264 <memmove>
 800dd10:	68a3      	ldr	r3, [r4, #8]
 800dd12:	1b9b      	subs	r3, r3, r6
 800dd14:	60a3      	str	r3, [r4, #8]
 800dd16:	6823      	ldr	r3, [r4, #0]
 800dd18:	4433      	add	r3, r6
 800dd1a:	6023      	str	r3, [r4, #0]
 800dd1c:	2000      	movs	r0, #0
 800dd1e:	e7db      	b.n	800dcd8 <__ssputs_r+0x58>
 800dd20:	462a      	mov	r2, r5
 800dd22:	f000 fab9 	bl	800e298 <_realloc_r>
 800dd26:	4606      	mov	r6, r0
 800dd28:	2800      	cmp	r0, #0
 800dd2a:	d1e1      	bne.n	800dcf0 <__ssputs_r+0x70>
 800dd2c:	6921      	ldr	r1, [r4, #16]
 800dd2e:	4650      	mov	r0, sl
 800dd30:	f7ff fe8a 	bl	800da48 <_free_r>
 800dd34:	e7c7      	b.n	800dcc6 <__ssputs_r+0x46>
	...

0800dd38 <_svfiprintf_r>:
 800dd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd3c:	4698      	mov	r8, r3
 800dd3e:	898b      	ldrh	r3, [r1, #12]
 800dd40:	061b      	lsls	r3, r3, #24
 800dd42:	b09d      	sub	sp, #116	; 0x74
 800dd44:	4607      	mov	r7, r0
 800dd46:	460d      	mov	r5, r1
 800dd48:	4614      	mov	r4, r2
 800dd4a:	d50e      	bpl.n	800dd6a <_svfiprintf_r+0x32>
 800dd4c:	690b      	ldr	r3, [r1, #16]
 800dd4e:	b963      	cbnz	r3, 800dd6a <_svfiprintf_r+0x32>
 800dd50:	2140      	movs	r1, #64	; 0x40
 800dd52:	f7ff fee5 	bl	800db20 <_malloc_r>
 800dd56:	6028      	str	r0, [r5, #0]
 800dd58:	6128      	str	r0, [r5, #16]
 800dd5a:	b920      	cbnz	r0, 800dd66 <_svfiprintf_r+0x2e>
 800dd5c:	230c      	movs	r3, #12
 800dd5e:	603b      	str	r3, [r7, #0]
 800dd60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dd64:	e0d1      	b.n	800df0a <_svfiprintf_r+0x1d2>
 800dd66:	2340      	movs	r3, #64	; 0x40
 800dd68:	616b      	str	r3, [r5, #20]
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	9309      	str	r3, [sp, #36]	; 0x24
 800dd6e:	2320      	movs	r3, #32
 800dd70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dd74:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd78:	2330      	movs	r3, #48	; 0x30
 800dd7a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800df24 <_svfiprintf_r+0x1ec>
 800dd7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dd82:	f04f 0901 	mov.w	r9, #1
 800dd86:	4623      	mov	r3, r4
 800dd88:	469a      	mov	sl, r3
 800dd8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd8e:	b10a      	cbz	r2, 800dd94 <_svfiprintf_r+0x5c>
 800dd90:	2a25      	cmp	r2, #37	; 0x25
 800dd92:	d1f9      	bne.n	800dd88 <_svfiprintf_r+0x50>
 800dd94:	ebba 0b04 	subs.w	fp, sl, r4
 800dd98:	d00b      	beq.n	800ddb2 <_svfiprintf_r+0x7a>
 800dd9a:	465b      	mov	r3, fp
 800dd9c:	4622      	mov	r2, r4
 800dd9e:	4629      	mov	r1, r5
 800dda0:	4638      	mov	r0, r7
 800dda2:	f7ff ff6d 	bl	800dc80 <__ssputs_r>
 800dda6:	3001      	adds	r0, #1
 800dda8:	f000 80aa 	beq.w	800df00 <_svfiprintf_r+0x1c8>
 800ddac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ddae:	445a      	add	r2, fp
 800ddb0:	9209      	str	r2, [sp, #36]	; 0x24
 800ddb2:	f89a 3000 	ldrb.w	r3, [sl]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	f000 80a2 	beq.w	800df00 <_svfiprintf_r+0x1c8>
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ddc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ddc6:	f10a 0a01 	add.w	sl, sl, #1
 800ddca:	9304      	str	r3, [sp, #16]
 800ddcc:	9307      	str	r3, [sp, #28]
 800ddce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ddd2:	931a      	str	r3, [sp, #104]	; 0x68
 800ddd4:	4654      	mov	r4, sl
 800ddd6:	2205      	movs	r2, #5
 800ddd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dddc:	4851      	ldr	r0, [pc, #324]	; (800df24 <_svfiprintf_r+0x1ec>)
 800ddde:	f7f2 fa37 	bl	8000250 <memchr>
 800dde2:	9a04      	ldr	r2, [sp, #16]
 800dde4:	b9d8      	cbnz	r0, 800de1e <_svfiprintf_r+0xe6>
 800dde6:	06d0      	lsls	r0, r2, #27
 800dde8:	bf44      	itt	mi
 800ddea:	2320      	movmi	r3, #32
 800ddec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ddf0:	0711      	lsls	r1, r2, #28
 800ddf2:	bf44      	itt	mi
 800ddf4:	232b      	movmi	r3, #43	; 0x2b
 800ddf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ddfa:	f89a 3000 	ldrb.w	r3, [sl]
 800ddfe:	2b2a      	cmp	r3, #42	; 0x2a
 800de00:	d015      	beq.n	800de2e <_svfiprintf_r+0xf6>
 800de02:	9a07      	ldr	r2, [sp, #28]
 800de04:	4654      	mov	r4, sl
 800de06:	2000      	movs	r0, #0
 800de08:	f04f 0c0a 	mov.w	ip, #10
 800de0c:	4621      	mov	r1, r4
 800de0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de12:	3b30      	subs	r3, #48	; 0x30
 800de14:	2b09      	cmp	r3, #9
 800de16:	d94e      	bls.n	800deb6 <_svfiprintf_r+0x17e>
 800de18:	b1b0      	cbz	r0, 800de48 <_svfiprintf_r+0x110>
 800de1a:	9207      	str	r2, [sp, #28]
 800de1c:	e014      	b.n	800de48 <_svfiprintf_r+0x110>
 800de1e:	eba0 0308 	sub.w	r3, r0, r8
 800de22:	fa09 f303 	lsl.w	r3, r9, r3
 800de26:	4313      	orrs	r3, r2
 800de28:	9304      	str	r3, [sp, #16]
 800de2a:	46a2      	mov	sl, r4
 800de2c:	e7d2      	b.n	800ddd4 <_svfiprintf_r+0x9c>
 800de2e:	9b03      	ldr	r3, [sp, #12]
 800de30:	1d19      	adds	r1, r3, #4
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	9103      	str	r1, [sp, #12]
 800de36:	2b00      	cmp	r3, #0
 800de38:	bfbb      	ittet	lt
 800de3a:	425b      	neglt	r3, r3
 800de3c:	f042 0202 	orrlt.w	r2, r2, #2
 800de40:	9307      	strge	r3, [sp, #28]
 800de42:	9307      	strlt	r3, [sp, #28]
 800de44:	bfb8      	it	lt
 800de46:	9204      	strlt	r2, [sp, #16]
 800de48:	7823      	ldrb	r3, [r4, #0]
 800de4a:	2b2e      	cmp	r3, #46	; 0x2e
 800de4c:	d10c      	bne.n	800de68 <_svfiprintf_r+0x130>
 800de4e:	7863      	ldrb	r3, [r4, #1]
 800de50:	2b2a      	cmp	r3, #42	; 0x2a
 800de52:	d135      	bne.n	800dec0 <_svfiprintf_r+0x188>
 800de54:	9b03      	ldr	r3, [sp, #12]
 800de56:	1d1a      	adds	r2, r3, #4
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	9203      	str	r2, [sp, #12]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	bfb8      	it	lt
 800de60:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800de64:	3402      	adds	r4, #2
 800de66:	9305      	str	r3, [sp, #20]
 800de68:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800df34 <_svfiprintf_r+0x1fc>
 800de6c:	7821      	ldrb	r1, [r4, #0]
 800de6e:	2203      	movs	r2, #3
 800de70:	4650      	mov	r0, sl
 800de72:	f7f2 f9ed 	bl	8000250 <memchr>
 800de76:	b140      	cbz	r0, 800de8a <_svfiprintf_r+0x152>
 800de78:	2340      	movs	r3, #64	; 0x40
 800de7a:	eba0 000a 	sub.w	r0, r0, sl
 800de7e:	fa03 f000 	lsl.w	r0, r3, r0
 800de82:	9b04      	ldr	r3, [sp, #16]
 800de84:	4303      	orrs	r3, r0
 800de86:	3401      	adds	r4, #1
 800de88:	9304      	str	r3, [sp, #16]
 800de8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de8e:	4826      	ldr	r0, [pc, #152]	; (800df28 <_svfiprintf_r+0x1f0>)
 800de90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800de94:	2206      	movs	r2, #6
 800de96:	f7f2 f9db 	bl	8000250 <memchr>
 800de9a:	2800      	cmp	r0, #0
 800de9c:	d038      	beq.n	800df10 <_svfiprintf_r+0x1d8>
 800de9e:	4b23      	ldr	r3, [pc, #140]	; (800df2c <_svfiprintf_r+0x1f4>)
 800dea0:	bb1b      	cbnz	r3, 800deea <_svfiprintf_r+0x1b2>
 800dea2:	9b03      	ldr	r3, [sp, #12]
 800dea4:	3307      	adds	r3, #7
 800dea6:	f023 0307 	bic.w	r3, r3, #7
 800deaa:	3308      	adds	r3, #8
 800deac:	9303      	str	r3, [sp, #12]
 800deae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800deb0:	4433      	add	r3, r6
 800deb2:	9309      	str	r3, [sp, #36]	; 0x24
 800deb4:	e767      	b.n	800dd86 <_svfiprintf_r+0x4e>
 800deb6:	fb0c 3202 	mla	r2, ip, r2, r3
 800deba:	460c      	mov	r4, r1
 800debc:	2001      	movs	r0, #1
 800debe:	e7a5      	b.n	800de0c <_svfiprintf_r+0xd4>
 800dec0:	2300      	movs	r3, #0
 800dec2:	3401      	adds	r4, #1
 800dec4:	9305      	str	r3, [sp, #20]
 800dec6:	4619      	mov	r1, r3
 800dec8:	f04f 0c0a 	mov.w	ip, #10
 800decc:	4620      	mov	r0, r4
 800dece:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ded2:	3a30      	subs	r2, #48	; 0x30
 800ded4:	2a09      	cmp	r2, #9
 800ded6:	d903      	bls.n	800dee0 <_svfiprintf_r+0x1a8>
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d0c5      	beq.n	800de68 <_svfiprintf_r+0x130>
 800dedc:	9105      	str	r1, [sp, #20]
 800dede:	e7c3      	b.n	800de68 <_svfiprintf_r+0x130>
 800dee0:	fb0c 2101 	mla	r1, ip, r1, r2
 800dee4:	4604      	mov	r4, r0
 800dee6:	2301      	movs	r3, #1
 800dee8:	e7f0      	b.n	800decc <_svfiprintf_r+0x194>
 800deea:	ab03      	add	r3, sp, #12
 800deec:	9300      	str	r3, [sp, #0]
 800deee:	462a      	mov	r2, r5
 800def0:	4b0f      	ldr	r3, [pc, #60]	; (800df30 <_svfiprintf_r+0x1f8>)
 800def2:	a904      	add	r1, sp, #16
 800def4:	4638      	mov	r0, r7
 800def6:	f3af 8000 	nop.w
 800defa:	1c42      	adds	r2, r0, #1
 800defc:	4606      	mov	r6, r0
 800defe:	d1d6      	bne.n	800deae <_svfiprintf_r+0x176>
 800df00:	89ab      	ldrh	r3, [r5, #12]
 800df02:	065b      	lsls	r3, r3, #25
 800df04:	f53f af2c 	bmi.w	800dd60 <_svfiprintf_r+0x28>
 800df08:	9809      	ldr	r0, [sp, #36]	; 0x24
 800df0a:	b01d      	add	sp, #116	; 0x74
 800df0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df10:	ab03      	add	r3, sp, #12
 800df12:	9300      	str	r3, [sp, #0]
 800df14:	462a      	mov	r2, r5
 800df16:	4b06      	ldr	r3, [pc, #24]	; (800df30 <_svfiprintf_r+0x1f8>)
 800df18:	a904      	add	r1, sp, #16
 800df1a:	4638      	mov	r0, r7
 800df1c:	f000 f87a 	bl	800e014 <_printf_i>
 800df20:	e7eb      	b.n	800defa <_svfiprintf_r+0x1c2>
 800df22:	bf00      	nop
 800df24:	0801014c 	.word	0x0801014c
 800df28:	08010156 	.word	0x08010156
 800df2c:	00000000 	.word	0x00000000
 800df30:	0800dc81 	.word	0x0800dc81
 800df34:	08010152 	.word	0x08010152

0800df38 <_printf_common>:
 800df38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df3c:	4616      	mov	r6, r2
 800df3e:	4699      	mov	r9, r3
 800df40:	688a      	ldr	r2, [r1, #8]
 800df42:	690b      	ldr	r3, [r1, #16]
 800df44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800df48:	4293      	cmp	r3, r2
 800df4a:	bfb8      	it	lt
 800df4c:	4613      	movlt	r3, r2
 800df4e:	6033      	str	r3, [r6, #0]
 800df50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800df54:	4607      	mov	r7, r0
 800df56:	460c      	mov	r4, r1
 800df58:	b10a      	cbz	r2, 800df5e <_printf_common+0x26>
 800df5a:	3301      	adds	r3, #1
 800df5c:	6033      	str	r3, [r6, #0]
 800df5e:	6823      	ldr	r3, [r4, #0]
 800df60:	0699      	lsls	r1, r3, #26
 800df62:	bf42      	ittt	mi
 800df64:	6833      	ldrmi	r3, [r6, #0]
 800df66:	3302      	addmi	r3, #2
 800df68:	6033      	strmi	r3, [r6, #0]
 800df6a:	6825      	ldr	r5, [r4, #0]
 800df6c:	f015 0506 	ands.w	r5, r5, #6
 800df70:	d106      	bne.n	800df80 <_printf_common+0x48>
 800df72:	f104 0a19 	add.w	sl, r4, #25
 800df76:	68e3      	ldr	r3, [r4, #12]
 800df78:	6832      	ldr	r2, [r6, #0]
 800df7a:	1a9b      	subs	r3, r3, r2
 800df7c:	42ab      	cmp	r3, r5
 800df7e:	dc26      	bgt.n	800dfce <_printf_common+0x96>
 800df80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800df84:	1e13      	subs	r3, r2, #0
 800df86:	6822      	ldr	r2, [r4, #0]
 800df88:	bf18      	it	ne
 800df8a:	2301      	movne	r3, #1
 800df8c:	0692      	lsls	r2, r2, #26
 800df8e:	d42b      	bmi.n	800dfe8 <_printf_common+0xb0>
 800df90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800df94:	4649      	mov	r1, r9
 800df96:	4638      	mov	r0, r7
 800df98:	47c0      	blx	r8
 800df9a:	3001      	adds	r0, #1
 800df9c:	d01e      	beq.n	800dfdc <_printf_common+0xa4>
 800df9e:	6823      	ldr	r3, [r4, #0]
 800dfa0:	68e5      	ldr	r5, [r4, #12]
 800dfa2:	6832      	ldr	r2, [r6, #0]
 800dfa4:	f003 0306 	and.w	r3, r3, #6
 800dfa8:	2b04      	cmp	r3, #4
 800dfaa:	bf08      	it	eq
 800dfac:	1aad      	subeq	r5, r5, r2
 800dfae:	68a3      	ldr	r3, [r4, #8]
 800dfb0:	6922      	ldr	r2, [r4, #16]
 800dfb2:	bf0c      	ite	eq
 800dfb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dfb8:	2500      	movne	r5, #0
 800dfba:	4293      	cmp	r3, r2
 800dfbc:	bfc4      	itt	gt
 800dfbe:	1a9b      	subgt	r3, r3, r2
 800dfc0:	18ed      	addgt	r5, r5, r3
 800dfc2:	2600      	movs	r6, #0
 800dfc4:	341a      	adds	r4, #26
 800dfc6:	42b5      	cmp	r5, r6
 800dfc8:	d11a      	bne.n	800e000 <_printf_common+0xc8>
 800dfca:	2000      	movs	r0, #0
 800dfcc:	e008      	b.n	800dfe0 <_printf_common+0xa8>
 800dfce:	2301      	movs	r3, #1
 800dfd0:	4652      	mov	r2, sl
 800dfd2:	4649      	mov	r1, r9
 800dfd4:	4638      	mov	r0, r7
 800dfd6:	47c0      	blx	r8
 800dfd8:	3001      	adds	r0, #1
 800dfda:	d103      	bne.n	800dfe4 <_printf_common+0xac>
 800dfdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dfe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfe4:	3501      	adds	r5, #1
 800dfe6:	e7c6      	b.n	800df76 <_printf_common+0x3e>
 800dfe8:	18e1      	adds	r1, r4, r3
 800dfea:	1c5a      	adds	r2, r3, #1
 800dfec:	2030      	movs	r0, #48	; 0x30
 800dfee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dff2:	4422      	add	r2, r4
 800dff4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dff8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dffc:	3302      	adds	r3, #2
 800dffe:	e7c7      	b.n	800df90 <_printf_common+0x58>
 800e000:	2301      	movs	r3, #1
 800e002:	4622      	mov	r2, r4
 800e004:	4649      	mov	r1, r9
 800e006:	4638      	mov	r0, r7
 800e008:	47c0      	blx	r8
 800e00a:	3001      	adds	r0, #1
 800e00c:	d0e6      	beq.n	800dfdc <_printf_common+0xa4>
 800e00e:	3601      	adds	r6, #1
 800e010:	e7d9      	b.n	800dfc6 <_printf_common+0x8e>
	...

0800e014 <_printf_i>:
 800e014:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e018:	7e0f      	ldrb	r7, [r1, #24]
 800e01a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e01c:	2f78      	cmp	r7, #120	; 0x78
 800e01e:	4691      	mov	r9, r2
 800e020:	4680      	mov	r8, r0
 800e022:	460c      	mov	r4, r1
 800e024:	469a      	mov	sl, r3
 800e026:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e02a:	d807      	bhi.n	800e03c <_printf_i+0x28>
 800e02c:	2f62      	cmp	r7, #98	; 0x62
 800e02e:	d80a      	bhi.n	800e046 <_printf_i+0x32>
 800e030:	2f00      	cmp	r7, #0
 800e032:	f000 80d8 	beq.w	800e1e6 <_printf_i+0x1d2>
 800e036:	2f58      	cmp	r7, #88	; 0x58
 800e038:	f000 80a3 	beq.w	800e182 <_printf_i+0x16e>
 800e03c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e040:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e044:	e03a      	b.n	800e0bc <_printf_i+0xa8>
 800e046:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e04a:	2b15      	cmp	r3, #21
 800e04c:	d8f6      	bhi.n	800e03c <_printf_i+0x28>
 800e04e:	a101      	add	r1, pc, #4	; (adr r1, 800e054 <_printf_i+0x40>)
 800e050:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e054:	0800e0ad 	.word	0x0800e0ad
 800e058:	0800e0c1 	.word	0x0800e0c1
 800e05c:	0800e03d 	.word	0x0800e03d
 800e060:	0800e03d 	.word	0x0800e03d
 800e064:	0800e03d 	.word	0x0800e03d
 800e068:	0800e03d 	.word	0x0800e03d
 800e06c:	0800e0c1 	.word	0x0800e0c1
 800e070:	0800e03d 	.word	0x0800e03d
 800e074:	0800e03d 	.word	0x0800e03d
 800e078:	0800e03d 	.word	0x0800e03d
 800e07c:	0800e03d 	.word	0x0800e03d
 800e080:	0800e1cd 	.word	0x0800e1cd
 800e084:	0800e0f1 	.word	0x0800e0f1
 800e088:	0800e1af 	.word	0x0800e1af
 800e08c:	0800e03d 	.word	0x0800e03d
 800e090:	0800e03d 	.word	0x0800e03d
 800e094:	0800e1ef 	.word	0x0800e1ef
 800e098:	0800e03d 	.word	0x0800e03d
 800e09c:	0800e0f1 	.word	0x0800e0f1
 800e0a0:	0800e03d 	.word	0x0800e03d
 800e0a4:	0800e03d 	.word	0x0800e03d
 800e0a8:	0800e1b7 	.word	0x0800e1b7
 800e0ac:	682b      	ldr	r3, [r5, #0]
 800e0ae:	1d1a      	adds	r2, r3, #4
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	602a      	str	r2, [r5, #0]
 800e0b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e0b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e0bc:	2301      	movs	r3, #1
 800e0be:	e0a3      	b.n	800e208 <_printf_i+0x1f4>
 800e0c0:	6820      	ldr	r0, [r4, #0]
 800e0c2:	6829      	ldr	r1, [r5, #0]
 800e0c4:	0606      	lsls	r6, r0, #24
 800e0c6:	f101 0304 	add.w	r3, r1, #4
 800e0ca:	d50a      	bpl.n	800e0e2 <_printf_i+0xce>
 800e0cc:	680e      	ldr	r6, [r1, #0]
 800e0ce:	602b      	str	r3, [r5, #0]
 800e0d0:	2e00      	cmp	r6, #0
 800e0d2:	da03      	bge.n	800e0dc <_printf_i+0xc8>
 800e0d4:	232d      	movs	r3, #45	; 0x2d
 800e0d6:	4276      	negs	r6, r6
 800e0d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e0dc:	485e      	ldr	r0, [pc, #376]	; (800e258 <_printf_i+0x244>)
 800e0de:	230a      	movs	r3, #10
 800e0e0:	e019      	b.n	800e116 <_printf_i+0x102>
 800e0e2:	680e      	ldr	r6, [r1, #0]
 800e0e4:	602b      	str	r3, [r5, #0]
 800e0e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e0ea:	bf18      	it	ne
 800e0ec:	b236      	sxthne	r6, r6
 800e0ee:	e7ef      	b.n	800e0d0 <_printf_i+0xbc>
 800e0f0:	682b      	ldr	r3, [r5, #0]
 800e0f2:	6820      	ldr	r0, [r4, #0]
 800e0f4:	1d19      	adds	r1, r3, #4
 800e0f6:	6029      	str	r1, [r5, #0]
 800e0f8:	0601      	lsls	r1, r0, #24
 800e0fa:	d501      	bpl.n	800e100 <_printf_i+0xec>
 800e0fc:	681e      	ldr	r6, [r3, #0]
 800e0fe:	e002      	b.n	800e106 <_printf_i+0xf2>
 800e100:	0646      	lsls	r6, r0, #25
 800e102:	d5fb      	bpl.n	800e0fc <_printf_i+0xe8>
 800e104:	881e      	ldrh	r6, [r3, #0]
 800e106:	4854      	ldr	r0, [pc, #336]	; (800e258 <_printf_i+0x244>)
 800e108:	2f6f      	cmp	r7, #111	; 0x6f
 800e10a:	bf0c      	ite	eq
 800e10c:	2308      	moveq	r3, #8
 800e10e:	230a      	movne	r3, #10
 800e110:	2100      	movs	r1, #0
 800e112:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e116:	6865      	ldr	r5, [r4, #4]
 800e118:	60a5      	str	r5, [r4, #8]
 800e11a:	2d00      	cmp	r5, #0
 800e11c:	bfa2      	ittt	ge
 800e11e:	6821      	ldrge	r1, [r4, #0]
 800e120:	f021 0104 	bicge.w	r1, r1, #4
 800e124:	6021      	strge	r1, [r4, #0]
 800e126:	b90e      	cbnz	r6, 800e12c <_printf_i+0x118>
 800e128:	2d00      	cmp	r5, #0
 800e12a:	d04d      	beq.n	800e1c8 <_printf_i+0x1b4>
 800e12c:	4615      	mov	r5, r2
 800e12e:	fbb6 f1f3 	udiv	r1, r6, r3
 800e132:	fb03 6711 	mls	r7, r3, r1, r6
 800e136:	5dc7      	ldrb	r7, [r0, r7]
 800e138:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e13c:	4637      	mov	r7, r6
 800e13e:	42bb      	cmp	r3, r7
 800e140:	460e      	mov	r6, r1
 800e142:	d9f4      	bls.n	800e12e <_printf_i+0x11a>
 800e144:	2b08      	cmp	r3, #8
 800e146:	d10b      	bne.n	800e160 <_printf_i+0x14c>
 800e148:	6823      	ldr	r3, [r4, #0]
 800e14a:	07de      	lsls	r6, r3, #31
 800e14c:	d508      	bpl.n	800e160 <_printf_i+0x14c>
 800e14e:	6923      	ldr	r3, [r4, #16]
 800e150:	6861      	ldr	r1, [r4, #4]
 800e152:	4299      	cmp	r1, r3
 800e154:	bfde      	ittt	le
 800e156:	2330      	movle	r3, #48	; 0x30
 800e158:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e15c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e160:	1b52      	subs	r2, r2, r5
 800e162:	6122      	str	r2, [r4, #16]
 800e164:	f8cd a000 	str.w	sl, [sp]
 800e168:	464b      	mov	r3, r9
 800e16a:	aa03      	add	r2, sp, #12
 800e16c:	4621      	mov	r1, r4
 800e16e:	4640      	mov	r0, r8
 800e170:	f7ff fee2 	bl	800df38 <_printf_common>
 800e174:	3001      	adds	r0, #1
 800e176:	d14c      	bne.n	800e212 <_printf_i+0x1fe>
 800e178:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e17c:	b004      	add	sp, #16
 800e17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e182:	4835      	ldr	r0, [pc, #212]	; (800e258 <_printf_i+0x244>)
 800e184:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e188:	6829      	ldr	r1, [r5, #0]
 800e18a:	6823      	ldr	r3, [r4, #0]
 800e18c:	f851 6b04 	ldr.w	r6, [r1], #4
 800e190:	6029      	str	r1, [r5, #0]
 800e192:	061d      	lsls	r5, r3, #24
 800e194:	d514      	bpl.n	800e1c0 <_printf_i+0x1ac>
 800e196:	07df      	lsls	r7, r3, #31
 800e198:	bf44      	itt	mi
 800e19a:	f043 0320 	orrmi.w	r3, r3, #32
 800e19e:	6023      	strmi	r3, [r4, #0]
 800e1a0:	b91e      	cbnz	r6, 800e1aa <_printf_i+0x196>
 800e1a2:	6823      	ldr	r3, [r4, #0]
 800e1a4:	f023 0320 	bic.w	r3, r3, #32
 800e1a8:	6023      	str	r3, [r4, #0]
 800e1aa:	2310      	movs	r3, #16
 800e1ac:	e7b0      	b.n	800e110 <_printf_i+0xfc>
 800e1ae:	6823      	ldr	r3, [r4, #0]
 800e1b0:	f043 0320 	orr.w	r3, r3, #32
 800e1b4:	6023      	str	r3, [r4, #0]
 800e1b6:	2378      	movs	r3, #120	; 0x78
 800e1b8:	4828      	ldr	r0, [pc, #160]	; (800e25c <_printf_i+0x248>)
 800e1ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e1be:	e7e3      	b.n	800e188 <_printf_i+0x174>
 800e1c0:	0659      	lsls	r1, r3, #25
 800e1c2:	bf48      	it	mi
 800e1c4:	b2b6      	uxthmi	r6, r6
 800e1c6:	e7e6      	b.n	800e196 <_printf_i+0x182>
 800e1c8:	4615      	mov	r5, r2
 800e1ca:	e7bb      	b.n	800e144 <_printf_i+0x130>
 800e1cc:	682b      	ldr	r3, [r5, #0]
 800e1ce:	6826      	ldr	r6, [r4, #0]
 800e1d0:	6961      	ldr	r1, [r4, #20]
 800e1d2:	1d18      	adds	r0, r3, #4
 800e1d4:	6028      	str	r0, [r5, #0]
 800e1d6:	0635      	lsls	r5, r6, #24
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	d501      	bpl.n	800e1e0 <_printf_i+0x1cc>
 800e1dc:	6019      	str	r1, [r3, #0]
 800e1de:	e002      	b.n	800e1e6 <_printf_i+0x1d2>
 800e1e0:	0670      	lsls	r0, r6, #25
 800e1e2:	d5fb      	bpl.n	800e1dc <_printf_i+0x1c8>
 800e1e4:	8019      	strh	r1, [r3, #0]
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	6123      	str	r3, [r4, #16]
 800e1ea:	4615      	mov	r5, r2
 800e1ec:	e7ba      	b.n	800e164 <_printf_i+0x150>
 800e1ee:	682b      	ldr	r3, [r5, #0]
 800e1f0:	1d1a      	adds	r2, r3, #4
 800e1f2:	602a      	str	r2, [r5, #0]
 800e1f4:	681d      	ldr	r5, [r3, #0]
 800e1f6:	6862      	ldr	r2, [r4, #4]
 800e1f8:	2100      	movs	r1, #0
 800e1fa:	4628      	mov	r0, r5
 800e1fc:	f7f2 f828 	bl	8000250 <memchr>
 800e200:	b108      	cbz	r0, 800e206 <_printf_i+0x1f2>
 800e202:	1b40      	subs	r0, r0, r5
 800e204:	6060      	str	r0, [r4, #4]
 800e206:	6863      	ldr	r3, [r4, #4]
 800e208:	6123      	str	r3, [r4, #16]
 800e20a:	2300      	movs	r3, #0
 800e20c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e210:	e7a8      	b.n	800e164 <_printf_i+0x150>
 800e212:	6923      	ldr	r3, [r4, #16]
 800e214:	462a      	mov	r2, r5
 800e216:	4649      	mov	r1, r9
 800e218:	4640      	mov	r0, r8
 800e21a:	47d0      	blx	sl
 800e21c:	3001      	adds	r0, #1
 800e21e:	d0ab      	beq.n	800e178 <_printf_i+0x164>
 800e220:	6823      	ldr	r3, [r4, #0]
 800e222:	079b      	lsls	r3, r3, #30
 800e224:	d413      	bmi.n	800e24e <_printf_i+0x23a>
 800e226:	68e0      	ldr	r0, [r4, #12]
 800e228:	9b03      	ldr	r3, [sp, #12]
 800e22a:	4298      	cmp	r0, r3
 800e22c:	bfb8      	it	lt
 800e22e:	4618      	movlt	r0, r3
 800e230:	e7a4      	b.n	800e17c <_printf_i+0x168>
 800e232:	2301      	movs	r3, #1
 800e234:	4632      	mov	r2, r6
 800e236:	4649      	mov	r1, r9
 800e238:	4640      	mov	r0, r8
 800e23a:	47d0      	blx	sl
 800e23c:	3001      	adds	r0, #1
 800e23e:	d09b      	beq.n	800e178 <_printf_i+0x164>
 800e240:	3501      	adds	r5, #1
 800e242:	68e3      	ldr	r3, [r4, #12]
 800e244:	9903      	ldr	r1, [sp, #12]
 800e246:	1a5b      	subs	r3, r3, r1
 800e248:	42ab      	cmp	r3, r5
 800e24a:	dcf2      	bgt.n	800e232 <_printf_i+0x21e>
 800e24c:	e7eb      	b.n	800e226 <_printf_i+0x212>
 800e24e:	2500      	movs	r5, #0
 800e250:	f104 0619 	add.w	r6, r4, #25
 800e254:	e7f5      	b.n	800e242 <_printf_i+0x22e>
 800e256:	bf00      	nop
 800e258:	0801015d 	.word	0x0801015d
 800e25c:	0801016e 	.word	0x0801016e

0800e260 <__retarget_lock_acquire_recursive>:
 800e260:	4770      	bx	lr

0800e262 <__retarget_lock_release_recursive>:
 800e262:	4770      	bx	lr

0800e264 <memmove>:
 800e264:	4288      	cmp	r0, r1
 800e266:	b510      	push	{r4, lr}
 800e268:	eb01 0402 	add.w	r4, r1, r2
 800e26c:	d902      	bls.n	800e274 <memmove+0x10>
 800e26e:	4284      	cmp	r4, r0
 800e270:	4623      	mov	r3, r4
 800e272:	d807      	bhi.n	800e284 <memmove+0x20>
 800e274:	1e43      	subs	r3, r0, #1
 800e276:	42a1      	cmp	r1, r4
 800e278:	d008      	beq.n	800e28c <memmove+0x28>
 800e27a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e27e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e282:	e7f8      	b.n	800e276 <memmove+0x12>
 800e284:	4402      	add	r2, r0
 800e286:	4601      	mov	r1, r0
 800e288:	428a      	cmp	r2, r1
 800e28a:	d100      	bne.n	800e28e <memmove+0x2a>
 800e28c:	bd10      	pop	{r4, pc}
 800e28e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e292:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e296:	e7f7      	b.n	800e288 <memmove+0x24>

0800e298 <_realloc_r>:
 800e298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e29c:	4680      	mov	r8, r0
 800e29e:	4614      	mov	r4, r2
 800e2a0:	460e      	mov	r6, r1
 800e2a2:	b921      	cbnz	r1, 800e2ae <_realloc_r+0x16>
 800e2a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2a8:	4611      	mov	r1, r2
 800e2aa:	f7ff bc39 	b.w	800db20 <_malloc_r>
 800e2ae:	b92a      	cbnz	r2, 800e2bc <_realloc_r+0x24>
 800e2b0:	f7ff fbca 	bl	800da48 <_free_r>
 800e2b4:	4625      	mov	r5, r4
 800e2b6:	4628      	mov	r0, r5
 800e2b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2bc:	f000 f81b 	bl	800e2f6 <_malloc_usable_size_r>
 800e2c0:	4284      	cmp	r4, r0
 800e2c2:	4607      	mov	r7, r0
 800e2c4:	d802      	bhi.n	800e2cc <_realloc_r+0x34>
 800e2c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e2ca:	d812      	bhi.n	800e2f2 <_realloc_r+0x5a>
 800e2cc:	4621      	mov	r1, r4
 800e2ce:	4640      	mov	r0, r8
 800e2d0:	f7ff fc26 	bl	800db20 <_malloc_r>
 800e2d4:	4605      	mov	r5, r0
 800e2d6:	2800      	cmp	r0, #0
 800e2d8:	d0ed      	beq.n	800e2b6 <_realloc_r+0x1e>
 800e2da:	42bc      	cmp	r4, r7
 800e2dc:	4622      	mov	r2, r4
 800e2de:	4631      	mov	r1, r6
 800e2e0:	bf28      	it	cs
 800e2e2:	463a      	movcs	r2, r7
 800e2e4:	f7ff fb9a 	bl	800da1c <memcpy>
 800e2e8:	4631      	mov	r1, r6
 800e2ea:	4640      	mov	r0, r8
 800e2ec:	f7ff fbac 	bl	800da48 <_free_r>
 800e2f0:	e7e1      	b.n	800e2b6 <_realloc_r+0x1e>
 800e2f2:	4635      	mov	r5, r6
 800e2f4:	e7df      	b.n	800e2b6 <_realloc_r+0x1e>

0800e2f6 <_malloc_usable_size_r>:
 800e2f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e2fa:	1f18      	subs	r0, r3, #4
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	bfbc      	itt	lt
 800e300:	580b      	ldrlt	r3, [r1, r0]
 800e302:	18c0      	addlt	r0, r0, r3
 800e304:	4770      	bx	lr
	...

0800e308 <_init>:
 800e308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e30a:	bf00      	nop
 800e30c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e30e:	bc08      	pop	{r3}
 800e310:	469e      	mov	lr, r3
 800e312:	4770      	bx	lr

0800e314 <_fini>:
 800e314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e316:	bf00      	nop
 800e318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e31a:	bc08      	pop	{r3}
 800e31c:	469e      	mov	lr, r3
 800e31e:	4770      	bx	lr
