

================================================================
== Vitis HLS Report for 'mvt_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16391|    16391|  0.164 ms|  0.164 ms|  16391|  16391|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |    16389|    16389|        22|         16|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 16, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/mvt.c:6]   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/mvt.c:6]   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 28 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten9"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/mvt.c:6]   --->   Operation 30 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/mvt.c:6]   --->   Operation 31 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 0, void %new.latch.for.inc69.split, i1 1, void %newFuncRoot"   --->   Operation 33 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i11 %indvar_flatten9" [src/mvt.c:29]   --->   Operation 34 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln29 = icmp_eq  i11 %indvar_flatten9_load, i11 1024" [src/mvt.c:29]   --->   Operation 35 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln29_1 = add i11 %indvar_flatten9_load, i11 1" [src/mvt.c:29]   --->   Operation 36 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc72, void %for.inc86.preheader.exitStub" [src/mvt.c:29]   --->   Operation 37 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/mvt.c:6]   --->   Operation 38 'load' 'j_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/mvt.c:29]   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln29 = add i7 %i_load, i7 1" [src/mvt.c:29]   --->   Operation 40 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp3_lp4_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [src/mvt.c:30]   --->   Operation 43 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.28ns)   --->   "%or_ln6 = or i1 %first_iter_1, i1 %tmp" [src/mvt.c:6]   --->   Operation 44 'or' 'or_ln6' <Predicate = (!icmp_ln29)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.36ns)   --->   "%select_ln6 = select i1 %tmp, i7 0, i7 %j_load" [src/mvt.c:6]   --->   Operation 45 'select' 'select_ln6' <Predicate = (!icmp_ln29)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.36ns)   --->   "%select_ln29 = select i1 %tmp, i7 %add_ln29, i7 %i_load" [src/mvt.c:29]   --->   Operation 46 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %select_ln29" [src/mvt.c:29]   --->   Operation 47 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buff_x2_addr = getelementptr i32 %buff_x2, i64 0, i64 %zext_ln29" [src/mvt.c:29]   --->   Operation 48 'getelementptr' 'buff_x2_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %or_ln6, void %for.inc69.split, void %for.first.iter.for.inc69" [src/mvt.c:30]   --->   Operation 49 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%buff_x2_load = load i6 %buff_x2_addr" [src/mvt.c:31]   --->   Operation 50 'load' 'buff_x2_load' <Predicate = (!icmp_ln29 & or_ln6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i7 %select_ln29" [src/mvt.c:29]   --->   Operation 51 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln6_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln29, i32 1, i32 5" [src/mvt.c:6]   --->   Operation 52 'partselect' 'lshr_ln6_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln6_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln6, i32 1, i32 5" [src/mvt.c:6]   --->   Operation 53 'partselect' 'lshr_ln6_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6_5" [src/mvt.c:6]   --->   Operation 54 'zext' 'zext_ln6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %lshr_ln6_5, i5 %lshr_ln6_2" [src/mvt.c:31]   --->   Operation 55 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i10 %tmp_7" [src/mvt.c:31]   --->   Operation 56 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_1" [src/mvt.c:31]   --->   Operation 57 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31_1" [src/mvt.c:31]   --->   Operation 58 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %zext_ln31_1" [src/mvt.c:31]   --->   Operation 59 'getelementptr' 'buff_A_2_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %zext_ln31_1" [src/mvt.c:31]   --->   Operation 60 'getelementptr' 'buff_A_3_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%buff_A_load = load i10 %buff_A_addr" [src/mvt.c:31]   --->   Operation 61 'load' 'buff_A_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i10 %buff_A_1_addr" [src/mvt.c:31]   --->   Operation 62 'load' 'buff_A_1_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buff_y2_addr = getelementptr i32 %buff_y2, i64 0, i64 %zext_ln6" [src/mvt.c:31]   --->   Operation 63 'getelementptr' 'buff_y2_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%buff_y2_load = load i5 %buff_y2_addr" [src/mvt.c:31]   --->   Operation 64 'load' 'buff_y2_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%buff_A_2_load = load i10 %buff_A_2_addr" [src/mvt.c:31]   --->   Operation 65 'load' 'buff_A_2_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%buff_A_3_load = load i10 %buff_A_3_addr" [src/mvt.c:31]   --->   Operation 66 'load' 'buff_A_3_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buff_y2_1_addr = getelementptr i32 %buff_y2_1, i64 0, i64 %zext_ln6" [src/mvt.c:31]   --->   Operation 67 'getelementptr' 'buff_y2_1_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%buff_y2_1_load = load i5 %buff_y2_1_addr" [src/mvt.c:31]   --->   Operation 68 'load' 'buff_y2_1_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln31 = or i5 %lshr_ln6_5, i5 1" [src/mvt.c:31]   --->   Operation 69 'or' 'or_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %or_ln31" [src/mvt.c:31]   --->   Operation 70 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %or_ln31, i5 %lshr_ln6_2" [src/mvt.c:31]   --->   Operation 71 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i10 %tmp_8" [src/mvt.c:31]   --->   Operation 72 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_2" [src/mvt.c:31]   --->   Operation 73 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31_2" [src/mvt.c:31]   --->   Operation 74 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buff_A_2_addr_1 = getelementptr i32 %buff_A_2, i64 0, i64 %zext_ln31_2" [src/mvt.c:31]   --->   Operation 75 'getelementptr' 'buff_A_2_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buff_A_3_addr_1 = getelementptr i32 %buff_A_3, i64 0, i64 %zext_ln31_2" [src/mvt.c:31]   --->   Operation 76 'getelementptr' 'buff_A_3_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i10 %buff_A_addr_1" [src/mvt.c:31]   --->   Operation 77 'load' 'buff_A_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i10 %buff_A_1_addr_1" [src/mvt.c:31]   --->   Operation 78 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buff_y2_addr_1 = getelementptr i32 %buff_y2, i64 0, i64 %zext_ln31" [src/mvt.c:31]   --->   Operation 79 'getelementptr' 'buff_y2_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.23ns)   --->   "%buff_y2_load_1 = load i5 %buff_y2_addr_1" [src/mvt.c:31]   --->   Operation 80 'load' 'buff_y2_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 81 [2/2] (1.23ns)   --->   "%buff_A_2_load_1 = load i10 %buff_A_2_addr_1" [src/mvt.c:31]   --->   Operation 81 'load' 'buff_A_2_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%buff_A_3_load_1 = load i10 %buff_A_3_addr_1" [src/mvt.c:31]   --->   Operation 82 'load' 'buff_A_3_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buff_y2_1_addr_1 = getelementptr i32 %buff_y2_1, i64 0, i64 %zext_ln31" [src/mvt.c:31]   --->   Operation 83 'getelementptr' 'buff_y2_1_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%buff_y2_1_load_1 = load i5 %buff_y2_1_addr_1" [src/mvt.c:31]   --->   Operation 84 'load' 'buff_y2_1_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln29 = store i11 %add_ln29_1, i11 %indvar_flatten9" [src/mvt.c:29]   --->   Operation 85 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %select_ln29, i7 %i" [src/mvt.c:6]   --->   Operation 86 'store' 'store_ln6' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc69" [src/mvt.c:30]   --->   Operation 87 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%buff_x2_load = load i6 %buff_x2_addr" [src/mvt.c:31]   --->   Operation 88 'load' 'buff_x2_load' <Predicate = (!icmp_ln29 & or_ln6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%buff_A_load = load i10 %buff_A_addr" [src/mvt.c:31]   --->   Operation 89 'load' 'buff_A_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 90 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i10 %buff_A_1_addr" [src/mvt.c:31]   --->   Operation 90 'load' 'buff_A_1_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 91 [1/1] (0.44ns)   --->   "%select_ln31 = select i1 %trunc_ln29, i32 %buff_A_1_load, i32 %buff_A_load" [src/mvt.c:31]   --->   Operation 91 'select' 'select_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/2] (1.23ns)   --->   "%buff_y2_load = load i5 %buff_y2_addr" [src/mvt.c:31]   --->   Operation 92 'load' 'buff_y2_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 93 [1/2] (1.23ns)   --->   "%buff_A_2_load = load i10 %buff_A_2_addr" [src/mvt.c:31]   --->   Operation 93 'load' 'buff_A_2_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 94 [1/2] (1.23ns)   --->   "%buff_A_3_load = load i10 %buff_A_3_addr" [src/mvt.c:31]   --->   Operation 94 'load' 'buff_A_3_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 95 [1/1] (0.44ns)   --->   "%select_ln31_1 = select i1 %trunc_ln29, i32 %buff_A_3_load, i32 %buff_A_2_load" [src/mvt.c:31]   --->   Operation 95 'select' 'select_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/2] (1.23ns)   --->   "%buff_y2_1_load = load i5 %buff_y2_1_addr" [src/mvt.c:31]   --->   Operation 96 'load' 'buff_y2_1_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 97 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i10 %buff_A_addr_1" [src/mvt.c:31]   --->   Operation 97 'load' 'buff_A_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 98 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i10 %buff_A_1_addr_1" [src/mvt.c:31]   --->   Operation 98 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 99 [1/1] (0.44ns)   --->   "%select_ln31_2 = select i1 %trunc_ln29, i32 %buff_A_1_load_1, i32 %buff_A_load_1" [src/mvt.c:31]   --->   Operation 99 'select' 'select_ln31_2' <Predicate = (!icmp_ln29)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/2] (1.23ns)   --->   "%buff_y2_load_1 = load i5 %buff_y2_addr_1" [src/mvt.c:31]   --->   Operation 100 'load' 'buff_y2_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%buff_A_2_load_1 = load i10 %buff_A_2_addr_1" [src/mvt.c:31]   --->   Operation 101 'load' 'buff_A_2_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 102 [1/2] (1.23ns)   --->   "%buff_A_3_load_1 = load i10 %buff_A_3_addr_1" [src/mvt.c:31]   --->   Operation 102 'load' 'buff_A_3_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 103 [1/1] (0.44ns)   --->   "%select_ln31_3 = select i1 %trunc_ln29, i32 %buff_A_3_load_1, i32 %buff_A_2_load_1" [src/mvt.c:31]   --->   Operation 103 'select' 'select_ln31_3' <Predicate = (!icmp_ln29)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/2] (1.23ns)   --->   "%buff_y2_1_load_1 = load i5 %buff_y2_1_addr_1" [src/mvt.c:31]   --->   Operation 104 'load' 'buff_y2_1_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 105 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %select_ln31, i32 %buff_y2_load" [src/mvt.c:31]   --->   Operation 105 'fmul' 'mul1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 106 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %select_ln31, i32 %buff_y2_load" [src/mvt.c:31]   --->   Operation 106 'fmul' 'mul1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [3/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %select_ln31_1, i32 %buff_y2_1_load" [src/mvt.c:31]   --->   Operation 107 'fmul' 'mul65_1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln31 = store i32 %buff_x2_load, i32 %empty" [src/mvt.c:31]   --->   Operation 108 'store' 'store_ln31' <Predicate = (!icmp_ln29 & or_ln6)> <Delay = 0.42>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc69.split" [src/mvt.c:30]   --->   Operation 109 'br' 'br_ln30' <Predicate = (!icmp_ln29 & or_ln6)> <Delay = 0.00>
ST_5 : Operation 110 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %select_ln31, i32 %buff_y2_load" [src/mvt.c:31]   --->   Operation 110 'fmul' 'mul1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [2/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %select_ln31_1, i32 %buff_y2_1_load" [src/mvt.c:31]   --->   Operation 111 'fmul' 'mul65_1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [3/3] (7.01ns)   --->   "%mul65_2 = fmul i32 %select_ln31_2, i32 %buff_y2_load_1" [src/mvt.c:31]   --->   Operation 112 'fmul' 'mul65_2' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/mvt.c:31]   --->   Operation 113 'load' 'p_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 114 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 114 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %select_ln31_1, i32 %buff_y2_1_load" [src/mvt.c:31]   --->   Operation 115 'fmul' 'mul65_1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [2/3] (7.01ns)   --->   "%mul65_2 = fmul i32 %select_ln31_2, i32 %buff_y2_load_1" [src/mvt.c:31]   --->   Operation 116 'fmul' 'mul65_2' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [3/3] (7.01ns)   --->   "%mul65_3 = fmul i32 %select_ln31_3, i32 %buff_y2_1_load_1" [src/mvt.c:31]   --->   Operation 117 'fmul' 'mul65_3' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 118 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 118 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/3] (7.01ns)   --->   "%mul65_2 = fmul i32 %select_ln31_2, i32 %buff_y2_load_1" [src/mvt.c:31]   --->   Operation 119 'fmul' 'mul65_2' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [2/3] (7.01ns)   --->   "%mul65_3 = fmul i32 %select_ln31_3, i32 %buff_y2_1_load_1" [src/mvt.c:31]   --->   Operation 120 'fmul' 'mul65_3' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 121 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 121 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/3] (7.01ns)   --->   "%mul65_3 = fmul i32 %select_ln31_3, i32 %buff_y2_1_load_1" [src/mvt.c:31]   --->   Operation 122 'fmul' 'mul65_3' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 123 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/mvt.c:31]   --->   Operation 123 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 124 [4/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 124 'fadd' 'add66_1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 125 [3/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 125 'fadd' 'add66_1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 126 [2/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 126 'fadd' 'add66_1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 127 [1/4] (6.43ns)   --->   "%add66_1 = fadd i32 %add1, i32 %mul65_1" [src/mvt.c:31]   --->   Operation 127 'fadd' 'add66_1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 128 [4/4] (6.43ns)   --->   "%add66_2 = fadd i32 %add66_1, i32 %mul65_2" [src/mvt.c:31]   --->   Operation 128 'fadd' 'add66_2' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 129 [3/4] (6.43ns)   --->   "%add66_2 = fadd i32 %add66_1, i32 %mul65_2" [src/mvt.c:31]   --->   Operation 129 'fadd' 'add66_2' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 130 [2/4] (6.43ns)   --->   "%add66_2 = fadd i32 %add66_1, i32 %mul65_2" [src/mvt.c:31]   --->   Operation 130 'fadd' 'add66_2' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.77ns)   --->   "%add_ln30 = add i7 %select_ln6, i7 4" [src/mvt.c:30]   --->   Operation 131 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln30, i32 6" [src/mvt.c:30]   --->   Operation 132 'bitselect' 'tmp_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %tmp_2, void %new.latch.for.inc69.split, void %last.iter.for.inc69.split" [src/mvt.c:30]   --->   Operation 133 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln30, i7 %j" [src/mvt.c:6]   --->   Operation 134 'store' 'store_ln6' <Predicate = (!icmp_ln29)> <Delay = 0.42>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 135 [1/4] (6.43ns)   --->   "%add66_2 = fadd i32 %add66_1, i32 %mul65_2" [src/mvt.c:31]   --->   Operation 135 'fadd' 'add66_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 136 [4/4] (6.43ns)   --->   "%add66_3 = fadd i32 %add66_2, i32 %mul65_3" [src/mvt.c:31]   --->   Operation 136 'fadd' 'add66_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 137 [3/4] (6.43ns)   --->   "%add66_3 = fadd i32 %add66_2, i32 %mul65_3" [src/mvt.c:31]   --->   Operation 137 'fadd' 'add66_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 138 [2/4] (6.43ns)   --->   "%add66_3 = fadd i32 %add66_2, i32 %mul65_3" [src/mvt.c:31]   --->   Operation 138 'fadd' 'add66_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.86>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/mvt_opt_f72b669da0a04fe63b6b8d5be7214588/opt.tcl:15]   --->   Operation 139 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/4] (6.43ns)   --->   "%add66_3 = fadd i32 %add66_2, i32 %mul65_3" [src/mvt.c:31]   --->   Operation 140 'fadd' 'add66_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln31 = store i32 %add66_3, i32 %empty" [src/mvt.c:31]   --->   Operation 141 'store' 'store_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.42>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 142 [1/1] (1.23ns)   --->   "%store_ln31 = store i32 %add66_3, i6 %buff_x2_addr" [src/mvt.c:31]   --->   Operation 142 'store' 'store_ln31' <Predicate = (tmp_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln30 = br void %new.latch.for.inc69.split" [src/mvt.c:30]   --->   Operation 143 'br' 'br_ln30' <Predicate = (tmp_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_y2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_y2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_x2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01111111111111111000000]
i                     (alloca           ) [ 01000000000000000000000]
indvar_flatten9       (alloca           ) [ 01000000000000000000000]
empty                 (alloca           ) [ 01111111111111111111110]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln6             (store            ) [ 00000000000000000000000]
store_ln6             (store            ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
first_iter_1          (phi              ) [ 01000000000000000000000]
indvar_flatten9_load  (load             ) [ 00000000000000000000000]
icmp_ln29             (icmp             ) [ 01111111111111111111111]
add_ln29_1            (add              ) [ 00000000000000000000000]
br_ln29               (br               ) [ 00000000000000000000000]
j_load                (load             ) [ 00000000000000000000000]
i_load                (load             ) [ 00000000000000000000000]
add_ln29              (add              ) [ 00000000000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000]
tmp                   (bitselect        ) [ 00000000000000000000000]
or_ln6                (or               ) [ 01111100000000000000000]
select_ln6            (select           ) [ 00111111111111111000000]
select_ln29           (select           ) [ 00000000000000000000000]
zext_ln29             (zext             ) [ 00000000000000000000000]
buff_x2_addr          (getelementptr    ) [ 01111111111111111111111]
br_ln30               (br               ) [ 00000000000000000000000]
trunc_ln29            (trunc            ) [ 00100000000000000000000]
lshr_ln6_2            (partselect       ) [ 00000000000000000000000]
lshr_ln6_5            (partselect       ) [ 00000000000000000000000]
zext_ln6              (zext             ) [ 00000000000000000000000]
tmp_7                 (bitconcatenate   ) [ 00000000000000000000000]
zext_ln31_1           (zext             ) [ 00000000000000000000000]
buff_A_addr           (getelementptr    ) [ 00100000000000000000000]
buff_A_1_addr         (getelementptr    ) [ 00100000000000000000000]
buff_A_2_addr         (getelementptr    ) [ 00100000000000000000000]
buff_A_3_addr         (getelementptr    ) [ 00100000000000000000000]
buff_y2_addr          (getelementptr    ) [ 00100000000000000000000]
buff_y2_1_addr        (getelementptr    ) [ 00100000000000000000000]
or_ln31               (or               ) [ 00000000000000000000000]
zext_ln31             (zext             ) [ 00000000000000000000000]
tmp_8                 (bitconcatenate   ) [ 00000000000000000000000]
zext_ln31_2           (zext             ) [ 00000000000000000000000]
buff_A_addr_1         (getelementptr    ) [ 00100000000000000000000]
buff_A_1_addr_1       (getelementptr    ) [ 00100000000000000000000]
buff_A_2_addr_1       (getelementptr    ) [ 00100000000000000000000]
buff_A_3_addr_1       (getelementptr    ) [ 00100000000000000000000]
buff_y2_addr_1        (getelementptr    ) [ 00100000000000000000000]
buff_y2_1_addr_1      (getelementptr    ) [ 00100000000000000000000]
store_ln29            (store            ) [ 00000000000000000000000]
store_ln6             (store            ) [ 00000000000000000000000]
br_ln30               (br               ) [ 01000000000000000000000]
buff_x2_load          (load             ) [ 00011100000000000000000]
buff_A_load           (load             ) [ 00000000000000000000000]
buff_A_1_load         (load             ) [ 00000000000000000000000]
select_ln31           (select           ) [ 00011100000000000000000]
buff_y2_load          (load             ) [ 00011100000000000000000]
buff_A_2_load         (load             ) [ 00000000000000000000000]
buff_A_3_load         (load             ) [ 00000000000000000000000]
select_ln31_1         (select           ) [ 00011110000000000000000]
buff_y2_1_load        (load             ) [ 00011110000000000000000]
buff_A_load_1         (load             ) [ 00000000000000000000000]
buff_A_1_load_1       (load             ) [ 00000000000000000000000]
select_ln31_2         (select           ) [ 00011111000000000000000]
buff_y2_load_1        (load             ) [ 00011111000000000000000]
buff_A_2_load_1       (load             ) [ 00000000000000000000000]
buff_A_3_load_1       (load             ) [ 00000000000000000000000]
select_ln31_3         (select           ) [ 00011111100000000000000]
buff_y2_1_load_1      (load             ) [ 00011111100000000000000]
store_ln31            (store            ) [ 00000000000000000000000]
br_ln30               (br               ) [ 00000000000000000000000]
mul1                  (fmul             ) [ 00000011110000000000000]
p_load                (load             ) [ 00000001110000000000000]
mul65_1               (fmul             ) [ 00000001111111000000000]
mul65_2               (fmul             ) [ 01000000111111111100000]
mul65_3               (fmul             ) [ 01111100011111111111110]
add1                  (fadd             ) [ 00000000001111000000000]
add66_1               (fadd             ) [ 01000000000000111100000]
add_ln30              (add              ) [ 00000000000000000000000]
tmp_2                 (bitselect        ) [ 01111110000000000111111]
br_ln30               (br               ) [ 00000000000000000000000]
store_ln6             (store            ) [ 00000000000000000000000]
add66_2               (fadd             ) [ 00111100000000000011110]
specpipeline_ln15     (specpipeline     ) [ 00000000000000000000000]
add66_3               (fadd             ) [ 00000010000000000000001]
store_ln31            (store            ) [ 00000000000000000000000]
store_ln31            (store            ) [ 00000000000000000000000]
br_ln30               (br               ) [ 00000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_y2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_y2_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_x2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_x2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp3_lp4_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten9_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="empty_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buff_x2_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x2_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="1"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_x2_load/1 store_ln31/22 "/>
</bind>
</comp>

<comp id="91" class="1004" name="buff_A_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="10" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buff_A_1_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="buff_A_2_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_2_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buff_A_3_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_3_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
<pin id="127" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_load/1 buff_A_load_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
<pin id="137" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_1_load/1 buff_A_1_load_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buff_y2_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y2_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="3"/>
<pin id="154" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_y2_load/1 buff_y2_load_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
<pin id="164" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_2_load/1 buff_A_2_load_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
<pin id="174" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_3_load/1 buff_A_3_load_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="buff_y2_1_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y2_1_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="189" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="4"/>
<pin id="191" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_y2_1_load/1 buff_y2_1_load_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="buff_A_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="buff_A_1_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="10" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="buff_A_2_addr_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_2_addr_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="buff_A_3_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_3_addr_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buff_y2_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y2_addr_1/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="buff_y2_1_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y2_1_addr_1/1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="first_iter_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_1 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="first_iter_1_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/6 add66_1/10 add66_2/14 add66_3/18 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 mul65_1/4 mul65_2/5 mul65_3/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 add66_1 add66_2 add66_3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln6_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln6_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten9_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln29_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln29_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="i_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln29_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln29_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="7" slack="0"/>
<pin id="333" dir="0" index="2" bw="7" slack="0"/>
<pin id="334" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln29_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln29_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="lshr_ln6_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="7" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="0" index="3" bw="4" slack="0"/>
<pin id="352" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_2/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="lshr_ln6_5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="4" slack="0"/>
<pin id="362" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_5/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="0" index="2" bw="5" slack="0"/>
<pin id="377" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln31_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="or_ln31_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln31_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="0" index="2" bw="5" slack="0"/>
<pin id="405" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln31_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln29_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="0"/>
<pin id="419" dir="0" index="1" bw="11" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln6_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="7" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln31_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln31_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln31_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="0" index="2" bw="32" slack="0"/>
<pin id="445" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln31_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_3/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln31_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="3"/>
<pin id="457" dir="0" index="1" bw="32" slack="4"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="5"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln30_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="15"/>
<pin id="465" dir="0" index="1" bw="4" slack="0"/>
<pin id="466" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/16 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="7" slack="0"/>
<pin id="471" dir="0" index="2" bw="4" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/16 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln6_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="0" index="1" bw="7" slack="15"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/16 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln31_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="20"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/21 "/>
</bind>
</comp>

<comp id="486" class="1005" name="j_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="493" class="1005" name="i_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="500" class="1005" name="indvar_flatten9_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="507" class="1005" name="empty_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="4"/>
<pin id="509" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="514" class="1005" name="icmp_ln29_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="518" class="1005" name="or_ln6_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln6 "/>
</bind>
</comp>

<comp id="522" class="1005" name="select_ln6_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="15"/>
<pin id="524" dir="1" index="1" bw="7" slack="15"/>
</pin_list>
<bind>
<opset="select_ln6 "/>
</bind>
</comp>

<comp id="527" class="1005" name="buff_x2_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="1"/>
<pin id="529" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_x2_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="trunc_ln29_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="540" class="1005" name="buff_A_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="1"/>
<pin id="542" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="buff_A_1_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="1"/>
<pin id="547" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="buff_A_2_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="1"/>
<pin id="552" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_2_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="buff_A_3_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="1"/>
<pin id="557" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_3_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="buff_y2_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="1"/>
<pin id="562" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_y2_addr "/>
</bind>
</comp>

<comp id="565" class="1005" name="buff_y2_1_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="1"/>
<pin id="567" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_y2_1_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="buff_A_addr_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="1"/>
<pin id="572" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="buff_A_1_addr_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="10" slack="1"/>
<pin id="577" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="buff_A_2_addr_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="1"/>
<pin id="582" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_2_addr_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="buff_A_3_addr_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="1"/>
<pin id="587" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_3_addr_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="buff_y2_addr_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="1"/>
<pin id="592" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_y2_addr_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="buff_y2_1_addr_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="1"/>
<pin id="597" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_y2_1_addr_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="buff_x2_load_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="3"/>
<pin id="602" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buff_x2_load "/>
</bind>
</comp>

<comp id="605" class="1005" name="select_ln31_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="610" class="1005" name="buff_y2_load_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_y2_load "/>
</bind>
</comp>

<comp id="615" class="1005" name="select_ln31_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="2"/>
<pin id="617" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="buff_y2_1_load_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="2"/>
<pin id="622" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_y2_1_load "/>
</bind>
</comp>

<comp id="625" class="1005" name="select_ln31_2_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="3"/>
<pin id="627" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln31_2 "/>
</bind>
</comp>

<comp id="630" class="1005" name="buff_y2_load_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="3"/>
<pin id="632" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buff_y2_load_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="select_ln31_3_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="4"/>
<pin id="637" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln31_3 "/>
</bind>
</comp>

<comp id="640" class="1005" name="buff_y2_1_load_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="4"/>
<pin id="642" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buff_y2_1_load_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="mul1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="p_load_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="655" class="1005" name="mul65_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="4"/>
<pin id="657" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul65_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="mul65_2_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="7"/>
<pin id="662" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul65_2 "/>
</bind>
</comp>

<comp id="665" class="1005" name="mul65_3_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="10"/>
<pin id="667" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="mul65_3 "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="6"/>
<pin id="672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="91" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="138"><net_src comp="98" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="139" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="165"><net_src comp="105" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="175"><net_src comp="112" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="192"><net_src comp="176" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="193" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="222"><net_src comp="200" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="231"><net_src comp="207" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="232"><net_src comp="214" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="281" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="296" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="244" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="308" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="308" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="296" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="308" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="302" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="299" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="346"><net_src comp="330" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="330" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="14" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="322" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="357" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="357" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="347" pin="4"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="393"><net_src comp="357" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="406"><net_src comp="48" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="389" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="347" pin="4"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="421"><net_src comp="290" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="330" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="129" pin="7"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="119" pin="7"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="166" pin="7"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="156" pin="7"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="129" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="119" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="166" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="156" pin="3"/><net_sink comp="448" pin=2"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="467"><net_src comp="52" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="38" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="40" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="463" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="252" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="62" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="496"><net_src comp="66" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="503"><net_src comp="70" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="510"><net_src comp="74" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="517"><net_src comp="284" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="316" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="322" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="530"><net_src comp="78" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="535"><net_src comp="343" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="543"><net_src comp="91" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="548"><net_src comp="98" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="553"><net_src comp="105" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="558"><net_src comp="112" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="563"><net_src comp="139" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="568"><net_src comp="176" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="573"><net_src comp="193" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="578"><net_src comp="200" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="583"><net_src comp="207" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="588"><net_src comp="214" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="593"><net_src comp="223" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="598"><net_src comp="233" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="603"><net_src comp="85" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="608"><net_src comp="427" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="613"><net_src comp="146" pin="7"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="618"><net_src comp="434" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="623"><net_src comp="183" pin="7"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="628"><net_src comp="441" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="633"><net_src comp="146" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="638"><net_src comp="448" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="643"><net_src comp="183" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="648"><net_src comp="256" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="653"><net_src comp="459" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="658"><net_src comp="256" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="663"><net_src comp="256" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="668"><net_src comp="256" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="673"><net_src comp="468" pin="3"/><net_sink comp="670" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_x2 | {22 }
 - Input state : 
	Port: mvt_Pipeline_lp3_lp4 : buff_A | {1 2 }
	Port: mvt_Pipeline_lp3_lp4 : buff_A_1 | {1 2 }
	Port: mvt_Pipeline_lp3_lp4 : buff_A_2 | {1 2 }
	Port: mvt_Pipeline_lp3_lp4 : buff_A_3 | {1 2 }
	Port: mvt_Pipeline_lp3_lp4 : buff_y2 | {1 2 }
	Port: mvt_Pipeline_lp3_lp4 : buff_y2_1 | {1 2 }
	Port: mvt_Pipeline_lp3_lp4 : buff_x2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln6 : 1
		store_ln6 : 1
		first_iter_1 : 1
		indvar_flatten9_load : 1
		icmp_ln29 : 2
		add_ln29_1 : 2
		br_ln29 : 3
		j_load : 1
		i_load : 1
		add_ln29 : 2
		tmp : 2
		or_ln6 : 3
		select_ln6 : 3
		select_ln29 : 3
		zext_ln29 : 4
		buff_x2_addr : 5
		br_ln30 : 3
		buff_x2_load : 6
		trunc_ln29 : 4
		lshr_ln6_2 : 4
		lshr_ln6_5 : 4
		zext_ln6 : 5
		tmp_7 : 5
		zext_ln31_1 : 6
		buff_A_addr : 7
		buff_A_1_addr : 7
		buff_A_2_addr : 7
		buff_A_3_addr : 7
		buff_A_load : 8
		buff_A_1_load : 8
		buff_y2_addr : 6
		buff_y2_load : 7
		buff_A_2_load : 8
		buff_A_3_load : 8
		buff_y2_1_addr : 6
		buff_y2_1_load : 7
		or_ln31 : 5
		zext_ln31 : 5
		tmp_8 : 5
		zext_ln31_2 : 6
		buff_A_addr_1 : 7
		buff_A_1_addr_1 : 7
		buff_A_2_addr_1 : 7
		buff_A_3_addr_1 : 7
		buff_A_load_1 : 8
		buff_A_1_load_1 : 8
		buff_y2_addr_1 : 6
		buff_y2_load_1 : 7
		buff_A_2_load_1 : 8
		buff_A_3_load_1 : 8
		buff_y2_1_addr_1 : 6
		buff_y2_1_load_1 : 7
		store_ln29 : 3
		store_ln6 : 4
	State 2
		select_ln31 : 1
		select_ln31_1 : 1
		select_ln31_2 : 1
		select_ln31_3 : 1
	State 3
	State 4
	State 5
	State 6
		add1 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_2 : 1
		br_ln30 : 2
		store_ln6 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln31 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_252      |    2    |   227   |   214   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_256      |    3    |   128   |   135   |
|----------|----------------------|---------|---------|---------|
|          |   select_ln6_fu_322  |    0    |    0    |    7    |
|          |  select_ln29_fu_330  |    0    |    0    |    7    |
|  select  |  select_ln31_fu_427  |    0    |    0    |    32   |
|          | select_ln31_1_fu_434 |    0    |    0    |    32   |
|          | select_ln31_2_fu_441 |    0    |    0    |    32   |
|          | select_ln31_3_fu_448 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln29_1_fu_290  |    0    |    0    |    18   |
|    add   |    add_ln29_fu_302   |    0    |    0    |    14   |
|          |    add_ln30_fu_463   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln29_fu_284   |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|    or    |     or_ln6_fu_316    |    0    |    0    |    2    |
|          |    or_ln31_fu_389    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_308      |    0    |    0    |    0    |
|          |     tmp_2_fu_468     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln29_fu_338   |    0    |    0    |    0    |
|          |    zext_ln6_fu_367   |    0    |    0    |    0    |
|   zext   |  zext_ln31_1_fu_381  |    0    |    0    |    0    |
|          |   zext_ln31_fu_395   |    0    |    0    |    0    |
|          |  zext_ln31_2_fu_409  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln29_fu_343  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|   lshr_ln6_2_fu_347  |    0    |    0    |    0    |
|          |   lshr_ln6_5_fu_357  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_7_fu_373     |    0    |    0    |    0    |
|          |     tmp_8_fu_401     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   355   |   557   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| buff_A_1_addr_1_reg_575|   10   |
|  buff_A_1_addr_reg_545 |   10   |
| buff_A_2_addr_1_reg_580|   10   |
|  buff_A_2_addr_reg_550 |   10   |
| buff_A_3_addr_1_reg_585|   10   |
|  buff_A_3_addr_reg_555 |   10   |
|  buff_A_addr_1_reg_570 |   10   |
|   buff_A_addr_reg_540  |   10   |
|  buff_x2_addr_reg_527  |    6   |
|  buff_x2_load_reg_600  |   32   |
|buff_y2_1_addr_1_reg_595|    5   |
| buff_y2_1_addr_reg_565 |    5   |
|buff_y2_1_load_1_reg_640|   32   |
| buff_y2_1_load_reg_620 |   32   |
| buff_y2_addr_1_reg_590 |    5   |
|  buff_y2_addr_reg_560  |    5   |
| buff_y2_load_1_reg_630 |   32   |
|  buff_y2_load_reg_610  |   32   |
|      empty_reg_507     |   32   |
|  first_iter_1_reg_241  |    1   |
|        i_reg_493       |    7   |
|    icmp_ln29_reg_514   |    1   |
| indvar_flatten9_reg_500|   11   |
|        j_reg_486       |    7   |
|      mul1_reg_645      |   32   |
|     mul65_1_reg_655    |   32   |
|     mul65_2_reg_660    |   32   |
|     mul65_3_reg_665    |   32   |
|     or_ln6_reg_518     |    1   |
|     p_load_reg_650     |   32   |
|         reg_260        |   32   |
|  select_ln31_1_reg_615 |   32   |
|  select_ln31_2_reg_625 |   32   |
|  select_ln31_3_reg_635 |   32   |
|   select_ln31_reg_605  |   32   |
|   select_ln6_reg_522   |    7   |
|      tmp_2_reg_670     |    1   |
|   trunc_ln29_reg_532   |    1   |
+------------------------+--------+
|          Total         |   655  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_119 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_119 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_129 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_129 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_146 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_156 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_156 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_166 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_183 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_252    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_252    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_256    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_256    |  p1  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   592  ||  7.602  ||   191   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   557  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   191  |
|  Register |    -   |    -   |   655  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |  1010  |   748  |
+-----------+--------+--------+--------+--------+
