vendor_name = ModelSim
source_file = 1, C:/UA/AC1/Guiao10/SignExtend.vhd
source_file = 1, C:/UA/AC1/Guiao10/RegFile.vhd
source_file = 1, C:/UA/AC1/Guiao10/PCupdate.vhd
source_file = 1, C:/UA/AC1/Guiao10/Mux2N.vhd
source_file = 1, C:/UA/AC1/Guiao10/MIPS_SingleCycle.vhd
source_file = 1, C:/UA/AC1/Guiao10/MIPS_pkg.vhd
source_file = 1, C:/UA/AC1/Guiao10/instructionMemory.vhd
source_file = 1, C:/UA/AC1/Guiao10/InstrSplitter.vhd
source_file = 1, C:/UA/AC1/Guiao10/DP_Memory.vhd
source_file = 1, C:/UA/AC1/Guiao10/divFreq.vhd
source_file = 1, C:/UA/AC1/Guiao10/DisplayUnit_pkg.vhd
source_file = 1, C:/UA/AC1/Guiao10/DisplayUnit.vhd
source_file = 1, C:/UA/AC1/Guiao10/DebounceUnit.vhd
source_file = 1, C:/UA/AC1/Guiao10/ALUControlUnit.vhd
source_file = 1, C:/UA/AC1/Guiao10/ALU32.vhd
source_file = 1, C:/UA/AC1/Guiao10/DataMemory.vhd
source_file = 1, C:/UA/AC1/Guiao10/DataMemory_Simulation.vwf
source_file = 1, C:/UA/AC1/Guiao10/ControlUnit.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/UA/AC1/Guiao10/db/MIPS_SingleCycle.cbx.xml
design_name = ControlUnit
instance = comp, \RegDst~output , RegDst~output, ControlUnit, 1
instance = comp, \Branch~output , Branch~output, ControlUnit, 1
instance = comp, \Jump~output , Jump~output, ControlUnit, 1
instance = comp, \MemRead~output , MemRead~output, ControlUnit, 1
instance = comp, \MemWrite~output , MemWrite~output, ControlUnit, 1
instance = comp, \MemToReg~output , MemToReg~output, ControlUnit, 1
instance = comp, \ALUsrc~output , ALUsrc~output, ControlUnit, 1
instance = comp, \RegWrite~output , RegWrite~output, ControlUnit, 1
instance = comp, \ALUop[0]~output , ALUop[0]~output, ControlUnit, 1
instance = comp, \ALUop[1]~output , ALUop[1]~output, ControlUnit, 1
instance = comp, \OpCode[4]~input , OpCode[4]~input, ControlUnit, 1
instance = comp, \OpCode[5]~input , OpCode[5]~input, ControlUnit, 1
instance = comp, \OpCode[0]~input , OpCode[0]~input, ControlUnit, 1
instance = comp, \OpCode[3]~input , OpCode[3]~input, ControlUnit, 1
instance = comp, \Mux2~0 , Mux2~0, ControlUnit, 1
instance = comp, \OpCode[2]~input , OpCode[2]~input, ControlUnit, 1
instance = comp, \OpCode[1]~input , OpCode[1]~input, ControlUnit, 1
instance = comp, \Mux2~1 , Mux2~1, ControlUnit, 1
instance = comp, \Mux4~0 , Mux4~0, ControlUnit, 1
instance = comp, \Mux9~0 , Mux9~0, ControlUnit, 1
instance = comp, \Mux7~0 , Mux7~0, ControlUnit, 1
instance = comp, \Mux7~1 , Mux7~1, ControlUnit, 1
instance = comp, \Mux8~0 , Mux8~0, ControlUnit, 1
instance = comp, \Mux5~0 , Mux5~0, ControlUnit, 1
instance = comp, \Mux5~1 , Mux5~1, ControlUnit, 1
instance = comp, \Mux3~0 , Mux3~0, ControlUnit, 1
instance = comp, \Mux3~1 , Mux3~1, ControlUnit, 1
instance = comp, \Mux1~0 , Mux1~0, ControlUnit, 1
instance = comp, \Mux1~1 , Mux1~1, ControlUnit, 1
instance = comp, \Mux0~0 , Mux0~0, ControlUnit, 1
instance = comp, \Mux0~1 , Mux0~1, ControlUnit, 1
