#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 12 22:32:44 2023
# Process ID: 13224
# Current directory: C:/Users/schwinn/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1756 C:\Users\schwinn\final_project\project_1.xpr
# Log file: C:/Users/schwinn/final_project/vivado.log
# Journal file: C:/Users/schwinn/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/schwinn/final_project/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/schwinn/final_project/chord_player_tb.v'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_tx_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/schwinn/Downloads/hdmi_tx_ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/schwinn/Downloads/hdmi_tx_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'hdmi_tx_0' is locked:
* IP definition 'hdmi_tx (1.1)' for IP 'hdmi_tx_0' (customized with software release 2019.1) was not found in the IP Catalog.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2458] undeclared symbol empty, assumed default net type wire [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:31]
INFO: [VRFC 10-2458] undeclared symbol full, assumed default net type wire [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:32]
INFO: [VRFC 10-2458] undeclared symbol dataOut, assumed default net type wire [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:33]
ERROR: [VRFC 10-2989] 'QUEUE_DEPTH' is not declared [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:32]
ERROR: [VRFC 10-2989] 'QUEUE_DEPTH' is not declared [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:87]
ERROR: [VRFC 10-2989] 'QUEUE_DEPTH' is not declared [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:88]
ERROR: [VRFC 10-2865] module 'echo' ignored due to previous errors [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:38]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:39]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:45]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'front' is not permitted [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'rear' is not permitted [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:38]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:39]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:45]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/xsim.dir/music_player_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 23:05:31 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 779.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 792.738 ; gain = 1.516
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 792.738 ; gain = 13.004
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 792.738 ; gain = 13.004
INFO: [Common 17-344] 'launch_simulation' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 829.504 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:38]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:39]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:45]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:38]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:39]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:45]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/music_player_tb/music_player/echoer/sample_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 829.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:38]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:39]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:45]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:38]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:39]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:45]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 5
add_wave {{/music_player_tb/music_player/echoer/rear}} 
run 5 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 829.504 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 829.504 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/music_player_tb/music_player/echoer/sample_out_ready}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 829.504 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/music_player_tb/music_player/echoer/enqueue_enable}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 829.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:38]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:39]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:45]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 6
add_wave {{/music_player_tb/music_player/echoer/front}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/music_player_tb/music_player/echoer/rear}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 829.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:38]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:39]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'd' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:45]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 3 for port 'q' [C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 7
add_wave {{/music_player_tb/music_player/echoer/front}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/music_player_tb/music_player/echoer/rear}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 829.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.dffr(WIDTH=15)
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 8
add_wave {{/music_player_tb/music_player/echoer/sample_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 829.504 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/music_player_tb/music_player/chord_sample}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 829.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.dffr(WIDTH=15)
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.dffr(WIDTH=15)
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 829.504 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/music_player_tb/music_player/echoer/sample_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 829.504 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/music_player_tb/music_player/chord_sample}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 836.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.dffr(WIDTH=15)
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 836.840 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 836.840 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 836.840 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
Audio out: sound file audio.snd opened for output.
Playing first song...
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 836.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'music_player_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj music_player_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/ac97_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac97_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/beat_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/chord_slot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chord_slot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/codec_conditioner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_conditioner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/dynamics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamics
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/project_1.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/frequency_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/note_player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/sine_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/song_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module song_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/schwinn/final_project/music_player_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_player_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
"xelab -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 649fac6bb3f64933b76be66f434eb721 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot music_player_tb_behav xil_defaultlib.music_player_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffre(WIDTH=2)
Compiling module xil_defaultlib.dffr
Compiling module xil_defaultlib.mcu
Compiling module xil_defaultlib.dffr(WIDTH=7)
Compiling module xil_defaultlib.dffr(WIDTH=3)
Compiling module xil_defaultlib.song_rom
Compiling module xil_defaultlib.song_reader
Compiling module xil_defaultlib.dffre(WIDTH=6)
Compiling module xil_defaultlib.chord_slot
Compiling module xil_defaultlib.chord_slot(IS_WAITER=1)
Compiling module xil_defaultlib.dffre
Compiling module xil_defaultlib.frequency_rom
Compiling module xil_defaultlib.dffre(WIDTH=22)
Compiling module xil_defaultlib.sine_rom
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.sine_reader
Compiling module xil_defaultlib.dffr(WIDTH=48)
Compiling module xil_defaultlib.note_player
Compiling module xil_defaultlib.dffre(WIDTH=16)
Compiling module xil_defaultlib.dffr(WIDTH=16)
Compiling module xil_defaultlib.dynamics
Compiling module xil_defaultlib.chord_player
Compiling module xil_defaultlib.dffr(WIDTH=15)
Compiling module xil_defaultlib.echo
Compiling module xil_defaultlib.dffre(WIDTH=10)
Compiling module xil_defaultlib.beat_generator(STOP=100)
Compiling module xil_defaultlib.codec_conditioner
Compiling module xil_defaultlib.music_player
Compiling module xil_defaultlib.dffr(WIDTH=8)
Compiling module xil_defaultlib.dffre(WIDTH=32)
Compiling module xil_defaultlib.ac97_if
Compiling module xil_defaultlib.music_player_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_player_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/schwinn/final_project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_player_tb_behav -key {Behavioral:sim_1:Functional:music_player_tb} -tclbatch {music_player_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source music_player_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.01s
Audio out: sound file audio.snd opened for output.
Playing first song...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 836.840 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 836.840 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 836.840 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-576] IP 'C:/Users/schwinn/final_project/project_1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0.xci' in run hdmi_tx_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Tue Dec 12 23:44:57 2023] Launched hdmi_tx_0_synth_1, clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
hdmi_tx_0_synth_1: C:/Users/schwinn/final_project/project_1.runs/hdmi_tx_0_synth_1/runme.log
clk_wiz_0_synth_1: C:/Users/schwinn/final_project/project_1.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/schwinn/final_project/project_1.runs/synth_1/runme.log
[Tue Dec 12 23:44:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/schwinn/final_project/project_1.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 00:09:40 2023...
