git clone --depth 1 --no-tags https://github.com/tangshi706/Digital-VLSI-Design-verilog-vlog.git f:/verilog_sva_gh_scraper/data/full_repos/264346990
git clone --depth 1 --no-tags https://github.com/molnara/helloworld_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/265941406
git clone --depth 1 --no-tags https://github.com/ayazulla007/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/263884196
git clone --depth 1 --no-tags https://github.com/jimmywang0913/CO-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/263067942
git clone --depth 1 --no-tags https://github.com/BBwanaz/Speech-Synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/263543835
git clone --depth 1 --no-tags https://github.com/Kiran760043/D-Flip-Flop.git f:/verilog_sva_gh_scraper/data/full_repos/258646407
git clone --depth 1 --no-tags https://github.com/sid-xyz/RNBIP_Pipelined-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/258971056
git clone --depth 1 --no-tags https://github.com/msalvi123/SVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/257120533
git clone --depth 1 --no-tags https://github.com/furrysalamander/ECE3740RISC.git f:/verilog_sva_gh_scraper/data/full_repos/257962294
git clone --depth 1 --no-tags https://github.com/JINGTC/RxFIFO_TxFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/263093244
git clone --depth 1 --no-tags https://github.com/moste00/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/262483416
git clone --depth 1 --no-tags https://github.com/wylieza/revenge_of_the_synth.git f:/verilog_sva_gh_scraper/data/full_repos/265775578
git clone --depth 1 --no-tags https://github.com/busamer/3-bit-adder.git f:/verilog_sva_gh_scraper/data/full_repos/265653762
git clone --depth 1 --no-tags https://github.com/starbr3aker/coa-A3A4.git f:/verilog_sva_gh_scraper/data/full_repos/265629269
git clone --depth 1 --no-tags https://github.com/linln1/OpenMIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/258758816
git clone --depth 1 --no-tags https://github.com/madri19/FPGA-SDES-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/261261250
git clone --depth 1 --no-tags https://github.com/Espinya/I2C_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/261224579
git clone --depth 1 --no-tags https://github.com/nikhil0360/Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/260839779
git clone --depth 1 --no-tags https://github.com/NicholasTran/AstroParty.git f:/verilog_sva_gh_scraper/data/full_repos/260306057
git clone --depth 1 --no-tags https://github.com/dhanush1708/digitalWatch.git f:/verilog_sva_gh_scraper/data/full_repos/263298698
git clone --depth 1 --no-tags https://github.com/shaoyuchu/DSDL.git f:/verilog_sva_gh_scraper/data/full_repos/262802264
git clone --depth 1 --no-tags https://github.com/xx172/lud.git f:/verilog_sva_gh_scraper/data/full_repos/262457313
git clone --depth 1 --no-tags https://github.com/umamibeef/vga-controller.git f:/verilog_sva_gh_scraper/data/full_repos/263086102
git clone --depth 1 --no-tags https://github.com/lordjuacs/ARCH-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/257788164
git clone --depth 1 --no-tags https://github.com/lizhoubob/FPGA-Study.git f:/verilog_sva_gh_scraper/data/full_repos/258507977
git clone --depth 1 --no-tags https://github.com/weidem/calendar.git f:/verilog_sva_gh_scraper/data/full_repos/257830467
git clone --depth 1 --no-tags https://github.com/sheftrip/CompArch-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/257881348
git clone --depth 1 --no-tags https://github.com/GeorgJanowski/EEE4120F.git f:/verilog_sva_gh_scraper/data/full_repos/259423180
git clone --depth 1 --no-tags https://github.com/souvicksaha95/16-bit-binary-to-BCD-conversion---Double-Dabble.git f:/verilog_sva_gh_scraper/data/full_repos/258248923
git clone --depth 1 --no-tags https://github.com/chnjstyj/nscscc-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/259020645
git clone --depth 1 --no-tags https://github.com/thiagobonfim0310/Elevador-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/265130731
git clone --depth 1 --no-tags https://github.com/Eyal-S/HDL-Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/263410066
git clone --depth 1 --no-tags https://github.com/rohansharmaa/counters-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264477029
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Shift-and-Add-Three---Convert-binary-to-BCD.git f:/verilog_sva_gh_scraper/data/full_repos/257153175
git clone --depth 1 --no-tags https://github.com/Kiran760043/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/258644790
git clone --depth 1 --no-tags https://github.com/Kiran760043/Ripple-Carry-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/258645039
git clone --depth 1 --no-tags https://github.com/Abhishek9934/Whack-a-mole-Game-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/260376800
git clone --depth 1 --no-tags https://github.com/alex7539021/my_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/262560006
git clone --depth 1 --no-tags https://github.com/ss900405twtw/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/262708779
git clone --depth 1 --no-tags https://github.com/moefh/fpga-vga-driver.git f:/verilog_sva_gh_scraper/data/full_repos/265809744
git clone --depth 1 --no-tags https://github.com/siddhantv10/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264187738
git clone --depth 1 --no-tags https://github.com/happysorry/CO_HW32.git f:/verilog_sva_gh_scraper/data/full_repos/264403916
git clone --depth 1 --no-tags https://github.com/janFrancoo/32-bit-Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/264904909
git clone --depth 1 --no-tags https://github.com/osamamagdy/Randomizer-module.git f:/verilog_sva_gh_scraper/data/full_repos/264133262
git clone --depth 1 --no-tags https://github.com/AyushMall124/Computer-Architecture--4-stage-pipelined-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/263571009
git clone --depth 1 --no-tags https://github.com/cepdnaclk/CO224-E16.git f:/verilog_sva_gh_scraper/data/full_repos/262151456
git clone --depth 1 --no-tags https://github.com/Kiran760043/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/262183468
git clone --depth 1 --no-tags https://github.com/Ang-Andrew/rhodonite.git f:/verilog_sva_gh_scraper/data/full_repos/262777300
git clone --depth 1 --no-tags https://github.com/sherlannn/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/262877733
git clone --depth 1 --no-tags https://github.com/Khasehemwy/CPU_Pipeline_SingleThreaded.git f:/verilog_sva_gh_scraper/data/full_repos/265125584
git clone --depth 1 --no-tags https://github.com/KoalaYan/CS145-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/264794829
git clone --depth 1 --no-tags https://github.com/xinweiliu930/Digital-Design-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264772648
git clone --depth 1 --no-tags https://github.com/RocketFPGA/RocketFPGA_gateware.git f:/verilog_sva_gh_scraper/data/full_repos/264737902
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-lab05-grupo-11.git f:/verilog_sva_gh_scraper/data/full_repos/262452819
git clone --depth 1 --no-tags https://github.com/codefuturedalao/computerDesignEx.git f:/verilog_sva_gh_scraper/data/full_repos/264234103
git clone --depth 1 --no-tags https://github.com/AlpAcA0072/CS207_S20.git f:/verilog_sva_gh_scraper/data/full_repos/256721377
git clone --depth 1 --no-tags https://github.com/willriley/pipelined-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/256720939
git clone --depth 1 --no-tags https://github.com/sarvesh8423/I2C-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/259254630
git clone --depth 1 --no-tags https://github.com/cruelkiddy/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/260366996
git clone --depth 1 --no-tags https://github.com/AiresCCCC/Verilog-study.git f:/verilog_sva_gh_scraper/data/full_repos/259822792
git clone --depth 1 --no-tags https://github.com/botrote/Archi_lab_4.git f:/verilog_sva_gh_scraper/data/full_repos/259678187
git clone --depth 1 --no-tags https://github.com/aminegaizi/VLSI-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/259517337
git clone --depth 1 --no-tags https://github.com/rschlaikjer/ecp-alu-sample.git f:/verilog_sva_gh_scraper/data/full_repos/259721606
git clone --depth 1 --no-tags https://github.com/jorlee99/Verilog-MP3-Player.git f:/verilog_sva_gh_scraper/data/full_repos/259798999
git clone --depth 1 --no-tags https://github.com/hikabekebin/tangnano_design.git f:/verilog_sva_gh_scraper/data/full_repos/260595352
git clone --depth 1 --no-tags https://github.com/ARohithReddy/multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/257819768
git clone --depth 1 --no-tags https://github.com/chmousset/cosim_hdl_analog.git f:/verilog_sva_gh_scraper/data/full_repos/265381099
git clone --depth 1 --no-tags https://github.com/raryanatkins/FPGAGame.git f:/verilog_sva_gh_scraper/data/full_repos/263733298
git clone --depth 1 --no-tags https://github.com/Kiran760043/Finite-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/264353240
git clone --depth 1 --no-tags https://github.com/midn8hustlr/booth-multiplier-bist.git f:/verilog_sva_gh_scraper/data/full_repos/260139703
git clone --depth 1 --no-tags https://github.com/swathi710/syr2ksource.git f:/verilog_sva_gh_scraper/data/full_repos/262332060
git clone --depth 1 --no-tags https://github.com/adhamosama/Pipelined-MP.git f:/verilog_sva_gh_scraper/data/full_repos/260790686
git clone --depth 1 --no-tags https://github.com/kie4280/cpu_design2.git f:/verilog_sva_gh_scraper/data/full_repos/263030399
git clone --depth 1 --no-tags https://github.com/PAN-Ziyue/Nexys4_Utils.git f:/verilog_sva_gh_scraper/data/full_repos/262957774
git clone --depth 1 --no-tags https://github.com/GGuedesAB/ConfigurableCache.git f:/verilog_sva_gh_scraper/data/full_repos/265444418
git clone --depth 1 --no-tags https://github.com/saint1998/HWSynLab.git f:/verilog_sva_gh_scraper/data/full_repos/264882968
git clone --depth 1 --no-tags https://github.com/rohansharmaa/gray_counter.git f:/verilog_sva_gh_scraper/data/full_repos/264474084
git clone --depth 1 --no-tags https://github.com/manasdtrivedi/MIPS-Datapath-Components-and-ALU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/265835025
git clone --depth 1 --no-tags https://github.com/zwm/iir_order2.git f:/verilog_sva_gh_scraper/data/full_repos/265225615
git clone --depth 1 --no-tags https://github.com/Kashyappatel14/4-way_Traffic_light_control_system_using_Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/258422000
git clone --depth 1 --no-tags https://github.com/talicopanda/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/258667629
git clone --depth 1 --no-tags https://github.com/Kiran760043/Adder-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/258645279
git clone --depth 1 --no-tags https://github.com/gauravzalariya/RISCV---RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/258820317
git clone --depth 1 --no-tags https://github.com/nklein9/LegV8_64bit_Klein_S18.git f:/verilog_sva_gh_scraper/data/full_repos/259164979
git clone --depth 1 --no-tags https://github.com/jackkoenig/verilator-and-reduction-bug.git f:/verilog_sva_gh_scraper/data/full_repos/260306590
git clone --depth 1 --no-tags https://github.com/Kiran760043/Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/260587716
git clone --depth 1 --no-tags https://github.com/wylieza/hpes_prac5.git f:/verilog_sva_gh_scraper/data/full_repos/260645706
git clone --depth 1 --no-tags https://github.com/Kiran760043/Priority-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/261911316
git clone --depth 1 --no-tags https://github.com/jena-thinman/16_bit_ALU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/261905290
git clone --depth 1 --no-tags https://github.com/vivinperis/Verilogassignment.git f:/verilog_sva_gh_scraper/data/full_repos/261957530
git clone --depth 1 --no-tags https://github.com/JurairBhat/tomasulo-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/261990978
git clone --depth 1 --no-tags https://github.com/spencerSunLingWei/Verilog_start_up.git f:/verilog_sva_gh_scraper/data/full_repos/261948910
git clone --depth 1 --no-tags https://github.com/zhewang1996/Flash-test.git f:/verilog_sva_gh_scraper/data/full_repos/261950754
git clone --depth 1 --no-tags https://github.com/Turux/FPGA-asgmt7.git f:/verilog_sva_gh_scraper/data/full_repos/262046906
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Booth-s-Multiplication-Algorithm-in-Verilog-Datapath-Control.git f:/verilog_sva_gh_scraper/data/full_repos/264342077
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Flip-Flop-models-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264207044
git clone --depth 1 --no-tags https://github.com/xx172/xx1.git f:/verilog_sva_gh_scraper/data/full_repos/262304155
git clone --depth 1 --no-tags https://github.com/antmicro-labs/fastvdma-wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/265031749
git clone --depth 1 --no-tags https://github.com/igarnett6/CS-UY-2204.git f:/verilog_sva_gh_scraper/data/full_repos/263741752
git clone --depth 1 --no-tags https://github.com/lichingcat/LogicDesign_Final-Project-Toybox.git f:/verilog_sva_gh_scraper/data/full_repos/261630867
