// Seed: 1195283092
module module_0 ();
  tri id_1;
  ;
  parameter id_2 = 1;
  assign id_1 = -1;
  logic id_3;
  ;
  parameter id_4 = id_2 ? id_2 : "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  wire id_6;
endmodule
module module_2 #(
    parameter id_11 = 32'd90,
    parameter id_7  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[-1 : 1],
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  inout wire _id_11;
  input logic [7:0] id_10;
  inout wire id_9;
  output wire id_8;
  inout wire _id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [id_7 : id_7] id_12 = id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_13 = id_10[id_11], id_14 = id_7;
endmodule
