# ğŸ§µ Bare-Metal Raspberry Pi OS â€“ ARMv7-A (Raspberry Pi 2 Model B)

This repository contains a set of **bare-metal kernels** targeting the **Raspberry Pi 2B**, demonstrating key low-level system concepts on **ARMv7-A architecture**. The code is tested using **QEMU emulation** and focuses on:

- âœ… UART-based serial communication  
- âœ… Privilege level control using EL1 and EL0  
- âœ… Exception handling via software interrupts (SVC)  
- âœ… Memory management with MMU and section-based virtual memory  

---

## âœ¨ Features

- MMIO-based UART driver using `mini_uart`
- Custom `printf()` implementation (fixed 4-character chunk prints)
- EL1 â†” EL0 privilege switching and syscall mechanism
- Virtual memory setup using MMU (1MB section mapping)
- User program execution in EL0 with syscall access only
- Strict UART access control (allowed only via EL1)

---

## ğŸ“Œ Task Summaries

### âœ… Task 1 â€“ UART Serial Output in EL1

- Initializes the UART0 using MMIO
- Runs the entire kernel in **EL1** (privileged mode)
- Sends `"Hello World\n"` through UART using a custom `uart_printf()` function
- Accepts input from user and echoes it back over UART

**Key Files:**
- `boot.S` â€“ Initializes stack and jumps to `kernel_main`
- `mini_uart.c` â€“ UART initialization and character send/receive
- `printf.c` â€“ 4-character fixed-size UART print
- `kernel_Semihosting.c` â€“ Calls UART init and prints message

---

### âœ… Task 2 â€“ Privilege Separation and Syscall Entry

- Switches from EL1 to EL0 after boot
- Prevents direct access to MMIO (UART) from EL0
- Sets up exception vector and handles illegal access gracefully
- Outlines syscall interface using `svc`, though partial

**Key Files:**
- `mm.S` â€“ Mode switch from EL1 to EL0
- `svc_handler.S` â€“ Basic SVC trap (not fully implemented)
- `privilege.S` â€“ Mode checking helpers
- `user.c` â€“ User-mode program attempting UART access

---

### âœ… Task 3 â€“ MMU & Virtual Memory

- Initializes MMU using CP15 system registers
- Creates 1MB-section page tables
- Restricts UART access to EL1 by memory attribute
- EL0 makes a syscall via `svc #0`, routed to EL1 handler
- Demonstrates syscall-based message printing from EL0

**Key Files:**
- `mmu.c` / `translation.c` â€“ Sets up and enables MMU
- `svc_handler.S`, `svc.c` â€“ SVC dispatcher and syscall logic
- `kernel.c` â€“ Maps memory, enables MMU, and transfers control to EL0
- `user.c` â€“ EL0 code triggering syscall

---

## ğŸ› ï¸ Build Instructions

Ensure you have the `arm-none-eabi` toolchain installed.

```sh
make
```

This will generate `kernel7.img` (or `kernel8.img` depending on entry file) for each stage.

---

## â–¶ï¸ Run with QEMU

Run using QEMU emulating Raspberry Pi 2 Model B:

```sh
qemu-system-arm -M raspi2b -kernel kernel7.img -serial stdio -display none
```

> Output is shown via standard I/O in the terminal.

---

## ğŸ—‚ï¸ Repository Structure

```
.
â”œâ”€â”€ include/           # Header files: MMIO, UART, mode switching, etc.
â”œâ”€â”€ src/               # Source files for kernel, UART, SVC, MMU
â”œâ”€â”€ output/            # (Optional) Debug/test logs
â”œâ”€â”€ linker.ld          # Linker script defining memory layout
â”œâ”€â”€ makefile           # Build rules
â”œâ”€â”€ kernel7.img        # Final binary to be loaded in QEMU
â””â”€â”€ README.md          # Project documentation (this file)
```

---

## ğŸ’¡ Development Highlights

- Written fully in **C and ARM Assembly**
- No dependency on standard C library or OS
- Demonstrates core OS kernel responsibilities from scratch
- Focuses on **security** via controlled hardware access

---

## ğŸ‘¨â€ğŸ’» Author

**Mukul Paliwal**  
As part of the **IRIS Hardware Recruitments 2025**  
Tested on **QEMU** with **WSL2**
