{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647408500335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647408500340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 23:28:20 2022 " "Processing started: Tue Mar 15 23:28:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647408500340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408500340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408500340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647408502102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647408502103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-behavioral " "Found design unit 1: Memory-behavioral" {  } { { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510761 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408510761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamemory-SYN " "Found design unit 1: datamemory-SYN" {  } { { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510778 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408510778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavioral " "Found design unit 1: Execute-behavioral" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510795 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408510795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510815 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408510815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-behavioral " "Found design unit 1: Fetch-behavioral" {  } { { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408510831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-behavioral " "Found design unit 1: Decode-behavioral" {  } { { "Decode.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Decode.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Decode.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408510847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLX-behavioral " "Found design unit 1: DLX-behavioral" {  } { { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510864 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLX " "Found entity 1: DLX" {  } { { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408510864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "Common.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Common.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510880 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common-body " "Found design unit 2: common-body" {  } { { "Common.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Common.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408510880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408510880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLX " "Elaborating entity \"DLX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647408511901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fet " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fet\"" {  } { { "DLX.vhd" "fet" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408511972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Fetch:fet\|InstructionMemory:im " "Elaborating entity \"InstructionMemory\" for hierarchy \"Fetch:fet\|InstructionMemory:im\"" {  } { { "Fetch.vhd" "im" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408511991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "altsyncram_component" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408512149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408512258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Programs/factorial_code.mif " "Parameter \"init_file\" = \"./Programs/factorial_code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408512259 ""}  } { { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647408512259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7t3 " "Found entity 1: altsyncram_c7t3" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408512450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7t3 Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated " "Elaborating entity \"altsyncram_c7t3\" for hierarchy \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408512451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:dec " "Elaborating entity \"Decode\" for hierarchy \"Decode:dec\"" {  } { { "DLX.vhd" "dec" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408512499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "true Decode.vhd(50) " "Verilog HDL or VHDL warning at Decode.vhd(50): object \"true\" assigned a value but never read" {  } { { "Decode.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Decode.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647408512515 "|DLX|Decode:dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "br_taken Decode.vhd(81) " "VHDL Process Statement warning at Decode.vhd(81): signal \"br_taken\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decode.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Decode.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512516 "|DLX|Decode:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:exc " "Elaborating entity \"Execute\" for hierarchy \"Execute:exc\"" {  } { { "DLX.vhd" "exc" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408512768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "true Execute.vhd(44) " "Verilog HDL or VHDL warning at Execute.vhd(44): object \"true\" assigned a value but never read" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647408512770 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Curr_OP Execute.vhd(123) " "VHDL Process Statement warning at Execute.vhd(123): signal \"Curr_OP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512772 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(130) " "VHDL Process Statement warning at Execute.vhd(130): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512775 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Imm Execute.vhd(130) " "VHDL Process Statement warning at Execute.vhd(130): signal \"Imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512775 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_in Execute.vhd(134) " "VHDL Process Statement warning at Execute.vhd(134): signal \"inst_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512775 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_in Execute.vhd(139) " "VHDL Process Statement warning at Execute.vhd(139): signal \"inst_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512775 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_in Execute.vhd(141) " "VHDL Process Statement warning at Execute.vhd(141): signal \"pc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512775 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(145) " "VHDL Process Statement warning at Execute.vhd(145): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512775 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(150) " "VHDL Process Statement warning at Execute.vhd(150): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512775 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_in Execute.vhd(152) " "VHDL Process Statement warning at Execute.vhd(152): signal \"pc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512775 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(155) " "VHDL Process Statement warning at Execute.vhd(155): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512775 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_in Execute.vhd(160) " "VHDL Process Statement warning at Execute.vhd(160): signal \"inst_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512775 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(164) " "VHDL Process Statement warning at Execute.vhd(164): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512776 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_in Execute.vhd(169) " "VHDL Process Statement warning at Execute.vhd(169): signal \"inst_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512776 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(174) " "VHDL Process Statement warning at Execute.vhd(174): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512776 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(174) " "VHDL Process Statement warning at Execute.vhd(174): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512776 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(178) " "VHDL Process Statement warning at Execute.vhd(178): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512776 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(178) " "VHDL Process Statement warning at Execute.vhd(178): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512776 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(182) " "VHDL Process Statement warning at Execute.vhd(182): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512776 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(182) " "VHDL Process Statement warning at Execute.vhd(182): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512776 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(186) " "VHDL Process Statement warning at Execute.vhd(186): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512776 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(186) " "VHDL Process Statement warning at Execute.vhd(186): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512776 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(190) " "VHDL Process Statement warning at Execute.vhd(190): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512777 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(190) " "VHDL Process Statement warning at Execute.vhd(190): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512777 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(194) " "VHDL Process Statement warning at Execute.vhd(194): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512777 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(194) " "VHDL Process Statement warning at Execute.vhd(194): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512777 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(198) " "VHDL Process Statement warning at Execute.vhd(198): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512777 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(198) " "VHDL Process Statement warning at Execute.vhd(198): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512777 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(202) " "VHDL Process Statement warning at Execute.vhd(202): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512777 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(202) " "VHDL Process Statement warning at Execute.vhd(202): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512777 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(206) " "VHDL Process Statement warning at Execute.vhd(206): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512777 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(206) " "VHDL Process Statement warning at Execute.vhd(206): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512778 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(210) " "VHDL Process Statement warning at Execute.vhd(210): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512778 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(210) " "VHDL Process Statement warning at Execute.vhd(210): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512778 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(214) " "VHDL Process Statement warning at Execute.vhd(214): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512778 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(214) " "VHDL Process Statement warning at Execute.vhd(214): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512778 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(222) " "VHDL Process Statement warning at Execute.vhd(222): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512778 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(222) " "VHDL Process Statement warning at Execute.vhd(222): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512778 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(230) " "VHDL Process Statement warning at Execute.vhd(230): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512778 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(230) " "VHDL Process Statement warning at Execute.vhd(230): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512778 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(238) " "VHDL Process Statement warning at Execute.vhd(238): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512779 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(238) " "VHDL Process Statement warning at Execute.vhd(238): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512779 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(246) " "VHDL Process Statement warning at Execute.vhd(246): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512779 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(246) " "VHDL Process Statement warning at Execute.vhd(246): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512779 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(254) " "VHDL Process Statement warning at Execute.vhd(254): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512779 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(254) " "VHDL Process Statement warning at Execute.vhd(254): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512779 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(262) " "VHDL Process Statement warning at Execute.vhd(262): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512779 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(262) " "VHDL Process Statement warning at Execute.vhd(262): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512779 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(270) " "VHDL Process Statement warning at Execute.vhd(270): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512779 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(270) " "VHDL Process Statement warning at Execute.vhd(270): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512780 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(278) " "VHDL Process Statement warning at Execute.vhd(278): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512780 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(278) " "VHDL Process Statement warning at Execute.vhd(278): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512780 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InOne Execute.vhd(286) " "VHDL Process Statement warning at Execute.vhd(286): signal \"InOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512780 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InTwo Execute.vhd(286) " "VHDL Process Statement warning at Execute.vhd(286): signal \"InTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512780 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "br_addr Execute.vhd(117) " "VHDL Process Statement warning at Execute.vhd(117): inferring latch(es) for signal or variable \"br_addr\", which holds its previous value in one or more paths through the process" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647408512782 "|DLX|Execute:exc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br_addr\[0\] Execute.vhd(117) " "Inferred latch for \"br_addr\[0\]\" at Execute.vhd(117)" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512785 "|DLX|Execute:exc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br_addr\[1\] Execute.vhd(117) " "Inferred latch for \"br_addr\[1\]\" at Execute.vhd(117)" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512785 "|DLX|Execute:exc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br_addr\[2\] Execute.vhd(117) " "Inferred latch for \"br_addr\[2\]\" at Execute.vhd(117)" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512786 "|DLX|Execute:exc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br_addr\[3\] Execute.vhd(117) " "Inferred latch for \"br_addr\[3\]\" at Execute.vhd(117)" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512786 "|DLX|Execute:exc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br_addr\[4\] Execute.vhd(117) " "Inferred latch for \"br_addr\[4\]\" at Execute.vhd(117)" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512786 "|DLX|Execute:exc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br_addr\[5\] Execute.vhd(117) " "Inferred latch for \"br_addr\[5\]\" at Execute.vhd(117)" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512786 "|DLX|Execute:exc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br_addr\[6\] Execute.vhd(117) " "Inferred latch for \"br_addr\[6\]\" at Execute.vhd(117)" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512786 "|DLX|Execute:exc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br_addr\[7\] Execute.vhd(117) " "Inferred latch for \"br_addr\[7\]\" at Execute.vhd(117)" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512786 "|DLX|Execute:exc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br_addr\[8\] Execute.vhd(117) " "Inferred latch for \"br_addr\[8\]\" at Execute.vhd(117)" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512786 "|DLX|Execute:exc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "br_addr\[9\] Execute.vhd(117) " "Inferred latch for \"br_addr\[9\]\" at Execute.vhd(117)" {  } { { "Execute.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Execute.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408512786 "|DLX|Execute:exc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:mem\"" {  } { { "DLX.vhd" "mem" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408512854 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out Memory.vhd(81) " "VHDL Process Statement warning at Memory.vhd(81): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512856 "|DLX|Memory:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_out Memory.vhd(83) " "VHDL Process Statement warning at Memory.vhd(83): signal \"ALU_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647408512856 "|DLX|Memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Memory:mem\|DataMemory:dm " "Elaborating entity \"DataMemory\" for hierarchy \"Memory:mem\|DataMemory:dm\"" {  } { { "Memory.vhd" "dm" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408512907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.vhd" "altsyncram_component" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408512986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408513067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Programs/factorial_data.mif " "Parameter \"init_file\" = \"./Programs/factorial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647408513068 ""}  } { { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647408513068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4is3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4is3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4is3 " "Found entity 1: altsyncram_4is3" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647408513258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408513258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4is3 Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated " "Elaborating entity \"altsyncram_4is3\" for hierarchy \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408513259 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[0\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[1\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[2\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[3\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[4\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[5\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[6\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[7\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[8\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[9\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[10\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[11\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[12\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[13\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[14\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[15\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[16\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[17\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[18\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[19\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[20\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[21\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[22\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[23\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[24\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[25\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[26\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[27\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[28\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[29\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 762 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[30\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[31\] " "Synthesized away node \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_4is3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_4is3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_4is3.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DataMemory.vhd" 62 0 0 } } { "Memory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Memory.vhd" 50 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Memory:mem|DataMemory:dm|altsyncram:altsyncram_component|altsyncram_4is3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[0\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[1\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[2\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[3\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[4\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[5\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[6\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[7\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[8\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[9\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[10\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[11\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[12\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[13\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[14\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[15\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[16\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[17\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[18\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 450 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[19\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[20\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[21\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[22\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[23\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[24\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[25\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[26\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[27\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[28\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[29\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[30\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[31\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/db/altsyncram_c7t3.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/InstructionMemory.vhd" 61 0 0 } } { "Fetch.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/Fetch.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408513793 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_c7t3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1647408513793 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1647408513793 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647408514147 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1332 " "1332 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647408514272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647408514931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647408514931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408515281 "|DLX|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_L " "No output dependent on input pin \"RST_L\"" {  } { { "DLX.vhd" "" { Text "G:/My Drive/USU Spring 2022/Adv Reconfigurable Computing/6930_Projects/DLX/DLX.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647408515281 "|DLX|RST_L"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647408515281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647408515282 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647408515282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647408515282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647408515419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 23:28:35 2022 " "Processing ended: Tue Mar 15 23:28:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647408515419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647408515419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647408515419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647408515419 ""}
