<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DPC++ Runtime: include/sycl/ext/intel/experimental/fpga_kernel_properties.hpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DPC++ Runtime
   </div>
   <div id="projectbrief">Runtime libraries for oneAPI DPC++</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('fpga__kernel__properties_8hpp.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">fpga_kernel_properties.hpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="property_8hpp_source.html">sycl/ext/oneapi/properties/property.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="property__value_8hpp_source.html">sycl/ext/oneapi/properties/property_value.hpp</a>&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;type_traits&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for fpga_kernel_properties.hpp:</div>
<div class="dyncontent">
<div class="center"><img src="fpga__kernel__properties_8hpp__incl.png" border="0" usemap="#ainclude_2sycl_2ext_2intel_2experimental_2fpga__kernel__properties_8hpp" alt=""/></div>
<map name="ainclude_2sycl_2ext_2intel_2experimental_2fpga__kernel__properties_8hpp" id="ainclude_2sycl_2ext_2intel_2experimental_2fpga__kernel__properties_8hpp">
<area shape="rect" title=" " alt="" coords="1155,5,1348,61"/>
<area shape="rect" href="property_8hpp.html" title=" " alt="" coords="1264,288,1455,329"/>
<area shape="rect" title=" " alt="" coords="875,377,967,404"/>
<area shape="rect" href="property__value_8hpp.html" title=" " alt="" coords="745,109,936,151"/>
<area shape="rect" title=" " alt="" coords="1314,117,1381,143"/>
<area shape="rect" title=" " alt="" coords="1373,377,1437,404"/>
<area shape="rect" title=" " alt="" coords="1277,377,1348,404"/>
<area shape="rect" href="property__utils_8hpp.html" title=" " alt="" coords="493,199,684,240"/>
<area shape="rect" title=" " alt="" coords="626,288,797,329"/>
<area shape="rect" title=" " alt="" coords="821,288,991,329"/>
<area shape="rect" title=" " alt="" coords="1015,288,1189,329"/>
<area shape="rect" title=" " alt="" coords="30,288,201,329"/>
<area shape="rect" title=" " alt="" coords="225,295,281,322"/>
<area shape="rect" title=" " alt="" coords="305,295,379,322"/>
<area shape="rect" title=" " alt="" coords="404,295,459,322"/>
<area shape="rect" title=" " alt="" coords="483,295,551,322"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="fpga__kernel__properties_8hpp__dep__incl.png" border="0" usemap="#ainclude_2sycl_2ext_2intel_2experimental_2fpga__kernel__properties_8hppdep" alt=""/></div>
<map name="ainclude_2sycl_2ext_2intel_2experimental_2fpga__kernel__properties_8hppdep" id="ainclude_2sycl_2ext_2intel_2experimental_2fpga__kernel__properties_8hppdep">
<area shape="rect" title=" " alt="" coords="161,5,354,61"/>
<area shape="rect" href="task__sequence_8hpp.html" title=" " alt="" coords="216,109,459,151"/>
<area shape="rect" href="fpga__extensions_8hpp.html" title=" " alt="" coords="98,199,259,240"/>
<area shape="rect" href="sycl_2sycl_8hpp.html" title=" " alt="" coords="284,206,441,233"/>
<area shape="rect" href="CL_2sycl_8hpp.html" title=" " alt="" coords="5,295,152,322"/>
<area shape="rect" href="ompat_2math_8hpp.html" title=" " alt="" coords="177,288,325,329"/>
<area shape="rect" href="ompat_2util_8hpp.html" title=" " alt="" coords="289,377,437,419"/>
<area shape="rect" href="level__zero_8cpp.html" title=" " alt="" coords="401,288,559,329"/>
<area shape="rect" href="opencl_8cpp.html" title=" " alt="" coords="584,295,781,322"/>
<area shape="rect" href="syclcompat_2syclcompat_8hpp.html" title=" " alt="" coords="233,467,381,508"/>
<area shape="rect" href="syclcompat_8hpp.html" title=" " alt="" coords="219,556,395,583"/>
</map>
</div>
</div>
<p><a href="fpga__kernel__properties_8hpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1streaming__interface__key.html">sycl::_V1::ext::intel::experimental::streaming_interface_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__interface__key.html">sycl::_V1::ext::intel::experimental::register_map_interface_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipelined__key.html">sycl::_V1::ext::intel::experimental::pipelined_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__cluster__key.html">sycl::_V1::ext::intel::experimental::fpga_cluster_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01intel_1_1experibb0acea7d5c06e4c841b97e0a24a5e12.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; intel::experimental::streaming_interface_key, intel::experimental::fpga_kernel_attribute&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01intel_1_1experi6440bdd018ed459d9337fedbe7688ca9.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; intel::experimental::register_map_interface_key, intel::experimental::fpga_kernel_attribute&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01intel_1_1experi868f426ef509e95ddf07b8ad10887e69.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; intel::experimental::pipelined_key, intel::experimental::fpga_kernel_attribute&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01intel_1_1experi45c9d04fdd5499d80bf5d6e03acf9ce9.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; intel::experimental::fpga_cluster_key, intel::experimental::fpga_kernel_attribute&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01intel_1_1experia8be9a3919f65a95146509a0312421c4.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; intel::experimental::pipelined_key, intel::experimental::task_sequence&lt; f, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01intel_1_1experi16d0c32cf5ba2cd0ae52c990fb3803ec.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; intel::experimental::fpga_cluster_key, intel::experimental::task_sequence&lt; f, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01intel_1_1ec238f194f32d0671768bd8b266bb750c.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; intel::experimental::streaming_interface_key::value_t&lt; Stall_Free &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01intel_1_1e81eb2205688a3b182865e3b3a418c6a8.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; intel::experimental::register_map_interface_key::value_t&lt; Wait &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01intel_1_1e514cfcf9510e71306881190b270595e1.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; intel::experimental::pipelined_key::value_t&lt; Value &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01intel_1_1efc66d271a633bf3162b37f067170618c.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; intel::experimental::fpga_cluster_key::value_t&lt; ClusterType &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacesycl"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl.html">sycl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1.html">sycl::_V1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext.html">sycl::_V1::ext</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel.html">sycl::_V1::ext::intel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html">sycl::_V1::ext::intel::experimental</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1oneapi"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi.html">sycl::_V1::ext::oneapi</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html">sycl::_V1::ext::oneapi::experimental</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail.html">sycl::_V1::ext::oneapi::experimental::detail</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a010d4c7f3aabb6876a371a34ed1767c7"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7">sycl::_V1::ext::intel::experimental::streaming_interface_options_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7ac7013c12b1deeb30e975ddb38d824ddc">sycl::_V1::ext::intel::experimental::accept_downstream_stall</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7a5dc74dafd034f66ff3cbb39bc2e458e4">sycl::_V1::ext::intel::experimental::remove_downstream_stall</a>
 }</td></tr>
<tr class="separator:a010d4c7f3aabb6876a371a34ed1767c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a91b9acd873a9fdbac90ec4eedf81a"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81a">sycl::_V1::ext::intel::experimental::register_map_interface_options_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81aa874bbf6cfdfd9d3469c3f1a2e572fcad">sycl::_V1::ext::intel::experimental::do_not_wait_for_done_write</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81aa4053b965512c61339350cf0252d74d11">sycl::_V1::ext::intel::experimental::wait_for_done_write</a>
 }</td></tr>
<tr class="separator:ab9a91b9acd873a9fdbac90ec4eedf81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b8c8837047e749f4ded62ca27b4cb0"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0">sycl::_V1::ext::intel::experimental::fpga_cluster_options_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0a5f9d64f2c7eff6d927b8474233315688">sycl::_V1::ext::intel::experimental::stall_free</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0af6ed9a2ceda86233fc405f9ba33433fe">sycl::_V1::ext::intel::experimental::stall_enable</a>
 }</td></tr>
<tr class="separator:a94b8c8837047e749f4ded62ca27b4cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a550b73df1b67da35f30343656025230b"><td class="memTemplParams" colspan="2">template&lt;streaming_interface_options_enum option = streaming_interface_options_enum::accept_downstream_stall&gt; </td></tr>
<tr class="memitem:a550b73df1b67da35f30343656025230b"><td class="memTemplItemLeft" align="right" valign="top">constexpr streaming_interface_key::value_t&lt; option &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a550b73df1b67da35f30343656025230b">sycl::_V1::ext::intel::experimental::streaming_interface</a></td></tr>
<tr class="separator:a550b73df1b67da35f30343656025230b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0b5a7fef1edad2b3834f13df08e68e"><td class="memItemLeft" align="right" valign="top">constexpr streaming_interface_key::value_t&lt; streaming_interface_options_enum::accept_downstream_stall &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a5e0b5a7fef1edad2b3834f13df08e68e">sycl::_V1::ext::intel::experimental::streaming_interface_accept_downstream_stall</a></td></tr>
<tr class="separator:a5e0b5a7fef1edad2b3834f13df08e68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad212127c7823de21d976d11ea6cc662b"><td class="memItemLeft" align="right" valign="top">constexpr streaming_interface_key::value_t&lt; streaming_interface_options_enum::remove_downstream_stall &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad212127c7823de21d976d11ea6cc662b">sycl::_V1::ext::intel::experimental::streaming_interface_remove_downstream_stall</a></td></tr>
<tr class="separator:ad212127c7823de21d976d11ea6cc662b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e7185204bee0ddfb454aecc7e21284"><td class="memTemplParams" colspan="2">template&lt;register_map_interface_options_enum option = register_map_interface_options_enum::do_not_wait_for_done_write&gt; </td></tr>
<tr class="memitem:ad7e7185204bee0ddfb454aecc7e21284"><td class="memTemplItemLeft" align="right" valign="top">constexpr register_map_interface_key::value_t&lt; option &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad7e7185204bee0ddfb454aecc7e21284">sycl::_V1::ext::intel::experimental::register_map_interface</a></td></tr>
<tr class="separator:ad7e7185204bee0ddfb454aecc7e21284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29329bff0319986e287f754ad262acec"><td class="memItemLeft" align="right" valign="top">constexpr register_map_interface_key::value_t&lt; register_map_interface_options_enum::wait_for_done_write &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a29329bff0319986e287f754ad262acec">sycl::_V1::ext::intel::experimental::register_map_interface_wait_for_done_write</a></td></tr>
<tr class="separator:a29329bff0319986e287f754ad262acec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e830765c006c429818b856650df7769"><td class="memItemLeft" align="right" valign="top">constexpr register_map_interface_key::value_t&lt; register_map_interface_options_enum::do_not_wait_for_done_write &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2e830765c006c429818b856650df7769">sycl::_V1::ext::intel::experimental::register_map_interface_do_not_wait_for_done_write</a></td></tr>
<tr class="separator:a2e830765c006c429818b856650df7769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08b548be7dfcec0745e3e13bc9ed26f"><td class="memTemplParams" colspan="2">template&lt;int pipeline_directive_or_initiation_interval = -1&gt; </td></tr>
<tr class="memitem:ab08b548be7dfcec0745e3e13bc9ed26f"><td class="memTemplItemLeft" align="right" valign="top">constexpr pipelined_key::value_t&lt; pipeline_directive_or_initiation_interval &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab08b548be7dfcec0745e3e13bc9ed26f">sycl::_V1::ext::intel::experimental::pipelined</a></td></tr>
<tr class="separator:ab08b548be7dfcec0745e3e13bc9ed26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad39c99e31474504ef1d93535b0c1f66"><td class="memTemplParams" colspan="2">template&lt;fpga_cluster_options_enum option = fpga_cluster_options_enum::stall_free&gt; </td></tr>
<tr class="memitem:aad39c99e31474504ef1d93535b0c1f66"><td class="memTemplItemLeft" align="right" valign="top">constexpr fpga_cluster_key::value_t&lt; option &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aad39c99e31474504ef1d93535b0c1f66">sycl::_V1::ext::intel::experimental::fpga_cluster</a></td></tr>
<tr class="separator:aad39c99e31474504ef1d93535b0c1f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3666b2643cd9754b3e8fb928aa9dd074"><td class="memItemLeft" align="right" valign="top">constexpr fpga_cluster_key::value_t&lt; fpga_cluster_options_enum::stall_free &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a3666b2643cd9754b3e8fb928aa9dd074">sycl::_V1::ext::intel::experimental::stall_free_clusters</a></td></tr>
<tr class="separator:a3666b2643cd9754b3e8fb928aa9dd074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6754a3b6c04c2ea57e9bdb3ad284549f"><td class="memItemLeft" align="right" valign="top">constexpr fpga_cluster_key::value_t&lt; fpga_cluster_options_enum::stall_enable &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a6754a3b6c04c2ea57e9bdb3ad284549f">sycl::_V1::ext::intel::experimental::stall_enable_clusters</a></td></tr>
<tr class="separator:a6754a3b6c04c2ea57e9bdb3ad284549f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_0d7e0c259facfc42867cbdec0029234e.html">sycl</a></li><li class="navelem"><a class="el" href="dir_772cb676c9cb27b05c05d69faa4dcaec.html">ext</a></li><li class="navelem"><a class="el" href="dir_9e5686b40de5c2050d46e853c748fa09.html">intel</a></li><li class="navelem"><a class="el" href="dir_f6418b391750af25c13693e273ce9302.html">experimental</a></li><li class="navelem"><a class="el" href="fpga__kernel__properties_8hpp.html">fpga_kernel_properties.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
