// Seed: 3506604041
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wor id_10,
    output supply0 id_11,
    output tri id_12,
    output uwire id_13,
    output tri1 id_14,
    output uwire id_15,
    input wand id_16,
    input tri1 id_17,
    input wire id_18,
    input wor id_19,
    input tri1 id_20,
    input wand id_21,
    output wor id_22,
    output supply0 id_23,
    output tri0 id_24,
    output tri1 id_25,
    input tri0 id_26,
    input wor id_27,
    output uwire id_28,
    input wire id_29,
    input tri0 id_30,
    output tri0 id_31,
    input wand id_32,
    output tri0 id_33,
    input supply0 id_34,
    input supply1 id_35,
    input tri1 id_36,
    input uwire id_37,
    input wire id_38,
    output supply1 id_39,
    output tri0 id_40,
    input wand id_41,
    output wire id_42,
    input wand id_43,
    output supply0 id_44,
    input wand id_45,
    output uwire id_46
);
  assign id_3 = 1;
  wire id_48;
endmodule
module module_1 (
    output tri1 id_0,
    input  wand id_1
);
  assign id_0 = 1;
  module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
