/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  reg [13:0] celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  reg [25:0] celloutsig_1_1z;
  wire [29:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_3z[10] | celloutsig_0_7z);
  assign celloutsig_1_4z = ~(in_data[150] | celloutsig_1_1z[13]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | celloutsig_1_3z);
  assign celloutsig_1_17z = ~(celloutsig_1_10z | celloutsig_1_6z);
  assign celloutsig_1_3z = ~in_data[131];
  assign celloutsig_0_10z = ~((celloutsig_0_1z | celloutsig_0_3z[3]) & celloutsig_0_2z);
  assign celloutsig_0_11z = ~((in_data[47] | celloutsig_0_4z[5]) & celloutsig_0_1z);
  assign celloutsig_1_0z = ~((in_data[137] | in_data[101]) & in_data[175]);
  assign celloutsig_1_14z = celloutsig_1_13z & celloutsig_1_7z[6:3];
  assign celloutsig_0_7z = celloutsig_0_0z[2:0] && in_data[15:13];
  assign celloutsig_0_1z = in_data[5:0] && in_data[82:77];
  assign celloutsig_1_6z = celloutsig_1_1z[24:11] && celloutsig_1_1z[18:5];
  assign celloutsig_1_9z = { in_data[182:170], celloutsig_1_4z } && { celloutsig_1_1z[12:1], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_1z[20:15], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } && { celloutsig_1_2z[28:26], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_2z = | { in_data[61:58], celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_1z[16:12], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_4z } << { celloutsig_1_14z[2], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_1_7z = { in_data[137:133], celloutsig_1_0z, celloutsig_1_6z } << celloutsig_1_1z[13:7];
  assign celloutsig_0_0z = in_data[56:53] <<< in_data[58:55];
  assign celloutsig_0_8z = { celloutsig_0_4z[12:8], celloutsig_0_0z } <<< celloutsig_0_3z[9:1];
  assign celloutsig_0_12z = celloutsig_0_8z[8:3] <<< { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_11z } <<< { celloutsig_0_8z[3:2], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[129:101], celloutsig_1_0z } <<< { in_data[166:165], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } <<< { celloutsig_1_7z[4:3], celloutsig_1_6z };
  assign celloutsig_1_13z = celloutsig_1_1z[3:0] <<< celloutsig_1_2z[23:20];
  assign celloutsig_0_3z = { in_data[14:6], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } <<< { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_14z[1:0], celloutsig_1_6z } ^ { celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_10z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_4z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[30:18], celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 26'h0000000;
    else if (!clkin_data[32]) celloutsig_1_1z = { in_data[174:150], celloutsig_1_0z };
  assign { out_data[137:128], out_data[98:96], out_data[37:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
