
Timer_Delay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000052c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080006c0  080006c8  000016c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080006c0  080006c0  000016c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080006c0  080006c0  000016c8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080006c0  080006c8  000016c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080006c0  080006c0  000016c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080006c4  080006c4  000016c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000016c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  080006c8  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080006c8  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000016c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000025c1  00000000  00000000  000016f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000974  00000000  00000000  00003cb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001e0  00000000  00000000  00004630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000145  00000000  00000000  00004810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ee34  00000000  00000000  00004955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002e54  00000000  00000000  00013789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00053f59  00000000  00000000  000165dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006a536  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000051c  00000000  00000000  0006a57c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0006aa98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080006a8 	.word	0x080006a8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080006a8 	.word	0x080006a8

080001d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b06      	ldr	r3, [pc, #24]	@ (80001f4 <SystemInit+0x20>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80001de:	4a05      	ldr	r2, [pc, #20]	@ (80001f4 <SystemInit+0x20>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001e8:	bf00      	nop
 80001ea:	46bd      	mov	sp, r7
 80001ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	e000ed00 	.word	0xe000ed00

080001f8 <GPIO_Output_Config>:
 *
 * In main(): GPIO_Output_Config(GPIOA, 8, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 */

void GPIO_Output_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Pull, uint8_t Speed, uint8_t output_type)
{
 80001f8:	b480      	push	{r7}
 80001fa:	b083      	sub	sp, #12
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
 8000200:	4608      	mov	r0, r1
 8000202:	4611      	mov	r1, r2
 8000204:	461a      	mov	r2, r3
 8000206:	4603      	mov	r3, r0
 8000208:	70fb      	strb	r3, [r7, #3]
 800020a:	460b      	mov	r3, r1
 800020c:	70bb      	strb	r3, [r7, #2]
 800020e:	4613      	mov	r3, r2
 8000210:	707b      	strb	r3, [r7, #1]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	4a4b      	ldr	r2, [pc, #300]	@ (8000344 <GPIO_Output_Config+0x14c>)
 8000216:	4293      	cmp	r3, r2
 8000218:	d106      	bne.n	8000228 <GPIO_Output_Config+0x30>
 800021a:	4b4b      	ldr	r3, [pc, #300]	@ (8000348 <GPIO_Output_Config+0x150>)
 800021c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800021e:	4a4a      	ldr	r2, [pc, #296]	@ (8000348 <GPIO_Output_Config+0x150>)
 8000220:	f043 0301 	orr.w	r3, r3, #1
 8000224:	6313      	str	r3, [r2, #48]	@ 0x30
 8000226:	e035      	b.n	8000294 <GPIO_Output_Config+0x9c>
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	4a48      	ldr	r2, [pc, #288]	@ (800034c <GPIO_Output_Config+0x154>)
 800022c:	4293      	cmp	r3, r2
 800022e:	d106      	bne.n	800023e <GPIO_Output_Config+0x46>
 8000230:	4b45      	ldr	r3, [pc, #276]	@ (8000348 <GPIO_Output_Config+0x150>)
 8000232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000234:	4a44      	ldr	r2, [pc, #272]	@ (8000348 <GPIO_Output_Config+0x150>)
 8000236:	f043 0302 	orr.w	r3, r3, #2
 800023a:	6313      	str	r3, [r2, #48]	@ 0x30
 800023c:	e02a      	b.n	8000294 <GPIO_Output_Config+0x9c>
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	4a43      	ldr	r2, [pc, #268]	@ (8000350 <GPIO_Output_Config+0x158>)
 8000242:	4293      	cmp	r3, r2
 8000244:	d106      	bne.n	8000254 <GPIO_Output_Config+0x5c>
 8000246:	4b40      	ldr	r3, [pc, #256]	@ (8000348 <GPIO_Output_Config+0x150>)
 8000248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800024a:	4a3f      	ldr	r2, [pc, #252]	@ (8000348 <GPIO_Output_Config+0x150>)
 800024c:	f043 0304 	orr.w	r3, r3, #4
 8000250:	6313      	str	r3, [r2, #48]	@ 0x30
 8000252:	e01f      	b.n	8000294 <GPIO_Output_Config+0x9c>
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	4a3f      	ldr	r2, [pc, #252]	@ (8000354 <GPIO_Output_Config+0x15c>)
 8000258:	4293      	cmp	r3, r2
 800025a:	d106      	bne.n	800026a <GPIO_Output_Config+0x72>
 800025c:	4b3a      	ldr	r3, [pc, #232]	@ (8000348 <GPIO_Output_Config+0x150>)
 800025e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000260:	4a39      	ldr	r2, [pc, #228]	@ (8000348 <GPIO_Output_Config+0x150>)
 8000262:	f043 0308 	orr.w	r3, r3, #8
 8000266:	6313      	str	r3, [r2, #48]	@ 0x30
 8000268:	e014      	b.n	8000294 <GPIO_Output_Config+0x9c>
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	4a3a      	ldr	r2, [pc, #232]	@ (8000358 <GPIO_Output_Config+0x160>)
 800026e:	4293      	cmp	r3, r2
 8000270:	d106      	bne.n	8000280 <GPIO_Output_Config+0x88>
 8000272:	4b35      	ldr	r3, [pc, #212]	@ (8000348 <GPIO_Output_Config+0x150>)
 8000274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000276:	4a34      	ldr	r2, [pc, #208]	@ (8000348 <GPIO_Output_Config+0x150>)
 8000278:	f043 0310 	orr.w	r3, r3, #16
 800027c:	6313      	str	r3, [r2, #48]	@ 0x30
 800027e:	e009      	b.n	8000294 <GPIO_Output_Config+0x9c>
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	4a36      	ldr	r2, [pc, #216]	@ (800035c <GPIO_Output_Config+0x164>)
 8000284:	4293      	cmp	r3, r2
 8000286:	d105      	bne.n	8000294 <GPIO_Output_Config+0x9c>
 8000288:	4b2f      	ldr	r3, [pc, #188]	@ (8000348 <GPIO_Output_Config+0x150>)
 800028a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800028c:	4a2e      	ldr	r2, [pc, #184]	@ (8000348 <GPIO_Output_Config+0x150>)
 800028e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000292:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	681a      	ldr	r2, [r3, #0]
 8000298:	78fb      	ldrb	r3, [r7, #3]
 800029a:	005b      	lsls	r3, r3, #1
 800029c:	2103      	movs	r1, #3
 800029e:	fa01 f303 	lsl.w	r3, r1, r3
 80002a2:	43db      	mvns	r3, r3
 80002a4:	401a      	ands	r2, r3
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_OUTPUT<<(2*Pin));
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	681a      	ldr	r2, [r3, #0]
 80002ae:	78fb      	ldrb	r3, [r7, #3]
 80002b0:	005b      	lsls	r3, r3, #1
 80002b2:	2101      	movs	r1, #1
 80002b4:	fa01 f303 	lsl.w	r3, r1, r3
 80002b8:	431a      	orrs	r2, r3
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	601a      	str	r2, [r3, #0]

	//Pull
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	68da      	ldr	r2, [r3, #12]
 80002c2:	78fb      	ldrb	r3, [r7, #3]
 80002c4:	005b      	lsls	r3, r3, #1
 80002c6:	2103      	movs	r1, #3
 80002c8:	fa01 f303 	lsl.w	r3, r1, r3
 80002cc:	43db      	mvns	r3, r3
 80002ce:	401a      	ands	r2, r3
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	60da      	str	r2, [r3, #12]
	GPIOx->PUPDR |= (Pull<<(2*Pin));
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	68db      	ldr	r3, [r3, #12]
 80002d8:	78b9      	ldrb	r1, [r7, #2]
 80002da:	78fa      	ldrb	r2, [r7, #3]
 80002dc:	0052      	lsls	r2, r2, #1
 80002de:	fa01 f202 	lsl.w	r2, r1, r2
 80002e2:	431a      	orrs	r2, r3
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	60da      	str	r2, [r3, #12]

	//Speed
	GPIOx->OSPEEDR &= ~(OSPEEDR_MASK<<(2*Pin));
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	689a      	ldr	r2, [r3, #8]
 80002ec:	78fb      	ldrb	r3, [r7, #3]
 80002ee:	005b      	lsls	r3, r3, #1
 80002f0:	2103      	movs	r1, #3
 80002f2:	fa01 f303 	lsl.w	r3, r1, r3
 80002f6:	43db      	mvns	r3, r3
 80002f8:	401a      	ands	r2, r3
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	609a      	str	r2, [r3, #8]
	GPIOx->OSPEEDR |= (Speed<<(2*Pin));
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	689b      	ldr	r3, [r3, #8]
 8000302:	7879      	ldrb	r1, [r7, #1]
 8000304:	78fa      	ldrb	r2, [r7, #3]
 8000306:	0052      	lsls	r2, r2, #1
 8000308:	fa01 f202 	lsl.w	r2, r1, r2
 800030c:	431a      	orrs	r2, r3
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	609a      	str	r2, [r3, #8]

	//Type of output
	GPIOx->OTYPER &= ~(OTYPER_MASK<<Pin);
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	685a      	ldr	r2, [r3, #4]
 8000316:	78fb      	ldrb	r3, [r7, #3]
 8000318:	2103      	movs	r1, #3
 800031a:	fa01 f303 	lsl.w	r3, r1, r3
 800031e:	43db      	mvns	r3, r3
 8000320:	401a      	ands	r2, r3
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	605a      	str	r2, [r3, #4]
	GPIOx->OTYPER |= (output_type<<Pin);
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	685b      	ldr	r3, [r3, #4]
 800032a:	7c39      	ldrb	r1, [r7, #16]
 800032c:	78fa      	ldrb	r2, [r7, #3]
 800032e:	fa01 f202 	lsl.w	r2, r1, r2
 8000332:	431a      	orrs	r2, r3
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	605a      	str	r2, [r3, #4]
}
 8000338:	bf00      	nop
 800033a:	370c      	adds	r7, #12
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr
 8000344:	40020000 	.word	0x40020000
 8000348:	40023800 	.word	0x40023800
 800034c:	40020400 	.word	0x40020400
 8000350:	40020800 	.word	0x40020800
 8000354:	40020c00 	.word	0x40020c00
 8000358:	40021000 	.word	0x40021000
 800035c:	40021c00 	.word	0x40021c00

08000360 <GPIO_Write_Toggle>:
 *
 * GPIO_Write_Toggle(GPIOA, 6);
 */

void GPIO_Write_Toggle(GPIO_TypeDef* GPIOx, uint8_t GPIO_Pin)
{
 8000360:	b480      	push	{r7}
 8000362:	b085      	sub	sp, #20
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
 8000368:	460b      	mov	r3, r1
 800036a:	70fb      	strb	r3, [r7, #3]
	uint8_t param = CHECK_OUTPUT(GPIOx, GPIO_Pin);
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681a      	ldr	r2, [r3, #0]
 8000370:	78fb      	ldrb	r3, [r7, #3]
 8000372:	005b      	lsls	r3, r3, #1
 8000374:	fa22 f303 	lsr.w	r3, r2, r3
 8000378:	f003 0303 	and.w	r3, r3, #3
 800037c:	2b01      	cmp	r3, #1
 800037e:	bf0c      	ite	eq
 8000380:	2301      	moveq	r3, #1
 8000382:	2300      	movne	r3, #0
 8000384:	b2db      	uxtb	r3, r3
 8000386:	73fb      	strb	r3, [r7, #15]
	uint8_t status_read = ((GPIOx->IDR) & (1<<GPIO_Pin));
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	691b      	ldr	r3, [r3, #16]
 800038c:	b2da      	uxtb	r2, r3
 800038e:	78fb      	ldrb	r3, [r7, #3]
 8000390:	2101      	movs	r1, #1
 8000392:	fa01 f303 	lsl.w	r3, r1, r3
 8000396:	b2db      	uxtb	r3, r3
 8000398:	4013      	ands	r3, r2
 800039a:	73bb      	strb	r3, [r7, #14]

	if(param)
 800039c:	7bfb      	ldrb	r3, [r7, #15]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d016      	beq.n	80003d0 <GPIO_Write_Toggle+0x70>
	{
		if(status_read != GPIO_PIN_RESET)
 80003a2:	7bbb      	ldrb	r3, [r7, #14]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d00a      	beq.n	80003be <GPIO_Write_Toggle+0x5e>
		{
			GPIOx->BSRR |= (1 << (GPIO_Pin + 16U)); //RESET
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	699b      	ldr	r3, [r3, #24]
 80003ac:	78fa      	ldrb	r2, [r7, #3]
 80003ae:	3210      	adds	r2, #16
 80003b0:	2101      	movs	r1, #1
 80003b2:	fa01 f202 	lsl.w	r2, r1, r2
 80003b6:	431a      	orrs	r2, r3
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	619a      	str	r2, [r3, #24]
	}
	else
	{
		//Nothing
	}
}
 80003bc:	e008      	b.n	80003d0 <GPIO_Write_Toggle+0x70>
			GPIOx->BSRR |= (1<<GPIO_Pin); //SET
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	699b      	ldr	r3, [r3, #24]
 80003c2:	78fa      	ldrb	r2, [r7, #3]
 80003c4:	2101      	movs	r1, #1
 80003c6:	fa01 f202 	lsl.w	r2, r1, r2
 80003ca:	431a      	orrs	r2, r3
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	619a      	str	r2, [r3, #24]
}
 80003d0:	bf00      	nop
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr

080003dc <flash_config>:
 */

#include "RCC.h"

void flash_config(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
	/**Se habilita por recomendación*/
	FLASH -> ACR |= 1<<9;
 80003e0:	4b11      	ldr	r3, [pc, #68]	@ (8000428 <flash_config+0x4c>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4a10      	ldr	r2, [pc, #64]	@ (8000428 <flash_config+0x4c>)
 80003e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80003ea:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<10;
 80003ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000428 <flash_config+0x4c>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000428 <flash_config+0x4c>)
 80003f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80003f6:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<8;
 80003f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <flash_config+0x4c>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	4a0a      	ldr	r2, [pc, #40]	@ (8000428 <flash_config+0x4c>)
 80003fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000402:	6013      	str	r3, [r2, #0]

	/*Se habilitan algunos clocks*/
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000404:	4b09      	ldr	r3, [pc, #36]	@ (800042c <flash_config+0x50>)
 8000406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000408:	4a08      	ldr	r2, [pc, #32]	@ (800042c <flash_config+0x50>)
 800040a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800040e:	6453      	str	r3, [r2, #68]	@ 0x44
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000410:	4b06      	ldr	r3, [pc, #24]	@ (800042c <flash_config+0x50>)
 8000412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000414:	4a05      	ldr	r2, [pc, #20]	@ (800042c <flash_config+0x50>)
 8000416:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800041a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800041c:	bf00      	nop
 800041e:	46bd      	mov	sp, r7
 8000420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	40023c00 	.word	0x40023c00
 800042c:	40023800 	.word	0x40023800

08000430 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000430:	b480      	push	{r7}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
 8000436:	4603      	mov	r3, r0
 8000438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800043a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800043e:	2b00      	cmp	r3, #0
 8000440:	db0b      	blt.n	800045a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000442:	79fb      	ldrb	r3, [r7, #7]
 8000444:	f003 021f 	and.w	r2, r3, #31
 8000448:	4907      	ldr	r1, [pc, #28]	@ (8000468 <__NVIC_EnableIRQ+0x38>)
 800044a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800044e:	095b      	lsrs	r3, r3, #5
 8000450:	2001      	movs	r0, #1
 8000452:	fa00 f202 	lsl.w	r2, r0, r2
 8000456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800045a:	bf00      	nop
 800045c:	370c      	adds	r7, #12
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop
 8000468:	e000e100 	.word	0xe000e100

0800046c <GetTick>:
 * @brief Retorna el valor de la variable ticks
 * @params none
 * @return ticks
 */
static uint32_t GetTick(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
	return uwTick_tim4;
 8000470:	4b03      	ldr	r3, [pc, #12]	@ (8000480 <GetTick+0x14>)
 8000472:	681b      	ldr	r3, [r3, #0]
}
 8000474:	4618      	mov	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	20000020 	.word	0x20000020

08000484 <delay_tim4_init>:
/*
 * @brief Función para inicializar el TIM4 como base de tiempo para retardos
 * @params [ck_psc]: frecuencia de entrada al timer
 */
void delay_tim4_init(uint32_t ck_psc)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
	uint32_t temp;

	/*Activamos RCC del TIM4*/
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800048c:	4b16      	ldr	r3, [pc, #88]	@ (80004e8 <delay_tim4_init+0x64>)
 800048e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000490:	4a15      	ldr	r2, [pc, #84]	@ (80004e8 <delay_tim4_init+0x64>)
 8000492:	f043 0304 	orr.w	r3, r3, #4
 8000496:	6413      	str	r3, [r2, #64]	@ 0x40
	/*Calculo del prescaler*/
	TIM4->CR1 &= ~TIM_CR1_CEN; //Deshabilitamos
 8000498:	4b14      	ldr	r3, [pc, #80]	@ (80004ec <delay_tim4_init+0x68>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a13      	ldr	r2, [pc, #76]	@ (80004ec <delay_tim4_init+0x68>)
 800049e:	f023 0301 	bic.w	r3, r3, #1
 80004a2:	6013      	str	r3, [r2, #0]
	temp = ck_psc/1000000; //Obtenemos 1us
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	4a12      	ldr	r2, [pc, #72]	@ (80004f0 <delay_tim4_init+0x6c>)
 80004a8:	fba2 2303 	umull	r2, r3, r2, r3
 80004ac:	0c9b      	lsrs	r3, r3, #18
 80004ae:	60fb      	str	r3, [r7, #12]
	TIM4->PSC = temp - 1;
 80004b0:	4a0e      	ldr	r2, [pc, #56]	@ (80004ec <delay_tim4_init+0x68>)
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	3b01      	subs	r3, #1
 80004b6:	6293      	str	r3, [r2, #40]	@ 0x28
	/*Calculo del auto-reload*/
	TIM4->ARR = 1000 - 1; //Obtenemos 1ms
 80004b8:	4b0c      	ldr	r3, [pc, #48]	@ (80004ec <delay_tim4_init+0x68>)
 80004ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80004be:	62da      	str	r2, [r3, #44]	@ 0x2c
	/*IT*/
	TIM4->DIER |= TIM_DIER_UIE; //Local
 80004c0:	4b0a      	ldr	r3, [pc, #40]	@ (80004ec <delay_tim4_init+0x68>)
 80004c2:	68db      	ldr	r3, [r3, #12]
 80004c4:	4a09      	ldr	r2, [pc, #36]	@ (80004ec <delay_tim4_init+0x68>)
 80004c6:	f043 0301 	orr.w	r3, r3, #1
 80004ca:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM4_IRQn);
 80004cc:	201e      	movs	r0, #30
 80004ce:	f7ff ffaf 	bl	8000430 <__NVIC_EnableIRQ>
	/*Activamos conteo*/
	TIM4->CR1 |= TIM_CR1_CEN;
 80004d2:	4b06      	ldr	r3, [pc, #24]	@ (80004ec <delay_tim4_init+0x68>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	4a05      	ldr	r2, [pc, #20]	@ (80004ec <delay_tim4_init+0x68>)
 80004d8:	f043 0301 	orr.w	r3, r3, #1
 80004dc:	6013      	str	r3, [r2, #0]
}
 80004de:	bf00      	nop
 80004e0:	3710      	adds	r7, #16
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	40023800 	.word	0x40023800
 80004ec:	40000800 	.word	0x40000800
 80004f0:	431bde83 	.word	0x431bde83

080004f4 <delay_ms_tim4>:
/*
 * @brief generar retardos con TIM4
 * @params [ms]
 */
void delay_ms_tim4(uint32_t delay_ms)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	int32_t tickstart = GetTick();
 80004fc:	f7ff ffb6 	bl	800046c <GetTick>
 8000500:	4603      	mov	r3, r0
 8000502:	60fb      	str	r3, [r7, #12]
	uint32_t wait = delay_ms;
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	60bb      	str	r3, [r7, #8]
	while((GetTick() - tickstart) < wait);
 8000508:	bf00      	nop
 800050a:	f7ff ffaf 	bl	800046c <GetTick>
 800050e:	4602      	mov	r2, r0
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	1ad3      	subs	r3, r2, r3
 8000514:	68ba      	ldr	r2, [r7, #8]
 8000516:	429a      	cmp	r2, r3
 8000518:	d8f7      	bhi.n	800050a <delay_ms_tim4+0x16>
}
 800051a:	bf00      	nop
 800051c:	bf00      	nop
 800051e:	3710      	adds	r7, #16
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}

08000524 <main>:
/* Prototipo de funciones */


/* Función principal */
int main(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af02      	add	r7, sp, #8
	flash_config();
 800052a:	f7ff ff57 	bl	80003dc <flash_config>
		Delay_Init(SystemCoreClock/1000000);
	#else
		Delay_Init(SystemCoreClock/1000);
	#endif
*/
	delay_tim4_init(16E+6);
 800052e:	480a      	ldr	r0, [pc, #40]	@ (8000558 <main+0x34>)
 8000530:	f7ff ffa8 	bl	8000484 <delay_tim4_init>

	GPIO_Output_Config(GPIOA, 5, PUPDR_NONE, OSPEEDR_HIGH, OTYPER_PP);
 8000534:	2300      	movs	r3, #0
 8000536:	9300      	str	r3, [sp, #0]
 8000538:	2302      	movs	r3, #2
 800053a:	2200      	movs	r2, #0
 800053c:	2105      	movs	r1, #5
 800053e:	4807      	ldr	r0, [pc, #28]	@ (800055c <main+0x38>)
 8000540:	f7ff fe5a 	bl	80001f8 <GPIO_Output_Config>

	while(1)
	{
		GPIO_Write_Toggle(GPIOA, 5);
 8000544:	2105      	movs	r1, #5
 8000546:	4805      	ldr	r0, [pc, #20]	@ (800055c <main+0x38>)
 8000548:	f7ff ff0a 	bl	8000360 <GPIO_Write_Toggle>
		delay_ms_tim4(100);
 800054c:	2064      	movs	r0, #100	@ 0x64
 800054e:	f7ff ffd1 	bl	80004f4 <delay_ms_tim4>
		GPIO_Write_Toggle(GPIOA, 5);
 8000552:	bf00      	nop
 8000554:	e7f6      	b.n	8000544 <main+0x20>
 8000556:	bf00      	nop
 8000558:	00f42400 	.word	0x00f42400
 800055c:	40020000 	.word	0x40020000

08000560 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  while (1)
 8000564:	bf00      	nop
 8000566:	e7fd      	b.n	8000564 <NMI_Handler+0x4>

08000568 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0

  while (1)
 800056c:	bf00      	nop
 800056e:	e7fd      	b.n	800056c <HardFault_Handler+0x4>

08000570 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  while (1)
 8000574:	bf00      	nop
 8000576:	e7fd      	b.n	8000574 <MemManage_Handler+0x4>

08000578 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  while (1)
 800057c:	bf00      	nop
 800057e:	e7fd      	b.n	800057c <BusFault_Handler+0x4>

08000580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  while (1)
 8000584:	bf00      	nop
 8000586:	e7fd      	b.n	8000584 <UsageFault_Handler+0x4>

08000588 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0

}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr

08000596 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000596:	b480      	push	{r7}
 8000598:	af00      	add	r7, sp, #0

}
 800059a:	bf00      	nop
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr

080005a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0

}
 80005a8:	bf00      	nop
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
	...

080005b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
	uwTick++;
 80005b8:	4b04      	ldr	r3, [pc, #16]	@ (80005cc <SysTick_Handler+0x18>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	3301      	adds	r3, #1
 80005be:	4a03      	ldr	r2, [pc, #12]	@ (80005cc <SysTick_Handler+0x18>)
 80005c0:	6013      	str	r3, [r2, #0]
}
 80005c2:	bf00      	nop
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	2000001c 	.word	0x2000001c

080005d0 <TIM4_IRQHandler>:
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

/*Private functions*/
void TIM4_IRQHandler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
	if(TIM4->SR & TIM_SR_UIF)
 80005d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000604 <TIM4_IRQHandler+0x34>)
 80005d6:	691b      	ldr	r3, [r3, #16]
 80005d8:	f003 0301 	and.w	r3, r3, #1
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d00b      	beq.n	80005f8 <TIM4_IRQHandler+0x28>
	{
		TIM4->SR &= ~TIM_SR_UIF;
 80005e0:	4b08      	ldr	r3, [pc, #32]	@ (8000604 <TIM4_IRQHandler+0x34>)
 80005e2:	691b      	ldr	r3, [r3, #16]
 80005e4:	4a07      	ldr	r2, [pc, #28]	@ (8000604 <TIM4_IRQHandler+0x34>)
 80005e6:	f023 0301 	bic.w	r3, r3, #1
 80005ea:	6113      	str	r3, [r2, #16]
		uwTick_tim4++;
 80005ec:	4b06      	ldr	r3, [pc, #24]	@ (8000608 <TIM4_IRQHandler+0x38>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	3301      	adds	r3, #1
 80005f2:	4a05      	ldr	r2, [pc, #20]	@ (8000608 <TIM4_IRQHandler+0x38>)
 80005f4:	6013      	str	r3, [r2, #0]
	}
	return;
 80005f6:	bf00      	nop
 80005f8:	bf00      	nop
}
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	40000800 	.word	0x40000800
 8000608:	20000020 	.word	0x20000020

0800060c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800060c:	480d      	ldr	r0, [pc, #52]	@ (8000644 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800060e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000610:	f7ff fde0 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000614:	480c      	ldr	r0, [pc, #48]	@ (8000648 <LoopForever+0x6>)
  ldr r1, =_edata
 8000616:	490d      	ldr	r1, [pc, #52]	@ (800064c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000618:	4a0d      	ldr	r2, [pc, #52]	@ (8000650 <LoopForever+0xe>)
  movs r3, #0
 800061a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800061c:	e002      	b.n	8000624 <LoopCopyDataInit>

0800061e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800061e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000622:	3304      	adds	r3, #4

08000624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000628:	d3f9      	bcc.n	800061e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800062a:	4a0a      	ldr	r2, [pc, #40]	@ (8000654 <LoopForever+0x12>)
  ldr r4, =_ebss
 800062c:	4c0a      	ldr	r4, [pc, #40]	@ (8000658 <LoopForever+0x16>)
  movs r3, #0
 800062e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000630:	e001      	b.n	8000636 <LoopFillZerobss>

08000632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000634:	3204      	adds	r2, #4

08000636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000638:	d3fb      	bcc.n	8000632 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800063a:	f000 f811 	bl	8000660 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800063e:	f7ff ff71 	bl	8000524 <main>

08000642 <LoopForever>:

LoopForever:
  b LoopForever
 8000642:	e7fe      	b.n	8000642 <LoopForever>
  ldr   r0, =_estack
 8000644:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800064c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000650:	080006c8 	.word	0x080006c8
  ldr r2, =_sbss
 8000654:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000658:	20000024 	.word	0x20000024

0800065c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800065c:	e7fe      	b.n	800065c <ADC_IRQHandler>
	...

08000660 <__libc_init_array>:
 8000660:	b570      	push	{r4, r5, r6, lr}
 8000662:	4d0d      	ldr	r5, [pc, #52]	@ (8000698 <__libc_init_array+0x38>)
 8000664:	4c0d      	ldr	r4, [pc, #52]	@ (800069c <__libc_init_array+0x3c>)
 8000666:	1b64      	subs	r4, r4, r5
 8000668:	10a4      	asrs	r4, r4, #2
 800066a:	2600      	movs	r6, #0
 800066c:	42a6      	cmp	r6, r4
 800066e:	d109      	bne.n	8000684 <__libc_init_array+0x24>
 8000670:	4d0b      	ldr	r5, [pc, #44]	@ (80006a0 <__libc_init_array+0x40>)
 8000672:	4c0c      	ldr	r4, [pc, #48]	@ (80006a4 <__libc_init_array+0x44>)
 8000674:	f000 f818 	bl	80006a8 <_init>
 8000678:	1b64      	subs	r4, r4, r5
 800067a:	10a4      	asrs	r4, r4, #2
 800067c:	2600      	movs	r6, #0
 800067e:	42a6      	cmp	r6, r4
 8000680:	d105      	bne.n	800068e <__libc_init_array+0x2e>
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f855 3b04 	ldr.w	r3, [r5], #4
 8000688:	4798      	blx	r3
 800068a:	3601      	adds	r6, #1
 800068c:	e7ee      	b.n	800066c <__libc_init_array+0xc>
 800068e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000692:	4798      	blx	r3
 8000694:	3601      	adds	r6, #1
 8000696:	e7f2      	b.n	800067e <__libc_init_array+0x1e>
 8000698:	080006c0 	.word	0x080006c0
 800069c:	080006c0 	.word	0x080006c0
 80006a0:	080006c0 	.word	0x080006c0
 80006a4:	080006c4 	.word	0x080006c4

080006a8 <_init>:
 80006a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006aa:	bf00      	nop
 80006ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006ae:	bc08      	pop	{r3}
 80006b0:	469e      	mov	lr, r3
 80006b2:	4770      	bx	lr

080006b4 <_fini>:
 80006b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006b6:	bf00      	nop
 80006b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006ba:	bc08      	pop	{r3}
 80006bc:	469e      	mov	lr, r3
 80006be:	4770      	bx	lr
