// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
input  [15:0] data_20_V_read;
input  [15:0] data_21_V_read;
input  [15:0] data_22_V_read;
input  [15:0] data_23_V_read;
input  [15:0] data_24_V_read;
input  [15:0] data_25_V_read;
input  [15:0] data_26_V_read;
input  [15:0] data_27_V_read;
input  [15:0] data_28_V_read;
input  [15:0] data_29_V_read;
input  [15:0] data_30_V_read;
input  [15:0] data_31_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln43_fu_1391_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] w9_V_address0;
reg    w9_V_ce0;
wire   [154:0] w9_V_q0;
reg   [0:0] do_init_reg_377;
reg   [4:0] w_index25_reg_393;
reg   [15:0] data_0_V_read26_rewind_reg_408;
reg   [15:0] data_1_V_read27_rewind_reg_422;
reg   [15:0] data_2_V_read28_rewind_reg_436;
reg   [15:0] data_3_V_read29_rewind_reg_450;
reg   [15:0] data_4_V_read30_rewind_reg_464;
reg   [15:0] data_5_V_read31_rewind_reg_478;
reg   [15:0] data_6_V_read32_rewind_reg_492;
reg   [15:0] data_7_V_read33_rewind_reg_506;
reg   [15:0] data_8_V_read34_rewind_reg_520;
reg   [15:0] data_9_V_read35_rewind_reg_534;
reg   [15:0] data_10_V_read36_rewind_reg_548;
reg   [15:0] data_11_V_read37_rewind_reg_562;
reg   [15:0] data_12_V_read38_rewind_reg_576;
reg   [15:0] data_13_V_read39_rewind_reg_590;
reg   [15:0] data_14_V_read40_rewind_reg_604;
reg   [15:0] data_15_V_read41_rewind_reg_618;
reg   [15:0] data_16_V_read42_rewind_reg_632;
reg   [15:0] data_17_V_read43_rewind_reg_646;
reg   [15:0] data_18_V_read44_rewind_reg_660;
reg   [15:0] data_19_V_read45_rewind_reg_674;
reg   [15:0] data_20_V_read46_rewind_reg_688;
reg   [15:0] data_21_V_read47_rewind_reg_702;
reg   [15:0] data_22_V_read48_rewind_reg_716;
reg   [15:0] data_23_V_read49_rewind_reg_730;
reg   [15:0] data_24_V_read50_rewind_reg_744;
reg   [15:0] data_25_V_read51_rewind_reg_758;
reg   [15:0] data_26_V_read52_rewind_reg_772;
reg   [15:0] data_27_V_read53_rewind_reg_786;
reg   [15:0] data_28_V_read54_rewind_reg_800;
reg   [15:0] data_29_V_read55_rewind_reg_814;
reg   [15:0] data_30_V_read56_rewind_reg_828;
reg   [15:0] data_31_V_read57_rewind_reg_842;
reg   [15:0] res_9_V_write_assign23_reg_856;
reg   [15:0] res_8_V_write_assign21_reg_870;
reg   [15:0] res_7_V_write_assign19_reg_884;
reg   [15:0] res_6_V_write_assign17_reg_898;
reg   [15:0] res_5_V_write_assign15_reg_912;
reg   [15:0] res_4_V_write_assign13_reg_926;
reg   [15:0] res_3_V_write_assign11_reg_940;
reg   [15:0] res_2_V_write_assign9_reg_954;
reg   [15:0] res_1_V_write_assign7_reg_968;
reg   [15:0] res_0_V_write_assign5_reg_982;
reg   [0:0] ap_phi_mux_do_init_phi_fu_381_p6;
wire   [4:0] w_index_fu_1385_p2;
reg   [4:0] w_index_reg_2054;
reg   [0:0] icmp_ln43_reg_2059;
wire   [15:0] acc_0_V_fu_1488_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] acc_1_V_fu_1517_p2;
wire   [15:0] acc_2_V_fu_1546_p2;
wire   [15:0] acc_3_V_fu_1575_p2;
wire   [15:0] acc_4_V_fu_1604_p2;
wire   [15:0] acc_5_V_fu_1633_p2;
wire   [15:0] acc_6_V_fu_1662_p2;
wire   [15:0] acc_7_V_fu_1691_p2;
wire   [15:0] acc_8_V_fu_1720_p2;
wire   [15:0] acc_9_V_fu_1749_p2;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_w_index25_phi_fu_397_p6;
reg   [15:0] ap_phi_mux_data_0_V_read26_phi_phi_fu_1000_p4;
reg   [15:0] ap_phi_mux_data_1_V_read27_phi_phi_fu_1012_p4;
reg   [15:0] ap_phi_mux_data_2_V_read28_phi_phi_fu_1024_p4;
reg   [15:0] ap_phi_mux_data_3_V_read29_phi_phi_fu_1036_p4;
reg   [15:0] ap_phi_mux_data_4_V_read30_phi_phi_fu_1048_p4;
reg   [15:0] ap_phi_mux_data_5_V_read31_phi_phi_fu_1060_p4;
reg   [15:0] ap_phi_mux_data_6_V_read32_phi_phi_fu_1072_p4;
reg   [15:0] ap_phi_mux_data_7_V_read33_phi_phi_fu_1084_p4;
reg   [15:0] ap_phi_mux_data_8_V_read34_phi_phi_fu_1096_p4;
reg   [15:0] ap_phi_mux_data_9_V_read35_phi_phi_fu_1108_p4;
reg   [15:0] ap_phi_mux_data_10_V_read36_phi_phi_fu_1120_p4;
reg   [15:0] ap_phi_mux_data_11_V_read37_phi_phi_fu_1132_p4;
reg   [15:0] ap_phi_mux_data_12_V_read38_phi_phi_fu_1144_p4;
reg   [15:0] ap_phi_mux_data_13_V_read39_phi_phi_fu_1156_p4;
reg   [15:0] ap_phi_mux_data_14_V_read40_phi_phi_fu_1168_p4;
reg   [15:0] ap_phi_mux_data_15_V_read41_phi_phi_fu_1180_p4;
reg   [15:0] ap_phi_mux_data_16_V_read42_phi_phi_fu_1192_p4;
reg   [15:0] ap_phi_mux_data_17_V_read43_phi_phi_fu_1204_p4;
reg   [15:0] ap_phi_mux_data_18_V_read44_phi_phi_fu_1216_p4;
reg   [15:0] ap_phi_mux_data_19_V_read45_phi_phi_fu_1228_p4;
reg   [15:0] ap_phi_mux_data_20_V_read46_phi_phi_fu_1240_p4;
reg   [15:0] ap_phi_mux_data_21_V_read47_phi_phi_fu_1252_p4;
reg   [15:0] ap_phi_mux_data_22_V_read48_phi_phi_fu_1264_p4;
reg   [15:0] ap_phi_mux_data_23_V_read49_phi_phi_fu_1276_p4;
reg   [15:0] ap_phi_mux_data_24_V_read50_phi_phi_fu_1288_p4;
reg   [15:0] ap_phi_mux_data_25_V_read51_phi_phi_fu_1300_p4;
reg   [15:0] ap_phi_mux_data_26_V_read52_phi_phi_fu_1312_p4;
reg   [15:0] ap_phi_mux_data_27_V_read53_phi_phi_fu_1324_p4;
reg   [15:0] ap_phi_mux_data_28_V_read54_phi_phi_fu_1336_p4;
reg   [15:0] ap_phi_mux_data_29_V_read55_phi_phi_fu_1348_p4;
reg   [15:0] ap_phi_mux_data_30_V_read56_phi_phi_fu_1360_p4;
reg   [15:0] ap_phi_mux_data_31_V_read57_phi_phi_fu_1372_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_0_V_read26_phi_reg_996;
reg   [15:0] ap_phi_reg_pp0_iter1_data_0_V_read26_phi_reg_996;
wire   [15:0] ap_phi_reg_pp0_iter0_data_1_V_read27_phi_reg_1008;
reg   [15:0] ap_phi_reg_pp0_iter1_data_1_V_read27_phi_reg_1008;
wire   [15:0] ap_phi_reg_pp0_iter0_data_2_V_read28_phi_reg_1020;
reg   [15:0] ap_phi_reg_pp0_iter1_data_2_V_read28_phi_reg_1020;
wire   [15:0] ap_phi_reg_pp0_iter0_data_3_V_read29_phi_reg_1032;
reg   [15:0] ap_phi_reg_pp0_iter1_data_3_V_read29_phi_reg_1032;
wire   [15:0] ap_phi_reg_pp0_iter0_data_4_V_read30_phi_reg_1044;
reg   [15:0] ap_phi_reg_pp0_iter1_data_4_V_read30_phi_reg_1044;
wire   [15:0] ap_phi_reg_pp0_iter0_data_5_V_read31_phi_reg_1056;
reg   [15:0] ap_phi_reg_pp0_iter1_data_5_V_read31_phi_reg_1056;
wire   [15:0] ap_phi_reg_pp0_iter0_data_6_V_read32_phi_reg_1068;
reg   [15:0] ap_phi_reg_pp0_iter1_data_6_V_read32_phi_reg_1068;
wire   [15:0] ap_phi_reg_pp0_iter0_data_7_V_read33_phi_reg_1080;
reg   [15:0] ap_phi_reg_pp0_iter1_data_7_V_read33_phi_reg_1080;
wire   [15:0] ap_phi_reg_pp0_iter0_data_8_V_read34_phi_reg_1092;
reg   [15:0] ap_phi_reg_pp0_iter1_data_8_V_read34_phi_reg_1092;
wire   [15:0] ap_phi_reg_pp0_iter0_data_9_V_read35_phi_reg_1104;
reg   [15:0] ap_phi_reg_pp0_iter1_data_9_V_read35_phi_reg_1104;
wire   [15:0] ap_phi_reg_pp0_iter0_data_10_V_read36_phi_reg_1116;
reg   [15:0] ap_phi_reg_pp0_iter1_data_10_V_read36_phi_reg_1116;
wire   [15:0] ap_phi_reg_pp0_iter0_data_11_V_read37_phi_reg_1128;
reg   [15:0] ap_phi_reg_pp0_iter1_data_11_V_read37_phi_reg_1128;
wire   [15:0] ap_phi_reg_pp0_iter0_data_12_V_read38_phi_reg_1140;
reg   [15:0] ap_phi_reg_pp0_iter1_data_12_V_read38_phi_reg_1140;
wire   [15:0] ap_phi_reg_pp0_iter0_data_13_V_read39_phi_reg_1152;
reg   [15:0] ap_phi_reg_pp0_iter1_data_13_V_read39_phi_reg_1152;
wire   [15:0] ap_phi_reg_pp0_iter0_data_14_V_read40_phi_reg_1164;
reg   [15:0] ap_phi_reg_pp0_iter1_data_14_V_read40_phi_reg_1164;
wire   [15:0] ap_phi_reg_pp0_iter0_data_15_V_read41_phi_reg_1176;
reg   [15:0] ap_phi_reg_pp0_iter1_data_15_V_read41_phi_reg_1176;
wire   [15:0] ap_phi_reg_pp0_iter0_data_16_V_read42_phi_reg_1188;
reg   [15:0] ap_phi_reg_pp0_iter1_data_16_V_read42_phi_reg_1188;
wire   [15:0] ap_phi_reg_pp0_iter0_data_17_V_read43_phi_reg_1200;
reg   [15:0] ap_phi_reg_pp0_iter1_data_17_V_read43_phi_reg_1200;
wire   [15:0] ap_phi_reg_pp0_iter0_data_18_V_read44_phi_reg_1212;
reg   [15:0] ap_phi_reg_pp0_iter1_data_18_V_read44_phi_reg_1212;
wire   [15:0] ap_phi_reg_pp0_iter0_data_19_V_read45_phi_reg_1224;
reg   [15:0] ap_phi_reg_pp0_iter1_data_19_V_read45_phi_reg_1224;
wire   [15:0] ap_phi_reg_pp0_iter0_data_20_V_read46_phi_reg_1236;
reg   [15:0] ap_phi_reg_pp0_iter1_data_20_V_read46_phi_reg_1236;
wire   [15:0] ap_phi_reg_pp0_iter0_data_21_V_read47_phi_reg_1248;
reg   [15:0] ap_phi_reg_pp0_iter1_data_21_V_read47_phi_reg_1248;
wire   [15:0] ap_phi_reg_pp0_iter0_data_22_V_read48_phi_reg_1260;
reg   [15:0] ap_phi_reg_pp0_iter1_data_22_V_read48_phi_reg_1260;
wire   [15:0] ap_phi_reg_pp0_iter0_data_23_V_read49_phi_reg_1272;
reg   [15:0] ap_phi_reg_pp0_iter1_data_23_V_read49_phi_reg_1272;
wire   [15:0] ap_phi_reg_pp0_iter0_data_24_V_read50_phi_reg_1284;
reg   [15:0] ap_phi_reg_pp0_iter1_data_24_V_read50_phi_reg_1284;
wire   [15:0] ap_phi_reg_pp0_iter0_data_25_V_read51_phi_reg_1296;
reg   [15:0] ap_phi_reg_pp0_iter1_data_25_V_read51_phi_reg_1296;
wire   [15:0] ap_phi_reg_pp0_iter0_data_26_V_read52_phi_reg_1308;
reg   [15:0] ap_phi_reg_pp0_iter1_data_26_V_read52_phi_reg_1308;
wire   [15:0] ap_phi_reg_pp0_iter0_data_27_V_read53_phi_reg_1320;
reg   [15:0] ap_phi_reg_pp0_iter1_data_27_V_read53_phi_reg_1320;
wire   [15:0] ap_phi_reg_pp0_iter0_data_28_V_read54_phi_reg_1332;
reg   [15:0] ap_phi_reg_pp0_iter1_data_28_V_read54_phi_reg_1332;
wire   [15:0] ap_phi_reg_pp0_iter0_data_29_V_read55_phi_reg_1344;
reg   [15:0] ap_phi_reg_pp0_iter1_data_29_V_read55_phi_reg_1344;
wire   [15:0] ap_phi_reg_pp0_iter0_data_30_V_read56_phi_reg_1356;
reg   [15:0] ap_phi_reg_pp0_iter1_data_30_V_read56_phi_reg_1356;
wire   [15:0] ap_phi_reg_pp0_iter0_data_31_V_read57_phi_reg_1368;
reg   [15:0] ap_phi_reg_pp0_iter1_data_31_V_read57_phi_reg_1368;
wire   [63:0] zext_ln56_fu_1380_p1;
wire   [15:0] tmp_9_fu_1397_p34;
wire  signed [15:0] trunc_ln56_fu_1467_p1;
wire  signed [25:0] mul_ln1118_fu_1819_p2;
wire   [15:0] trunc_ln1_fu_1479_p4;
wire  signed [15:0] tmp_1_fu_1494_p4;
wire  signed [25:0] mul_ln1118_1_fu_1826_p2;
wire   [15:0] trunc_ln708_1_fu_1508_p4;
wire  signed [15:0] tmp_2_fu_1523_p4;
wire  signed [25:0] mul_ln1118_2_fu_1833_p2;
wire   [15:0] trunc_ln708_2_fu_1537_p4;
wire  signed [15:0] tmp_3_fu_1552_p4;
wire  signed [25:0] mul_ln1118_3_fu_1840_p2;
wire   [15:0] trunc_ln708_3_fu_1566_p4;
wire  signed [15:0] tmp_4_fu_1581_p4;
wire  signed [25:0] mul_ln1118_4_fu_1847_p2;
wire   [15:0] trunc_ln708_4_fu_1595_p4;
wire  signed [15:0] tmp_5_fu_1610_p4;
wire  signed [25:0] mul_ln1118_5_fu_1854_p2;
wire   [15:0] trunc_ln708_5_fu_1624_p4;
wire  signed [15:0] tmp_6_fu_1639_p4;
wire  signed [25:0] mul_ln1118_6_fu_1861_p2;
wire   [15:0] trunc_ln708_6_fu_1653_p4;
wire  signed [15:0] tmp_7_fu_1668_p4;
wire  signed [25:0] mul_ln1118_7_fu_1868_p2;
wire   [15:0] trunc_ln708_7_fu_1682_p4;
wire  signed [15:0] tmp_8_fu_1697_p4;
wire  signed [25:0] mul_ln1118_8_fu_1875_p2;
wire   [15:0] trunc_ln708_8_fu_1711_p4;
wire  signed [10:0] tmp_s_fu_1726_p4;
wire  signed [25:0] mul_ln1118_9_fu_1882_p2;
wire   [15:0] trunc_ln708_9_fu_1740_p4;
wire  signed [15:0] mul_ln1118_fu_1819_p1;
wire  signed [25:0] sext_ln1116_cast_fu_1471_p1;
wire  signed [15:0] mul_ln1118_1_fu_1826_p1;
wire  signed [15:0] mul_ln1118_2_fu_1833_p1;
wire  signed [15:0] mul_ln1118_3_fu_1840_p1;
wire  signed [15:0] mul_ln1118_4_fu_1847_p1;
wire  signed [15:0] mul_ln1118_5_fu_1854_p1;
wire  signed [15:0] mul_ln1118_6_fu_1861_p1;
wire  signed [15:0] mul_ln1118_7_fu_1868_p1;
wire  signed [15:0] mul_ln1118_8_fu_1875_p1;
wire  signed [15:0] mul_ln1118_9_fu_1882_p0;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [15:0] ap_return_7_preg;
reg   [15:0] ap_return_8_preg;
reg   [15:0] ap_return_9_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_352;
reg    ap_condition_39;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 16'd0;
#0 ap_return_8_preg = 16'd0;
#0 ap_return_9_preg = 16'd0;
end

dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V #(
    .DataWidth( 155 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
w9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w9_V_address0),
    .ce0(w9_V_ce0),
    .q0(w9_V_q0)
);

myproject_mux_325_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
myproject_mux_325_16_1_1_U130(
    .din0(ap_phi_mux_data_0_V_read26_phi_phi_fu_1000_p4),
    .din1(ap_phi_mux_data_1_V_read27_phi_phi_fu_1012_p4),
    .din2(ap_phi_mux_data_2_V_read28_phi_phi_fu_1024_p4),
    .din3(ap_phi_mux_data_3_V_read29_phi_phi_fu_1036_p4),
    .din4(ap_phi_mux_data_4_V_read30_phi_phi_fu_1048_p4),
    .din5(ap_phi_mux_data_5_V_read31_phi_phi_fu_1060_p4),
    .din6(ap_phi_mux_data_6_V_read32_phi_phi_fu_1072_p4),
    .din7(ap_phi_mux_data_7_V_read33_phi_phi_fu_1084_p4),
    .din8(ap_phi_mux_data_8_V_read34_phi_phi_fu_1096_p4),
    .din9(ap_phi_mux_data_9_V_read35_phi_phi_fu_1108_p4),
    .din10(ap_phi_mux_data_10_V_read36_phi_phi_fu_1120_p4),
    .din11(ap_phi_mux_data_11_V_read37_phi_phi_fu_1132_p4),
    .din12(ap_phi_mux_data_12_V_read38_phi_phi_fu_1144_p4),
    .din13(ap_phi_mux_data_13_V_read39_phi_phi_fu_1156_p4),
    .din14(ap_phi_mux_data_14_V_read40_phi_phi_fu_1168_p4),
    .din15(ap_phi_mux_data_15_V_read41_phi_phi_fu_1180_p4),
    .din16(ap_phi_mux_data_16_V_read42_phi_phi_fu_1192_p4),
    .din17(ap_phi_mux_data_17_V_read43_phi_phi_fu_1204_p4),
    .din18(ap_phi_mux_data_18_V_read44_phi_phi_fu_1216_p4),
    .din19(ap_phi_mux_data_19_V_read45_phi_phi_fu_1228_p4),
    .din20(ap_phi_mux_data_20_V_read46_phi_phi_fu_1240_p4),
    .din21(ap_phi_mux_data_21_V_read47_phi_phi_fu_1252_p4),
    .din22(ap_phi_mux_data_22_V_read48_phi_phi_fu_1264_p4),
    .din23(ap_phi_mux_data_23_V_read49_phi_phi_fu_1276_p4),
    .din24(ap_phi_mux_data_24_V_read50_phi_phi_fu_1288_p4),
    .din25(ap_phi_mux_data_25_V_read51_phi_phi_fu_1300_p4),
    .din26(ap_phi_mux_data_26_V_read52_phi_phi_fu_1312_p4),
    .din27(ap_phi_mux_data_27_V_read53_phi_phi_fu_1324_p4),
    .din28(ap_phi_mux_data_28_V_read54_phi_phi_fu_1336_p4),
    .din29(ap_phi_mux_data_29_V_read55_phi_phi_fu_1348_p4),
    .din30(ap_phi_mux_data_30_V_read56_phi_phi_fu_1360_p4),
    .din31(ap_phi_mux_data_31_V_read57_phi_phi_fu_1372_p4),
    .din32(w_index25_reg_393),
    .dout(tmp_9_fu_1397_p34)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U131(
    .din0(trunc_ln56_fu_1467_p1),
    .din1(mul_ln1118_fu_1819_p1),
    .dout(mul_ln1118_fu_1819_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U132(
    .din0(tmp_1_fu_1494_p4),
    .din1(mul_ln1118_1_fu_1826_p1),
    .dout(mul_ln1118_1_fu_1826_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U133(
    .din0(tmp_2_fu_1523_p4),
    .din1(mul_ln1118_2_fu_1833_p1),
    .dout(mul_ln1118_2_fu_1833_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U134(
    .din0(tmp_3_fu_1552_p4),
    .din1(mul_ln1118_3_fu_1840_p1),
    .dout(mul_ln1118_3_fu_1840_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U135(
    .din0(tmp_4_fu_1581_p4),
    .din1(mul_ln1118_4_fu_1847_p1),
    .dout(mul_ln1118_4_fu_1847_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U136(
    .din0(tmp_5_fu_1610_p4),
    .din1(mul_ln1118_5_fu_1854_p1),
    .dout(mul_ln1118_5_fu_1854_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U137(
    .din0(tmp_6_fu_1639_p4),
    .din1(mul_ln1118_6_fu_1861_p1),
    .dout(mul_ln1118_6_fu_1861_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U138(
    .din0(tmp_7_fu_1668_p4),
    .din1(mul_ln1118_7_fu_1868_p1),
    .dout(mul_ln1118_7_fu_1868_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U139(
    .din0(tmp_8_fu_1697_p4),
    .din1(mul_ln1118_8_fu_1875_p1),
    .dout(mul_ln1118_8_fu_1875_p2)
);

myproject_mul_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_11s_26_1_1_U140(
    .din0(mul_ln1118_9_fu_1882_p0),
    .din1(tmp_s_fu_1726_p4),
    .dout(mul_ln1118_9_fu_1882_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_0_preg <= acc_0_V_fu_1488_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_1_preg <= acc_1_V_fu_1517_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_2_preg <= acc_2_V_fu_1546_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_3_preg <= acc_3_V_fu_1575_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_4_preg <= acc_4_V_fu_1604_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_5_preg <= acc_5_V_fu_1633_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_6_preg <= acc_6_V_fu_1662_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_7_preg <= acc_7_V_fu_1691_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_8_preg <= acc_8_V_fu_1720_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_9_preg <= acc_9_V_fu_1749_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read26_phi_reg_996 <= data_0_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read26_phi_reg_996 <= ap_phi_reg_pp0_iter0_data_0_V_read26_phi_reg_996;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read36_phi_reg_1116 <= data_10_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read36_phi_reg_1116 <= ap_phi_reg_pp0_iter0_data_10_V_read36_phi_reg_1116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read37_phi_reg_1128 <= data_11_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read37_phi_reg_1128 <= ap_phi_reg_pp0_iter0_data_11_V_read37_phi_reg_1128;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read38_phi_reg_1140 <= data_12_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read38_phi_reg_1140 <= ap_phi_reg_pp0_iter0_data_12_V_read38_phi_reg_1140;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read39_phi_reg_1152 <= data_13_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read39_phi_reg_1152 <= ap_phi_reg_pp0_iter0_data_13_V_read39_phi_reg_1152;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read40_phi_reg_1164 <= data_14_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read40_phi_reg_1164 <= ap_phi_reg_pp0_iter0_data_14_V_read40_phi_reg_1164;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read41_phi_reg_1176 <= data_15_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read41_phi_reg_1176 <= ap_phi_reg_pp0_iter0_data_15_V_read41_phi_reg_1176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_16_V_read42_phi_reg_1188 <= data_16_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_16_V_read42_phi_reg_1188 <= ap_phi_reg_pp0_iter0_data_16_V_read42_phi_reg_1188;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_17_V_read43_phi_reg_1200 <= data_17_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_17_V_read43_phi_reg_1200 <= ap_phi_reg_pp0_iter0_data_17_V_read43_phi_reg_1200;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_18_V_read44_phi_reg_1212 <= data_18_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_18_V_read44_phi_reg_1212 <= ap_phi_reg_pp0_iter0_data_18_V_read44_phi_reg_1212;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_19_V_read45_phi_reg_1224 <= data_19_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_19_V_read45_phi_reg_1224 <= ap_phi_reg_pp0_iter0_data_19_V_read45_phi_reg_1224;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read27_phi_reg_1008 <= data_1_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read27_phi_reg_1008 <= ap_phi_reg_pp0_iter0_data_1_V_read27_phi_reg_1008;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_20_V_read46_phi_reg_1236 <= data_20_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_20_V_read46_phi_reg_1236 <= ap_phi_reg_pp0_iter0_data_20_V_read46_phi_reg_1236;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_21_V_read47_phi_reg_1248 <= data_21_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_21_V_read47_phi_reg_1248 <= ap_phi_reg_pp0_iter0_data_21_V_read47_phi_reg_1248;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_22_V_read48_phi_reg_1260 <= data_22_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_22_V_read48_phi_reg_1260 <= ap_phi_reg_pp0_iter0_data_22_V_read48_phi_reg_1260;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_23_V_read49_phi_reg_1272 <= data_23_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_23_V_read49_phi_reg_1272 <= ap_phi_reg_pp0_iter0_data_23_V_read49_phi_reg_1272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_24_V_read50_phi_reg_1284 <= data_24_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_24_V_read50_phi_reg_1284 <= ap_phi_reg_pp0_iter0_data_24_V_read50_phi_reg_1284;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_25_V_read51_phi_reg_1296 <= data_25_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_25_V_read51_phi_reg_1296 <= ap_phi_reg_pp0_iter0_data_25_V_read51_phi_reg_1296;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_26_V_read52_phi_reg_1308 <= data_26_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_26_V_read52_phi_reg_1308 <= ap_phi_reg_pp0_iter0_data_26_V_read52_phi_reg_1308;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_27_V_read53_phi_reg_1320 <= data_27_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_27_V_read53_phi_reg_1320 <= ap_phi_reg_pp0_iter0_data_27_V_read53_phi_reg_1320;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_28_V_read54_phi_reg_1332 <= data_28_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_28_V_read54_phi_reg_1332 <= ap_phi_reg_pp0_iter0_data_28_V_read54_phi_reg_1332;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_29_V_read55_phi_reg_1344 <= data_29_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_29_V_read55_phi_reg_1344 <= ap_phi_reg_pp0_iter0_data_29_V_read55_phi_reg_1344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read28_phi_reg_1020 <= data_2_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read28_phi_reg_1020 <= ap_phi_reg_pp0_iter0_data_2_V_read28_phi_reg_1020;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_30_V_read56_phi_reg_1356 <= data_30_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_30_V_read56_phi_reg_1356 <= ap_phi_reg_pp0_iter0_data_30_V_read56_phi_reg_1356;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_31_V_read57_phi_reg_1368 <= data_31_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_31_V_read57_phi_reg_1368 <= ap_phi_reg_pp0_iter0_data_31_V_read57_phi_reg_1368;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read29_phi_reg_1032 <= data_3_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read29_phi_reg_1032 <= ap_phi_reg_pp0_iter0_data_3_V_read29_phi_reg_1032;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read30_phi_reg_1044 <= data_4_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read30_phi_reg_1044 <= ap_phi_reg_pp0_iter0_data_4_V_read30_phi_reg_1044;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read31_phi_reg_1056 <= data_5_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read31_phi_reg_1056 <= ap_phi_reg_pp0_iter0_data_5_V_read31_phi_reg_1056;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read32_phi_reg_1068 <= data_6_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read32_phi_reg_1068 <= ap_phi_reg_pp0_iter0_data_6_V_read32_phi_reg_1068;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read33_phi_reg_1080 <= data_7_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read33_phi_reg_1080 <= ap_phi_reg_pp0_iter0_data_7_V_read33_phi_reg_1080;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read34_phi_reg_1092 <= data_8_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read34_phi_reg_1092 <= ap_phi_reg_pp0_iter0_data_8_V_read34_phi_reg_1092;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_381_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read35_phi_reg_1104 <= data_9_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read35_phi_reg_1104 <= ap_phi_reg_pp0_iter0_data_9_V_read35_phi_reg_1104;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_377 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_377 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_0_V_write_assign5_reg_982 <= acc_0_V_fu_1488_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign5_reg_982 <= 16'd65426;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_1_V_write_assign7_reg_968 <= acc_1_V_fu_1517_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign7_reg_968 <= 16'd262;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_2_V_write_assign9_reg_954 <= acc_2_V_fu_1546_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign9_reg_954 <= 16'd96;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_3_V_write_assign11_reg_940 <= acc_3_V_fu_1575_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign11_reg_940 <= 16'd150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_4_V_write_assign13_reg_926 <= acc_4_V_fu_1604_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_4_V_write_assign13_reg_926 <= 16'd65397;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_5_V_write_assign15_reg_912 <= acc_5_V_fu_1633_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_5_V_write_assign15_reg_912 <= 16'd316;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_6_V_write_assign17_reg_898 <= acc_6_V_fu_1662_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_6_V_write_assign17_reg_898 <= 16'd65473;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_7_V_write_assign19_reg_884 <= acc_7_V_fu_1691_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_7_V_write_assign19_reg_884 <= 16'd147;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_8_V_write_assign21_reg_870 <= acc_8_V_fu_1720_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_8_V_write_assign21_reg_870 <= 16'd65143;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_9_V_write_assign23_reg_856 <= acc_9_V_fu_1749_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_9_V_write_assign23_reg_856 <= 16'd65387;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index25_reg_393 <= w_index_reg_2054;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index25_reg_393 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_0_V_read26_rewind_reg_408 <= ap_phi_mux_data_0_V_read26_phi_phi_fu_1000_p4;
        data_10_V_read36_rewind_reg_548 <= ap_phi_mux_data_10_V_read36_phi_phi_fu_1120_p4;
        data_11_V_read37_rewind_reg_562 <= ap_phi_mux_data_11_V_read37_phi_phi_fu_1132_p4;
        data_12_V_read38_rewind_reg_576 <= ap_phi_mux_data_12_V_read38_phi_phi_fu_1144_p4;
        data_13_V_read39_rewind_reg_590 <= ap_phi_mux_data_13_V_read39_phi_phi_fu_1156_p4;
        data_14_V_read40_rewind_reg_604 <= ap_phi_mux_data_14_V_read40_phi_phi_fu_1168_p4;
        data_15_V_read41_rewind_reg_618 <= ap_phi_mux_data_15_V_read41_phi_phi_fu_1180_p4;
        data_16_V_read42_rewind_reg_632 <= ap_phi_mux_data_16_V_read42_phi_phi_fu_1192_p4;
        data_17_V_read43_rewind_reg_646 <= ap_phi_mux_data_17_V_read43_phi_phi_fu_1204_p4;
        data_18_V_read44_rewind_reg_660 <= ap_phi_mux_data_18_V_read44_phi_phi_fu_1216_p4;
        data_19_V_read45_rewind_reg_674 <= ap_phi_mux_data_19_V_read45_phi_phi_fu_1228_p4;
        data_1_V_read27_rewind_reg_422 <= ap_phi_mux_data_1_V_read27_phi_phi_fu_1012_p4;
        data_20_V_read46_rewind_reg_688 <= ap_phi_mux_data_20_V_read46_phi_phi_fu_1240_p4;
        data_21_V_read47_rewind_reg_702 <= ap_phi_mux_data_21_V_read47_phi_phi_fu_1252_p4;
        data_22_V_read48_rewind_reg_716 <= ap_phi_mux_data_22_V_read48_phi_phi_fu_1264_p4;
        data_23_V_read49_rewind_reg_730 <= ap_phi_mux_data_23_V_read49_phi_phi_fu_1276_p4;
        data_24_V_read50_rewind_reg_744 <= ap_phi_mux_data_24_V_read50_phi_phi_fu_1288_p4;
        data_25_V_read51_rewind_reg_758 <= ap_phi_mux_data_25_V_read51_phi_phi_fu_1300_p4;
        data_26_V_read52_rewind_reg_772 <= ap_phi_mux_data_26_V_read52_phi_phi_fu_1312_p4;
        data_27_V_read53_rewind_reg_786 <= ap_phi_mux_data_27_V_read53_phi_phi_fu_1324_p4;
        data_28_V_read54_rewind_reg_800 <= ap_phi_mux_data_28_V_read54_phi_phi_fu_1336_p4;
        data_29_V_read55_rewind_reg_814 <= ap_phi_mux_data_29_V_read55_phi_phi_fu_1348_p4;
        data_2_V_read28_rewind_reg_436 <= ap_phi_mux_data_2_V_read28_phi_phi_fu_1024_p4;
        data_30_V_read56_rewind_reg_828 <= ap_phi_mux_data_30_V_read56_phi_phi_fu_1360_p4;
        data_31_V_read57_rewind_reg_842 <= ap_phi_mux_data_31_V_read57_phi_phi_fu_1372_p4;
        data_3_V_read29_rewind_reg_450 <= ap_phi_mux_data_3_V_read29_phi_phi_fu_1036_p4;
        data_4_V_read30_rewind_reg_464 <= ap_phi_mux_data_4_V_read30_phi_phi_fu_1048_p4;
        data_5_V_read31_rewind_reg_478 <= ap_phi_mux_data_5_V_read31_phi_phi_fu_1060_p4;
        data_6_V_read32_rewind_reg_492 <= ap_phi_mux_data_6_V_read32_phi_phi_fu_1072_p4;
        data_7_V_read33_rewind_reg_506 <= ap_phi_mux_data_7_V_read33_phi_phi_fu_1084_p4;
        data_8_V_read34_rewind_reg_520 <= ap_phi_mux_data_8_V_read34_phi_phi_fu_1096_p4;
        data_9_V_read35_rewind_reg_534 <= ap_phi_mux_data_9_V_read35_phi_phi_fu_1108_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln43_reg_2059 <= icmp_ln43_fu_1391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_2054 <= w_index_fu_1385_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_0_V_read26_phi_phi_fu_1000_p4 = data_0_V_read26_rewind_reg_408;
    end else begin
        ap_phi_mux_data_0_V_read26_phi_phi_fu_1000_p4 = ap_phi_reg_pp0_iter1_data_0_V_read26_phi_reg_996;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_10_V_read36_phi_phi_fu_1120_p4 = data_10_V_read36_rewind_reg_548;
    end else begin
        ap_phi_mux_data_10_V_read36_phi_phi_fu_1120_p4 = ap_phi_reg_pp0_iter1_data_10_V_read36_phi_reg_1116;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_11_V_read37_phi_phi_fu_1132_p4 = data_11_V_read37_rewind_reg_562;
    end else begin
        ap_phi_mux_data_11_V_read37_phi_phi_fu_1132_p4 = ap_phi_reg_pp0_iter1_data_11_V_read37_phi_reg_1128;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_12_V_read38_phi_phi_fu_1144_p4 = data_12_V_read38_rewind_reg_576;
    end else begin
        ap_phi_mux_data_12_V_read38_phi_phi_fu_1144_p4 = ap_phi_reg_pp0_iter1_data_12_V_read38_phi_reg_1140;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_13_V_read39_phi_phi_fu_1156_p4 = data_13_V_read39_rewind_reg_590;
    end else begin
        ap_phi_mux_data_13_V_read39_phi_phi_fu_1156_p4 = ap_phi_reg_pp0_iter1_data_13_V_read39_phi_reg_1152;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_14_V_read40_phi_phi_fu_1168_p4 = data_14_V_read40_rewind_reg_604;
    end else begin
        ap_phi_mux_data_14_V_read40_phi_phi_fu_1168_p4 = ap_phi_reg_pp0_iter1_data_14_V_read40_phi_reg_1164;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_15_V_read41_phi_phi_fu_1180_p4 = data_15_V_read41_rewind_reg_618;
    end else begin
        ap_phi_mux_data_15_V_read41_phi_phi_fu_1180_p4 = ap_phi_reg_pp0_iter1_data_15_V_read41_phi_reg_1176;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_16_V_read42_phi_phi_fu_1192_p4 = data_16_V_read42_rewind_reg_632;
    end else begin
        ap_phi_mux_data_16_V_read42_phi_phi_fu_1192_p4 = ap_phi_reg_pp0_iter1_data_16_V_read42_phi_reg_1188;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_17_V_read43_phi_phi_fu_1204_p4 = data_17_V_read43_rewind_reg_646;
    end else begin
        ap_phi_mux_data_17_V_read43_phi_phi_fu_1204_p4 = ap_phi_reg_pp0_iter1_data_17_V_read43_phi_reg_1200;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_18_V_read44_phi_phi_fu_1216_p4 = data_18_V_read44_rewind_reg_660;
    end else begin
        ap_phi_mux_data_18_V_read44_phi_phi_fu_1216_p4 = ap_phi_reg_pp0_iter1_data_18_V_read44_phi_reg_1212;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_19_V_read45_phi_phi_fu_1228_p4 = data_19_V_read45_rewind_reg_674;
    end else begin
        ap_phi_mux_data_19_V_read45_phi_phi_fu_1228_p4 = ap_phi_reg_pp0_iter1_data_19_V_read45_phi_reg_1224;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_1_V_read27_phi_phi_fu_1012_p4 = data_1_V_read27_rewind_reg_422;
    end else begin
        ap_phi_mux_data_1_V_read27_phi_phi_fu_1012_p4 = ap_phi_reg_pp0_iter1_data_1_V_read27_phi_reg_1008;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_20_V_read46_phi_phi_fu_1240_p4 = data_20_V_read46_rewind_reg_688;
    end else begin
        ap_phi_mux_data_20_V_read46_phi_phi_fu_1240_p4 = ap_phi_reg_pp0_iter1_data_20_V_read46_phi_reg_1236;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_21_V_read47_phi_phi_fu_1252_p4 = data_21_V_read47_rewind_reg_702;
    end else begin
        ap_phi_mux_data_21_V_read47_phi_phi_fu_1252_p4 = ap_phi_reg_pp0_iter1_data_21_V_read47_phi_reg_1248;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_22_V_read48_phi_phi_fu_1264_p4 = data_22_V_read48_rewind_reg_716;
    end else begin
        ap_phi_mux_data_22_V_read48_phi_phi_fu_1264_p4 = ap_phi_reg_pp0_iter1_data_22_V_read48_phi_reg_1260;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_23_V_read49_phi_phi_fu_1276_p4 = data_23_V_read49_rewind_reg_730;
    end else begin
        ap_phi_mux_data_23_V_read49_phi_phi_fu_1276_p4 = ap_phi_reg_pp0_iter1_data_23_V_read49_phi_reg_1272;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_24_V_read50_phi_phi_fu_1288_p4 = data_24_V_read50_rewind_reg_744;
    end else begin
        ap_phi_mux_data_24_V_read50_phi_phi_fu_1288_p4 = ap_phi_reg_pp0_iter1_data_24_V_read50_phi_reg_1284;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_25_V_read51_phi_phi_fu_1300_p4 = data_25_V_read51_rewind_reg_758;
    end else begin
        ap_phi_mux_data_25_V_read51_phi_phi_fu_1300_p4 = ap_phi_reg_pp0_iter1_data_25_V_read51_phi_reg_1296;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_26_V_read52_phi_phi_fu_1312_p4 = data_26_V_read52_rewind_reg_772;
    end else begin
        ap_phi_mux_data_26_V_read52_phi_phi_fu_1312_p4 = ap_phi_reg_pp0_iter1_data_26_V_read52_phi_reg_1308;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_27_V_read53_phi_phi_fu_1324_p4 = data_27_V_read53_rewind_reg_786;
    end else begin
        ap_phi_mux_data_27_V_read53_phi_phi_fu_1324_p4 = ap_phi_reg_pp0_iter1_data_27_V_read53_phi_reg_1320;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_28_V_read54_phi_phi_fu_1336_p4 = data_28_V_read54_rewind_reg_800;
    end else begin
        ap_phi_mux_data_28_V_read54_phi_phi_fu_1336_p4 = ap_phi_reg_pp0_iter1_data_28_V_read54_phi_reg_1332;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_29_V_read55_phi_phi_fu_1348_p4 = data_29_V_read55_rewind_reg_814;
    end else begin
        ap_phi_mux_data_29_V_read55_phi_phi_fu_1348_p4 = ap_phi_reg_pp0_iter1_data_29_V_read55_phi_reg_1344;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_2_V_read28_phi_phi_fu_1024_p4 = data_2_V_read28_rewind_reg_436;
    end else begin
        ap_phi_mux_data_2_V_read28_phi_phi_fu_1024_p4 = ap_phi_reg_pp0_iter1_data_2_V_read28_phi_reg_1020;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_30_V_read56_phi_phi_fu_1360_p4 = data_30_V_read56_rewind_reg_828;
    end else begin
        ap_phi_mux_data_30_V_read56_phi_phi_fu_1360_p4 = ap_phi_reg_pp0_iter1_data_30_V_read56_phi_reg_1356;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_31_V_read57_phi_phi_fu_1372_p4 = data_31_V_read57_rewind_reg_842;
    end else begin
        ap_phi_mux_data_31_V_read57_phi_phi_fu_1372_p4 = ap_phi_reg_pp0_iter1_data_31_V_read57_phi_reg_1368;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_3_V_read29_phi_phi_fu_1036_p4 = data_3_V_read29_rewind_reg_450;
    end else begin
        ap_phi_mux_data_3_V_read29_phi_phi_fu_1036_p4 = ap_phi_reg_pp0_iter1_data_3_V_read29_phi_reg_1032;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_4_V_read30_phi_phi_fu_1048_p4 = data_4_V_read30_rewind_reg_464;
    end else begin
        ap_phi_mux_data_4_V_read30_phi_phi_fu_1048_p4 = ap_phi_reg_pp0_iter1_data_4_V_read30_phi_reg_1044;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_5_V_read31_phi_phi_fu_1060_p4 = data_5_V_read31_rewind_reg_478;
    end else begin
        ap_phi_mux_data_5_V_read31_phi_phi_fu_1060_p4 = ap_phi_reg_pp0_iter1_data_5_V_read31_phi_reg_1056;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_6_V_read32_phi_phi_fu_1072_p4 = data_6_V_read32_rewind_reg_492;
    end else begin
        ap_phi_mux_data_6_V_read32_phi_phi_fu_1072_p4 = ap_phi_reg_pp0_iter1_data_6_V_read32_phi_reg_1068;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_7_V_read33_phi_phi_fu_1084_p4 = data_7_V_read33_rewind_reg_506;
    end else begin
        ap_phi_mux_data_7_V_read33_phi_phi_fu_1084_p4 = ap_phi_reg_pp0_iter1_data_7_V_read33_phi_reg_1080;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_8_V_read34_phi_phi_fu_1096_p4 = data_8_V_read34_rewind_reg_520;
    end else begin
        ap_phi_mux_data_8_V_read34_phi_phi_fu_1096_p4 = ap_phi_reg_pp0_iter1_data_8_V_read34_phi_reg_1092;
    end
end

always @ (*) begin
    if ((do_init_reg_377 == 1'd0)) begin
        ap_phi_mux_data_9_V_read35_phi_phi_fu_1108_p4 = data_9_V_read35_rewind_reg_534;
    end else begin
        ap_phi_mux_data_9_V_read35_phi_phi_fu_1108_p4 = ap_phi_reg_pp0_iter1_data_9_V_read35_phi_reg_1104;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_352)) begin
        if ((icmp_ln43_reg_2059 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_381_p6 = 1'd1;
        end else if ((icmp_ln43_reg_2059 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_381_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_381_p6 = do_init_reg_377;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_381_p6 = do_init_reg_377;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_352)) begin
        if ((icmp_ln43_reg_2059 == 1'd1)) begin
            ap_phi_mux_w_index25_phi_fu_397_p6 = 5'd0;
        end else if ((icmp_ln43_reg_2059 == 1'd0)) begin
            ap_phi_mux_w_index25_phi_fu_397_p6 = w_index_reg_2054;
        end else begin
            ap_phi_mux_w_index25_phi_fu_397_p6 = w_index25_reg_393;
        end
    end else begin
        ap_phi_mux_w_index25_phi_fu_397_p6 = w_index25_reg_393;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_fu_1391_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_0 = acc_0_V_fu_1488_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_1 = acc_1_V_fu_1517_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_2 = acc_2_V_fu_1546_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_3 = acc_3_V_fu_1575_p2;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_4 = acc_4_V_fu_1604_p2;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_5 = acc_5_V_fu_1633_p2;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_6 = acc_6_V_fu_1662_p2;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_7 = acc_7_V_fu_1691_p2;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_8 = acc_8_V_fu_1720_p2;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_2059 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_9 = acc_9_V_fu_1749_p2;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w9_V_ce0 = 1'b1;
    end else begin
        w9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1488_p2 = (trunc_ln1_fu_1479_p4 + res_0_V_write_assign5_reg_982);

assign acc_1_V_fu_1517_p2 = (trunc_ln708_1_fu_1508_p4 + res_1_V_write_assign7_reg_968);

assign acc_2_V_fu_1546_p2 = (trunc_ln708_2_fu_1537_p4 + res_2_V_write_assign9_reg_954);

assign acc_3_V_fu_1575_p2 = (trunc_ln708_3_fu_1566_p4 + res_3_V_write_assign11_reg_940);

assign acc_4_V_fu_1604_p2 = (trunc_ln708_4_fu_1595_p4 + res_4_V_write_assign13_reg_926);

assign acc_5_V_fu_1633_p2 = (trunc_ln708_5_fu_1624_p4 + res_5_V_write_assign15_reg_912);

assign acc_6_V_fu_1662_p2 = (trunc_ln708_6_fu_1653_p4 + res_6_V_write_assign17_reg_898);

assign acc_7_V_fu_1691_p2 = (trunc_ln708_7_fu_1682_p4 + res_7_V_write_assign19_reg_884);

assign acc_8_V_fu_1720_p2 = (trunc_ln708_8_fu_1711_p4 + res_8_V_write_assign21_reg_870);

assign acc_9_V_fu_1749_p2 = (trunc_ln708_9_fu_1740_p4 + res_9_V_write_assign23_reg_856);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_352 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_39 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_V_read26_phi_reg_996 = 'bx;

assign ap_phi_reg_pp0_iter0_data_10_V_read36_phi_reg_1116 = 'bx;

assign ap_phi_reg_pp0_iter0_data_11_V_read37_phi_reg_1128 = 'bx;

assign ap_phi_reg_pp0_iter0_data_12_V_read38_phi_reg_1140 = 'bx;

assign ap_phi_reg_pp0_iter0_data_13_V_read39_phi_reg_1152 = 'bx;

assign ap_phi_reg_pp0_iter0_data_14_V_read40_phi_reg_1164 = 'bx;

assign ap_phi_reg_pp0_iter0_data_15_V_read41_phi_reg_1176 = 'bx;

assign ap_phi_reg_pp0_iter0_data_16_V_read42_phi_reg_1188 = 'bx;

assign ap_phi_reg_pp0_iter0_data_17_V_read43_phi_reg_1200 = 'bx;

assign ap_phi_reg_pp0_iter0_data_18_V_read44_phi_reg_1212 = 'bx;

assign ap_phi_reg_pp0_iter0_data_19_V_read45_phi_reg_1224 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_V_read27_phi_reg_1008 = 'bx;

assign ap_phi_reg_pp0_iter0_data_20_V_read46_phi_reg_1236 = 'bx;

assign ap_phi_reg_pp0_iter0_data_21_V_read47_phi_reg_1248 = 'bx;

assign ap_phi_reg_pp0_iter0_data_22_V_read48_phi_reg_1260 = 'bx;

assign ap_phi_reg_pp0_iter0_data_23_V_read49_phi_reg_1272 = 'bx;

assign ap_phi_reg_pp0_iter0_data_24_V_read50_phi_reg_1284 = 'bx;

assign ap_phi_reg_pp0_iter0_data_25_V_read51_phi_reg_1296 = 'bx;

assign ap_phi_reg_pp0_iter0_data_26_V_read52_phi_reg_1308 = 'bx;

assign ap_phi_reg_pp0_iter0_data_27_V_read53_phi_reg_1320 = 'bx;

assign ap_phi_reg_pp0_iter0_data_28_V_read54_phi_reg_1332 = 'bx;

assign ap_phi_reg_pp0_iter0_data_29_V_read55_phi_reg_1344 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_V_read28_phi_reg_1020 = 'bx;

assign ap_phi_reg_pp0_iter0_data_30_V_read56_phi_reg_1356 = 'bx;

assign ap_phi_reg_pp0_iter0_data_31_V_read57_phi_reg_1368 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_V_read29_phi_reg_1032 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_V_read30_phi_reg_1044 = 'bx;

assign ap_phi_reg_pp0_iter0_data_5_V_read31_phi_reg_1056 = 'bx;

assign ap_phi_reg_pp0_iter0_data_6_V_read32_phi_reg_1068 = 'bx;

assign ap_phi_reg_pp0_iter0_data_7_V_read33_phi_reg_1080 = 'bx;

assign ap_phi_reg_pp0_iter0_data_8_V_read34_phi_reg_1092 = 'bx;

assign ap_phi_reg_pp0_iter0_data_9_V_read35_phi_reg_1104 = 'bx;

assign icmp_ln43_fu_1391_p2 = ((ap_phi_mux_w_index25_phi_fu_397_p6 == 5'd31) ? 1'b1 : 1'b0);

assign mul_ln1118_1_fu_1826_p1 = sext_ln1116_cast_fu_1471_p1;

assign mul_ln1118_2_fu_1833_p1 = sext_ln1116_cast_fu_1471_p1;

assign mul_ln1118_3_fu_1840_p1 = sext_ln1116_cast_fu_1471_p1;

assign mul_ln1118_4_fu_1847_p1 = sext_ln1116_cast_fu_1471_p1;

assign mul_ln1118_5_fu_1854_p1 = sext_ln1116_cast_fu_1471_p1;

assign mul_ln1118_6_fu_1861_p1 = sext_ln1116_cast_fu_1471_p1;

assign mul_ln1118_7_fu_1868_p1 = sext_ln1116_cast_fu_1471_p1;

assign mul_ln1118_8_fu_1875_p1 = sext_ln1116_cast_fu_1471_p1;

assign mul_ln1118_9_fu_1882_p0 = sext_ln1116_cast_fu_1471_p1;

assign mul_ln1118_fu_1819_p1 = sext_ln1116_cast_fu_1471_p1;

assign sext_ln1116_cast_fu_1471_p1 = $signed(tmp_9_fu_1397_p34);

assign tmp_1_fu_1494_p4 = {{w9_V_q0[31:16]}};

assign tmp_2_fu_1523_p4 = {{w9_V_q0[47:32]}};

assign tmp_3_fu_1552_p4 = {{w9_V_q0[63:48]}};

assign tmp_4_fu_1581_p4 = {{w9_V_q0[79:64]}};

assign tmp_5_fu_1610_p4 = {{w9_V_q0[95:80]}};

assign tmp_6_fu_1639_p4 = {{w9_V_q0[111:96]}};

assign tmp_7_fu_1668_p4 = {{w9_V_q0[127:112]}};

assign tmp_8_fu_1697_p4 = {{w9_V_q0[143:128]}};

assign tmp_s_fu_1726_p4 = {{w9_V_q0[154:144]}};

assign trunc_ln1_fu_1479_p4 = {{mul_ln1118_fu_1819_p2[25:10]}};

assign trunc_ln56_fu_1467_p1 = w9_V_q0[15:0];

assign trunc_ln708_1_fu_1508_p4 = {{mul_ln1118_1_fu_1826_p2[25:10]}};

assign trunc_ln708_2_fu_1537_p4 = {{mul_ln1118_2_fu_1833_p2[25:10]}};

assign trunc_ln708_3_fu_1566_p4 = {{mul_ln1118_3_fu_1840_p2[25:10]}};

assign trunc_ln708_4_fu_1595_p4 = {{mul_ln1118_4_fu_1847_p2[25:10]}};

assign trunc_ln708_5_fu_1624_p4 = {{mul_ln1118_5_fu_1854_p2[25:10]}};

assign trunc_ln708_6_fu_1653_p4 = {{mul_ln1118_6_fu_1861_p2[25:10]}};

assign trunc_ln708_7_fu_1682_p4 = {{mul_ln1118_7_fu_1868_p2[25:10]}};

assign trunc_ln708_8_fu_1711_p4 = {{mul_ln1118_8_fu_1875_p2[25:10]}};

assign trunc_ln708_9_fu_1740_p4 = {{mul_ln1118_9_fu_1882_p2[25:10]}};

assign w9_V_address0 = zext_ln56_fu_1380_p1;

assign w_index_fu_1385_p2 = (5'd1 + ap_phi_mux_w_index25_phi_fu_397_p6);

assign zext_ln56_fu_1380_p1 = ap_phi_mux_w_index25_phi_fu_397_p6;

endmodule //dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
