m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/simulation/questa
T_opt
!s110 1724195713
Vm;ha<TP7Qa@9ZkidhdYgc0
04 11 4 work pwm_led_top fast 0
=1-000ae431a4f1-66c52380-e2d18-162446
R0
!s12b OEM100
!s124 OEM10U6 
o-quiet -auto_acc_if_foreign -work work -L /opt/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vdebouncer
2/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/debouncer.v
Z3 !s110 1724195322
!i10b 1
!s100 1=5VWoc]@9E`Ic9<TK`EU0
IUz>IVOQM<]K[D1WSzL?af1
R1
w1506224962
8/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/debouncer.v
F/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/debouncer.v
!i122 1
L0 1 26
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1724195322.000000
!s107 /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/debouncer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source|/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/debouncer.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vpwm_gen
2/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_gen.v
R3
!i10b 1
!s100 WTTAWIYGk7Bdk]Rb[i8e=2
IRg17@CXWR>1K7BUT^ORgP1
R1
w1506188388
8/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_gen.v
F/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_gen.v
!i122 2
L0 4 28
R4
R5
r1
!s85 0
31
R6
!s107 /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source|/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_gen.v|
!i113 0
R7
R8
R2
vpwm_led_top
2/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v
R3
!i10b 1
!s100 V9SQDJ_<oP9Xb8CGlCmU00
IEaTA:KG`n>QBJUIc]NJe;0
R1
w1724195211
8/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v
F/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v
!i122 0
L0 20 58
R4
R5
r1
!s85 0
31
R6
!s107 /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source|/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v|
!i113 0
R7
R8
R2
vpwm_pll
2/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/pwm_pll.v
R3
!i10b 1
!s100 jPSDh;cOEeanh;Z_zW8e[2
ITc3@cM8dYBPQML]jRn42_3
R1
w1724194244
8/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/pwm_pll.v
F/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/pwm_pll.v
!i122 3
L0 40 118
R4
R5
r1
!s85 0
31
R6
!s107 /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/pwm_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM|/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/pwm_pll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vpwm_pll_altpll
2/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db/pwm_pll_altpll.v
!s110 1724195323
!i10b 1
!s100 zSaJ5@IEJhU_SYh5W8^Ln1
I3J`1Nm5:7K>94B]?=k_nZ2
R1
w1724195308
8/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db/pwm_pll_altpll.v
F/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db/pwm_pll_altpll.v
!i122 4
L0 30 67
R4
R5
r1
!s85 0
31
!s108 1724195323.000000
!s107 /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db/pwm_pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db|/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db/pwm_pll_altpll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
