INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bran/Documentos/Lab digitales/laboratorio-4-b-b-corp/src/verilog/7_segment_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7_segment_dec
WARNING: [VRFC 10-986] literal value truncated to fit in 7 bits [/home/bran/Documentos/Lab digitales/laboratorio-4-b-b-corp/src/verilog/7_segment_dec.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bran/Documentos/Lab digitales/laboratorio-4-b-b-corp/src/picorv32/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bran/Documentos/Lab digitales/laboratorio-4-b-b-corp/src/verilog/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bran/Documentos/Lab digitales/laboratorio-4-b-b-corp/src/verilog/system_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_tb
