<FONT class=extract>All load instructions deliver their result at least <FONT class=clozed>one clock cycle later</FONT> in the pipeline than computational instructions.</FONT> For any MIPS CPU, efficiency is maximized by<FONT class=clozed> filling the load delay slot with a useful but nondependent instruction.</FONT>