# Verilog-labs
here are my verilog practice codes
here you find from basic half adder to fifo
and with my first vlsi project router1x3 source files 
<img width="600" alt="image" src="https://github.com/user-attachments/assets/f527bb35-2720-4cdb-ac8c-ea37d7c91d31">
![IMG_20240827_102242](https://github.com/user-attachments/assets/b779efd0-96ae-43f9-ba6d-ed477823a223)


![wavesvrouter](https://github.com/user-attachments/assets/240e513b-ccf8-439b-b4e3-1f7e2dbbf907)

<img width="923" alt="quater prime" src="https://github.com/user-attachments/assets/bd146e66-0f93-4309-b206-90b32c084b33">

