Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 23:19:37 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_1_18_10_160_512_2_16_1/post_synth_power.rpt
| Design           : C_LSTM_stage_1_18_10_160_512_2_16_1
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 2129.519     |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 1983.542     |
| Device Static (mW)       | 145.976      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 75.4         |
| Junction Temperature (C) | 49.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |   319.499  |        3 |       --- |             --- |
| Slice Logic             |   872.020  |   156293 |       --- |             --- |
|   LUT as Logic          |   634.864  |    58430 |     53200 |          109.83 |
|   CARRY4                |   156.574  |    17008 |     13300 |          127.88 |
|   Register              |    63.359  |    66448 |    106400 |           62.45 |
|   LUT as Shift Register |    17.223  |     4102 |     17400 |           23.57 |
|   Others                |     0.000  |     2603 |       --- |             --- |
| Signals                 |   595.717  |   105087 |       --- |             --- |
| DSPs                    |   196.304  |      204 |       220 |           92.73 |
| Static Power            |   145.976  |          |           |                 |
| Total                   |  2129.518  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.002 |       1.984 |      0.018 |
| Vccaux    |       1.800 |     0.017 |       0.000 |      0.017 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.036 |       0.000 |      0.036 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------+------------+
| Name                                                        | Power (mW) |
+-------------------------------------------------------------+------------+
| C_LSTM_stage_1_18_10_160_512_2_16_1                         |  1983.541  |
|   forget_gate_mult                                          |   426.026  |
|     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst |   426.026  |
|       c_matrix_vec_mult_core_18_10_16_2_1_inst              |   269.728  |
|       idft_16_top_18_inst_0                                 |    63.308  |
|       idft_16_top_18_inst_1                                 |    63.294  |
|       shift_register_group_18_16_1_inst_imag_0              |     2.691  |
|       shift_register_group_18_16_1_inst_imag_1              |     2.691  |
|       shift_register_group_18_16_1_inst_real_0              |     3.075  |
|       shift_register_group_18_16_1_inst_real_1              |     3.075  |
|       sum_complex_vector_unit_18_18_16_42_inst_0            |     8.448  |
|       sum_complex_vector_unit_18_18_16_42_inst_1            |     8.447  |
|   input_gate_mult                                           |   435.211  |
|     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst |   435.211  |
|       c_matrix_vec_mult_core_18_10_16_2_1_inst              |   278.435  |
|       idft_16_top_18_inst_0                                 |    63.344  |
|       idft_16_top_18_inst_1                                 |    63.736  |
|       shift_register_group_18_16_1_inst_imag_0              |     2.691  |
|       shift_register_group_18_16_1_inst_imag_1              |     2.691  |
|       shift_register_group_18_16_1_inst_real_0              |     3.075  |
|       shift_register_group_18_16_1_inst_real_1              |     3.075  |
|       sum_complex_vector_unit_18_18_16_42_inst_0            |     8.448  |
|       sum_complex_vector_unit_18_18_16_42_inst_1            |     8.447  |
|   output_act_gate_mult                                      |   426.104  |
|     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst |   426.104  |
|       c_matrix_vec_mult_core_18_10_16_2_1_inst              |   269.798  |
|       idft_16_top_18_inst_0                                 |    63.308  |
|       idft_16_top_18_inst_1                                 |    63.294  |
|       shift_register_group_18_16_1_inst_imag_0              |     2.691  |
|       shift_register_group_18_16_1_inst_imag_1              |     2.691  |
|       shift_register_group_18_16_1_inst_real_0              |     3.075  |
|       shift_register_group_18_16_1_inst_real_1              |     3.075  |
|       sum_complex_vector_unit_18_18_16_42_inst_0            |     8.456  |
|       sum_complex_vector_unit_18_18_16_42_inst_1            |     8.447  |
|   output_gate_mult                                          |   426.026  |
|     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst |   426.026  |
|       c_matrix_vec_mult_core_18_10_16_2_1_inst              |   269.728  |
|       idft_16_top_18_inst_0                                 |    63.308  |
|       idft_16_top_18_inst_1                                 |    63.294  |
|       shift_register_group_18_16_1_inst_imag_0              |     2.691  |
|       shift_register_group_18_16_1_inst_imag_1              |     2.691  |
|       shift_register_group_18_16_1_inst_real_0              |     3.075  |
|       shift_register_group_18_16_1_inst_real_1              |     3.075  |
|       sum_complex_vector_unit_18_18_16_42_inst_0            |     8.448  |
|       sum_complex_vector_unit_18_18_16_42_inst_1            |     8.447  |
+-------------------------------------------------------------+------------+


