Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Fri Jul 25 13:58:21 2025
| Host             : FNIL-PNIC-1 running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.452        |
|   FPGA Power (W)         | 3.212        |
|   HBM Power (W)          | 0.241        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.316        |
| Device Static (W)        | 3.136        |
| Effective TJA (C/W)      | 0.4          |
| Max Ambient (C)          | 98.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.034 |        5 |       --- |             --- |
| CLB Logic                |     0.027 |    16777 |       --- |             --- |
|   LUT as Logic           |     0.023 |     5600 |   1303680 |            0.43 |
|   LUT as Shift Register  |     0.002 |      342 |    600960 |            0.06 |
|   Register               |     0.002 |     7974 |   2607360 |            0.31 |
|   LUT as Distributed RAM |    <0.001 |       32 |    600960 |           <0.01 |
|   CARRY8                 |    <0.001 |      100 |    162960 |            0.06 |
|   Others                 |     0.000 |     1070 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      533 |   1303680 |            0.04 |
| Signals                  |     0.063 |    14603 |       --- |             --- |
| Block RAM                |     0.089 |    261.5 |      2016 |           12.97 |
| MMCM                     |     0.097 |        0 |       --- |             --- |
| I/O                      |     0.005 |        4 |       624 |            0.64 |
| Static Power             |     3.136 |          |           |                 |
| Total                    |     3.452 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     1.521 |       0.250 |      1.271 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.238 |       0.001 |      0.238 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.032 |       0.002 |      0.030 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.876 |       0.054 |      0.822 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.037 |       0.002 |      0.035 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| VCC_IO_HBM |       1.200 |     0.082 |       0.000 |      0.082 |       NA    | Unspecified | NA         |
| VCC_HBM    |       1.200 |     0.076 |       0.000 |      0.076 |       NA    | Unspecified | NA         |
| VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| bbq_clk_clk_wiz_0_1                                                                                 | clk_wiz_inst/inst/bbq_clk_clk_wiz_0                               |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
| sys_clk                                                                                             | sys_clk_p                                                         |            10.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top                      |     0.316 |
|   bbq_inst               |     0.191 |
|     counters_l2          |     0.001 |
|       U0                 |     0.001 |
|     free_list            |     0.021 |
|       U0                 |     0.021 |
|     heap_entries         |     0.027 |
|       U0                 |     0.027 |
|     ila_2                |     0.008 |
|       inst               |     0.008 |
|     next_pointers        |     0.026 |
|       U0                 |     0.026 |
|     previous_pointers    |     0.026 |
|       U0                 |     0.026 |
|     priority_buckets     |     0.002 |
|       U0                 |     0.002 |
|   clk_wiz_inst           |     0.101 |
|     inst                 |     0.101 |
|       clkin1_ibufds      |     0.003 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   ila_1                  |     0.009 |
|     inst                 |     0.009 |
|       ila_core_inst      |     0.009 |
|   nolabel_line114        |     0.009 |
|     inst                 |     0.009 |
|       ila_core_inst      |     0.009 |
+--------------------------+-----------+


