Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 25 16:23:37 2016
| Host         : MattLokes running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mipsfpga_display_timing_summary_routed.rpt -rpx mipsfpga_display_timing_summary_routed.rpx
| Design       : mipsfpga_display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.565     -347.225                    119                  670        0.103        0.000                      0                  662        8.750        0.000                       0                   237  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
pix_clk       {0.000 19.861}     39.722          25.175          
s00_axi_aclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pix_clk            33.527        0.000                      0                  327        0.103        0.000                      0                  327       19.361        0.000                       0                   135  
s00_axi_aclk       13.807        0.000                      0                  317        0.122        0.000                      0                  317        8.750        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
s00_axi_aclk  pix_clk            -3.417     -315.323                    109                  113        0.139        0.000                      0                  109  
pix_clk       s00_axi_aclk       -3.565      -31.902                     10                   14        0.116        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pix_clk            pix_clk                 37.355        0.000                      0                    4        0.380        0.000                      0                    4  
**async_default**  s00_axi_aclk       s00_axi_aclk            17.990        0.000                      0                    4        0.424        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack       33.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.527ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.130ns (20.611%)  route 4.353ns (79.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.117 - 39.722 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.672     4.749    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     5.631 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.007     7.637    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_80
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.761 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.129     8.891    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.124     9.015 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.216    10.231    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.562    44.117    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.243    44.360    
                         clock uncertainty           -0.035    44.324    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    43.758    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.758    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 33.527    

Slack (MET) :             33.832ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.366ns (26.028%)  route 3.882ns (73.972%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.117 - 39.722 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.681     4.757    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     5.639 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.401     7.040    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77
    SLICE_X8Y81          LUT3 (Prop_lut3_I0_O)        0.153     7.193 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.481     8.674    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22
    SLICE_X8Y86          LUT6 (Prop_lut6_I5_O)        0.331     9.005 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.000    10.005    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.562    44.117    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    44.439    
                         clock uncertainty           -0.035    44.403    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    43.837    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.837    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                 33.832    

Slack (MET) :             33.968ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.382ns (26.999%)  route 3.737ns (73.001%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.117 - 39.722 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.675     4.751    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     5.633 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.235     6.868    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DOBDO[3]
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.152     7.020 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.334     8.354    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.348     8.702 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.168     9.870    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.562    44.117    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    44.439    
                         clock uncertainty           -0.035    44.403    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    43.837    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.837    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 33.968    

Slack (MET) :             33.994ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.130ns (22.527%)  route 3.886ns (77.473%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.117 - 39.722 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.672     4.749    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     5.631 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.810     7.441    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.565 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.073     8.638    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.124     8.762 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.003     9.765    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.562    44.117    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.243    44.360    
                         clock uncertainty           -0.035    44.324    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    43.758    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.758    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 33.994    

Slack (MET) :             34.145ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.130ns (23.228%)  route 3.735ns (76.772%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.117 - 39.722 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.672     4.749    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     5.631 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.585     7.215    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82
    SLICE_X9Y93          LUT3 (Prop_lut3_I0_O)        0.124     7.339 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.002     8.341    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.124     8.465 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.148     9.613    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.562    44.117    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.243    44.360    
                         clock uncertainty           -0.035    44.324    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    43.758    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.758    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                 34.145    

Slack (MET) :             34.197ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.366ns (27.936%)  route 3.524ns (72.064%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.117 - 39.722 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.675     4.751    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     5.633 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.030     6.663    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DOBDO[5]
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.153     6.816 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.340     8.156    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.331     8.487 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.154     9.641    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.562    44.117    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.322    44.439    
                         clock uncertainty           -0.035    44.403    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    43.837    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.837    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                 34.197    

Slack (MET) :             34.356ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.326ns (28.493%)  route 3.328ns (71.507%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.117 - 39.722 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.672     4.749    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     5.631 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.397     7.028    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.116     7.144 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.965     8.108    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.328     8.436 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.966     9.402    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.562    44.117    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.243    44.360    
                         clock uncertainty           -0.035    44.324    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    43.758    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.758    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 34.356    

Slack (MET) :             34.395ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.130ns (24.487%)  route 3.485ns (75.513%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.117 - 39.722 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.672     4.749    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     5.631 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.817     7.448    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.124     7.572 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.739     8.311    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     8.435 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.929     9.363    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.562    44.117    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.243    44.360    
                         clock uncertainty           -0.035    44.324    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    43.758    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         43.758    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 34.395    

Slack (MET) :             34.643ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.021ns (21.288%)  route 3.775ns (78.712%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 44.079 - 39.722 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.646     4.723    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X10Y91         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.478     5.201 r  mf_disp_axi_top_inst/disp/intf/h_count_reg[2]/Q
                         net (fo=5, routed)           1.247     6.447    mf_disp_axi_top_inst/disp/intf/h_count[2]
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.295     6.742 r  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_3/O
                         net (fo=17, routed)          1.185     7.928    mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_3_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.052 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687     8.739    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124     8.863 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.656     9.519    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.524    44.079    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]/C
                         clock pessimism              0.322    44.402    
                         clock uncertainty           -0.035    44.366    
    SLICE_X9Y94          FDCE (Setup_fdce_C_CE)      -0.205    44.161    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         44.161    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 34.643    

Slack (MET) :             34.643ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.021ns (21.288%)  route 3.775ns (78.712%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 44.079 - 39.722 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.646     4.723    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X10Y91         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.478     5.201 r  mf_disp_axi_top_inst/disp/intf/h_count_reg[2]/Q
                         net (fo=5, routed)           1.247     6.447    mf_disp_axi_top_inst/disp/intf/h_count[2]
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.295     6.742 r  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_3/O
                         net (fo=17, routed)          1.185     7.928    mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_3_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.052 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687     8.739    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124     8.863 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.656     9.519    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.524    44.079    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/C
                         clock pessimism              0.322    44.402    
                         clock uncertainty           -0.035    44.366    
    SLICE_X9Y94          FDCE (Setup_fdce_C_CE)      -0.205    44.161    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         44.161    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 34.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.697%)  route 0.180ns (52.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.575     1.434    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X8Y93          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.598 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[3]/Q
                         net (fo=10, routed)          0.180     1.778    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.887     1.993    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.492    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.675    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.603     1.462    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y90          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.603 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.659    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X3Y90          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.876     1.982    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y90          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.519     1.462    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.075     1.537    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.460    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y88          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDPE (Prop_fdpe_C_Q)         0.141     1.601 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.657    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X7Y88          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     1.978    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y88          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.517     1.460    
    SLICE_X7Y88          FDPE (Hold_fdpe_C_D)         0.075     1.535    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.164ns (26.591%)  route 0.453ns (73.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.575     1.434    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X8Y93          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.598 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[3]/Q
                         net (fo=10, routed)          0.453     2.051    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.882     1.988    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.246     1.742    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.925    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.578%)  route 0.221ns (57.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.575     1.434    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X8Y93          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.598 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[6]/Q
                         net (fo=10, routed)          0.221     1.819    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.889     1.995    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.494    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.677    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.166%)  route 0.187ns (55.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.575     1.434    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X8Y93          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.148     1.582 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[8]/Q
                         net (fo=10, routed)          0.187     1.769    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.887     1.993    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.492    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     1.622    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.339%)  route 0.233ns (58.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.575     1.434    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X8Y95          FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164     1.598 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[4]/Q
                         net (fo=10, routed)          0.233     1.831    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.889     1.995    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.494    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.677    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.460    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDPE (Prop_fdpe_C_Q)         0.141     1.601 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.089     1.690    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X4Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     1.978    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.517     1.460    
    SLICE_X4Y89          FDCE (Hold_fdce_C_D)         0.075     1.535    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.461    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y91          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164     1.625 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.681    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X6Y91          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     1.979    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y91          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.517     1.461    
    SLICE_X6Y91          FDCE (Hold_fdce_C_D)         0.060     1.521    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.460    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.164     1.624 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.680    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X6Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     1.978    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.517     1.460    
    SLICE_X6Y89          FDCE (Hold_fdce_C_D)         0.060     1.520    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { pix_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y35  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y38  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y13  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y21  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y14  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y15  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y20  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y34  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y16  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X0Y18  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y88   mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X9Y88   mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X11Y94  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X11Y96  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X9Y97   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X8Y98   mf_disp_axi_top_inst/disp/fb/pix_rd_vld_dly_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X10Y96  mf_disp_axi_top_inst/disp/intf/frame_switch_pending_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X8Y91   mf_disp_axi_top_inst/disp/intf/frame_x_ptr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X8Y91   mf_disp_axi_top_inst/disp/intf/frame_x_ptr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X11Y90  mf_disp_axi_top_inst/disp/intf/frame_x_ptr_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X9Y94   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X9Y94   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X9Y94   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X9Y96   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X9Y96   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X9Y94   mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X11Y94  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X11Y96  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X8Y95   mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X8Y94   mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       13.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.807ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.952ns (16.899%)  route 4.681ns (83.101%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 24.376 - 20.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.710     4.780    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.236 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          1.776     7.012    mf_disp_axi_top_inst/disp/fb/addra[12]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124     7.136 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.162     7.298    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.422 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          0.999     8.420    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena
    SLICE_X9Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.544 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.426     8.970    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/axi_awaddr_reg[14]
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.124     9.094 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.319    10.413    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.550    24.376    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    24.698    
                         clock uncertainty           -0.035    24.663    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.220    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.220    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                 13.807    

Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.704ns (13.231%)  route 4.617ns (86.769%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 24.369 - 20.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.710     4.780    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.236 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          1.776     7.012    mf_disp_axi_top_inst/disp/fb/addra[12]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124     7.136 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.162     7.298    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.422 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          2.679    10.101    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.542    24.369    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.243    24.611    
                         clock uncertainty           -0.035    24.576    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    24.044    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.044    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             13.959ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 0.828ns (15.344%)  route 4.568ns (84.656%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.710     4.780    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.236 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          1.776     7.012    mf_disp_axi_top_inst/disp/fb/addra[12]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124     7.136 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.162     7.298    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.422 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          1.588     9.010    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    SLICE_X9Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.134 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           1.042    10.176    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.544    24.371    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.243    24.613    
                         clock uncertainty           -0.035    24.578    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.135    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.135    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                 13.959    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.952ns (17.534%)  route 4.477ns (82.466%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.710     4.780    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.236 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          1.776     7.012    mf_disp_axi_top_inst/disp/fb/addra[12]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124     7.136 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.162     7.298    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.422 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          0.693     8.114    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena
    SLICE_X7Y84          LUT5 (Prop_lut5_I1_O)        0.124     8.238 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=1, routed)           0.665     8.904    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4_n_0
    SLICE_X7Y84          LUT3 (Prop_lut3_I1_O)        0.124     9.028 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           1.182    10.209    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_ena
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.567    24.393    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.322    24.715    
                         clock uncertainty           -0.035    24.680    
    RAMB18_X0Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    24.237    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         24.237    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.085ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.952ns (17.799%)  route 4.397ns (82.201%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 24.370 - 20.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.710     4.780    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.236 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          1.776     7.012    mf_disp_axi_top_inst/disp/fb/addra[12]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124     7.136 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.162     7.298    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.422 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          1.229     8.651    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena
    SLICE_X9Y80          LUT4 (Prop_lut4_I1_O)        0.124     8.775 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.350     9.124    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/axi_awaddr_reg[14]
    SLICE_X8Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.880    10.128    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.544    24.370    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    24.692    
                         clock uncertainty           -0.035    24.657    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.214    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.214    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                 14.085    

Slack (MET) :             14.089ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.952ns (18.084%)  route 4.312ns (81.916%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 24.369 - 20.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.710     4.780    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.236 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          1.776     7.012    mf_disp_axi_top_inst/disp/fb/addra[12]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124     7.136 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.162     7.298    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.422 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          0.769     8.190    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena
    SLICE_X7Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.314 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.154     8.468    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/axi_awaddr_reg[14]
    SLICE_X7Y84          LUT2 (Prop_lut2_I1_O)        0.124     8.592 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.452    10.044    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.542    24.369    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.243    24.611    
                         clock uncertainty           -0.035    24.576    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.133    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.133    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                 14.089    

Slack (MET) :             14.280ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.828ns (16.045%)  route 4.332ns (83.955%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 24.376 - 20.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.710     4.780    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.236 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          1.776     7.012    mf_disp_axi_top_inst/disp/fb/addra[12]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124     7.136 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.162     7.298    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.422 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          1.657     9.079    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    SLICE_X8Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.203 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.738     9.940    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y15         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.550    24.376    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    24.698    
                         clock uncertainty           -0.035    24.663    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    24.220    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.220    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 14.280    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.704ns (14.297%)  route 4.220ns (85.703%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.710     4.780    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.236 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          1.776     7.012    mf_disp_axi_top_inst/disp/fb/addra[12]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124     7.136 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.162     7.298    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.422 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          2.282     9.704    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.544    24.371    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.243    24.613    
                         clock uncertainty           -0.035    24.578    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    24.046    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.046    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.415ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.704ns (14.262%)  route 4.232ns (85.738%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 24.376 - 20.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.710     4.780    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.236 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          1.776     7.012    mf_disp_axi_top_inst/disp/fb/addra[12]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124     7.136 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.162     7.298    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.422 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          2.294     9.716    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.550    24.376    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    24.698    
                         clock uncertainty           -0.035    24.663    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    24.131    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.131    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 14.415    

Slack (MET) :             14.433ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.704ns (14.264%)  route 4.232ns (85.736%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.710     4.780    mf_disp_axi_top_inst/s00_axi_aclk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  mf_disp_axi_top_inst/axi_awaddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.236 f  mf_disp_axi_top_inst/axi_awaddr_reg[13]/Q
                         net (fo=18, routed)          1.776     7.012    mf_disp_axi_top_inst/disp/fb/addra[12]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.124     7.136 r  mf_disp_axi_top_inst/disp/fb/ram_i_3/O
                         net (fo=1, routed)           0.162     7.298    mf_disp_axi_top_inst/disp/fb/ram_i_3_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.422 r  mf_disp_axi_top_inst/disp/fb/ram_i_1/O
                         net (fo=33, routed)          2.294     9.716    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wea[2]
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.567    24.393    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.322    24.715    
                         clock uncertainty           -0.035    24.680    
    RAMB18_X0Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    24.148    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         24.148    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 14.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.604     1.457    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y93          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.598 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.654    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X1Y93          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.877     1.976    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y93          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.519     1.457    
    SLICE_X1Y93          FDPE (Hold_fdpe_C_D)         0.075     1.532    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.603     1.456    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X1Y90          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.597 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.653    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X1Y90          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.876     1.975    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X1Y90          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.519     1.456    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.075     1.531    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.860%)  route 0.210ns (62.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.128     1.583 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.210     1.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
                         clock pessimism             -0.506     1.468    
    SLICE_X2Y89          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.669    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.860%)  route 0.210ns (62.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.128     1.583 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.210     1.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism             -0.506     1.468    
    SLICE_X2Y89          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.669    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.860%)  route 0.210ns (62.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.128     1.583 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.210     1.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
                         clock pessimism             -0.506     1.468    
    SLICE_X2Y89          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.669    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.860%)  route 0.210ns (62.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.128     1.583 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.210     1.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism             -0.506     1.468    
    SLICE_X2Y89          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.669    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.860%)  route 0.210ns (62.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.128     1.583 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.210     1.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
                         clock pessimism             -0.506     1.468    
    SLICE_X2Y89          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.669    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.860%)  route 0.210ns (62.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.128     1.583 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.210     1.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y89          RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism             -0.506     1.468    
    SLICE_X2Y89          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.669    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.860%)  route 0.210ns (62.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.128     1.583 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.210     1.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X2Y89          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y89          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
                         clock pessimism             -0.506     1.468    
    SLICE_X2Y89          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.669    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.860%)  route 0.210ns (62.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y89          FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.128     1.583 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.210     1.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X2Y89          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X2Y89          RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
                         clock pessimism             -0.506     1.468    
    SLICE_X2Y89          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.669    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s00_axi_aclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { s00_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y35  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y38  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y13  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y34  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y89   mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  pix_clk

Setup :          109  Failing Endpoints,  Worst Slack       -3.417ns,  Total Violation     -315.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.184ns  (pix_clk rise@17120.184ns - s00_axi_aclk rise@17120.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.433%)  route 2.300ns (76.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 17124.545 - 17120.184 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 17124.717 - 17120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                  17120.000 17120.000 r  
    F15                                               0.000 17120.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000 17120.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958 17120.957 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016 17122.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096 17123.068 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.647 17124.715    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456 17125.170 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.948 17126.117    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124 17126.240 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687 17126.928    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124 17127.051 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.666 17127.717    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X11Y96         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)17120.184 17120.184 r  
    E15                                               0.000 17120.184 r  pix_clk (IN)
                         net (fo=0)                   0.000 17120.184    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831 17121.016 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911 17122.926    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 17123.018 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.527 17124.545    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y96         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[11]/C
                         clock pessimism              0.000 17124.545    
                         clock uncertainty           -0.035 17124.510    
    SLICE_X11Y96         FDCE (Setup_fdce_C_CE)      -0.205 17124.305    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[11]
  -------------------------------------------------------------------
                         required time                      17124.303    
                         arrival time                       -17127.721    
  -------------------------------------------------------------------
                         slack                                 -3.417    

Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.184ns  (pix_clk rise@17120.184ns - s00_axi_aclk rise@17120.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.433%)  route 2.300ns (76.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 17124.545 - 17120.184 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 17124.717 - 17120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                  17120.000 17120.000 r  
    F15                                               0.000 17120.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000 17120.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958 17120.957 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016 17122.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096 17123.068 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.647 17124.715    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456 17125.170 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.948 17126.117    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124 17126.240 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687 17126.928    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124 17127.051 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.666 17127.717    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X11Y96         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)17120.184 17120.184 r  
    E15                                               0.000 17120.184 r  pix_clk (IN)
                         net (fo=0)                   0.000 17120.184    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831 17121.016 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911 17122.926    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 17123.018 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.527 17124.545    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y96         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[14]/C
                         clock pessimism              0.000 17124.545    
                         clock uncertainty           -0.035 17124.510    
    SLICE_X11Y96         FDCE (Setup_fdce_C_CE)      -0.205 17124.305    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[14]
  -------------------------------------------------------------------
                         required time                      17124.303    
                         arrival time                       -17127.721    
  -------------------------------------------------------------------
                         slack                                 -3.417    

Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.184ns  (pix_clk rise@17120.184ns - s00_axi_aclk rise@17120.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.433%)  route 2.300ns (76.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 17124.545 - 17120.184 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 17124.717 - 17120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                  17120.000 17120.000 r  
    F15                                               0.000 17120.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000 17120.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958 17120.957 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016 17122.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096 17123.068 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.647 17124.715    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456 17125.170 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.948 17126.117    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124 17126.240 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687 17126.928    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124 17127.051 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.666 17127.717    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X11Y96         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)17120.184 17120.184 r  
    E15                                               0.000 17120.184 r  pix_clk (IN)
                         net (fo=0)                   0.000 17120.184    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831 17121.016 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911 17122.926    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 17123.018 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.527 17124.545    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y96         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]/C
                         clock pessimism              0.000 17124.545    
                         clock uncertainty           -0.035 17124.510    
    SLICE_X11Y96         FDCE (Setup_fdce_C_CE)      -0.205 17124.305    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]
  -------------------------------------------------------------------
                         required time                      17124.303    
                         arrival time                       -17127.721    
  -------------------------------------------------------------------
                         slack                                 -3.417    

Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.184ns  (pix_clk rise@17120.184ns - s00_axi_aclk rise@17120.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.433%)  route 2.300ns (76.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 17124.545 - 17120.184 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 17124.717 - 17120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                  17120.000 17120.000 r  
    F15                                               0.000 17120.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000 17120.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958 17120.957 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016 17122.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096 17123.068 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.647 17124.715    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456 17125.170 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.948 17126.117    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124 17126.240 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687 17126.928    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124 17127.051 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.666 17127.717    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X11Y96         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)17120.184 17120.184 r  
    E15                                               0.000 17120.184 r  pix_clk (IN)
                         net (fo=0)                   0.000 17120.184    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831 17121.016 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911 17122.926    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 17123.018 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.527 17124.545    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y96         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]/C
                         clock pessimism              0.000 17124.545    
                         clock uncertainty           -0.035 17124.510    
    SLICE_X11Y96         FDCE (Setup_fdce_C_CE)      -0.205 17124.305    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]
  -------------------------------------------------------------------
                         required time                      17124.303    
                         arrival time                       -17127.721    
  -------------------------------------------------------------------
                         slack                                 -3.417    

Slack (VIOLATED) :        -3.411ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.184ns  (pix_clk rise@17120.184ns - s00_axi_aclk rise@17120.000ns)
  Data Path Delay:        2.995ns  (logic 0.704ns (23.510%)  route 2.291ns (76.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 17124.541 - 17120.184 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 17124.717 - 17120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                  17120.000 17120.000 r  
    F15                                               0.000 17120.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000 17120.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958 17120.957 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016 17122.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096 17123.068 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.647 17124.715    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456 17125.170 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.948 17126.117    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124 17126.240 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687 17126.928    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124 17127.051 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.656 17127.707    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)17120.184 17120.184 r  
    E15                                               0.000 17120.184 r  pix_clk (IN)
                         net (fo=0)                   0.000 17120.184    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831 17121.016 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911 17122.926    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 17123.018 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.524 17124.541    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]/C
                         clock pessimism              0.000 17124.541    
                         clock uncertainty           -0.035 17124.506    
    SLICE_X9Y94          FDCE (Setup_fdce_C_CE)      -0.205 17124.301    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                      17124.299    
                         arrival time                       -17127.709    
  -------------------------------------------------------------------
                         slack                                 -3.411    

Slack (VIOLATED) :        -3.411ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.184ns  (pix_clk rise@17120.184ns - s00_axi_aclk rise@17120.000ns)
  Data Path Delay:        2.995ns  (logic 0.704ns (23.510%)  route 2.291ns (76.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 17124.541 - 17120.184 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 17124.717 - 17120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                  17120.000 17120.000 r  
    F15                                               0.000 17120.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000 17120.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958 17120.957 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016 17122.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096 17123.068 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.647 17124.715    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456 17125.170 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.948 17126.117    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124 17126.240 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687 17126.928    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124 17127.051 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.656 17127.707    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)17120.184 17120.184 r  
    E15                                               0.000 17120.184 r  pix_clk (IN)
                         net (fo=0)                   0.000 17120.184    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831 17121.016 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911 17122.926    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 17123.018 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.524 17124.541    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/C
                         clock pessimism              0.000 17124.541    
                         clock uncertainty           -0.035 17124.506    
    SLICE_X9Y94          FDCE (Setup_fdce_C_CE)      -0.205 17124.301    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                      17124.299    
                         arrival time                       -17127.709    
  -------------------------------------------------------------------
                         slack                                 -3.411    

Slack (VIOLATED) :        -3.411ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.184ns  (pix_clk rise@17120.184ns - s00_axi_aclk rise@17120.000ns)
  Data Path Delay:        2.995ns  (logic 0.704ns (23.510%)  route 2.291ns (76.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 17124.541 - 17120.184 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 17124.717 - 17120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                  17120.000 17120.000 r  
    F15                                               0.000 17120.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000 17120.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958 17120.957 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016 17122.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096 17123.068 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.647 17124.715    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456 17125.170 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.948 17126.117    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124 17126.240 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687 17126.928    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124 17127.051 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.656 17127.707    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)17120.184 17120.184 r  
    E15                                               0.000 17120.184 r  pix_clk (IN)
                         net (fo=0)                   0.000 17120.184    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831 17121.016 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911 17122.926    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 17123.018 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.524 17124.541    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]/C
                         clock pessimism              0.000 17124.541    
                         clock uncertainty           -0.035 17124.506    
    SLICE_X9Y94          FDCE (Setup_fdce_C_CE)      -0.205 17124.301    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                      17124.299    
                         arrival time                       -17127.709    
  -------------------------------------------------------------------
                         slack                                 -3.411    

Slack (VIOLATED) :        -3.411ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.184ns  (pix_clk rise@17120.184ns - s00_axi_aclk rise@17120.000ns)
  Data Path Delay:        2.995ns  (logic 0.704ns (23.510%)  route 2.291ns (76.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 17124.541 - 17120.184 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 17124.717 - 17120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                  17120.000 17120.000 r  
    F15                                               0.000 17120.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000 17120.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958 17120.957 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016 17122.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096 17123.068 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.647 17124.715    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456 17125.170 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.948 17126.117    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124 17126.240 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687 17126.928    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124 17127.051 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.656 17127.707    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)17120.184 17120.184 r  
    E15                                               0.000 17120.184 r  pix_clk (IN)
                         net (fo=0)                   0.000 17120.184    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831 17121.016 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911 17122.926    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 17123.018 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.524 17124.541    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[3]/C
                         clock pessimism              0.000 17124.541    
                         clock uncertainty           -0.035 17124.506    
    SLICE_X9Y94          FDCE (Setup_fdce_C_CE)      -0.205 17124.301    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                      17124.299    
                         arrival time                       -17127.709    
  -------------------------------------------------------------------
                         slack                                 -3.411    

Slack (VIOLATED) :        -3.411ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.184ns  (pix_clk rise@17120.184ns - s00_axi_aclk rise@17120.000ns)
  Data Path Delay:        2.995ns  (logic 0.704ns (23.510%)  route 2.291ns (76.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 17124.541 - 17120.184 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 17124.717 - 17120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                  17120.000 17120.000 r  
    F15                                               0.000 17120.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000 17120.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958 17120.957 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016 17122.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096 17123.068 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.647 17124.715    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456 17125.170 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.948 17126.117    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124 17126.240 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687 17126.928    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124 17127.051 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.656 17127.707    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)17120.184 17120.184 r  
    E15                                               0.000 17120.184 r  pix_clk (IN)
                         net (fo=0)                   0.000 17120.184    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831 17121.016 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911 17122.926    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 17123.018 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.524 17124.541    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X9Y94          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/C
                         clock pessimism              0.000 17124.541    
                         clock uncertainty           -0.035 17124.506    
    SLICE_X9Y94          FDCE (Setup_fdce_C_CE)      -0.205 17124.301    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                      17124.299    
                         arrival time                       -17127.709    
  -------------------------------------------------------------------
                         slack                                 -3.411    

Slack (VIOLATED) :        -3.410ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.184ns  (pix_clk rise@17120.184ns - s00_axi_aclk rise@17120.000ns)
  Data Path Delay:        2.997ns  (logic 0.704ns (23.489%)  route 2.293ns (76.511%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 17124.545 - 17120.184 ) 
    Source Clock Delay      (SCD):    4.717ns = ( 17124.717 - 17120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                  17120.000 17120.000 r  
    F15                                               0.000 17120.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000 17120.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958 17120.957 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016 17122.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096 17123.068 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.647 17124.715    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456 17125.170 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.948 17126.117    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124 17126.240 f  mf_disp_axi_top_inst/disp/intf/frame_x_ptr[9]_i_5/O
                         net (fo=42, routed)          0.687 17126.928    mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I0_O)        0.124 17127.051 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.659 17127.709    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X11Y94         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)17120.184 17120.184 r  
    E15                                               0.000 17120.184 r  pix_clk (IN)
                         net (fo=0)                   0.000 17120.184    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831 17121.016 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911 17122.926    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 17123.018 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.527 17124.545    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y94         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[7]/C
                         clock pessimism              0.000 17124.545    
                         clock uncertainty           -0.035 17124.510    
    SLICE_X11Y94         FDCE (Setup_fdce_C_CE)      -0.205 17124.305    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                      17124.303    
                         arrival time                       -17127.713    
  -------------------------------------------------------------------
                         slack                                 -3.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.564%)  route 0.603ns (76.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.575     1.428    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.603     2.172    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X11Y92         LUT6 (Prop_lut6_I3_O)        0.045     2.217 r  mf_disp_axi_top_inst/disp/intf/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.217    mf_disp_axi_top_inst/disp/intf/v_count[4]_i_1_n_0
    SLICE_X11Y92         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.845     1.951    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y92         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[4]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.035     1.986    
    SLICE_X11Y92         FDCE (Hold_fdce_C_D)         0.092     2.078    mf_disp_axi_top_inst/disp/intf/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.532%)  route 0.604ns (76.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.575     1.428    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.604     2.173    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.045     2.218 r  mf_disp_axi_top_inst/disp/intf/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.218    mf_disp_axi_top_inst/disp/intf/v_count[0]_i_1_n_0
    SLICE_X11Y91         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.845     1.951    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y91         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[0]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.035     1.986    
    SLICE_X11Y91         FDCE (Hold_fdce_C_D)         0.092     2.078    mf_disp_axi_top_inst/disp/intf/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.532%)  route 0.604ns (76.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.575     1.428    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.604     2.173    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X11Y91         LUT6 (Prop_lut6_I3_O)        0.045     2.218 r  mf_disp_axi_top_inst/disp/intf/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.218    mf_disp_axi_top_inst/disp/intf/v_count[1]_i_1_n_0
    SLICE_X11Y91         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.845     1.951    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y91         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[1]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.035     1.986    
    SLICE_X11Y91         FDCE (Hold_fdce_C_D)         0.092     2.078    mf_disp_axi_top_inst/disp/intf/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.231ns (28.894%)  route 0.568ns (71.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.575     1.428    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.141     1.569 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[1]/Q
                         net (fo=16, routed)          0.305     1.874    mf_disp_axi_top_inst/disp/intf/intf_mode_pix_double
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.919 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_3/O
                         net (fo=17, routed)          0.263     2.182    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_3_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I1_O)        0.045     2.227 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[9]_i_1/O
                         net (fo=1, routed)           0.000     2.227    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[9]_i_1_n_0
    SLICE_X9Y97          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.847     1.953    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X9Y97          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[9]/C
                         clock pessimism              0.000     1.953    
                         clock uncertainty            0.035     1.988    
    SLICE_X9Y97          FDCE (Hold_fdce_C_D)         0.092     2.080    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.436%)  route 0.643ns (77.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.575     1.428    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.643     2.212    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.045     2.257 r  mf_disp_axi_top_inst/disp/intf/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.257    mf_disp_axi_top_inst/disp/intf/v_count[3]_i_1_n_0
    SLICE_X10Y92         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.845     1.951    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X10Y92         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[3]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.035     1.986    
    SLICE_X10Y92         FDCE (Hold_fdce_C_D)         0.121     2.107    mf_disp_axi_top_inst/disp/intf/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.242%)  route 0.650ns (77.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.575     1.428    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.650     2.219    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y92         LUT6 (Prop_lut6_I3_O)        0.045     2.264 r  mf_disp_axi_top_inst/disp/intf/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.264    mf_disp_axi_top_inst/disp/intf/v_count[6]_i_1_n_0
    SLICE_X10Y92         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.845     1.951    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X10Y92         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[6]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.035     1.986    
    SLICE_X10Y92         FDCE (Hold_fdce_C_D)         0.120     2.106    mf_disp_axi_top_inst/disp/intf/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.009%)  route 0.659ns (77.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.575     1.428    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.659     2.228    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.273 r  mf_disp_axi_top_inst/disp/intf/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.273    mf_disp_axi_top_inst/disp/intf/v_count[8]_i_1_n_0
    SLICE_X10Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.846     1.952    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X10Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[8]/C
                         clock pessimism              0.000     1.952    
                         clock uncertainty            0.035     1.987    
    SLICE_X10Y93         FDCE (Hold_fdce_C_D)         0.120     2.107    mf_disp_axi_top_inst/disp/intf/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.231ns (28.238%)  route 0.587ns (71.762%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.575     1.428    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.141     1.569 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[1]/Q
                         net (fo=16, routed)          0.305     1.874    mf_disp_axi_top_inst/disp/intf/intf_mode_pix_double
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.919 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_3/O
                         net (fo=17, routed)          0.282     2.201    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_3_n_0
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.045     2.246 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[15]_i_1/O
                         net (fo=1, routed)           0.000     2.246    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[15]_i_1_n_0
    SLICE_X11Y96         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.846     1.952    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y96         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]/C
                         clock pessimism              0.000     1.952    
                         clock uncertainty            0.035     1.987    
    SLICE_X11Y96         FDCE (Hold_fdce_C_D)         0.091     2.078    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.775%)  route 0.668ns (78.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.575     1.428    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.668     2.237    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.045     2.282 r  mf_disp_axi_top_inst/disp/intf/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     2.282    mf_disp_axi_top_inst/disp/intf/v_count[9]_i_2_n_0
    SLICE_X10Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.846     1.952    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X10Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[9]/C
                         clock pessimism              0.000     1.952    
                         clock uncertainty            0.035     1.987    
    SLICE_X10Y93         FDCE (Hold_fdce_C_D)         0.121     2.108    mf_disp_axi_top_inst/disp/intf/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.240%)  route 0.690ns (78.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.575     1.428    mf_disp_axi_top_inst/disp/cmd/s00_axi_aclk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.690     2.258    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.045     2.303 r  mf_disp_axi_top_inst/disp/intf/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.303    mf_disp_axi_top_inst/disp/intf/v_count[7]_i_1_n_0
    SLICE_X8Y90          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.845     1.951    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X8Y90          FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[7]/C
                         clock pessimism              0.000     1.951    
                         clock uncertainty            0.035     1.986    
    SLICE_X8Y90          FDCE (Hold_fdce_C_D)         0.121     2.107    mf_disp_axi_top_inst/disp/intf/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  s00_axi_aclk

Setup :           10  Failing Endpoints,  Worst Slack       -3.565ns,  Total Violation      -31.902ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.565ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (s00_axi_aclk rise@2860.000ns - pix_clk rise@2859.984ns)
  Data Path Delay:        2.629ns  (logic 0.456ns (17.347%)  route 2.173ns (82.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 2864.368 - 2860.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 2864.704 - 2859.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge) 2859.984  2859.984 r  
    E15                                               0.000  2859.984 r  pix_clk (IN)
                         net (fo=0)                   0.000  2859.984    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965  2860.949 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016  2862.964    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2863.060 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.643  2864.703    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.456  2865.159 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          2.173  2867.332    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                   2860.000  2860.000 r  
    F15                                               0.000  2860.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000  2860.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825  2860.824 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911  2862.735    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2862.826 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.542  2864.368    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  2864.368    
                         clock uncertainty           -0.035  2864.333    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566  2863.767    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2863.767    
                         arrival time                       -2867.332    
  -------------------------------------------------------------------
                         slack                                 -3.565    

Slack (VIOLATED) :        -3.415ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (s00_axi_aclk rise@2860.000ns - pix_clk rise@2859.984ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.386%)  route 2.024ns (81.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 2864.371 - 2860.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 2864.704 - 2859.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge) 2859.984  2859.984 r  
    E15                                               0.000  2859.984 r  pix_clk (IN)
                         net (fo=0)                   0.000  2859.984    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965  2860.949 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016  2862.964    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2863.060 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.643  2864.703    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.456  2865.159 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          2.024  2867.184    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                   2860.000  2860.000 r  
    F15                                               0.000  2860.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000  2860.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825  2860.824 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911  2862.735    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2862.826 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.544  2864.370    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  2864.370    
                         clock uncertainty           -0.035  2864.335    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566  2863.769    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2863.769    
                         arrival time                       -2867.184    
  -------------------------------------------------------------------
                         slack                                 -3.415    

Slack (VIOLATED) :        -3.225ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (s00_axi_aclk rise@2860.000ns - pix_clk rise@2859.984ns)
  Data Path Delay:        2.301ns  (logic 0.456ns (19.818%)  route 1.845ns (80.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 2864.381 - 2860.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 2864.704 - 2859.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge) 2859.984  2859.984 r  
    E15                                               0.000  2859.984 r  pix_clk (IN)
                         net (fo=0)                   0.000  2859.984    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965  2860.949 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016  2862.964    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2863.060 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.643  2864.703    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.456  2865.159 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.845  2867.004    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y16         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                   2860.000  2860.000 r  
    F15                                               0.000  2860.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000  2860.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825  2860.824 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911  2862.735    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2862.826 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.555  2864.381    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  2864.381    
                         clock uncertainty           -0.035  2864.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566  2863.780    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2863.780    
                         arrival time                       -2867.004    
  -------------------------------------------------------------------
                         slack                                 -3.225    

Slack (VIOLATED) :        -3.154ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (s00_axi_aclk rise@2860.000ns - pix_clk rise@2859.984ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.339%)  route 1.786ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 2864.393 - 2860.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 2864.704 - 2859.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge) 2859.984  2859.984 r  
    E15                                               0.000  2859.984 r  pix_clk (IN)
                         net (fo=0)                   0.000  2859.984    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965  2860.949 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016  2862.964    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2863.060 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.643  2864.703    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.456  2865.159 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.786  2866.945    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                   2860.000  2860.000 r  
    F15                                               0.000  2860.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000  2860.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825  2860.824 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911  2862.735    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2862.826 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.567  2864.393    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000  2864.393    
                         clock uncertainty           -0.035  2864.358    
    RAMB18_X0Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566  2863.792    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       2863.792    
                         arrival time                       -2866.946    
  -------------------------------------------------------------------
                         slack                                 -3.154    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (s00_axi_aclk rise@2860.000ns - pix_clk rise@2859.984ns)
  Data Path Delay:        2.205ns  (logic 0.456ns (20.678%)  route 1.749ns (79.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 2864.376 - 2860.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 2864.704 - 2859.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge) 2859.984  2859.984 r  
    E15                                               0.000  2859.984 r  pix_clk (IN)
                         net (fo=0)                   0.000  2859.984    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965  2860.949 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016  2862.964    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2863.060 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.643  2864.703    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.456  2865.159 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.749  2866.909    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                   2860.000  2860.000 r  
    F15                                               0.000  2860.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000  2860.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825  2860.824 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911  2862.735    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2862.826 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.550  2864.376    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  2864.376    
                         clock uncertainty           -0.035  2864.341    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566  2863.775    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2863.775    
                         arrival time                       -2866.909    
  -------------------------------------------------------------------
                         slack                                 -3.134    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (s00_axi_aclk rise@2860.000ns - pix_clk rise@2859.984ns)
  Data Path Delay:        2.203ns  (logic 0.456ns (20.697%)  route 1.747ns (79.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 2864.376 - 2860.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 2864.704 - 2859.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge) 2859.984  2859.984 r  
    E15                                               0.000  2859.984 r  pix_clk (IN)
                         net (fo=0)                   0.000  2859.984    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965  2860.949 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016  2862.964    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2863.060 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.643  2864.703    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.456  2865.159 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.747  2866.907    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y15         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                   2860.000  2860.000 r  
    F15                                               0.000  2860.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000  2860.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825  2860.824 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911  2862.735    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2862.826 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.550  2864.376    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  2864.376    
                         clock uncertainty           -0.035  2864.341    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566  2863.775    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2863.775    
                         arrival time                       -2866.907    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.117ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (s00_axi_aclk rise@2860.000ns - pix_clk rise@2859.984ns)
  Data Path Delay:        2.197ns  (logic 0.456ns (20.753%)  route 1.741ns (79.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 2864.385 - 2860.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 2864.704 - 2859.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge) 2859.984  2859.984 r  
    E15                                               0.000  2859.984 r  pix_clk (IN)
                         net (fo=0)                   0.000  2859.984    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965  2860.949 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016  2862.964    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2863.060 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.643  2864.703    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.456  2865.159 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.741  2866.901    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y35         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                   2860.000  2860.000 r  
    F15                                               0.000  2860.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000  2860.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825  2860.824 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911  2862.735    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2862.826 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.559  2864.385    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  2864.385    
                         clock uncertainty           -0.035  2864.350    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566  2863.784    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       2863.784    
                         arrival time                       -2866.901    
  -------------------------------------------------------------------
                         slack                                 -3.117    

Slack (VIOLATED) :        -3.112ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (s00_axi_aclk rise@2860.000ns - pix_clk rise@2859.984ns)
  Data Path Delay:        2.192ns  (logic 0.456ns (20.804%)  route 1.736ns (79.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 2864.385 - 2860.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 2864.704 - 2859.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge) 2859.984  2859.984 r  
    E15                                               0.000  2859.984 r  pix_clk (IN)
                         net (fo=0)                   0.000  2859.984    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965  2860.949 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016  2862.964    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2863.060 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.643  2864.703    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.456  2865.159 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.736  2866.895    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y34         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                   2860.000  2860.000 r  
    F15                                               0.000  2860.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000  2860.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825  2860.824 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911  2862.735    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2862.826 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.559  2864.385    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000  2864.385    
                         clock uncertainty           -0.035  2864.350    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566  2863.784    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       2863.784    
                         arrival time                       -2866.896    
  -------------------------------------------------------------------
                         slack                                 -3.112    

Slack (VIOLATED) :        -3.051ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (s00_axi_aclk rise@2860.000ns - pix_clk rise@2859.984ns)
  Data Path Delay:        2.133ns  (logic 0.456ns (21.379%)  route 1.677ns (78.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 2864.387 - 2860.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 2864.704 - 2859.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge) 2859.984  2859.984 r  
    E15                                               0.000  2859.984 r  pix_clk (IN)
                         net (fo=0)                   0.000  2859.984    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965  2860.949 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016  2862.964    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2863.060 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.643  2864.703    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.456  2865.159 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.677  2866.836    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                   2860.000  2860.000 r  
    F15                                               0.000  2860.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000  2860.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825  2860.824 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911  2862.735    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2862.826 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.561  2864.387    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  2864.387    
                         clock uncertainty           -0.035  2864.352    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566  2863.786    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2863.786    
                         arrival time                       -2866.836    
  -------------------------------------------------------------------
                         slack                                 -3.051    

Slack (VIOLATED) :        -2.998ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (s00_axi_aclk rise@2860.000ns - pix_clk rise@2859.984ns)
  Data Path Delay:        2.064ns  (logic 0.456ns (22.096%)  route 1.608ns (77.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 2864.370 - 2860.000 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 2864.704 - 2859.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge) 2859.984  2859.984 r  
    E15                                               0.000  2859.984 r  pix_clk (IN)
                         net (fo=0)                   0.000  2859.984    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965  2860.949 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016  2862.964    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2863.060 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.643  2864.703    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.456  2865.159 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.608  2866.767    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                   2860.000  2860.000 r  
    F15                                               0.000  2860.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000  2860.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825  2860.824 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911  2862.735    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2862.826 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.544  2864.370    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000  2864.370    
                         clock uncertainty           -0.035  2864.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566  2863.769    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2863.769    
                         arrival time                       -2866.767    
  -------------------------------------------------------------------
                         slack                                 -2.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.111%)  route 0.734ns (83.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.572     1.431    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.734     2.306    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.873     1.972    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.035     2.008    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.191    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.141ns (15.661%)  route 0.759ns (84.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.572     1.431    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.759     2.332    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.888     1.987    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.035     2.023    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.206    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.382%)  route 0.776ns (84.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.572     1.431    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.776     2.348    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.879     1.978    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.014    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.197    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.141ns (14.900%)  route 0.805ns (85.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.572     1.431    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.805     2.377    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y35         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.886     1.985    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     1.985    
                         clock uncertainty            0.035     2.021    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.204    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.141ns (14.766%)  route 0.814ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.572     1.431    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.814     2.386    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y34         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.886     1.985    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     1.985    
                         clock uncertainty            0.035     2.021    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.204    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.141ns (14.642%)  route 0.822ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.572     1.431    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.822     2.394    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.888     1.987    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.035     2.023    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.206    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.141ns (14.646%)  route 0.822ns (85.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.572     1.431    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.822     2.394    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y15         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.876     1.975    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.035     2.011    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.194    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.010%)  route 0.865ns (85.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.572     1.431    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.865     2.438    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y16         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.881     1.980    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.016    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.199    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.141ns (13.085%)  route 0.937ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.572     1.431    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.937     2.509    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.882     1.981    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.017    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.200    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.141ns (12.228%)  route 1.012ns (87.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.572     1.431    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X11Y87         FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.012     2.584    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.881     1.980    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.016    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.199    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.355ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.580ns (29.783%)  route 1.367ns (70.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 44.156 - 39.722 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.722     4.799    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y90          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.255 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     5.911    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.711     6.746    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X5Y90          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.601    44.156    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.339    44.496    
                         clock uncertainty           -0.035    44.460    
    SLICE_X5Y90          FDPE (Recov_fdpe_C_PRE)     -0.359    44.101    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         44.101    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 37.355    

Slack (MET) :             37.355ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.580ns (29.783%)  route 1.367ns (70.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 44.156 - 39.722 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.722     4.799    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y90          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.255 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     5.911    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.711     6.746    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X5Y90          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.601    44.156    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.339    44.496    
                         clock uncertainty           -0.035    44.460    
    SLICE_X5Y90          FDPE (Recov_fdpe_C_PRE)     -0.359    44.101    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         44.101    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 37.355    

Slack (MET) :             37.355ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.580ns (29.783%)  route 1.367ns (70.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 44.156 - 39.722 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.722     4.799    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y90          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.255 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     5.911    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.035 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.711     6.746    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X5Y90          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.601    44.156    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.339    44.496    
                         clock uncertainty           -0.035    44.460    
    SLICE_X5Y90          FDPE (Recov_fdpe_C_PRE)     -0.359    44.101    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         44.101    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 37.355    

Slack (MET) :             38.366ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (pix_clk rise@39.722ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 44.156 - 39.722 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.721     4.798    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y88          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDPE (Prop_fdpe_C_Q)         0.419     5.217 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.343     5.560    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X7Y89          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   39.722    39.722 r  
    E15                                               0.000    39.722 r  pix_clk (IN)
                         net (fo=0)                   0.000    39.722    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    40.553 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    42.464    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.555 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.601    44.156    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.339    44.496    
                         clock uncertainty           -0.035    44.460    
    SLICE_X7Y89          FDPE (Recov_fdpe_C_PRE)     -0.534    43.926    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         43.926    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                 38.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.460    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y88          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDPE (Prop_fdpe_C_Q)         0.128     1.588 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.707    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X7Y89          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     1.978    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.501     1.476    
    SLICE_X7Y89          FDPE (Remov_fdpe_C_PRE)     -0.149     1.327    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (28.998%)  route 0.455ns (71.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.461    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y90          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     1.821    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.866 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.236     2.103    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X5Y90          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     1.979    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X5Y90          FDPE (Remov_fdpe_C_PRE)     -0.095     1.382    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (28.998%)  route 0.455ns (71.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.461    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y90          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     1.821    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.866 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.236     2.103    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X5Y90          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     1.979    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X5Y90          FDPE (Remov_fdpe_C_PRE)     -0.095     1.382    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pix_clk  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (28.998%)  route 0.455ns (71.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.602     1.461    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y90          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     1.821    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.866 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.236     2.103    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X5Y90          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    E15                                               0.000     0.000 r  pix_clk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  pix_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    pix_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  pix_clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     1.979    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y90          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X5Y90          FDPE (Remov_fdpe_C_PRE)     -0.095     1.382    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.720    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       17.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.493%)  route 1.009ns (63.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 24.431 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.725     4.795    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y93          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDPE (Prop_fdpe_C_Q)         0.456     5.251 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     5.771    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.124     5.895 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.489     6.384    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.604    24.431    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y91          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.338    24.769    
                         clock uncertainty           -0.035    24.734    
    SLICE_X3Y91          FDPE (Recov_fdpe_C_PRE)     -0.359    24.375    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.375    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.493%)  route 1.009ns (63.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 24.431 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.725     4.795    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y93          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDPE (Prop_fdpe_C_Q)         0.456     5.251 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     5.771    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.124     5.895 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.489     6.384    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.604    24.431    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y91          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.338    24.769    
                         clock uncertainty           -0.035    24.734    
    SLICE_X3Y91          FDPE (Recov_fdpe_C_PRE)     -0.359    24.375    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.375    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             18.410ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     4.793    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.419     5.212 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.580     5.792    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X1Y89          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.603    24.430    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.341    24.771    
                         clock uncertainty           -0.035    24.736    
    SLICE_X1Y89          FDPE (Recov_fdpe_C_PRE)     -0.534    24.202    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                 18.410    

Slack (MET) :             18.495ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (s00_axi_aclk rise@20.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 24.432 - 20.000 ) 
    Source Clock Delay      (SCD):    4.795ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.973    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.069 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.725     4.795    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y93          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.419     5.214 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.491     5.705    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y93          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     20.000    20.000 r  
    F15                                               0.000    20.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    20.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.825    20.825 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.736    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.827 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.605    24.432    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y93          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.338    24.770    
                         clock uncertainty           -0.035    24.735    
    SLICE_X3Y93          FDPE (Recov_fdpe_C_PRE)     -0.534    24.201    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         24.201    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                 18.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.604     1.457    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y93          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.128     1.585 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.748    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y93          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.877     1.976    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y93          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.503     1.473    
    SLICE_X3Y93          FDPE (Remov_fdpe_C_PRE)     -0.149     1.324    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.455    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.128     1.583 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.183     1.765    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X1Y89          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.875     1.974    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y89          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.506     1.468    
    SLICE_X1Y89          FDPE (Remov_fdpe_C_PRE)     -0.149     1.319    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.636%)  route 0.305ns (59.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.604     1.457    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y93          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.621 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.135     1.756    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.045     1.801 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.170     1.971    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.876     1.975    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y91          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.503     1.472    
    SLICE_X3Y91          FDPE (Remov_fdpe_C_PRE)     -0.095     1.377    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.636%)  route 0.305ns (59.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.827    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.853 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.604     1.457    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y93          FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.621 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.135     1.756    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.045     1.801 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.170     1.971    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X3Y91          FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    F15                  IBUF (Prop_ibuf_I_O)         0.376     0.376 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.070    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.099 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.876     1.975    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y91          FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.503     1.472    
    SLICE_X3Y91          FDPE (Remov_fdpe_C_PRE)     -0.095     1.377    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.594    





