/* Sanjay Rai - Test routing to access PCIe via  dev.mem mmap  */
#include <stdio.h>
#include <math.h>
#include <stdlib.h>
#include <unistd.h>
#include <stdint.h>
#include <fcntl.h>
#include <sys/mman.h>
#include <errno.h>
#include <time.h>
#include <inttypes.h>
#include <fstream>
#include <string>
#include <chrono>
#include <cmath>
#include "pcie_memio.h" 
#include "srai_accel_utils.h" 

using namespace std;





void fpga_PCIE_BANDWIDTH_test (fpga_xDMA *my_fpga_xDMA_ptr, uint32_t AXI_ADDRESS,  char *A_IN, uint32_t xfer_size) {
    //uint32_t xfer_size = 1024*1024
    //uint32_t *A_IN = new uint32_t [xfer_size];
    cout << "Start xDMA Throughput testing ..." << endl;
    int xfer_byte_count_temp;
    //memset (A_IN, 0x0, (1024*1024));
    xfer_byte_count_temp = xDMA_througput_h2c (my_fpga_xDMA_ptr, AXI_ADDRESS, A_IN, xfer_size);
    //cout << "Waiting for input\n";
    //cin >> DBG__SRAI_tempvar_1; 
    xfer_byte_count_temp = xDMA_througput_c2h (my_fpga_xDMA_ptr, AXI_ADDRESS, A_IN, xfer_size);
    //cout << "Waiting for input\n";
    //cin >> DBG__SRAI_tempvar_1; 
    cout << "End xDMA Throughput testing : " << xfer_byte_count_temp << "   bytes " << endl;
    //delete [] A_IN;
}

void fpga_PCIE_BANDWIDTH_test64 (fpga_xDMA *my_fpga_xDMA_ptr, uint64_t AXI_ADDRESS,  char *A_IN, uint32_t xfer_size) {
    //uint32_t xfer_size = 1024*1024
    //uint32_t *A_IN = new uint32_t [xfer_size];
    cout << "Start xDMA Throughput testing ..." << endl;
    int xfer_byte_count_temp;
    //memset (A_IN, 0x0, (1024*1024));
    xfer_byte_count_temp = xDMA_througput_h2c64 (my_fpga_xDMA_ptr, AXI_ADDRESS, A_IN, xfer_size);
    //cout << "Waiting for input\n";
    //cin >> DBG__SRAI_tempvar_1; 
    xfer_byte_count_temp = xDMA_througput_c2h64 (my_fpga_xDMA_ptr, AXI_ADDRESS, A_IN, xfer_size);
    //cout << "Waiting for input\n";
    //cin >> DBG__SRAI_tempvar_1; 
    cout << "End xDMA Throughput testing : " << xfer_byte_count_temp << "   bytes " << endl;
    //delete [] A_IN;
}

void fpga_test_AXIL_LITE_8KSCRATCHPAD_BRAM (fpga_mmio *fpga_AXI_Lite_ptr) {

    cout << "Testing Axi_Lite ScratchPad BRAM\n";
    uint32_t tmp_dbg_val[8192];
    for (int idx = 0; idx < 8192; idx+=4) {
        tmp_dbg_val[idx]  = (uint32_t)(rand() % 0xffffffff); 
        fpga_AXI_Lite_ptr->fpga_poke<uint32_t>((AXI_LITE_SCRATCH_PAD_BRAM + idx), tmp_dbg_val[idx]);
    }
    uint32_t tmp_dbg;
    for (int idx = 0; idx < 8192; idx+=4) {
        tmp_dbg= fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(AXI_LITE_SCRATCH_PAD_BRAM + idx);
        if (tmp_dbg != tmp_dbg_val[idx]) {
            printf("Error !!! Axi_lite Test failed @ Index = %d :: Expected %x but got %x %x\n", tmp_dbg_val[idx], tmp_dbg);
        }
    }

    cout << "Done Testing Axi_Lite ScratchPad BRAM\n";

}


void fpga_PROGRAM_NORTH_PR (fpga_mmio *fpga_AXI_Lite_ptr, string PR_binFile_name) {
    uint32_t isolate_val;
    string PR_partial ("_NORTH_partial.bin");
    PR_binFile_name += PR_partial; 
    cout << "Partial binfile name = " << PR_binFile_name << endl;

    //cout << "SRAI_DBG isolate val = " << (ISOLATE_NORTH_PR) << endl;
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(AXI_LITE_GPIO_BASE, ISOLATE_NORTH_PR); 
    //
    ICAP_prog_PR_binfile (fpga_AXI_Lite_ptr, PR_binFile_name);
    //fpga_test_AXIL_LITE_8KSCRATCHPAD_BRAM (fpga_AXI_Lite_ptr);
    //
    //cout << "SRAI_DBG Deisolate val = " << (DEISOLATE_NORTH_PR) << endl;
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(AXI_LITE_GPIO_BASE, DEISOLATE_NORTH_PR); 
}



int fpga_xfer_data_to_card_NORTH(fpga_xDMA *my_fpga_xDMA_ptr, fpga_mmio *fpga_AXI_Lite_ptr, uint32_t AXI_ADDRESS, char *data_buf_ptr, uint32_t XFER_SIZE) {

    int itn_count = 0;
    int xfer_count = 0;
    volatile uint32_t CONTROL_REG = 0;
    //CONTROL_REG = (fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(PR_HLS_NORTH_CONTROL_REG));
    while ( (CONTROL_REG & 0x04) != 0x4) {
	CONTROL_REG = (fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(PR_HLS_NORTH_CONTROL_REG));
        itn_count++;
        if (itn_count > 10000000) {
            cout << "HLS Execution Error  : HLS PR North Not ready Timeout !\n";
            break;
	}
}
/* Initialize DDR4 Memory with Input Arguments*/
    //cout <<  "SRAI_DBG XFER_SIZE = " << XFER_SIZE << endl;
    //cout <<  "SRAI_DBG DATA_PTR = " <<  (uint64_t)data_buf_ptr << endl;
    xfer_count = my_fpga_xDMA_ptr->fpga_xDMA_write((AXI_ADDRESS), (char *)(data_buf_ptr), XFER_SIZE);
    return xfer_count;
}

int fpga_xfer_data_to_card_NORTH64(fpga_xDMA *my_fpga_xDMA_ptr, fpga_mmio *fpga_AXI_Lite_ptr, uint64_t AXI_ADDRESS, char *data_buf_ptr, uint32_t XFER_SIZE) {

    int itn_count = 0;
    int xfer_count = 0;
    volatile uint32_t CONTROL_REG;
    CONTROL_REG = (fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(PR_HLS_NORTH_CONTROL_REG));
    while ( (CONTROL_REG & 0x04) != 0x4) {
	CONTROL_REG = (fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(PR_HLS_NORTH_CONTROL_REG));
        itn_count++;
        if (itn_count > 10000000) {
            cout << "HLS Execution Error  : HLS PR North Not ready Timeout !\n";
            break;
	}
}
/* Initialize DDR4 Memory with Input Arguments*/
    //cout <<  "SRAI_DBG XFER_SIZE = " << XFER_SIZE << endl;
    //cout <<  "SRAI_DBG DATA_PTR = " <<  (uint64_t)data_buf_ptr << endl;
    xfer_count = my_fpga_xDMA_ptr->fpga_xDMA_write64((AXI_ADDRESS), (char *)(data_buf_ptr), XFER_SIZE);
    return xfer_count;
}

void  fpga_run_NORTH_PR(fpga_mmio *fpga_AXI_Lite_ptr, uint32_t AXI_ADDRESS_in0, uint32_t AXI_ADDRESS_RESULTS, uint32_t NUM_OF_DATA_SETS) {

/* Write to PR_HLS Address offset registers to set the location in Memory where Input Data and Output results are stored */
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(PR_HLS_NORTH_IN0_ADDR_OFFSET, (AXI_ADDRESS_in0 )); 
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(PR_HLS_NORTH_OUT0_ADDR_OFFSET, (AXI_ADDRESS_RESULTS)); 
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(PR_HLS_NORTH_NUMBER_OF_DATA_SETS, NUM_OF_DATA_SETS); 
/* Write to PR_HLS Control register to set Start bit HLS_PR module in motion */ 
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(PR_HLS_NORTH_CONTROL_REG, 0x00000081); 
}

void  fpga_run_NORTH_PR64(fpga_mmio *fpga_AXI_Lite_ptr, uint64_t AXI_ADDRESS_in0, uint64_t AXI_ADDRESS_RESULTS, uint32_t NUM_OF_DATA_SETS) {

/* Write to PR_HLS Address offset registers to set the location in Memory where Input Data and Output results are stored */
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(PR_HLS_NORTH_IN0_ADDR_OFFSET, (uint32_t)(0x00000000FFFFFFFFULL & AXI_ADDRESS_in0 )); 
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>((PR_HLS_NORTH_IN0_ADDR_OFFSET+4), (uint32_t)((0xFFFFFFFF00000000ULL & AXI_ADDRESS_in0) >> 32)); 
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(PR_HLS_NORTH_OUT0_ADDR_OFFSET, (uint32_t)(0x00000000FFFFFFFFULL & AXI_ADDRESS_RESULTS )); 
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>((PR_HLS_NORTH_OUT0_ADDR_OFFSET+4), (uint32_t)((0xFFFFFFFF00000000ULL & AXI_ADDRESS_RESULTS) >> 32)); 
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(PR_HLS_NORTH_NUMBER_OF_DATA_SETS, NUM_OF_DATA_SETS); 
/* Write to PR_HLS Control register to set Start bit HLS_PR module in motion */ 
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(PR_HLS_NORTH_CONTROL_REG, 0x00000011); 
}

int  fpga_check_compute_done_NORTH_PR (fpga_mmio *fpga_AXI_Lite_ptr) {
/* Read the PR_HLS Control register to poll the DOne bit (bit 1) */ 
    int itn_count = 0;
    int xfer_count = 0;
    uint32_t volatile CONTROL_REG = 0;
    //CONTROL_REG = (fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(PR_HLS_NORTH_CONTROL_REG));
    while ( (CONTROL_REG & 0x02) != 0x2) {
	CONTROL_REG = fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(PR_HLS_NORTH_CONTROL_REG);
        itn_count++;
        if (itn_count > 10000000) {
            cout << "HLS Execution Error :: HLS_PR Module North Done timeout __SRAI !\n";
            break;
        }
    }
    return itn_count;
}

int fpga_xfer_data_from_card(fpga_xDMA *my_fpga_xDMA_ptr, uint32_t AXI_ADDRESS_RESULTS, char *data_buf_ptr, uint32_t XFER_SIZE) {
/* Read the PR_HLS Control register to poll the DOne bit (bit 1) */ 
    int xfer_count = 0;
    /* Read Results from DDR4 output (results) area */
    xfer_count = my_fpga_xDMA_ptr->fpga_xDMA_read((AXI_ADDRESS_RESULTS), (char *)(data_buf_ptr), XFER_SIZE);
    return xfer_count;

}

int fpga_xfer_data_from_card64(fpga_xDMA *my_fpga_xDMA_ptr, uint64_t AXI_ADDRESS_RESULTS, char *data_buf_ptr, uint32_t XFER_SIZE) {
/* Read the PR_HLS Control register to poll the DOne bit (bit 1) */ 
    int xfer_count = 0;
    /* Read Results from DDR4 output (results) area */
    xfer_count = my_fpga_xDMA_ptr->fpga_xDMA_read64((AXI_ADDRESS_RESULTS), (char *)(data_buf_ptr), XFER_SIZE);
    return xfer_count;

}

// ------------ Clean -----------------------
int fpga_clean (fpga_xDMA *my_fpga_xDMA_ptr, fpga_mmio *fpga_AXI_Lite_ptr) {
        fpga_AXI_Lite_ptr->fpga_mmio_clean();
        my_fpga_xDMA_ptr->fpga_xDMA_clean();

        return 0;
}



int ICAP_prog_PR_binfile (fpga_mmio *fpga_AXI_Lite_ptr, string PR_binFile_name) {

    volatile uint32_t ret_data = 0;
    uint32_t itn_count = 0;
    uint32_t byte_swapped;
    fstream fpga_bin_file;
    int file_size;
    char *bitStream_buffer;
    uint32_t *bitstream_ptr;

/* Program Partial Bit file */
    fpga_bin_file.open(PR_binFile_name, ios::in | ios::binary);
    fpga_bin_file.seekg(0, fpga_bin_file.end);
    file_size = fpga_bin_file.tellg();
    fpga_bin_file.seekg(0, fpga_bin_file.beg);
    bitStream_buffer = new char [file_size];
    bitstream_ptr = (uint32_t *)bitStream_buffer;
    fpga_bin_file.read(bitStream_buffer, file_size);
    fpga_bin_file.close();

    // Reset the ICAP
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(ICAP_CNTRL_REG, 0xC); 
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(ICAP_CNTRL_REG, 0x0); 
    // Check if the ICAP is ready
    //ret_data = fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(ICAP_STATUS_REG); 
    //printf (" Status Reg = %x\n", ret_data);
    while (ret_data != 0x5) {
        ret_data = fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(ICAP_STATUS_REG); 
        itn_count++; 
        if (itn_count > 10000000)  {
            cout << "HLS Execution Error :: ICAP Status register indicates not ready!\n";
            break;
        }
    }

    ret_data = 0;
    // ICAP Data File processing
    for (int i = 0 ; i < (file_size/4); i++) {
        byte_swapped = ((*bitstream_ptr>>24)&0x000000ff) | \
                       ((*bitstream_ptr>>8) &0x0000ff00) | \
                       ((*bitstream_ptr<<8) &0x00ff0000) | \
                       ((*bitstream_ptr<<24)&0xff000000);
        bitstream_ptr++;
    
        //cout << *bitstream_ptr << " :  Writing :  " << hex << byte_swapped << endl;
        fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(ICAP_WR_FIFO_REG, byte_swapped); 
        if (((i+1) % 60) == 0) {
            // Write to the COntrol register to drain the Data FIFO every 60 or writes 
            //ret_data = fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(ICAP_WR_FIFO_VACANCY_REG); 
            fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(ICAP_CNTRL_REG, 0x1); 
            itn_count = 0;
            // Wait till Fifo is drained
            while (ret_data != 0x3F) {
                ret_data = fpga_AXI_Lite_ptr->fpga_peek<uint32_t>(ICAP_WR_FIFO_VACANCY_REG); 
                itn_count++; 
                if (itn_count > 10000000) {
                    cout << "HLS Execution Error : ICAP FIFO hasn't drained!\n";
                    break;
                }
            }
        }
    }
    // Final ICAP Fifo Flush
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(ICAP_CNTRL_REG, 0x1); 

   delete [] bitStream_buffer;
   return 0;
}

int xDMA_througput_h2c (fpga_xDMA *my_fpga_xDMA_ptr, uint32_t AXI_ADDRESS,  char *data_buffer, uint32_t xfer_size) {
    int xfer_count;
    auto start_t = chrono::high_resolution_clock::now();
    xfer_count = my_fpga_xDMA_ptr->fpga_xDMA_write(AXI_ADDRESS, (char *)data_buffer, xfer_size);
    auto stop_t = chrono::high_resolution_clock::now();
    chrono::duration<double> elapsed_hi_res = stop_t - start_t ;
    double high_res_elapsed_time = elapsed_hi_res.count();
    cout << "xDMA H2C Throughput =  " <<  (xfer_count/high_res_elapsed_time) << " Bytes/s\n";
   return xfer_count;
}
int xDMA_througput_h2c64 (fpga_xDMA *my_fpga_xDMA_ptr, uint64_t AXI_ADDRESS,  char *data_buffer, uint32_t xfer_size) {
    int xfer_count;
    auto start_t = chrono::high_resolution_clock::now();
    xfer_count = my_fpga_xDMA_ptr->fpga_xDMA_write64(AXI_ADDRESS, (char *)data_buffer, xfer_size);
    auto stop_t = chrono::high_resolution_clock::now();
    chrono::duration<double> elapsed_hi_res = stop_t - start_t ;
    double high_res_elapsed_time = elapsed_hi_res.count();
    cout << "xDMA H2C Throughput =  " <<  (xfer_count/high_res_elapsed_time) << " Bytes/s\n";
   return xfer_count;
}
int xDMA_througput_c2h (fpga_xDMA *my_fpga_xDMA_ptr, uint32_t AXI_ADDRESS, char *data_buffer, uint32_t xfer_size) {
    int xfer_count;
    auto start_t = chrono::high_resolution_clock::now();
    xfer_count = my_fpga_xDMA_ptr->fpga_xDMA_read(AXI_ADDRESS, (char *)data_buffer, xfer_size);
    auto stop_t = chrono::high_resolution_clock::now();
    chrono::duration<double> elapsed_hi_res = stop_t - start_t ;
    double high_res_elapsed_time = elapsed_hi_res.count();
    cout << "xDMA C2H Throughput =  " <<  (xfer_count/high_res_elapsed_time) << " Bytes/s\n";
   return xfer_count;
}
int xDMA_througput_c2h64 (fpga_xDMA *my_fpga_xDMA_ptr, uint64_t AXI_ADDRESS, char *data_buffer, uint32_t xfer_size) {
    int xfer_count;
    auto start_t = chrono::high_resolution_clock::now();
    xfer_count = my_fpga_xDMA_ptr->fpga_xDMA_read64(AXI_ADDRESS, (char *)data_buffer, xfer_size);
    auto stop_t = chrono::high_resolution_clock::now();
    chrono::duration<double> elapsed_hi_res = stop_t - start_t ;
    double high_res_elapsed_time = elapsed_hi_res.count();
    cout << "xDMA C2H Throughput =  " <<  (xfer_count/high_res_elapsed_time) << " Bytes/s\n";
   return xfer_count;
}

void fpga_PROGRAM_PR_CLOCK (fpga_mmio *fpga_AXI_Lite_ptr, float PR_Frequency) {
    float MMCM_OUTPUT_DIV;
    float MMCM_OUTPUT_DIV_INT;
    float  MMCM_OUTPUT_DIV_FRAC;
    unsigned short  MMCM_OUTPUT_DIV_INT_REG;
    unsigned short  MMCM_OUTPUT_DIV_FRAC_REG;
    uint32_t MMCM_OUTPUT_DIV_REG;
    MMCM_OUTPUT_DIV = 1550000000.0/PR_Frequency;
    MMCM_OUTPUT_DIV_FRAC = modf(MMCM_OUTPUT_DIV, &MMCM_OUTPUT_DIV_INT); 

    MMCM_OUTPUT_DIV_INT_REG = (unsigned short)MMCM_OUTPUT_DIV_INT;
    MMCM_OUTPUT_DIV_FRAC_REG = (unsigned short)(MMCM_OUTPUT_DIV_FRAC*1000.0f);
    MMCM_OUTPUT_DIV_REG = (uint32_t)((MMCM_OUTPUT_DIV_FRAC_REG << 8) | (MMCM_OUTPUT_DIV_INT_REG));
    cout << "Setting PR Module Clock Frequency to = " << PR_Frequency << endl;
    cout << "MMCM CLOCK_OUT_0 Output Divider = " << MMCM_OUTPUT_DIV << endl;
    cout << "MMCM CLOCK_OUT_0 Output Divider Integer = " << MMCM_OUTPUT_DIV_INT_REG << endl;
    cout << "MMCM CLOCK_OUT_0 Output Divider = " << MMCM_OUTPUT_DIV_FRAC_REG << endl;
    cout << "MMCM CLOCK_OUT_0 Output Register = " << hex << MMCM_OUTPUT_DIV_REG << endl;
    cout << dec;

    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(PROG_CLOCK_DIVIDE_REGISTER, MMCM_OUTPUT_DIV_REG); 
    fpga_AXI_Lite_ptr->fpga_poke<uint32_t>(PROG_CLOCK_CONTROL_REGISTER, 0x00000003); 
}


