
Controle-Cabo_STM32F407ZGT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cfc  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  08005e84  08005e84  00006e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006144  08006144  0000800c  2**0
                  CONTENTS
  4 .ARM          00000008  08006144  08006144  00007144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800614c  0800614c  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800614c  0800614c  0000714c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006150  08006150  00007150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08006154  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000800c  2**0
                  CONTENTS
 10 .bss          00001d8c  2000000c  2000000c  0000800c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001d98  20001d98  0000800c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000246f3  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c03  00000000  00000000  0002c72f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000c8af  00000000  00000000  00031332  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001480  00000000  00000000  0003dbe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f45  00000000  00000000  0003f068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023b76  00000000  00000000  0003ffad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020256  00000000  00000000  00063b23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e7017  00000000  00000000  00083d79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0016ad90  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000036a4  00000000  00000000  0016add4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000c2  00000000  00000000  0016e478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005e6c 	.word	0x08005e6c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08005e6c 	.word	0x08005e6c

080001c8 <CPU_IntDis>:
@               void  CPU_IntEn (void);
@********************************************************************************************************

.thumb_func
CPU_IntDis:
        CPSID   I
 80001c8:	b672      	cpsid	i
        BX      LR
 80001ca:	4770      	bx	lr

080001cc <CPU_IntEn>:

.thumb_func
CPU_IntEn:
        CPSIE   I
 80001cc:	b662      	cpsie	i
        BX      LR
 80001ce:	4770      	bx	lr

080001d0 <CPU_SR_Save>:
@                       CPSIE i
@********************************************************************************************************

.thumb_func
CPU_SR_Save:
        CPSID   I                               @ Cortex-M7 errata notice. See Note #2
 80001d0:	b672      	cpsid	i
        PUSH   {R1}
 80001d2:	b402      	push	{r1}
        MRS     R1, BASEPRI
 80001d4:	f3ef 8111 	mrs	r1, BASEPRI
        MSR     BASEPRI, R0
 80001d8:	f380 8811 	msr	BASEPRI, r0
        DSB
 80001dc:	f3bf 8f4f 	dsb	sy
        ISB
 80001e0:	f3bf 8f6f 	isb	sy
        MOV     R0, R1
 80001e4:	4608      	mov	r0, r1
        POP    {R1}
 80001e6:	bc02      	pop	{r1}
        CPSIE   I
 80001e8:	b662      	cpsie	i
        BX      LR
 80001ea:	4770      	bx	lr

080001ec <CPU_SR_Restore>:


.thumb_func
CPU_SR_Restore:
        CPSID   I                               @ Cortex-M7 errata notice. See Note #2
 80001ec:	b672      	cpsid	i
        MSR     BASEPRI, R0
 80001ee:	f380 8811 	msr	BASEPRI, r0
        DSB
 80001f2:	f3bf 8f4f 	dsb	sy
        ISB
 80001f6:	f3bf 8f6f 	isb	sy
        CPSIE   I
 80001fa:	b662      	cpsie	i
        BX      LR
 80001fc:	4770      	bx	lr

080001fe <CPU_WaitForInt>:
@ Argument(s) : none.
@********************************************************************************************************

.thumb_func
CPU_WaitForInt:
        WFI                                     @ Wait for interrupt
 80001fe:	bf30      	wfi
        BX      LR
 8000200:	4770      	bx	lr

08000202 <CPU_WaitForExcept>:
@ Argument(s) : none.
@********************************************************************************************************

.thumb_func
CPU_WaitForExcept:
        WFE                                     @ Wait for exception
 8000202:	bf20      	wfe
        BX      LR
 8000204:	4770      	bx	lr

08000206 <CPU_CntLeadZeros>:
@                   #define'd in 'cpu_cfg.h' or 'cpu.h'.
@********************************************************************************************************

.thumb_func
CPU_CntLeadZeros:
        CLZ     R0, R0                          @ Count leading zeros
 8000206:	fab0 f080 	clz	r0, r0
        BX      LR
 800020a:	4770      	bx	lr

0800020c <CPU_CntTrailZeros>:
@                   #define'd in 'cpu_cfg.h' or 'cpu.h'.
@********************************************************************************************************

.thumb_func
CPU_CntTrailZeros:
        RBIT    R0, R0                          @ Reverse bits
 800020c:	fa90 f0a0 	rbit	r0, r0
        CLZ     R0, R0                          @ Count trailing zeros
 8000210:	fab0 f080 	clz	r0, r0
        BX      LR
 8000214:	4770      	bx	lr

08000216 <CPU_RevBits>:
@                       'val's final bit  N       =  'val's original bit  0
@********************************************************************************************************

.thumb_func
CPU_RevBits:
        RBIT    R0, R0                          @ Reverse bits
 8000216:	fa90 f0a0 	rbit	r0, r0
        BX      LR
 800021a:	4770      	bx	lr

0800021c <OSStartHighRdy>:
@              h) Enable interrupts (tasks will run with interrupts enabled).
@********************************************************************************************************

.thumb_func
OSStartHighRdy:
    CPSID   I                                                   @ Prevent interruption during context switch
 800021c:	b672      	cpsid	i
    MOVW    R0, #:lower16:NVIC_SYSPRI14                         @ Set the PendSV exception priority
 800021e:	f64e 5022 	movw	r0, #60706	@ 0xed22
    MOVT    R0, #:upper16:NVIC_SYSPRI14
 8000222:	f2ce 0000 	movt	r0, #57344	@ 0xe000

    MOVW    R1, #:lower16:NVIC_PENDSV_PRI
 8000226:	f240 01ff 	movw	r1, #255	@ 0xff
    MOVT    R1, #:upper16:NVIC_PENDSV_PRI
 800022a:	f2c0 0100 	movt	r1, #0
    STRB    R1, [R0]
 800022e:	7001      	strb	r1, [r0, #0]

    MOVS    R0, #0                                              @ Set the PSP to 0 for initial context switch call
 8000230:	2000      	movs	r0, #0
    MSR     PSP, R0
 8000232:	f380 8809 	msr	PSP, r0

    MOVW    R0, #:lower16:OS_CPU_ExceptStkBase                  @ Initialize the MSP to the OS_CPU_ExceptStkBase
 8000236:	f241 00c8 	movw	r0, #4296	@ 0x10c8
    MOVT    R0, #:upper16:OS_CPU_ExceptStkBase
 800023a:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    LDR     R1, [R0]
 800023e:	6801      	ldr	r1, [r0, #0]
    MSR     MSP, R1
 8000240:	f381 8808 	msr	MSP, r1

    BL      OSTaskSwHook                                        @ Call OSTaskSwHook() for FPU Push & Pop
 8000244:	f003 fb80 	bl	8003948 <OSTaskSwHook>

    MOVW    R0, #:lower16:OSPrioCur                             @ OSPrioCur   = OSPrioHighRdy;
 8000248:	f641 40a1 	movw	r0, #7329	@ 0x1ca1
    MOVT    R0, #:upper16:OSPrioCur
 800024c:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    MOVW    R1, #:lower16:OSPrioHighRdy
 8000250:	f641 41a0 	movw	r1, #7328	@ 0x1ca0
    MOVT    R1, #:upper16:OSPrioHighRdy
 8000254:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDRB    R2, [R1]
 8000258:	780a      	ldrb	r2, [r1, #0]
    STRB    R2, [R0]
 800025a:	7002      	strb	r2, [r0, #0]

    MOVW    R0, #:lower16:OSTCBCurPtr                           @ OSTCBCurPtr = OSTCBHighRdyPtr;
 800025c:	f641 00e0 	movw	r0, #6368	@ 0x18e0
    MOVT    R0, #:upper16:OSTCBCurPtr
 8000260:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    MOVW    R1, #:lower16:OSTCBHighRdyPtr
 8000264:	f641 01dc 	movw	r1, #6364	@ 0x18dc
    MOVT    R1, #:upper16:OSTCBHighRdyPtr
 8000268:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDR     R2, [R1]
 800026c:	680a      	ldr	r2, [r1, #0]
    STR     R2, [R0]
 800026e:	6002      	str	r2, [r0, #0]

    LDR     R0, [R2]                                            @ R0 is new process SP; SP = OSTCBHighRdyPtr->StkPtr;
 8000270:	6810      	ldr	r0, [r2, #0]
    MSR     PSP, R0                                             @ Load PSP with new process SP
 8000272:	f380 8809 	msr	PSP, r0

    MRS     R0, CONTROL
 8000276:	f3ef 8014 	mrs	r0, CONTROL
    ORR     R0, R0, #2
 800027a:	f040 0002 	orr.w	r0, r0, #2
    BIC     R0, R0, #4                                          @ Clear FPCA bit to indicate FPU is not in use
 800027e:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, R0
 8000282:	f380 8814 	msr	CONTROL, r0
    ISB                                                         @ Sync instruction stream
 8000286:	f3bf 8f6f 	isb	sy

    LDMFD    SP!, {R4-R11, LR}                                  @ Restore r4-11, lr from new process stack
 800028a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    LDMFD    SP!, {R0-R3}                                       @ Restore r0, r3
 800028e:	bc0f      	pop	{r0, r1, r2, r3}
    LDMFD    SP!, {R12, LR}                                     @ Load R12 and LR
 8000290:	e8bd 5000 	ldmia.w	sp!, {ip, lr}
    LDMFD    SP!, {R1, R2}                                      @ Load PC and discard xPSR
 8000294:	bc06      	pop	{r1, r2}
    CPSIE    I
 8000296:	b662      	cpsie	i
    BX       R1
 8000298:	4708      	bx	r1

0800029a <OSCtxSw>:

.thumb_func
OSCtxSw:
.thumb_func
OSIntCtxSw:
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
 800029a:	4825      	ldr	r0, [pc, #148]	@ (8000330 <OS_CPU_PendSVHandler+0x8c>)
    LDR     R1, =NVIC_PENDSVSET
 800029c:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
    STR     R1, [R0]
 80002a0:	6001      	str	r1, [r0, #0]
    BX      LR
 80002a2:	4770      	bx	lr

080002a4 <OS_CPU_PendSVHandler>:
@                  CPSIE i
@********************************************************************************************************

.thumb_func
OS_CPU_PendSVHandler:
    CPSID   I                                                   @ Cortex-M7 errata notice. See Note #5
 80002a4:	b672      	cpsid	i
    MOVW    R2, #:lower16:OS_KA_BASEPRI_Boundary                @ Set BASEPRI priority level required for exception preemption
 80002a6:	f241 02c4 	movw	r2, #4292	@ 0x10c4
    MOVT    R2, #:upper16:OS_KA_BASEPRI_Boundary
 80002aa:	f2c2 0200 	movt	r2, #8192	@ 0x2000
    LDR     R1, [R2]
 80002ae:	6811      	ldr	r1, [r2, #0]
    MSR     BASEPRI, R1
 80002b0:	f381 8811 	msr	BASEPRI, r1
    DSB
 80002b4:	f3bf 8f4f 	dsb	sy
    ISB
 80002b8:	f3bf 8f6f 	isb	sy
    CPSIE   I
 80002bc:	b662      	cpsie	i

    MRS     R0, PSP                                             @ PSP is process stack pointer
 80002be:	f3ef 8009 	mrs	r0, PSP
#if (defined(__VFP_FP__) && !defined(__SOFTFP__))
                                                                @ Push high vfp registers if the task is using the FPU context
    TST       R14, #0x10
 80002c2:	f01e 0f10 	tst.w	lr, #16
    IT        EQ
 80002c6:	bf08      	it	eq
    VSTMDBEQ  R0!, {S16-S31}
 80002c8:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
#endif

    STMFD   R0!, {R4-R11, R14}                                  @ Save remaining regs r4-11, R14 on process stack
 80002cc:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    MOVW    R5, #:lower16:OSTCBCurPtr                           @ OSTCBCurPtr->StkPtr = SP;
 80002d0:	f641 05e0 	movw	r5, #6368	@ 0x18e0
    MOVT    R5, #:upper16:OSTCBCurPtr
 80002d4:	f2c2 0500 	movt	r5, #8192	@ 0x2000
    LDR     R1, [R5]
 80002d8:	6829      	ldr	r1, [r5, #0]
    STR     R0, [R1]                                            @ R0 is SP of process being switched out
 80002da:	6008      	str	r0, [r1, #0]

                                                                @ At this point, entire context of process has been saved
    MOV     R4, LR                                              @ Save LR exc_return value
 80002dc:	4674      	mov	r4, lr
    BL      OSTaskSwHook                                        @ Call OSTaskSwHook() for FPU Push & Pop
 80002de:	f003 fb33 	bl	8003948 <OSTaskSwHook>

    MOVW    R0, #:lower16:OSPrioCur                             @ OSPrioCur   = OSPrioHighRdy;
 80002e2:	f641 40a1 	movw	r0, #7329	@ 0x1ca1
    MOVT    R0, #:upper16:OSPrioCur
 80002e6:	f2c2 0000 	movt	r0, #8192	@ 0x2000
    MOVW    R1, #:lower16:OSPrioHighRdy
 80002ea:	f641 41a0 	movw	r1, #7328	@ 0x1ca0
    MOVT    R1, #:upper16:OSPrioHighRdy
 80002ee:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDRB    R2, [R1]
 80002f2:	780a      	ldrb	r2, [r1, #0]
    STRB    R2, [R0]
 80002f4:	7002      	strb	r2, [r0, #0]

    MOVW    R1, #:lower16:OSTCBHighRdyPtr                       @ OSTCBCurPtr = OSTCBHighRdyPtr;
 80002f6:	f641 01dc 	movw	r1, #6364	@ 0x18dc
    MOVT    R1, #:upper16:OSTCBHighRdyPtr
 80002fa:	f2c2 0100 	movt	r1, #8192	@ 0x2000
    LDR     R2, [R1]
 80002fe:	680a      	ldr	r2, [r1, #0]
    STR     R2, [R5]
 8000300:	602a      	str	r2, [r5, #0]

    ORR     LR,  R4, #0x04                                      @ Ensure exception return uses process stack
 8000302:	f044 0e04 	orr.w	lr, r4, #4
    LDR     R0, [R2]                                            @ R0 is new process SP; SP = OSTCBHighRdyPtr->StkPtr;
 8000306:	6810      	ldr	r0, [r2, #0]
    LDMFD   R0!, {R4-R11, R14}                                  @ Restore r4-11, R14 from new process stack
 8000308:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

#if (defined(__VFP_FP__) && !defined(__SOFTFP__))
                                                                @ Pop the high vfp registers if the next task is using the FPU context
    TST       R14, #0x10
 800030c:	f01e 0f10 	tst.w	lr, #16
    IT        EQ
 8000310:	bf08      	it	eq
    VLDMIAEQ  R0!, {S16-S31}
 8000312:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
#endif

    MSR     PSP, R0                                             @ Load PSP with new process SP
 8000316:	f380 8809 	msr	PSP, r0

    MOV     R2, #0                                              @ Restore BASEPRI priority level to 0
 800031a:	f04f 0200 	mov.w	r2, #0
    CPSID   I                                                   @ Cortex-M7 errata notice. See Note #5
 800031e:	b672      	cpsid	i
    MSR     BASEPRI, R2
 8000320:	f382 8811 	msr	BASEPRI, r2
    DSB
 8000324:	f3bf 8f4f 	dsb	sy
    ISB
 8000328:	f3bf 8f6f 	isb	sy
    CPSIE   I
 800032c:	b662      	cpsie	i
    BX      LR                                                  @ Exception return will restore remaining context
 800032e:	4770      	bx	lr
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
 8000330:	e000ed04 	.word	0xe000ed04

08000334 <__aeabi_dmul>:
 8000334:	b570      	push	{r4, r5, r6, lr}
 8000336:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800033a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800033e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000342:	bf1d      	ittte	ne
 8000344:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000348:	ea94 0f0c 	teqne	r4, ip
 800034c:	ea95 0f0c 	teqne	r5, ip
 8000350:	f000 f8de 	bleq	8000510 <__aeabi_dmul+0x1dc>
 8000354:	442c      	add	r4, r5
 8000356:	ea81 0603 	eor.w	r6, r1, r3
 800035a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800035e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000362:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000366:	bf18      	it	ne
 8000368:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800036c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000370:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000374:	d038      	beq.n	80003e8 <__aeabi_dmul+0xb4>
 8000376:	fba0 ce02 	umull	ip, lr, r0, r2
 800037a:	f04f 0500 	mov.w	r5, #0
 800037e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000382:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000386:	fbe0 e503 	umlal	lr, r5, r0, r3
 800038a:	f04f 0600 	mov.w	r6, #0
 800038e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000392:	f09c 0f00 	teq	ip, #0
 8000396:	bf18      	it	ne
 8000398:	f04e 0e01 	orrne.w	lr, lr, #1
 800039c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80003a0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80003a4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80003a8:	d204      	bcs.n	80003b4 <__aeabi_dmul+0x80>
 80003aa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80003ae:	416d      	adcs	r5, r5
 80003b0:	eb46 0606 	adc.w	r6, r6, r6
 80003b4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80003b8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80003bc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80003c0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80003c4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80003c8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80003cc:	bf88      	it	hi
 80003ce:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80003d2:	d81e      	bhi.n	8000412 <__aeabi_dmul+0xde>
 80003d4:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80003d8:	bf08      	it	eq
 80003da:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80003de:	f150 0000 	adcs.w	r0, r0, #0
 80003e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e6:	bd70      	pop	{r4, r5, r6, pc}
 80003e8:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80003ec:	ea46 0101 	orr.w	r1, r6, r1
 80003f0:	ea40 0002 	orr.w	r0, r0, r2
 80003f4:	ea81 0103 	eor.w	r1, r1, r3
 80003f8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80003fc:	bfc2      	ittt	gt
 80003fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000402:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000406:	bd70      	popgt	{r4, r5, r6, pc}
 8000408:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800040c:	f04f 0e00 	mov.w	lr, #0
 8000410:	3c01      	subs	r4, #1
 8000412:	f300 80ab 	bgt.w	800056c <__aeabi_dmul+0x238>
 8000416:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800041a:	bfde      	ittt	le
 800041c:	2000      	movle	r0, #0
 800041e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000422:	bd70      	pople	{r4, r5, r6, pc}
 8000424:	f1c4 0400 	rsb	r4, r4, #0
 8000428:	3c20      	subs	r4, #32
 800042a:	da35      	bge.n	8000498 <__aeabi_dmul+0x164>
 800042c:	340c      	adds	r4, #12
 800042e:	dc1b      	bgt.n	8000468 <__aeabi_dmul+0x134>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0520 	rsb	r5, r4, #32
 8000438:	fa00 f305 	lsl.w	r3, r0, r5
 800043c:	fa20 f004 	lsr.w	r0, r0, r4
 8000440:	fa01 f205 	lsl.w	r2, r1, r5
 8000444:	ea40 0002 	orr.w	r0, r0, r2
 8000448:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000450:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000454:	fa21 f604 	lsr.w	r6, r1, r4
 8000458:	eb42 0106 	adc.w	r1, r2, r6
 800045c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000460:	bf08      	it	eq
 8000462:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000466:	bd70      	pop	{r4, r5, r6, pc}
 8000468:	f1c4 040c 	rsb	r4, r4, #12
 800046c:	f1c4 0520 	rsb	r5, r4, #32
 8000470:	fa00 f304 	lsl.w	r3, r0, r4
 8000474:	fa20 f005 	lsr.w	r0, r0, r5
 8000478:	fa01 f204 	lsl.w	r2, r1, r4
 800047c:	ea40 0002 	orr.w	r0, r0, r2
 8000480:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000484:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000488:	f141 0100 	adc.w	r1, r1, #0
 800048c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000490:	bf08      	it	eq
 8000492:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000496:	bd70      	pop	{r4, r5, r6, pc}
 8000498:	f1c4 0520 	rsb	r5, r4, #32
 800049c:	fa00 f205 	lsl.w	r2, r0, r5
 80004a0:	ea4e 0e02 	orr.w	lr, lr, r2
 80004a4:	fa20 f304 	lsr.w	r3, r0, r4
 80004a8:	fa01 f205 	lsl.w	r2, r1, r5
 80004ac:	ea43 0302 	orr.w	r3, r3, r2
 80004b0:	fa21 f004 	lsr.w	r0, r1, r4
 80004b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004b8:	fa21 f204 	lsr.w	r2, r1, r4
 80004bc:	ea20 0002 	bic.w	r0, r0, r2
 80004c0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80004c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80004c8:	bf08      	it	eq
 80004ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80004ce:	bd70      	pop	{r4, r5, r6, pc}
 80004d0:	f094 0f00 	teq	r4, #0
 80004d4:	d10f      	bne.n	80004f6 <__aeabi_dmul+0x1c2>
 80004d6:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80004da:	0040      	lsls	r0, r0, #1
 80004dc:	eb41 0101 	adc.w	r1, r1, r1
 80004e0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80004e4:	bf08      	it	eq
 80004e6:	3c01      	subeq	r4, #1
 80004e8:	d0f7      	beq.n	80004da <__aeabi_dmul+0x1a6>
 80004ea:	ea41 0106 	orr.w	r1, r1, r6
 80004ee:	f095 0f00 	teq	r5, #0
 80004f2:	bf18      	it	ne
 80004f4:	4770      	bxne	lr
 80004f6:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80004fa:	0052      	lsls	r2, r2, #1
 80004fc:	eb43 0303 	adc.w	r3, r3, r3
 8000500:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000504:	bf08      	it	eq
 8000506:	3d01      	subeq	r5, #1
 8000508:	d0f7      	beq.n	80004fa <__aeabi_dmul+0x1c6>
 800050a:	ea43 0306 	orr.w	r3, r3, r6
 800050e:	4770      	bx	lr
 8000510:	ea94 0f0c 	teq	r4, ip
 8000514:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000518:	bf18      	it	ne
 800051a:	ea95 0f0c 	teqne	r5, ip
 800051e:	d00c      	beq.n	800053a <__aeabi_dmul+0x206>
 8000520:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800052a:	d1d1      	bne.n	80004d0 <__aeabi_dmul+0x19c>
 800052c:	ea81 0103 	eor.w	r1, r1, r3
 8000530:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd70      	pop	{r4, r5, r6, pc}
 800053a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800053e:	bf06      	itte	eq
 8000540:	4610      	moveq	r0, r2
 8000542:	4619      	moveq	r1, r3
 8000544:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000548:	d019      	beq.n	800057e <__aeabi_dmul+0x24a>
 800054a:	ea94 0f0c 	teq	r4, ip
 800054e:	d102      	bne.n	8000556 <__aeabi_dmul+0x222>
 8000550:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000554:	d113      	bne.n	800057e <__aeabi_dmul+0x24a>
 8000556:	ea95 0f0c 	teq	r5, ip
 800055a:	d105      	bne.n	8000568 <__aeabi_dmul+0x234>
 800055c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000560:	bf1c      	itt	ne
 8000562:	4610      	movne	r0, r2
 8000564:	4619      	movne	r1, r3
 8000566:	d10a      	bne.n	800057e <__aeabi_dmul+0x24a>
 8000568:	ea81 0103 	eor.w	r1, r1, r3
 800056c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000570:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000574:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000578:	f04f 0000 	mov.w	r0, #0
 800057c:	bd70      	pop	{r4, r5, r6, pc}
 800057e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000582:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000586:	bd70      	pop	{r4, r5, r6, pc}

08000588 <__aeabi_drsub>:
 8000588:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800058c:	e002      	b.n	8000594 <__adddf3>
 800058e:	bf00      	nop

08000590 <__aeabi_dsub>:
 8000590:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000594 <__adddf3>:
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800059a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800059e:	ea94 0f05 	teq	r4, r5
 80005a2:	bf08      	it	eq
 80005a4:	ea90 0f02 	teqeq	r0, r2
 80005a8:	bf1f      	itttt	ne
 80005aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80005ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80005b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80005b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005ba:	f000 80e2 	beq.w	8000782 <__adddf3+0x1ee>
 80005be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80005c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80005c6:	bfb8      	it	lt
 80005c8:	426d      	neglt	r5, r5
 80005ca:	dd0c      	ble.n	80005e6 <__adddf3+0x52>
 80005cc:	442c      	add	r4, r5
 80005ce:	ea80 0202 	eor.w	r2, r0, r2
 80005d2:	ea81 0303 	eor.w	r3, r1, r3
 80005d6:	ea82 0000 	eor.w	r0, r2, r0
 80005da:	ea83 0101 	eor.w	r1, r3, r1
 80005de:	ea80 0202 	eor.w	r2, r0, r2
 80005e2:	ea81 0303 	eor.w	r3, r1, r3
 80005e6:	2d36      	cmp	r5, #54	@ 0x36
 80005e8:	bf88      	it	hi
 80005ea:	bd30      	pophi	{r4, r5, pc}
 80005ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80005f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80005f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80005fc:	d002      	beq.n	8000604 <__adddf3+0x70>
 80005fe:	4240      	negs	r0, r0
 8000600:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000604:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000608:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800060c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000610:	d002      	beq.n	8000618 <__adddf3+0x84>
 8000612:	4252      	negs	r2, r2
 8000614:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000618:	ea94 0f05 	teq	r4, r5
 800061c:	f000 80a7 	beq.w	800076e <__adddf3+0x1da>
 8000620:	f1a4 0401 	sub.w	r4, r4, #1
 8000624:	f1d5 0e20 	rsbs	lr, r5, #32
 8000628:	db0d      	blt.n	8000646 <__adddf3+0xb2>
 800062a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800062e:	fa22 f205 	lsr.w	r2, r2, r5
 8000632:	1880      	adds	r0, r0, r2
 8000634:	f141 0100 	adc.w	r1, r1, #0
 8000638:	fa03 f20e 	lsl.w	r2, r3, lr
 800063c:	1880      	adds	r0, r0, r2
 800063e:	fa43 f305 	asr.w	r3, r3, r5
 8000642:	4159      	adcs	r1, r3
 8000644:	e00e      	b.n	8000664 <__adddf3+0xd0>
 8000646:	f1a5 0520 	sub.w	r5, r5, #32
 800064a:	f10e 0e20 	add.w	lr, lr, #32
 800064e:	2a01      	cmp	r2, #1
 8000650:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000654:	bf28      	it	cs
 8000656:	f04c 0c02 	orrcs.w	ip, ip, #2
 800065a:	fa43 f305 	asr.w	r3, r3, r5
 800065e:	18c0      	adds	r0, r0, r3
 8000660:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	d507      	bpl.n	800067a <__adddf3+0xe6>
 800066a:	f04f 0e00 	mov.w	lr, #0
 800066e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000672:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000676:	eb6e 0101 	sbc.w	r1, lr, r1
 800067a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800067e:	d31b      	bcc.n	80006b8 <__adddf3+0x124>
 8000680:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000684:	d30c      	bcc.n	80006a0 <__adddf3+0x10c>
 8000686:	0849      	lsrs	r1, r1, #1
 8000688:	ea5f 0030 	movs.w	r0, r0, rrx
 800068c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000690:	f104 0401 	add.w	r4, r4, #1
 8000694:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000698:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800069c:	f080 809a 	bcs.w	80007d4 <__adddf3+0x240>
 80006a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	ea41 0105 	orr.w	r1, r1, r5
 80006b6:	bd30      	pop	{r4, r5, pc}
 80006b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80006bc:	4140      	adcs	r0, r0
 80006be:	eb41 0101 	adc.w	r1, r1, r1
 80006c2:	3c01      	subs	r4, #1
 80006c4:	bf28      	it	cs
 80006c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80006ca:	d2e9      	bcs.n	80006a0 <__adddf3+0x10c>
 80006cc:	f091 0f00 	teq	r1, #0
 80006d0:	bf04      	itt	eq
 80006d2:	4601      	moveq	r1, r0
 80006d4:	2000      	moveq	r0, #0
 80006d6:	fab1 f381 	clz	r3, r1
 80006da:	bf08      	it	eq
 80006dc:	3320      	addeq	r3, #32
 80006de:	f1a3 030b 	sub.w	r3, r3, #11
 80006e2:	f1b3 0220 	subs.w	r2, r3, #32
 80006e6:	da0c      	bge.n	8000702 <__adddf3+0x16e>
 80006e8:	320c      	adds	r2, #12
 80006ea:	dd08      	ble.n	80006fe <__adddf3+0x16a>
 80006ec:	f102 0c14 	add.w	ip, r2, #20
 80006f0:	f1c2 020c 	rsb	r2, r2, #12
 80006f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80006f8:	fa21 f102 	lsr.w	r1, r1, r2
 80006fc:	e00c      	b.n	8000718 <__adddf3+0x184>
 80006fe:	f102 0214 	add.w	r2, r2, #20
 8000702:	bfd8      	it	le
 8000704:	f1c2 0c20 	rsble	ip, r2, #32
 8000708:	fa01 f102 	lsl.w	r1, r1, r2
 800070c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000710:	bfdc      	itt	le
 8000712:	ea41 010c 	orrle.w	r1, r1, ip
 8000716:	4090      	lslle	r0, r2
 8000718:	1ae4      	subs	r4, r4, r3
 800071a:	bfa2      	ittt	ge
 800071c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000720:	4329      	orrge	r1, r5
 8000722:	bd30      	popge	{r4, r5, pc}
 8000724:	ea6f 0404 	mvn.w	r4, r4
 8000728:	3c1f      	subs	r4, #31
 800072a:	da1c      	bge.n	8000766 <__adddf3+0x1d2>
 800072c:	340c      	adds	r4, #12
 800072e:	dc0e      	bgt.n	800074e <__adddf3+0x1ba>
 8000730:	f104 0414 	add.w	r4, r4, #20
 8000734:	f1c4 0220 	rsb	r2, r4, #32
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f302 	lsl.w	r3, r1, r2
 8000740:	ea40 0003 	orr.w	r0, r0, r3
 8000744:	fa21 f304 	lsr.w	r3, r1, r4
 8000748:	ea45 0103 	orr.w	r1, r5, r3
 800074c:	bd30      	pop	{r4, r5, pc}
 800074e:	f1c4 040c 	rsb	r4, r4, #12
 8000752:	f1c4 0220 	rsb	r2, r4, #32
 8000756:	fa20 f002 	lsr.w	r0, r0, r2
 800075a:	fa01 f304 	lsl.w	r3, r1, r4
 800075e:	ea40 0003 	orr.w	r0, r0, r3
 8000762:	4629      	mov	r1, r5
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	fa21 f004 	lsr.w	r0, r1, r4
 800076a:	4629      	mov	r1, r5
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	f094 0f00 	teq	r4, #0
 8000772:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000776:	bf06      	itte	eq
 8000778:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800077c:	3401      	addeq	r4, #1
 800077e:	3d01      	subne	r5, #1
 8000780:	e74e      	b.n	8000620 <__adddf3+0x8c>
 8000782:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000786:	bf18      	it	ne
 8000788:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800078c:	d029      	beq.n	80007e2 <__adddf3+0x24e>
 800078e:	ea94 0f05 	teq	r4, r5
 8000792:	bf08      	it	eq
 8000794:	ea90 0f02 	teqeq	r0, r2
 8000798:	d005      	beq.n	80007a6 <__adddf3+0x212>
 800079a:	ea54 0c00 	orrs.w	ip, r4, r0
 800079e:	bf04      	itt	eq
 80007a0:	4619      	moveq	r1, r3
 80007a2:	4610      	moveq	r0, r2
 80007a4:	bd30      	pop	{r4, r5, pc}
 80007a6:	ea91 0f03 	teq	r1, r3
 80007aa:	bf1e      	ittt	ne
 80007ac:	2100      	movne	r1, #0
 80007ae:	2000      	movne	r0, #0
 80007b0:	bd30      	popne	{r4, r5, pc}
 80007b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80007b6:	d105      	bne.n	80007c4 <__adddf3+0x230>
 80007b8:	0040      	lsls	r0, r0, #1
 80007ba:	4149      	adcs	r1, r1
 80007bc:	bf28      	it	cs
 80007be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80007c2:	bd30      	pop	{r4, r5, pc}
 80007c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80007c8:	bf3c      	itt	cc
 80007ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80007ce:	bd30      	popcc	{r4, r5, pc}
 80007d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd30      	pop	{r4, r5, pc}
 80007e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80007e6:	bf1a      	itte	ne
 80007e8:	4619      	movne	r1, r3
 80007ea:	4610      	movne	r0, r2
 80007ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80007f0:	bf1c      	itt	ne
 80007f2:	460b      	movne	r3, r1
 80007f4:	4602      	movne	r2, r0
 80007f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80007fa:	bf06      	itte	eq
 80007fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000800:	ea91 0f03 	teqeq	r1, r3
 8000804:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000808:	bd30      	pop	{r4, r5, pc}
 800080a:	bf00      	nop

0800080c <__aeabi_ui2d>:
 800080c:	f090 0f00 	teq	r0, #0
 8000810:	bf04      	itt	eq
 8000812:	2100      	moveq	r1, #0
 8000814:	4770      	bxeq	lr
 8000816:	b530      	push	{r4, r5, lr}
 8000818:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800081c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000820:	f04f 0500 	mov.w	r5, #0
 8000824:	f04f 0100 	mov.w	r1, #0
 8000828:	e750      	b.n	80006cc <__adddf3+0x138>
 800082a:	bf00      	nop

0800082c <__aeabi_i2d>:
 800082c:	f090 0f00 	teq	r0, #0
 8000830:	bf04      	itt	eq
 8000832:	2100      	moveq	r1, #0
 8000834:	4770      	bxeq	lr
 8000836:	b530      	push	{r4, r5, lr}
 8000838:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800083c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000840:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000844:	bf48      	it	mi
 8000846:	4240      	negmi	r0, r0
 8000848:	f04f 0100 	mov.w	r1, #0
 800084c:	e73e      	b.n	80006cc <__adddf3+0x138>
 800084e:	bf00      	nop

08000850 <__aeabi_f2d>:
 8000850:	0042      	lsls	r2, r0, #1
 8000852:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000856:	ea4f 0131 	mov.w	r1, r1, rrx
 800085a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800085e:	bf1f      	itttt	ne
 8000860:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000864:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000868:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800086c:	4770      	bxne	lr
 800086e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000872:	bf08      	it	eq
 8000874:	4770      	bxeq	lr
 8000876:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800087a:	bf04      	itt	eq
 800087c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000880:	4770      	bxeq	lr
 8000882:	b530      	push	{r4, r5, lr}
 8000884:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000888:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800088c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000890:	e71c      	b.n	80006cc <__adddf3+0x138>
 8000892:	bf00      	nop

08000894 <__aeabi_ul2d>:
 8000894:	ea50 0201 	orrs.w	r2, r0, r1
 8000898:	bf08      	it	eq
 800089a:	4770      	bxeq	lr
 800089c:	b530      	push	{r4, r5, lr}
 800089e:	f04f 0500 	mov.w	r5, #0
 80008a2:	e00a      	b.n	80008ba <__aeabi_l2d+0x16>

080008a4 <__aeabi_l2d>:
 80008a4:	ea50 0201 	orrs.w	r2, r0, r1
 80008a8:	bf08      	it	eq
 80008aa:	4770      	bxeq	lr
 80008ac:	b530      	push	{r4, r5, lr}
 80008ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80008b2:	d502      	bpl.n	80008ba <__aeabi_l2d+0x16>
 80008b4:	4240      	negs	r0, r0
 80008b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80008be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80008c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80008c6:	f43f aed8 	beq.w	800067a <__adddf3+0xe6>
 80008ca:	f04f 0203 	mov.w	r2, #3
 80008ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80008d2:	bf18      	it	ne
 80008d4:	3203      	addne	r2, #3
 80008d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80008da:	bf18      	it	ne
 80008dc:	3203      	addne	r2, #3
 80008de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80008e2:	f1c2 0320 	rsb	r3, r2, #32
 80008e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80008ea:	fa20 f002 	lsr.w	r0, r0, r2
 80008ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80008f2:	ea40 000e 	orr.w	r0, r0, lr
 80008f6:	fa21 f102 	lsr.w	r1, r1, r2
 80008fa:	4414      	add	r4, r2
 80008fc:	e6bd      	b.n	800067a <__adddf3+0xe6>
 80008fe:	bf00      	nop

08000900 <__aeabi_d2f>:
 8000900:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000904:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000908:	bf24      	itt	cs
 800090a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800090e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000912:	d90d      	bls.n	8000930 <__aeabi_d2f+0x30>
 8000914:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000918:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800091c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000920:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000924:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000928:	bf08      	it	eq
 800092a:	f020 0001 	biceq.w	r0, r0, #1
 800092e:	4770      	bx	lr
 8000930:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000934:	d121      	bne.n	800097a <__aeabi_d2f+0x7a>
 8000936:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800093a:	bfbc      	itt	lt
 800093c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000940:	4770      	bxlt	lr
 8000942:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000946:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800094a:	f1c2 0218 	rsb	r2, r2, #24
 800094e:	f1c2 0c20 	rsb	ip, r2, #32
 8000952:	fa10 f30c 	lsls.w	r3, r0, ip
 8000956:	fa20 f002 	lsr.w	r0, r0, r2
 800095a:	bf18      	it	ne
 800095c:	f040 0001 	orrne.w	r0, r0, #1
 8000960:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000964:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000968:	fa03 fc0c 	lsl.w	ip, r3, ip
 800096c:	ea40 000c 	orr.w	r0, r0, ip
 8000970:	fa23 f302 	lsr.w	r3, r3, r2
 8000974:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000978:	e7cc      	b.n	8000914 <__aeabi_d2f+0x14>
 800097a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800097e:	d107      	bne.n	8000990 <__aeabi_d2f+0x90>
 8000980:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000984:	bf1e      	ittt	ne
 8000986:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800098a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800098e:	4770      	bxne	lr
 8000990:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000994:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000998:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop

080009a0 <__aeabi_uldivmod>:
 80009a0:	b953      	cbnz	r3, 80009b8 <__aeabi_uldivmod+0x18>
 80009a2:	b94a      	cbnz	r2, 80009b8 <__aeabi_uldivmod+0x18>
 80009a4:	2900      	cmp	r1, #0
 80009a6:	bf08      	it	eq
 80009a8:	2800      	cmpeq	r0, #0
 80009aa:	bf1c      	itt	ne
 80009ac:	f04f 31ff 	movne.w	r1, #4294967295
 80009b0:	f04f 30ff 	movne.w	r0, #4294967295
 80009b4:	f000 b96a 	b.w	8000c8c <__aeabi_idiv0>
 80009b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80009bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009c0:	f000 f806 	bl	80009d0 <__udivmoddi4>
 80009c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009cc:	b004      	add	sp, #16
 80009ce:	4770      	bx	lr

080009d0 <__udivmoddi4>:
 80009d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009d4:	9d08      	ldr	r5, [sp, #32]
 80009d6:	460c      	mov	r4, r1
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d14e      	bne.n	8000a7a <__udivmoddi4+0xaa>
 80009dc:	4694      	mov	ip, r2
 80009de:	458c      	cmp	ip, r1
 80009e0:	4686      	mov	lr, r0
 80009e2:	fab2 f282 	clz	r2, r2
 80009e6:	d962      	bls.n	8000aae <__udivmoddi4+0xde>
 80009e8:	b14a      	cbz	r2, 80009fe <__udivmoddi4+0x2e>
 80009ea:	f1c2 0320 	rsb	r3, r2, #32
 80009ee:	4091      	lsls	r1, r2
 80009f0:	fa20 f303 	lsr.w	r3, r0, r3
 80009f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009f8:	4319      	orrs	r1, r3
 80009fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80009fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a02:	fa1f f68c 	uxth.w	r6, ip
 8000a06:	fbb1 f4f7 	udiv	r4, r1, r7
 8000a0a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a0e:	fb07 1114 	mls	r1, r7, r4, r1
 8000a12:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a16:	fb04 f106 	mul.w	r1, r4, r6
 8000a1a:	4299      	cmp	r1, r3
 8000a1c:	d90a      	bls.n	8000a34 <__udivmoddi4+0x64>
 8000a1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000a22:	f104 30ff 	add.w	r0, r4, #4294967295
 8000a26:	f080 8112 	bcs.w	8000c4e <__udivmoddi4+0x27e>
 8000a2a:	4299      	cmp	r1, r3
 8000a2c:	f240 810f 	bls.w	8000c4e <__udivmoddi4+0x27e>
 8000a30:	3c02      	subs	r4, #2
 8000a32:	4463      	add	r3, ip
 8000a34:	1a59      	subs	r1, r3, r1
 8000a36:	fa1f f38e 	uxth.w	r3, lr
 8000a3a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a3e:	fb07 1110 	mls	r1, r7, r0, r1
 8000a42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a46:	fb00 f606 	mul.w	r6, r0, r6
 8000a4a:	429e      	cmp	r6, r3
 8000a4c:	d90a      	bls.n	8000a64 <__udivmoddi4+0x94>
 8000a4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000a52:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a56:	f080 80fc 	bcs.w	8000c52 <__udivmoddi4+0x282>
 8000a5a:	429e      	cmp	r6, r3
 8000a5c:	f240 80f9 	bls.w	8000c52 <__udivmoddi4+0x282>
 8000a60:	4463      	add	r3, ip
 8000a62:	3802      	subs	r0, #2
 8000a64:	1b9b      	subs	r3, r3, r6
 8000a66:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	b11d      	cbz	r5, 8000a76 <__udivmoddi4+0xa6>
 8000a6e:	40d3      	lsrs	r3, r2
 8000a70:	2200      	movs	r2, #0
 8000a72:	e9c5 3200 	strd	r3, r2, [r5]
 8000a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a7a:	428b      	cmp	r3, r1
 8000a7c:	d905      	bls.n	8000a8a <__udivmoddi4+0xba>
 8000a7e:	b10d      	cbz	r5, 8000a84 <__udivmoddi4+0xb4>
 8000a80:	e9c5 0100 	strd	r0, r1, [r5]
 8000a84:	2100      	movs	r1, #0
 8000a86:	4608      	mov	r0, r1
 8000a88:	e7f5      	b.n	8000a76 <__udivmoddi4+0xa6>
 8000a8a:	fab3 f183 	clz	r1, r3
 8000a8e:	2900      	cmp	r1, #0
 8000a90:	d146      	bne.n	8000b20 <__udivmoddi4+0x150>
 8000a92:	42a3      	cmp	r3, r4
 8000a94:	d302      	bcc.n	8000a9c <__udivmoddi4+0xcc>
 8000a96:	4290      	cmp	r0, r2
 8000a98:	f0c0 80f0 	bcc.w	8000c7c <__udivmoddi4+0x2ac>
 8000a9c:	1a86      	subs	r6, r0, r2
 8000a9e:	eb64 0303 	sbc.w	r3, r4, r3
 8000aa2:	2001      	movs	r0, #1
 8000aa4:	2d00      	cmp	r5, #0
 8000aa6:	d0e6      	beq.n	8000a76 <__udivmoddi4+0xa6>
 8000aa8:	e9c5 6300 	strd	r6, r3, [r5]
 8000aac:	e7e3      	b.n	8000a76 <__udivmoddi4+0xa6>
 8000aae:	2a00      	cmp	r2, #0
 8000ab0:	f040 8090 	bne.w	8000bd4 <__udivmoddi4+0x204>
 8000ab4:	eba1 040c 	sub.w	r4, r1, ip
 8000ab8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000abc:	fa1f f78c 	uxth.w	r7, ip
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ac6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000aca:	fb08 4416 	mls	r4, r8, r6, r4
 8000ace:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ad2:	fb07 f006 	mul.w	r0, r7, r6
 8000ad6:	4298      	cmp	r0, r3
 8000ad8:	d908      	bls.n	8000aec <__udivmoddi4+0x11c>
 8000ada:	eb1c 0303 	adds.w	r3, ip, r3
 8000ade:	f106 34ff 	add.w	r4, r6, #4294967295
 8000ae2:	d202      	bcs.n	8000aea <__udivmoddi4+0x11a>
 8000ae4:	4298      	cmp	r0, r3
 8000ae6:	f200 80cd 	bhi.w	8000c84 <__udivmoddi4+0x2b4>
 8000aea:	4626      	mov	r6, r4
 8000aec:	1a1c      	subs	r4, r3, r0
 8000aee:	fa1f f38e 	uxth.w	r3, lr
 8000af2:	fbb4 f0f8 	udiv	r0, r4, r8
 8000af6:	fb08 4410 	mls	r4, r8, r0, r4
 8000afa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000afe:	fb00 f707 	mul.w	r7, r0, r7
 8000b02:	429f      	cmp	r7, r3
 8000b04:	d908      	bls.n	8000b18 <__udivmoddi4+0x148>
 8000b06:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000b0e:	d202      	bcs.n	8000b16 <__udivmoddi4+0x146>
 8000b10:	429f      	cmp	r7, r3
 8000b12:	f200 80b0 	bhi.w	8000c76 <__udivmoddi4+0x2a6>
 8000b16:	4620      	mov	r0, r4
 8000b18:	1bdb      	subs	r3, r3, r7
 8000b1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b1e:	e7a5      	b.n	8000a6c <__udivmoddi4+0x9c>
 8000b20:	f1c1 0620 	rsb	r6, r1, #32
 8000b24:	408b      	lsls	r3, r1
 8000b26:	fa22 f706 	lsr.w	r7, r2, r6
 8000b2a:	431f      	orrs	r7, r3
 8000b2c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000b30:	fa04 f301 	lsl.w	r3, r4, r1
 8000b34:	ea43 030c 	orr.w	r3, r3, ip
 8000b38:	40f4      	lsrs	r4, r6
 8000b3a:	fa00 f801 	lsl.w	r8, r0, r1
 8000b3e:	0c38      	lsrs	r0, r7, #16
 8000b40:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000b44:	fbb4 fef0 	udiv	lr, r4, r0
 8000b48:	fa1f fc87 	uxth.w	ip, r7
 8000b4c:	fb00 441e 	mls	r4, r0, lr, r4
 8000b50:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b54:	fb0e f90c 	mul.w	r9, lr, ip
 8000b58:	45a1      	cmp	r9, r4
 8000b5a:	fa02 f201 	lsl.w	r2, r2, r1
 8000b5e:	d90a      	bls.n	8000b76 <__udivmoddi4+0x1a6>
 8000b60:	193c      	adds	r4, r7, r4
 8000b62:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000b66:	f080 8084 	bcs.w	8000c72 <__udivmoddi4+0x2a2>
 8000b6a:	45a1      	cmp	r9, r4
 8000b6c:	f240 8081 	bls.w	8000c72 <__udivmoddi4+0x2a2>
 8000b70:	f1ae 0e02 	sub.w	lr, lr, #2
 8000b74:	443c      	add	r4, r7
 8000b76:	eba4 0409 	sub.w	r4, r4, r9
 8000b7a:	fa1f f983 	uxth.w	r9, r3
 8000b7e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000b82:	fb00 4413 	mls	r4, r0, r3, r4
 8000b86:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b8a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b8e:	45a4      	cmp	ip, r4
 8000b90:	d907      	bls.n	8000ba2 <__udivmoddi4+0x1d2>
 8000b92:	193c      	adds	r4, r7, r4
 8000b94:	f103 30ff 	add.w	r0, r3, #4294967295
 8000b98:	d267      	bcs.n	8000c6a <__udivmoddi4+0x29a>
 8000b9a:	45a4      	cmp	ip, r4
 8000b9c:	d965      	bls.n	8000c6a <__udivmoddi4+0x29a>
 8000b9e:	3b02      	subs	r3, #2
 8000ba0:	443c      	add	r4, r7
 8000ba2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ba6:	fba0 9302 	umull	r9, r3, r0, r2
 8000baa:	eba4 040c 	sub.w	r4, r4, ip
 8000bae:	429c      	cmp	r4, r3
 8000bb0:	46ce      	mov	lr, r9
 8000bb2:	469c      	mov	ip, r3
 8000bb4:	d351      	bcc.n	8000c5a <__udivmoddi4+0x28a>
 8000bb6:	d04e      	beq.n	8000c56 <__udivmoddi4+0x286>
 8000bb8:	b155      	cbz	r5, 8000bd0 <__udivmoddi4+0x200>
 8000bba:	ebb8 030e 	subs.w	r3, r8, lr
 8000bbe:	eb64 040c 	sbc.w	r4, r4, ip
 8000bc2:	fa04 f606 	lsl.w	r6, r4, r6
 8000bc6:	40cb      	lsrs	r3, r1
 8000bc8:	431e      	orrs	r6, r3
 8000bca:	40cc      	lsrs	r4, r1
 8000bcc:	e9c5 6400 	strd	r6, r4, [r5]
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	e750      	b.n	8000a76 <__udivmoddi4+0xa6>
 8000bd4:	f1c2 0320 	rsb	r3, r2, #32
 8000bd8:	fa20 f103 	lsr.w	r1, r0, r3
 8000bdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000be0:	fa24 f303 	lsr.w	r3, r4, r3
 8000be4:	4094      	lsls	r4, r2
 8000be6:	430c      	orrs	r4, r1
 8000be8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bec:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bf0:	fa1f f78c 	uxth.w	r7, ip
 8000bf4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf8:	fb08 3110 	mls	r1, r8, r0, r3
 8000bfc:	0c23      	lsrs	r3, r4, #16
 8000bfe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c02:	fb00 f107 	mul.w	r1, r0, r7
 8000c06:	4299      	cmp	r1, r3
 8000c08:	d908      	bls.n	8000c1c <__udivmoddi4+0x24c>
 8000c0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000c12:	d22c      	bcs.n	8000c6e <__udivmoddi4+0x29e>
 8000c14:	4299      	cmp	r1, r3
 8000c16:	d92a      	bls.n	8000c6e <__udivmoddi4+0x29e>
 8000c18:	3802      	subs	r0, #2
 8000c1a:	4463      	add	r3, ip
 8000c1c:	1a5b      	subs	r3, r3, r1
 8000c1e:	b2a4      	uxth	r4, r4
 8000c20:	fbb3 f1f8 	udiv	r1, r3, r8
 8000c24:	fb08 3311 	mls	r3, r8, r1, r3
 8000c28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c2c:	fb01 f307 	mul.w	r3, r1, r7
 8000c30:	42a3      	cmp	r3, r4
 8000c32:	d908      	bls.n	8000c46 <__udivmoddi4+0x276>
 8000c34:	eb1c 0404 	adds.w	r4, ip, r4
 8000c38:	f101 36ff 	add.w	r6, r1, #4294967295
 8000c3c:	d213      	bcs.n	8000c66 <__udivmoddi4+0x296>
 8000c3e:	42a3      	cmp	r3, r4
 8000c40:	d911      	bls.n	8000c66 <__udivmoddi4+0x296>
 8000c42:	3902      	subs	r1, #2
 8000c44:	4464      	add	r4, ip
 8000c46:	1ae4      	subs	r4, r4, r3
 8000c48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c4c:	e739      	b.n	8000ac2 <__udivmoddi4+0xf2>
 8000c4e:	4604      	mov	r4, r0
 8000c50:	e6f0      	b.n	8000a34 <__udivmoddi4+0x64>
 8000c52:	4608      	mov	r0, r1
 8000c54:	e706      	b.n	8000a64 <__udivmoddi4+0x94>
 8000c56:	45c8      	cmp	r8, r9
 8000c58:	d2ae      	bcs.n	8000bb8 <__udivmoddi4+0x1e8>
 8000c5a:	ebb9 0e02 	subs.w	lr, r9, r2
 8000c5e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000c62:	3801      	subs	r0, #1
 8000c64:	e7a8      	b.n	8000bb8 <__udivmoddi4+0x1e8>
 8000c66:	4631      	mov	r1, r6
 8000c68:	e7ed      	b.n	8000c46 <__udivmoddi4+0x276>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	e799      	b.n	8000ba2 <__udivmoddi4+0x1d2>
 8000c6e:	4630      	mov	r0, r6
 8000c70:	e7d4      	b.n	8000c1c <__udivmoddi4+0x24c>
 8000c72:	46d6      	mov	lr, sl
 8000c74:	e77f      	b.n	8000b76 <__udivmoddi4+0x1a6>
 8000c76:	4463      	add	r3, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	e74d      	b.n	8000b18 <__udivmoddi4+0x148>
 8000c7c:	4606      	mov	r6, r0
 8000c7e:	4623      	mov	r3, r4
 8000c80:	4608      	mov	r0, r1
 8000c82:	e70f      	b.n	8000aa4 <__udivmoddi4+0xd4>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	4463      	add	r3, ip
 8000c88:	e730      	b.n	8000aec <__udivmoddi4+0x11c>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_idiv0>:
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <motorBobinaTask>:
	}
}

/* Task ----------------------------------------------------------------------*/
static void motorBobinaTask(void *p_arg)
{
 8000c90:	b530      	push	{r4, r5, lr}
 8000c92:	b085      	sub	sp, #20
	CPU_TS ts;

	(void)p_arg;

	/* Inicializa a amostragem e convers√£o a/d e d/a */
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) &motorBobinaTensaoRead, 1);
 8000c94:	2201      	movs	r2, #1
 8000c96:	492e      	ldr	r1, [pc, #184]	@ (8000d50 <motorBobinaTask+0xc0>)
 8000c98:	482e      	ldr	r0, [pc, #184]	@ (8000d54 <motorBobinaTask+0xc4>)
 8000c9a:	f000 ffc9 	bl	8001c30 <HAL_ADC_Start_DMA>
	HAL_DAC_Start_DMA(&hdac, MOTOR_BOBINA_VEL_DAC_CHANNEL, (const uint32_t *) &motorBobinaVel, 1, DAC_ALIGN_12B_R);
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	9100      	str	r1, [sp, #0]
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	4a2c      	ldr	r2, [pc, #176]	@ (8000d58 <motorBobinaTask+0xc8>)
 8000ca6:	482d      	ldr	r0, [pc, #180]	@ (8000d5c <motorBobinaTask+0xcc>)
 8000ca8:	f001 fa34 	bl	8002114 <HAL_DAC_Start_DMA>

	HAL_TIM_Base_Start(&htim2); /* 6.4 kHz */
 8000cac:	482c      	ldr	r0, [pc, #176]	@ (8000d60 <motorBobinaTask+0xd0>)
 8000cae:	f002 fa17 	bl	80030e0 <HAL_TIM_Base_Start>

	int32_t kp = 15;
	int32_t motorBobinaTensaoRef = ADC_REF_STD;
 8000cb2:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 8000cb6:	e01b      	b.n	8000cf0 <motorBobinaTask+0x60>
			if (HAL_GPIO_ReadPin(SW0_GPIO_Port, SW0_Pin) == SW_ON) {
				motorBobinaTensaoRef = motorBobinaTensaoRead;
			}
		}
		else {
			HAL_GPIO_WritePin(MOTOR_BOBINA_EN_GPIO_Port, MOTOR_BOBINA_EN_Pin, GPIO_PIN_SET);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cbe:	4829      	ldr	r0, [pc, #164]	@ (8000d64 <motorBobinaTask+0xd4>)
 8000cc0:	f001 fe11 	bl	80028e6 <HAL_GPIO_WritePin>
		}

		/* Controle P */
		int32_t controle = kp*erro;
 8000cc4:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
		int32_t vel_dac = abs(controle);
 8000cc8:	ea84 73e4 	eor.w	r3, r4, r4, asr #31
 8000ccc:	eba3 73e4 	sub.w	r3, r3, r4, asr #31

		/* Limita o valor para o m√°ximo do DAC */
		motorBobinaVel = vel_dac > DAC_MAX ? DAC_MAX : vel_dac;
 8000cd0:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	bfa8      	it	ge
 8000cd8:	4613      	movge	r3, r2
 8000cda:	b29b      	uxth	r3, r3
 8000cdc:	4a1e      	ldr	r2, [pc, #120]	@ (8000d58 <motorBobinaTask+0xc8>)
 8000cde:	8013      	strh	r3, [r2, #0]

		/* Caso o valor seja positivo, seta a dire√ß√£o CLOCK_WISE */
		if (controle >= 0) {
 8000ce0:	2c00      	cmp	r4, #0
 8000ce2:	db2d      	blt.n	8000d40 <motorBobinaTask+0xb0>
			HAL_GPIO_WritePin(MOTOR_BOBINA_DIR_GPIO_Port, MOTOR_BOBINA_DIR_Pin, GPIO_PIN_SET);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cea:	481e      	ldr	r0, [pc, #120]	@ (8000d64 <motorBobinaTask+0xd4>)
 8000cec:	f001 fdfb 	bl	80028e6 <HAL_GPIO_WritePin>
		OSFlagPend(
 8000cf0:	f10d 030e 	add.w	r3, sp, #14
 8000cf4:	9301      	str	r3, [sp, #4]
 8000cf6:	ab02      	add	r3, sp, #8
 8000cf8:	9300      	str	r3, [sp, #0]
 8000cfa:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2101      	movs	r1, #1
 8000d02:	4819      	ldr	r0, [pc, #100]	@ (8000d68 <motorBobinaTask+0xd8>)
 8000d04:	f003 fb6e 	bl	80043e4 <OSFlagPend>
		int32_t erro = motorBobinaTensaoRef - (int32_t) motorBobinaTensaoRead;
 8000d08:	4b11      	ldr	r3, [pc, #68]	@ (8000d50 <motorBobinaTask+0xc0>)
 8000d0a:	881c      	ldrh	r4, [r3, #0]
 8000d0c:	b2a4      	uxth	r4, r4
 8000d0e:	1b2c      	subs	r4, r5, r4
		if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == SW_ON) {
 8000d10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d14:	4815      	ldr	r0, [pc, #84]	@ (8000d6c <motorBobinaTask+0xdc>)
 8000d16:	f001 fddf 	bl	80028d8 <HAL_GPIO_ReadPin>
 8000d1a:	2800      	cmp	r0, #0
 8000d1c:	d1cc      	bne.n	8000cb8 <motorBobinaTask+0x28>
			HAL_GPIO_WritePin(MOTOR_BOBINA_EN_GPIO_Port, MOTOR_BOBINA_EN_Pin, GPIO_PIN_RESET);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d24:	480f      	ldr	r0, [pc, #60]	@ (8000d64 <motorBobinaTask+0xd4>)
 8000d26:	f001 fdde 	bl	80028e6 <HAL_GPIO_WritePin>
			if (HAL_GPIO_ReadPin(SW0_GPIO_Port, SW0_Pin) == SW_ON) {
 8000d2a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d2e:	480f      	ldr	r0, [pc, #60]	@ (8000d6c <motorBobinaTask+0xdc>)
 8000d30:	f001 fdd2 	bl	80028d8 <HAL_GPIO_ReadPin>
 8000d34:	2800      	cmp	r0, #0
 8000d36:	d1c5      	bne.n	8000cc4 <motorBobinaTask+0x34>
				motorBobinaTensaoRef = motorBobinaTensaoRead;
 8000d38:	4b05      	ldr	r3, [pc, #20]	@ (8000d50 <motorBobinaTask+0xc0>)
 8000d3a:	881d      	ldrh	r5, [r3, #0]
 8000d3c:	b2ad      	uxth	r5, r5
 8000d3e:	e7c1      	b.n	8000cc4 <motorBobinaTask+0x34>
		}
		else {
			HAL_GPIO_WritePin(MOTOR_BOBINA_DIR_GPIO_Port, MOTOR_BOBINA_DIR_Pin, GPIO_PIN_RESET);
 8000d40:	2200      	movs	r2, #0
 8000d42:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d46:	4807      	ldr	r0, [pc, #28]	@ (8000d64 <motorBobinaTask+0xd4>)
 8000d48:	f001 fdcd 	bl	80028e6 <HAL_GPIO_WritePin>
 8000d4c:	e7d0      	b.n	8000cf0 <motorBobinaTask+0x60>
 8000d4e:	bf00      	nop
 8000d50:	2000002a 	.word	0x2000002a
 8000d54:	20001064 	.word	0x20001064
 8000d58:	20000028 	.word	0x20000028
 8000d5c:	20000ff0 	.word	0x20000ff0
 8000d60:	20000ea0 	.word	0x20000ea0
 8000d64:	40021400 	.word	0x40021400
 8000d68:	20000e7c 	.word	0x20000e7c
 8000d6c:	40020c00 	.word	0x40020c00

08000d70 <HAL_ADC_ConvCpltCallback>:
	if (hadc->Instance == ADC2) {
 8000d70:	6802      	ldr	r2, [r0, #0]
 8000d72:	4b08      	ldr	r3, [pc, #32]	@ (8000d94 <HAL_ADC_ConvCpltCallback+0x24>)
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d000      	beq.n	8000d7a <HAL_ADC_ConvCpltCallback+0xa>
 8000d78:	4770      	bx	lr
{
 8000d7a:	b500      	push	{lr}
 8000d7c:	b083      	sub	sp, #12
		OSFlagPost(
 8000d7e:	f10d 0306 	add.w	r3, sp, #6
 8000d82:	2200      	movs	r2, #0
 8000d84:	2101      	movs	r1, #1
 8000d86:	4804      	ldr	r0, [pc, #16]	@ (8000d98 <HAL_ADC_ConvCpltCallback+0x28>)
 8000d88:	f003 fd32 	bl	80047f0 <OSFlagPost>
}
 8000d8c:	b003      	add	sp, #12
 8000d8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d92:	bf00      	nop
 8000d94:	40012100 	.word	0x40012100
 8000d98:	20000e7c 	.word	0x20000e7c

08000d9c <motorBobinaCreateTask>:
	}
}

/* Functions -----------------------------------------------------------------*/
void motorBobinaCreateTask(void)
{
 8000d9c:	b500      	push	{lr}
 8000d9e:	b08d      	sub	sp, #52	@ 0x34
    OS_ERR err;

	OSTaskCreate(
 8000da0:	f10d 032e 	add.w	r3, sp, #46	@ 0x2e
 8000da4:	9308      	str	r3, [sp, #32]
 8000da6:	2203      	movs	r2, #3
 8000da8:	9207      	str	r2, [sp, #28]
 8000daa:	2300      	movs	r3, #0
 8000dac:	9306      	str	r3, [sp, #24]
 8000dae:	9305      	str	r3, [sp, #20]
 8000db0:	9304      	str	r3, [sp, #16]
 8000db2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000db6:	9103      	str	r1, [sp, #12]
 8000db8:	9302      	str	r3, [sp, #8]
 8000dba:	4908      	ldr	r1, [pc, #32]	@ (8000ddc <motorBobinaCreateTask+0x40>)
 8000dbc:	9101      	str	r1, [sp, #4]
 8000dbe:	9200      	str	r2, [sp, #0]
 8000dc0:	4a07      	ldr	r2, [pc, #28]	@ (8000de0 <motorBobinaCreateTask+0x44>)
 8000dc2:	4908      	ldr	r1, [pc, #32]	@ (8000de4 <motorBobinaCreateTask+0x48>)
 8000dc4:	4808      	ldr	r0, [pc, #32]	@ (8000de8 <motorBobinaCreateTask+0x4c>)
 8000dc6:	f004 fa25 	bl	8005214 <OSTaskCreate>
        (void         *)0u,
        (OS_OPT        )(OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR),
        (OS_ERR       *)&err
	);

	if (err != OS_ERR_NONE) {
 8000dca:	f8bd 302e 	ldrh.w	r3, [sp, #46]	@ 0x2e
 8000dce:	b913      	cbnz	r3, 8000dd6 <motorBobinaCreateTask+0x3a>
		Error_Handler();
	}
}
 8000dd0:	b00d      	add	sp, #52	@ 0x34
 8000dd2:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 8000dd6:	f000 f9d5 	bl	8001184 <Error_Handler>
}
 8000dda:	e7f9      	b.n	8000dd0 <motorBobinaCreateTask+0x34>
 8000ddc:	2000002c 	.word	0x2000002c
 8000de0:	08000c91 	.word	0x08000c91
 8000de4:	08005e84 	.word	0x08005e84
 8000de8:	2000042c 	.word	0x2000042c

08000dec <carroTransversalSetDuty>:
	}
}

static void carroTransversalSetDuty(float duty)
{
	if (duty > 0 && duty < 1) {
 8000dec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8000df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df4:	dd06      	ble.n	8000e04 <carroTransversalSetDuty+0x18>
 8000df6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8000dfa:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e02:	d409      	bmi.n	8000e18 <carroTransversalSetDuty+0x2c>
		MOTOR_CARRO_TRANSVERSAL_PWM_TIM->CCR4 = (uint32_t) (((float) MOTOR_CARRO_TRANSVERSAL_PWM_TIM->ARR) * duty);
	}
	else if (duty <= 0) {
 8000e04:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8000e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e0c:	d910      	bls.n	8000e30 <carroTransversalSetDuty+0x44>
		MOTOR_CARRO_TRANSVERSAL_PWM_TIM->CCR4 = 0;
	}
	else {
		MOTOR_CARRO_TRANSVERSAL_PWM_TIM->CCR4 = 65535;
 8000e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e38 <carroTransversalSetDuty+0x4c>)
 8000e10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e14:	641a      	str	r2, [r3, #64]	@ 0x40
	}
}
 8000e16:	4770      	bx	lr
		MOTOR_CARRO_TRANSVERSAL_PWM_TIM->CCR4 = (uint32_t) (((float) MOTOR_CARRO_TRANSVERSAL_PWM_TIM->ARR) * duty);
 8000e18:	4b07      	ldr	r3, [pc, #28]	@ (8000e38 <carroTransversalSetDuty+0x4c>)
 8000e1a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8000e1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e22:	ee67 7a80 	vmul.f32	s15, s15, s0
 8000e26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e2a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
 8000e2e:	4770      	bx	lr
		MOTOR_CARRO_TRANSVERSAL_PWM_TIM->CCR4 = 0;
 8000e30:	4b01      	ldr	r3, [pc, #4]	@ (8000e38 <carroTransversalSetDuty+0x4c>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e36:	4770      	bx	lr
 8000e38:	40010000 	.word	0x40010000

08000e3c <carroTransversalDir>:
{
 8000e3c:	b510      	push	{r4, lr}
	switch(ctrl) {
 8000e3e:	2801      	cmp	r0, #1
 8000e40:	d01a      	beq.n	8000e78 <carroTransversalDir+0x3c>
 8000e42:	2802      	cmp	r0, #2
 8000e44:	d024      	beq.n	8000e90 <carroTransversalDir+0x54>
 8000e46:	b158      	cbz	r0, 8000e60 <carroTransversalDir+0x24>
			HAL_GPIO_WritePin(MOTOR_CARRO_TRANSVERSAL_DIR1_GPIO_Port, MOTOR_CARRO_TRANSVERSAL_DIR1_Pin, GPIO_PIN_RESET);
 8000e48:	4c17      	ldr	r4, [pc, #92]	@ (8000ea8 <carroTransversalDir+0x6c>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2120      	movs	r1, #32
 8000e4e:	4620      	mov	r0, r4
 8000e50:	f001 fd49 	bl	80028e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_CARRO_TRANSVERSAL_DIR2_GPIO_Port, MOTOR_CARRO_TRANSVERSAL_DIR2_Pin, GPIO_PIN_RESET);
 8000e54:	2200      	movs	r2, #0
 8000e56:	2140      	movs	r1, #64	@ 0x40
 8000e58:	4620      	mov	r0, r4
 8000e5a:	f001 fd44 	bl	80028e6 <HAL_GPIO_WritePin>
}
 8000e5e:	e00a      	b.n	8000e76 <carroTransversalDir+0x3a>
			HAL_GPIO_WritePin(MOTOR_CARRO_TRANSVERSAL_DIR1_GPIO_Port, MOTOR_CARRO_TRANSVERSAL_DIR1_Pin, GPIO_PIN_SET);
 8000e60:	4c11      	ldr	r4, [pc, #68]	@ (8000ea8 <carroTransversalDir+0x6c>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	2120      	movs	r1, #32
 8000e66:	4620      	mov	r0, r4
 8000e68:	f001 fd3d 	bl	80028e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_CARRO_TRANSVERSAL_DIR2_GPIO_Port, MOTOR_CARRO_TRANSVERSAL_DIR2_Pin, GPIO_PIN_RESET);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2140      	movs	r1, #64	@ 0x40
 8000e70:	4620      	mov	r0, r4
 8000e72:	f001 fd38 	bl	80028e6 <HAL_GPIO_WritePin>
}
 8000e76:	bd10      	pop	{r4, pc}
			HAL_GPIO_WritePin(MOTOR_CARRO_TRANSVERSAL_DIR1_GPIO_Port, MOTOR_CARRO_TRANSVERSAL_DIR1_Pin, GPIO_PIN_RESET);
 8000e78:	4c0b      	ldr	r4, [pc, #44]	@ (8000ea8 <carroTransversalDir+0x6c>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2120      	movs	r1, #32
 8000e7e:	4620      	mov	r0, r4
 8000e80:	f001 fd31 	bl	80028e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_CARRO_TRANSVERSAL_DIR2_GPIO_Port, MOTOR_CARRO_TRANSVERSAL_DIR2_Pin, GPIO_PIN_SET);
 8000e84:	2201      	movs	r2, #1
 8000e86:	2140      	movs	r1, #64	@ 0x40
 8000e88:	4620      	mov	r0, r4
 8000e8a:	f001 fd2c 	bl	80028e6 <HAL_GPIO_WritePin>
			break;
 8000e8e:	e7f2      	b.n	8000e76 <carroTransversalDir+0x3a>
			HAL_GPIO_WritePin(MOTOR_CARRO_TRANSVERSAL_DIR1_GPIO_Port, MOTOR_CARRO_TRANSVERSAL_DIR1_Pin, GPIO_PIN_SET);
 8000e90:	4c05      	ldr	r4, [pc, #20]	@ (8000ea8 <carroTransversalDir+0x6c>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	2120      	movs	r1, #32
 8000e96:	4620      	mov	r0, r4
 8000e98:	f001 fd25 	bl	80028e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_CARRO_TRANSVERSAL_DIR2_GPIO_Port, MOTOR_CARRO_TRANSVERSAL_DIR2_Pin, GPIO_PIN_SET);
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	2140      	movs	r1, #64	@ 0x40
 8000ea0:	4620      	mov	r0, r4
 8000ea2:	f001 fd20 	bl	80028e6 <HAL_GPIO_WritePin>
			break;
 8000ea6:	e7e6      	b.n	8000e76 <carroTransversalDir+0x3a>
 8000ea8:	40021000 	.word	0x40021000

08000eac <carroTransversalHome>:
{
 8000eac:	b510      	push	{r4, lr}
	int32_t homeTimeout = HOME_TIMEOUT;
 8000eae:	4c0d      	ldr	r4, [pc, #52]	@ (8000ee4 <carroTransversalHome+0x38>)
	while (homeTimeout > 0 && (HAL_GPIO_ReadPin(FIM_CURSO_2_GPIO_Port, FIM_CURSO_2_Pin) == GPIO_PIN_RESET)) {
 8000eb0:	e007      	b.n	8000ec2 <carroTransversalHome+0x16>
		carroTransversalDir(DIREITA);
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	f7ff ffc2 	bl	8000e3c <carroTransversalDir>
		carroTransversalSetDuty(1.0);
 8000eb8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8000ebc:	f7ff ff96 	bl	8000dec <carroTransversalSetDuty>
		homeTimeout--;
 8000ec0:	3c01      	subs	r4, #1
	while (homeTimeout > 0 && (HAL_GPIO_ReadPin(FIM_CURSO_2_GPIO_Port, FIM_CURSO_2_Pin) == GPIO_PIN_RESET)) {
 8000ec2:	2c00      	cmp	r4, #0
 8000ec4:	dd06      	ble.n	8000ed4 <carroTransversalHome+0x28>
 8000ec6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eca:	4807      	ldr	r0, [pc, #28]	@ (8000ee8 <carroTransversalHome+0x3c>)
 8000ecc:	f001 fd04 	bl	80028d8 <HAL_GPIO_ReadPin>
 8000ed0:	2800      	cmp	r0, #0
 8000ed2:	d0ee      	beq.n	8000eb2 <carroTransversalHome+0x6>
	carroTransversalDir(PARADO);
 8000ed4:	2003      	movs	r0, #3
 8000ed6:	f7ff ffb1 	bl	8000e3c <carroTransversalDir>
	carroTransversalSetDuty(0.0);
 8000eda:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8000eec <carroTransversalHome+0x40>
 8000ede:	f7ff ff85 	bl	8000dec <carroTransversalSetDuty>
}
 8000ee2:	bd10      	pop	{r4, pc}
 8000ee4:	017d7840 	.word	0x017d7840
 8000ee8:	40020000 	.word	0x40020000
 8000eec:	00000000 	.word	0x00000000

08000ef0 <carroTransversalTask>:
{
 8000ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ef4:	b084      	sub	sp, #16
	HAL_TIM_PWM_Start(&htim1, MOTOR_CARRO_TRANSVERSAL_PWM_Channel); /* 20kHz */
 8000ef6:	210c      	movs	r1, #12
 8000ef8:	483b      	ldr	r0, [pc, #236]	@ (8000fe8 <carroTransversalTask+0xf8>)
 8000efa:	f002 fb37 	bl	800356c <HAL_TIM_PWM_Start>
	carroTransversalHome();
 8000efe:	f7ff ffd5 	bl	8000eac <carroTransversalHome>
	carroTransversalSetDuty(0);
 8000f02:	ed9f 0a3a 	vldr	s0, [pc, #232]	@ 8000fec <carroTransversalTask+0xfc>
 8000f06:	f7ff ff71 	bl	8000dec <carroTransversalSetDuty>
	bobinaTick = 0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	4a38      	ldr	r2, [pc, #224]	@ (8000ff0 <carroTransversalTask+0x100>)
 8000f0e:	7013      	strb	r3, [r2, #0]
	carroTransversalTick = 0;
 8000f10:	4a38      	ldr	r2, [pc, #224]	@ (8000ff4 <carroTransversalTask+0x104>)
 8000f12:	7013      	strb	r3, [r2, #0]
	carroTransversalAndar = false;
 8000f14:	4a38      	ldr	r2, [pc, #224]	@ (8000ff8 <carroTransversalTask+0x108>)
 8000f16:	7013      	strb	r3, [r2, #0]
	CARRO_TRANSVERSAL_DIR carroDir = PARADO;
 8000f18:	2703      	movs	r7, #3
	OS_FLAGS comandoPrev = MOTOR_BOBINA_LIBERANDO;
 8000f1a:	f04f 0802 	mov.w	r8, #2
 8000f1e:	e04d      	b.n	8000fbc <carroTransversalTask+0xcc>
			GPIO_PinState fimCurso_1 = HAL_GPIO_ReadPin(FIM_CURSO_1_GPIO_Port, FIM_CURSO_1_Pin);
 8000f20:	2108      	movs	r1, #8
 8000f22:	4836      	ldr	r0, [pc, #216]	@ (8000ffc <carroTransversalTask+0x10c>)
 8000f24:	f001 fcd8 	bl	80028d8 <HAL_GPIO_ReadPin>
 8000f28:	4604      	mov	r4, r0
			GPIO_PinState fimCurso_2 = HAL_GPIO_ReadPin(FIM_CURSO_2_GPIO_Port, FIM_CURSO_2_Pin);
 8000f2a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f2e:	4834      	ldr	r0, [pc, #208]	@ (8001000 <carroTransversalTask+0x110>)
 8000f30:	f001 fcd2 	bl	80028d8 <HAL_GPIO_ReadPin>
 8000f34:	4605      	mov	r5, r0
			if (carroTransversalTick < CARRO_TRANSVERSAL_DESACELERA) {
 8000f36:	4b2f      	ldr	r3, [pc, #188]	@ (8000ff4 <carroTransversalTask+0x104>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	2b06      	cmp	r3, #6
 8000f3e:	d80e      	bhi.n	8000f5e <carroTransversalTask+0x6e>
				carroTransversalSetDuty(1.0);
 8000f40:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8000f44:	f7ff ff52 	bl	8000dec <carroTransversalSetDuty>
			if ((fimCurso_1 == GPIO_PIN_SET) && (fimCurso_2 == GPIO_PIN_SET)) { /* Ambas fim de cursos acionado -> imposs√≠vel */
 8000f48:	2c01      	cmp	r4, #1
 8000f4a:	d01f      	beq.n	8000f8c <carroTransversalTask+0x9c>
			else if (fimCurso_2 == GPIO_PIN_SET) {
 8000f4c:	2d01      	cmp	r5, #1
 8000f4e:	d026      	beq.n	8000f9e <carroTransversalTask+0xae>
				if (comando != comandoPrev) {
 8000f50:	45b0      	cmp	r8, r6
 8000f52:	d025      	beq.n	8000fa0 <carroTransversalTask+0xb0>
					if (carroDir == ESQUERDA) {
 8000f54:	2f00      	cmp	r7, #0
 8000f56:	d13f      	bne.n	8000fd8 <carroTransversalTask+0xe8>
					comandoPrev = comando;
 8000f58:	46b0      	mov	r8, r6
						carroDir = DIREITA;
 8000f5a:	2701      	movs	r7, #1
 8000f5c:	e020      	b.n	8000fa0 <carroTransversalTask+0xb0>
				carroTransversalSetDuty(1.0 - 0.1*(carroTransversalTick - CARRO_TRANSVERSAL_DESACELERA));
 8000f5e:	4b25      	ldr	r3, [pc, #148]	@ (8000ff4 <carroTransversalTask+0x104>)
 8000f60:	7818      	ldrb	r0, [r3, #0]
 8000f62:	3807      	subs	r0, #7
 8000f64:	f7ff fc52 	bl	800080c <__aeabi_ui2d>
 8000f68:	a31d      	add	r3, pc, #116	@ (adr r3, 8000fe0 <carroTransversalTask+0xf0>)
 8000f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f6e:	f7ff f9e1 	bl	8000334 <__aeabi_dmul>
 8000f72:	4602      	mov	r2, r0
 8000f74:	460b      	mov	r3, r1
 8000f76:	2000      	movs	r0, #0
 8000f78:	4922      	ldr	r1, [pc, #136]	@ (8001004 <carroTransversalTask+0x114>)
 8000f7a:	f7ff fb09 	bl	8000590 <__aeabi_dsub>
 8000f7e:	f7ff fcbf 	bl	8000900 <__aeabi_d2f>
 8000f82:	ee00 0a10 	vmov	s0, r0
 8000f86:	f7ff ff31 	bl	8000dec <carroTransversalSetDuty>
 8000f8a:	e7dd      	b.n	8000f48 <carroTransversalTask+0x58>
			if ((fimCurso_1 == GPIO_PIN_SET) && (fimCurso_2 == GPIO_PIN_SET)) { /* Ambas fim de cursos acionado -> imposs√≠vel */
 8000f8c:	2d01      	cmp	r5, #1
 8000f8e:	d001      	beq.n	8000f94 <carroTransversalTask+0xa4>
				carroDir = DIREITA;
 8000f90:	4627      	mov	r7, r4
 8000f92:	e005      	b.n	8000fa0 <carroTransversalTask+0xb0>
				carroTransversalAndar = false;
 8000f94:	4b18      	ldr	r3, [pc, #96]	@ (8000ff8 <carroTransversalTask+0x108>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	701a      	strb	r2, [r3, #0]
				carroDir = PARADO;
 8000f9a:	2703      	movs	r7, #3
 8000f9c:	e000      	b.n	8000fa0 <carroTransversalTask+0xb0>
				carroDir = ESQUERDA;
 8000f9e:	2700      	movs	r7, #0
			carroTransversalDir(carroDir);
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	f7ff ff4b 	bl	8000e3c <carroTransversalDir>
		while (carroTransversalAndar == true) {
 8000fa6:	4b14      	ldr	r3, [pc, #80]	@ (8000ff8 <carroTransversalTask+0x108>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d1b8      	bne.n	8000f20 <carroTransversalTask+0x30>
		carroTransversalSetDuty(1);
 8000fae:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8000fb2:	f7ff ff1b 	bl	8000dec <carroTransversalSetDuty>
		carroTransversalDir(FREIO);
 8000fb6:	2002      	movs	r0, #2
 8000fb8:	f7ff ff40 	bl	8000e3c <carroTransversalDir>
		comando = OSFlagPend(
 8000fbc:	f10d 030e 	add.w	r3, sp, #14
 8000fc0:	9301      	str	r3, [sp, #4]
 8000fc2:	ab02      	add	r3, sp, #8
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2106      	movs	r1, #6
 8000fce:	480e      	ldr	r0, [pc, #56]	@ (8001008 <carroTransversalTask+0x118>)
 8000fd0:	f003 fa08 	bl	80043e4 <OSFlagPend>
 8000fd4:	4606      	mov	r6, r0
		while (carroTransversalAndar == true) {
 8000fd6:	e7e6      	b.n	8000fa6 <carroTransversalTask+0xb6>
					comandoPrev = comando;
 8000fd8:	46b0      	mov	r8, r6
						carroDir = ESQUERDA;
 8000fda:	2700      	movs	r7, #0
 8000fdc:	e7e0      	b.n	8000fa0 <carroTransversalTask+0xb0>
 8000fde:	bf00      	nop
 8000fe0:	9999999a 	.word	0x9999999a
 8000fe4:	3fb99999 	.word	0x3fb99999
 8000fe8:	20000ee8 	.word	0x20000ee8
 8000fec:	00000000 	.word	0x00000000
 8000ff0:	200004f2 	.word	0x200004f2
 8000ff4:	200004f1 	.word	0x200004f1
 8000ff8:	200004f0 	.word	0x200004f0
 8000ffc:	40020400 	.word	0x40020400
 8001000:	40020000 	.word	0x40020000
 8001004:	3ff00000 	.word	0x3ff00000
 8001008:	20000e7c 	.word	0x20000e7c

0800100c <HAL_GPIO_EXTI_Callback>:
{
 800100c:	b500      	push	{lr}
 800100e:	b083      	sub	sp, #12
	switch (GPIO_Pin) {
 8001010:	f5b0 4f80 	cmp.w	r0, #16384	@ 0x4000
 8001014:	d008      	beq.n	8001028 <HAL_GPIO_EXTI_Callback+0x1c>
 8001016:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800101a:	d023      	beq.n	8001064 <HAL_GPIO_EXTI_Callback+0x58>
 800101c:	2808      	cmp	r0, #8
 800101e:	d040      	beq.n	80010a2 <HAL_GPIO_EXTI_Callback+0x96>
			__NOP();
 8001020:	bf00      	nop
}
 8001022:	b003      	add	sp, #12
 8001024:	f85d fb04 	ldr.w	pc, [sp], #4
			if (HAL_GPIO_ReadPin(OPTO_2_GPIO_Port, OPTO_2_Pin) == OPTO_OFF) {
 8001028:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800102c:	4824      	ldr	r0, [pc, #144]	@ (80010c0 <HAL_GPIO_EXTI_Callback+0xb4>)
 800102e:	f001 fc53 	bl	80028d8 <HAL_GPIO_ReadPin>
 8001032:	2801      	cmp	r0, #1
 8001034:	d1f5      	bne.n	8001022 <HAL_GPIO_EXTI_Callback+0x16>
				bobinaTick++;
 8001036:	4a23      	ldr	r2, [pc, #140]	@ (80010c4 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001038:	7813      	ldrb	r3, [r2, #0]
 800103a:	b25b      	sxtb	r3, r3
 800103c:	3301      	adds	r3, #1
 800103e:	b25b      	sxtb	r3, r3
 8001040:	7013      	strb	r3, [r2, #0]
				if (bobinaTick > BOBINA_TICK_VOLTA) {
 8001042:	7813      	ldrb	r3, [r2, #0]
 8001044:	b25b      	sxtb	r3, r3
 8001046:	2b08      	cmp	r3, #8
 8001048:	ddeb      	ble.n	8001022 <HAL_GPIO_EXTI_Callback+0x16>
					bobinaTick = 0;
 800104a:	2200      	movs	r2, #0
 800104c:	4b1d      	ldr	r3, [pc, #116]	@ (80010c4 <HAL_GPIO_EXTI_Callback+0xb8>)
 800104e:	701a      	strb	r2, [r3, #0]
					carroTransversalAndar = true;
 8001050:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001052:	2101      	movs	r1, #1
 8001054:	7019      	strb	r1, [r3, #0]
					OSFlagPost(
 8001056:	f10d 0306 	add.w	r3, sp, #6
 800105a:	2102      	movs	r1, #2
 800105c:	481b      	ldr	r0, [pc, #108]	@ (80010cc <HAL_GPIO_EXTI_Callback+0xc0>)
 800105e:	f003 fbc7 	bl	80047f0 <OSFlagPost>
 8001062:	e7de      	b.n	8001022 <HAL_GPIO_EXTI_Callback+0x16>
			if (HAL_GPIO_ReadPin(OPTO_1_GPIO_Port, OPTO_1_Pin) == OPTO_OFF) {
 8001064:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001068:	4815      	ldr	r0, [pc, #84]	@ (80010c0 <HAL_GPIO_EXTI_Callback+0xb4>)
 800106a:	f001 fc35 	bl	80028d8 <HAL_GPIO_ReadPin>
 800106e:	2801      	cmp	r0, #1
 8001070:	d1d7      	bne.n	8001022 <HAL_GPIO_EXTI_Callback+0x16>
				bobinaTick--;
 8001072:	4a14      	ldr	r2, [pc, #80]	@ (80010c4 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001074:	7813      	ldrb	r3, [r2, #0]
 8001076:	b25b      	sxtb	r3, r3
 8001078:	3b01      	subs	r3, #1
 800107a:	b25b      	sxtb	r3, r3
 800107c:	7013      	strb	r3, [r2, #0]
				if (bobinaTick < -1*BOBINA_TICK_VOLTA) {
 800107e:	7813      	ldrb	r3, [r2, #0]
 8001080:	b25b      	sxtb	r3, r3
 8001082:	f113 0f08 	cmn.w	r3, #8
 8001086:	dacc      	bge.n	8001022 <HAL_GPIO_EXTI_Callback+0x16>
					bobinaTick = 0;
 8001088:	2200      	movs	r2, #0
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <HAL_GPIO_EXTI_Callback+0xb8>)
 800108c:	701a      	strb	r2, [r3, #0]
					carroTransversalAndar = true;
 800108e:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001090:	2101      	movs	r1, #1
 8001092:	7019      	strb	r1, [r3, #0]
					OSFlagPost(
 8001094:	f10d 0306 	add.w	r3, sp, #6
 8001098:	2104      	movs	r1, #4
 800109a:	480c      	ldr	r0, [pc, #48]	@ (80010cc <HAL_GPIO_EXTI_Callback+0xc0>)
 800109c:	f003 fba8 	bl	80047f0 <OSFlagPost>
 80010a0:	e7bf      	b.n	8001022 <HAL_GPIO_EXTI_Callback+0x16>
			carroTransversalTick++;
 80010a2:	4a0b      	ldr	r2, [pc, #44]	@ (80010d0 <HAL_GPIO_EXTI_Callback+0xc4>)
 80010a4:	7813      	ldrb	r3, [r2, #0]
 80010a6:	3301      	adds	r3, #1
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	7013      	strb	r3, [r2, #0]
			if (carroTransversalTick > CARRO_TRANSVERSAL_TICK_VOLTA) {
 80010ac:	7813      	ldrb	r3, [r2, #0]
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	2b0a      	cmp	r3, #10
 80010b2:	d9b6      	bls.n	8001022 <HAL_GPIO_EXTI_Callback+0x16>
				carroTransversalTick = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	7013      	strb	r3, [r2, #0]
				carroTransversalAndar = false;
 80010b8:	4a03      	ldr	r2, [pc, #12]	@ (80010c8 <HAL_GPIO_EXTI_Callback+0xbc>)
 80010ba:	7013      	strb	r3, [r2, #0]
 80010bc:	e7b1      	b.n	8001022 <HAL_GPIO_EXTI_Callback+0x16>
 80010be:	bf00      	nop
 80010c0:	40020c00 	.word	0x40020c00
 80010c4:	200004f2 	.word	0x200004f2
 80010c8:	200004f0 	.word	0x200004f0
 80010cc:	20000e7c 	.word	0x20000e7c
 80010d0:	200004f1 	.word	0x200004f1

080010d4 <carroTransversalCreateTask>:
{
 80010d4:	b500      	push	{lr}
 80010d6:	b08d      	sub	sp, #52	@ 0x34
	OSTaskCreate(
 80010d8:	f10d 032e 	add.w	r3, sp, #46	@ 0x2e
 80010dc:	9308      	str	r3, [sp, #32]
 80010de:	2303      	movs	r3, #3
 80010e0:	9307      	str	r3, [sp, #28]
 80010e2:	2300      	movs	r3, #0
 80010e4:	9306      	str	r3, [sp, #24]
 80010e6:	9305      	str	r3, [sp, #20]
 80010e8:	9304      	str	r3, [sp, #16]
 80010ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010ee:	9203      	str	r2, [sp, #12]
 80010f0:	9302      	str	r3, [sp, #8]
 80010f2:	4a09      	ldr	r2, [pc, #36]	@ (8001118 <carroTransversalCreateTask+0x44>)
 80010f4:	9201      	str	r2, [sp, #4]
 80010f6:	2204      	movs	r2, #4
 80010f8:	9200      	str	r2, [sp, #0]
 80010fa:	4a08      	ldr	r2, [pc, #32]	@ (800111c <carroTransversalCreateTask+0x48>)
 80010fc:	4908      	ldr	r1, [pc, #32]	@ (8001120 <carroTransversalCreateTask+0x4c>)
 80010fe:	4809      	ldr	r0, [pc, #36]	@ (8001124 <carroTransversalCreateTask+0x50>)
 8001100:	f004 f888 	bl	8005214 <OSTaskCreate>
	if (err != OS_ERR_NONE) {
 8001104:	f8bd 302e 	ldrh.w	r3, [sp, #46]	@ 0x2e
 8001108:	b913      	cbnz	r3, 8001110 <carroTransversalCreateTask+0x3c>
}
 800110a:	b00d      	add	sp, #52	@ 0x34
 800110c:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 8001110:	f000 f838 	bl	8001184 <Error_Handler>
}
 8001114:	e7f9      	b.n	800110a <carroTransversalCreateTask+0x36>
 8001116:	bf00      	nop
 8001118:	200004f4 	.word	0x200004f4
 800111c:	08000ef1 	.word	0x08000ef1
 8001120:	08005eac 	.word	0x08005eac
 8001124:	200008f4 	.word	0x200008f4

08001128 <programStartTask>:
	return (0);
}

/* Task ----------------------------------------------------------------------*/
static void programStartTask(void *p_arg)
{
 8001128:	b500      	push	{lr}
 800112a:	b085      	sub	sp, #20
	OS_ERR err;
	(void)p_arg;

	/* Inicializa todos os perif√©ricos configurados */
	MX_GPIO_Init();
 800112c:	f000 fa10 	bl	8001550 <MX_GPIO_Init>
	MX_DMA_Init();
 8001130:	f000 f9ea 	bl	8001508 <MX_DMA_Init>
	MX_ADC2_Init();
 8001134:	f000 f8da 	bl	80012ec <MX_ADC2_Init>
	MX_DAC_Init();
 8001138:	f000 f912 	bl	8001360 <MX_DAC_Init>
	MX_TIM1_Init();
 800113c:	f000 f93a 	bl	80013b4 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001140:	f000 f9aa 	bl	8001498 <MX_TIM2_Init>

	/* Habilita as sa√≠das digitais */
	HAL_GPIO_WritePin(ENAOUT03_GPIO_Port, ENAOUT03_Pin | ENAOUT04_Pin, GPIO_PIN_SET);
 8001144:	2201      	movs	r2, #1
 8001146:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 800114a:	480c      	ldr	r0, [pc, #48]	@ (800117c <programStartTask+0x54>)
 800114c:	f001 fbcb 	bl	80028e6 <HAL_GPIO_WritePin>

	/* Cria a tarefa de controle do motor do carro transversal */
	carroTransversalCreateTask();
 8001150:	f7ff ffc0 	bl	80010d4 <carroTransversalCreateTask>

	/* Cria a tarefa de controle do motor da bobina */
	motorBobinaCreateTask();
 8001154:	f7ff fe22 	bl	8000d9c <motorBobinaCreateTask>

	/* Infinite loop */
	while (DEF_TRUE) {
		HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8001158:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800115c:	4808      	ldr	r0, [pc, #32]	@ (8001180 <programStartTask+0x58>)
 800115e:	f001 fbc8 	bl	80028f2 <HAL_GPIO_TogglePin>
		OSTimeDlyHMSM(0, 0, 1, 0, OS_OPT_TIME_HMSM_NON_STRICT + OS_OPT_TIME_DLY, &err);
 8001162:	f10d 030e 	add.w	r3, sp, #14
 8001166:	9301      	str	r3, [sp, #4]
 8001168:	2310      	movs	r3, #16
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	2300      	movs	r3, #0
 800116e:	2201      	movs	r2, #1
 8001170:	4619      	mov	r1, r3
 8001172:	4618      	mov	r0, r3
 8001174:	f004 fbb0 	bl	80058d8 <OSTimeDlyHMSM>
	while (DEF_TRUE) {
 8001178:	e7ee      	b.n	8001158 <programStartTask+0x30>
 800117a:	bf00      	nop
 800117c:	40021000 	.word	0x40021000
 8001180:	40021400 	.word	0x40021400

08001184 <Error_Handler>:
	}
}

/* Error ---------------------------------------------------------------------*/
void Error_Handler(void)
{
 8001184:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001186:	b672      	cpsid	i
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();

	HAL_GPIO_WritePin(LED_ERRO_GPIO_Port, LED_ERRO_Pin, LED_ON);
 8001188:	2200      	movs	r2, #0
 800118a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800118e:	4802      	ldr	r0, [pc, #8]	@ (8001198 <Error_Handler+0x14>)
 8001190:	f001 fba9 	bl	80028e6 <HAL_GPIO_WritePin>

	while (1) {
 8001194:	e7fe      	b.n	8001194 <Error_Handler+0x10>
 8001196:	bf00      	nop
 8001198:	40021400 	.word	0x40021400

0800119c <main>:
{
 800119c:	b500      	push	{lr}
 800119e:	b08d      	sub	sp, #52	@ 0x34
	HAL_Init();
 80011a0:	f000 fc60 	bl	8001a64 <HAL_Init>
	SystemClock_Config();
 80011a4:	f000 f84a 	bl	800123c <SystemClock_Config>
	CPU_Init();
 80011a8:	f002 fb2c 	bl	8003804 <CPU_Init>
	OSInit(&err);
 80011ac:	f10d 002e 	add.w	r0, sp, #46	@ 0x2e
 80011b0:	f002 fdbc 	bl	8003d2c <OSInit>
	if (err != OS_ERR_NONE) {
 80011b4:	f8bd 302e 	ldrh.w	r3, [sp, #46]	@ 0x2e
 80011b8:	b10b      	cbz	r3, 80011be <main+0x22>
		Error_Handler();
 80011ba:	f7ff ffe3 	bl	8001184 <Error_Handler>
	OSFlagCreate(
 80011be:	f10d 032e 	add.w	r3, sp, #46	@ 0x2e
 80011c2:	2200      	movs	r2, #0
 80011c4:	4917      	ldr	r1, [pc, #92]	@ (8001224 <main+0x88>)
 80011c6:	4818      	ldr	r0, [pc, #96]	@ (8001228 <main+0x8c>)
 80011c8:	f003 fab6 	bl	8004738 <OSFlagCreate>
	if (err != OS_ERR_NONE) {
 80011cc:	f8bd 302e 	ldrh.w	r3, [sp, #46]	@ 0x2e
 80011d0:	b10b      	cbz	r3, 80011d6 <main+0x3a>
		Error_Handler();
 80011d2:	f7ff ffd7 	bl	8001184 <Error_Handler>
        (CPU_STK_SIZE  )programStartTaskStk[PROGRAM_START_TASK_STK_SIZE / 10u],
 80011d6:	4a15      	ldr	r2, [pc, #84]	@ (800122c <main+0x90>)
 80011d8:	6e51      	ldr	r1, [r2, #100]	@ 0x64
    OSTaskCreate(
 80011da:	f10d 032e 	add.w	r3, sp, #46	@ 0x2e
 80011de:	9308      	str	r3, [sp, #32]
 80011e0:	2303      	movs	r3, #3
 80011e2:	9307      	str	r3, [sp, #28]
 80011e4:	2300      	movs	r3, #0
 80011e6:	9306      	str	r3, [sp, #24]
 80011e8:	9305      	str	r3, [sp, #20]
 80011ea:	9304      	str	r3, [sp, #16]
 80011ec:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80011f0:	9003      	str	r0, [sp, #12]
 80011f2:	9102      	str	r1, [sp, #8]
 80011f4:	9201      	str	r2, [sp, #4]
 80011f6:	2205      	movs	r2, #5
 80011f8:	9200      	str	r2, [sp, #0]
 80011fa:	4a0d      	ldr	r2, [pc, #52]	@ (8001230 <main+0x94>)
 80011fc:	490d      	ldr	r1, [pc, #52]	@ (8001234 <main+0x98>)
 80011fe:	480e      	ldr	r0, [pc, #56]	@ (8001238 <main+0x9c>)
 8001200:	f004 f808 	bl	8005214 <OSTaskCreate>
	if (err != OS_ERR_NONE) {
 8001204:	f8bd 302e 	ldrh.w	r3, [sp, #46]	@ 0x2e
 8001208:	b10b      	cbz	r3, 800120e <main+0x72>
		Error_Handler();
 800120a:	f7ff ffbb 	bl	8001184 <Error_Handler>
    OSStart(&err);
 800120e:	f10d 002e 	add.w	r0, sp, #46	@ 0x2e
 8001212:	f002 fc7b 	bl	8003b0c <OSStart>
	if (err != OS_ERR_NONE) {
 8001216:	f8bd 302e 	ldrh.w	r3, [sp, #46]	@ 0x2e
 800121a:	b903      	cbnz	r3, 800121e <main+0x82>
	while (DEF_TRUE) {
 800121c:	e7fe      	b.n	800121c <main+0x80>
		Error_Handler();
 800121e:	f7ff ffb1 	bl	8001184 <Error_Handler>
 8001222:	bf00      	nop
 8001224:	08005ee0 	.word	0x08005ee0
 8001228:	20000e7c 	.word	0x20000e7c
 800122c:	200009b8 	.word	0x200009b8
 8001230:	08001129 	.word	0x08001129
 8001234:	08005ef0 	.word	0x08005ef0
 8001238:	20000db8 	.word	0x20000db8

0800123c <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 800123c:	b500      	push	{lr}
 800123e:	b095      	sub	sp, #84	@ 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001240:	2230      	movs	r2, #48	@ 0x30
 8001242:	2100      	movs	r1, #0
 8001244:	a808      	add	r0, sp, #32
 8001246:	f004 fde5 	bl	8005e14 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800124a:	2300      	movs	r3, #0
 800124c:	9303      	str	r3, [sp, #12]
 800124e:	9304      	str	r3, [sp, #16]
 8001250:	9305      	str	r3, [sp, #20]
 8001252:	9306      	str	r3, [sp, #24]
 8001254:	9307      	str	r3, [sp, #28]

	/* Configure the main internal regulator output voltage */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001256:	9301      	str	r3, [sp, #4]
 8001258:	4a22      	ldr	r2, [pc, #136]	@ (80012e4 <SystemClock_Config+0xa8>)
 800125a:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800125c:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8001260:	6411      	str	r1, [r2, #64]	@ 0x40
 8001262:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001264:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8001268:	9201      	str	r2, [sp, #4]
 800126a:	9a01      	ldr	r2, [sp, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800126c:	9302      	str	r3, [sp, #8]
 800126e:	4b1e      	ldr	r3, [pc, #120]	@ (80012e8 <SystemClock_Config+0xac>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800127e:	9302      	str	r3, [sp, #8]
 8001280:	9b02      	ldr	r3, [sp, #8]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001282:	2301      	movs	r3, #1
 8001284:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001286:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800128a:	9309      	str	r3, [sp, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800128c:	2302      	movs	r3, #2
 800128e:	930e      	str	r3, [sp, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001290:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001294:	920f      	str	r2, [sp, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 15;
 8001296:	220f      	movs	r2, #15
 8001298:	9210      	str	r2, [sp, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 192;
 800129a:	22c0      	movs	r2, #192	@ 0xc0
 800129c:	9211      	str	r2, [sp, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800129e:	9312      	str	r3, [sp, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80012a0:	2304      	movs	r3, #4
 80012a2:	9313      	str	r3, [sp, #76]	@ 0x4c

	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80012a4:	a808      	add	r0, sp, #32
 80012a6:	f001 fb3b 	bl	8002920 <HAL_RCC_OscConfig>
 80012aa:	b9a8      	cbnz	r0, 80012d8 <SystemClock_Config+0x9c>
		Error_Handler();
	}

	/* Initializes the CPU, AHB and APB buses clocks */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ac:	230f      	movs	r3, #15
 80012ae:	9303      	str	r3, [sp, #12]
								 |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012b0:	2302      	movs	r3, #2
 80012b2:	9304      	str	r3, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012b4:	2300      	movs	r3, #0
 80012b6:	9305      	str	r3, [sp, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012b8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012bc:	9306      	str	r3, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012c2:	9307      	str	r3, [sp, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80012c4:	2105      	movs	r1, #5
 80012c6:	a803      	add	r0, sp, #12
 80012c8:	f001 fd80 	bl	8002dcc <HAL_RCC_ClockConfig>
 80012cc:	b938      	cbnz	r0, 80012de <SystemClock_Config+0xa2>
		Error_Handler();
	}

	/* Enables the Clock Security System */
	HAL_RCC_EnableCSS();
 80012ce:	f001 fd23 	bl	8002d18 <HAL_RCC_EnableCSS>
}
 80012d2:	b015      	add	sp, #84	@ 0x54
 80012d4:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 80012d8:	f7ff ff54 	bl	8001184 <Error_Handler>
 80012dc:	e7e6      	b.n	80012ac <SystemClock_Config+0x70>
		Error_Handler();
 80012de:	f7ff ff51 	bl	8001184 <Error_Handler>
 80012e2:	e7f4      	b.n	80012ce <SystemClock_Config+0x92>
 80012e4:	40023800 	.word	0x40023800
 80012e8:	40007000 	.word	0x40007000

080012ec <MX_ADC2_Init>:

void MX_ADC2_Init(void)
{
 80012ec:	b500      	push	{lr}
 80012ee:	b085      	sub	sp, #20
	ADC_ChannelConfTypeDef sConfig = {0};
 80012f0:	2300      	movs	r3, #0
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	9301      	str	r3, [sp, #4]
 80012f6:	9302      	str	r3, [sp, #8]
 80012f8:	9303      	str	r3, [sp, #12]

	/* Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) */
	hadc2.Instance = ADC2;
 80012fa:	4817      	ldr	r0, [pc, #92]	@ (8001358 <MX_ADC2_Init+0x6c>)
 80012fc:	4a17      	ldr	r2, [pc, #92]	@ (800135c <MX_ADC2_Init+0x70>)
 80012fe:	6002      	str	r2, [r0, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001300:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001304:	6042      	str	r2, [r0, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001306:	6083      	str	r3, [r0, #8]
	hadc2.Init.ScanConvMode = ENABLE;
 8001308:	2201      	movs	r2, #1
 800130a:	6102      	str	r2, [r0, #16]
	hadc2.Init.ContinuousConvMode = DISABLE;
 800130c:	7603      	strb	r3, [r0, #24]
	hadc2.Init.DiscontinuousConvMode = ENABLE;
 800130e:	f880 2020 	strb.w	r2, [r0, #32]
	hadc2.Init.NbrOfDiscConversion = 1;
 8001312:	6242      	str	r2, [r0, #36]	@ 0x24
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001314:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8001318:	62c1      	str	r1, [r0, #44]	@ 0x2c
	hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800131a:	f04f 61c0 	mov.w	r1, #100663296	@ 0x6000000
 800131e:	6281      	str	r1, [r0, #40]	@ 0x28
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001320:	60c3      	str	r3, [r0, #12]
	hadc2.Init.NbrOfConversion = 1;
 8001322:	61c2      	str	r2, [r0, #28]
	hadc2.Init.DMAContinuousRequests = ENABLE;
 8001324:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001328:	6143      	str	r3, [r0, #20]

	if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 800132a:	f000 fc55 	bl	8001bd8 <HAL_ADC_Init>
 800132e:	b960      	cbnz	r0, 800134a <MX_ADC2_Init+0x5e>
		Error_Handler();
	}

	/* Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. */
	sConfig.Channel = ADC_CHANNEL_6;
 8001330:	2306      	movs	r3, #6
 8001332:	9300      	str	r3, [sp, #0]
	sConfig.Rank = 1;
 8001334:	2201      	movs	r2, #1
 8001336:	9201      	str	r2, [sp, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001338:	9302      	str	r3, [sp, #8]

	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 800133a:	4669      	mov	r1, sp
 800133c:	4806      	ldr	r0, [pc, #24]	@ (8001358 <MX_ADC2_Init+0x6c>)
 800133e:	f000 fd91 	bl	8001e64 <HAL_ADC_ConfigChannel>
 8001342:	b928      	cbnz	r0, 8001350 <MX_ADC2_Init+0x64>
	sConfig.Rank = 2;

	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
		Error_Handler();
	}*/
}
 8001344:	b005      	add	sp, #20
 8001346:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 800134a:	f7ff ff1b 	bl	8001184 <Error_Handler>
 800134e:	e7ef      	b.n	8001330 <MX_ADC2_Init+0x44>
		Error_Handler();
 8001350:	f7ff ff18 	bl	8001184 <Error_Handler>
}
 8001354:	e7f6      	b.n	8001344 <MX_ADC2_Init+0x58>
 8001356:	bf00      	nop
 8001358:	20001064 	.word	0x20001064
 800135c:	40012100 	.word	0x40012100

08001360 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
void MX_DAC_Init(void)
{
 8001360:	b500      	push	{lr}
 8001362:	b083      	sub	sp, #12
	DAC_ChannelConfTypeDef sConfig = {0};
 8001364:	2300      	movs	r3, #0
 8001366:	9300      	str	r3, [sp, #0]
 8001368:	9301      	str	r3, [sp, #4]

	/** DAC Initialization */
	hdac.Instance = DAC;
 800136a:	4810      	ldr	r0, [pc, #64]	@ (80013ac <MX_DAC_Init+0x4c>)
 800136c:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <MX_DAC_Init+0x50>)
 800136e:	6003      	str	r3, [r0, #0]

	if (HAL_DAC_Init(&hdac) != HAL_OK) {
 8001370:	f000 febe 	bl	80020f0 <HAL_DAC_Init>
 8001374:	b988      	cbnz	r0, 800139a <MX_DAC_Init+0x3a>
		Error_Handler();
	}

	/** DAC channel OUT1 config */
	sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001376:	2324      	movs	r3, #36	@ 0x24
 8001378:	9300      	str	r3, [sp, #0]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800137a:	2200      	movs	r2, #0
 800137c:	9201      	str	r2, [sp, #4]

	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 800137e:	4669      	mov	r1, sp
 8001380:	480a      	ldr	r0, [pc, #40]	@ (80013ac <MX_DAC_Init+0x4c>)
 8001382:	f000 ff5b 	bl	800223c <HAL_DAC_ConfigChannel>
 8001386:	b958      	cbnz	r0, 80013a0 <MX_DAC_Init+0x40>
		Error_Handler();
	}

	/** DAC channel OUT2 config */
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK) {
 8001388:	2210      	movs	r2, #16
 800138a:	4669      	mov	r1, sp
 800138c:	4807      	ldr	r0, [pc, #28]	@ (80013ac <MX_DAC_Init+0x4c>)
 800138e:	f000 ff55 	bl	800223c <HAL_DAC_ConfigChannel>
 8001392:	b940      	cbnz	r0, 80013a6 <MX_DAC_Init+0x46>
		Error_Handler();
	}
}
 8001394:	b003      	add	sp, #12
 8001396:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 800139a:	f7ff fef3 	bl	8001184 <Error_Handler>
 800139e:	e7ea      	b.n	8001376 <MX_DAC_Init+0x16>
		Error_Handler();
 80013a0:	f7ff fef0 	bl	8001184 <Error_Handler>
 80013a4:	e7f0      	b.n	8001388 <MX_DAC_Init+0x28>
		Error_Handler();
 80013a6:	f7ff feed 	bl	8001184 <Error_Handler>
}
 80013aa:	e7f3      	b.n	8001394 <MX_DAC_Init+0x34>
 80013ac:	20000ff0 	.word	0x20000ff0
 80013b0:	40007400 	.word	0x40007400

080013b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM1_Init(void)
{
 80013b4:	b510      	push	{r4, lr}
 80013b6:	b096      	sub	sp, #88	@ 0x58
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b8:	2400      	movs	r4, #0
 80013ba:	9412      	str	r4, [sp, #72]	@ 0x48
 80013bc:	9413      	str	r4, [sp, #76]	@ 0x4c
 80013be:	9414      	str	r4, [sp, #80]	@ 0x50
 80013c0:	9415      	str	r4, [sp, #84]	@ 0x54
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c2:	9410      	str	r4, [sp, #64]	@ 0x40
 80013c4:	9411      	str	r4, [sp, #68]	@ 0x44
	TIM_OC_InitTypeDef sConfigOC = {0};
 80013c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80013c8:	940a      	str	r4, [sp, #40]	@ 0x28
 80013ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80013cc:	940c      	str	r4, [sp, #48]	@ 0x30
 80013ce:	940d      	str	r4, [sp, #52]	@ 0x34
 80013d0:	940e      	str	r4, [sp, #56]	@ 0x38
 80013d2:	940f      	str	r4, [sp, #60]	@ 0x3c
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013d4:	2220      	movs	r2, #32
 80013d6:	4621      	mov	r1, r4
 80013d8:	a801      	add	r0, sp, #4
 80013da:	f004 fd1b 	bl	8005e14 <memset>

	htim1.Instance = TIM1;
 80013de:	482c      	ldr	r0, [pc, #176]	@ (8001490 <MX_TIM1_Init+0xdc>)
 80013e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001494 <MX_TIM1_Init+0xe0>)
 80013e2:	6003      	str	r3, [r0, #0]
	htim1.Init.Prescaler = 80-1;
 80013e4:	234f      	movs	r3, #79	@ 0x4f
 80013e6:	6043      	str	r3, [r0, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e8:	6084      	str	r4, [r0, #8]
	htim1.Init.Period = 100-1;
 80013ea:	2363      	movs	r3, #99	@ 0x63
 80013ec:	60c3      	str	r3, [r0, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ee:	6104      	str	r4, [r0, #16]
	htim1.Init.RepetitionCounter = 0;
 80013f0:	6144      	str	r4, [r0, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f2:	6184      	str	r4, [r0, #24]

	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80013f4:	f001 ff20 	bl	8003238 <HAL_TIM_Base_Init>
 80013f8:	2800      	cmp	r0, #0
 80013fa:	d137      	bne.n	800146c <MX_TIM1_Init+0xb8>
		Error_Handler();
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001400:	9312      	str	r3, [sp, #72]	@ 0x48

	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001402:	a912      	add	r1, sp, #72	@ 0x48
 8001404:	4822      	ldr	r0, [pc, #136]	@ (8001490 <MX_TIM1_Init+0xdc>)
 8001406:	f002 f822 	bl	800344e <HAL_TIM_ConfigClockSource>
 800140a:	2800      	cmp	r0, #0
 800140c:	d131      	bne.n	8001472 <MX_TIM1_Init+0xbe>
		Error_Handler();
	}

	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 800140e:	4820      	ldr	r0, [pc, #128]	@ (8001490 <MX_TIM1_Init+0xdc>)
 8001410:	f001 ff3e 	bl	8003290 <HAL_TIM_PWM_Init>
 8001414:	2800      	cmp	r0, #0
 8001416:	d12f      	bne.n	8001478 <MX_TIM1_Init+0xc4>
		Error_Handler();
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001418:	2300      	movs	r3, #0
 800141a:	9310      	str	r3, [sp, #64]	@ 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800141c:	9311      	str	r3, [sp, #68]	@ 0x44

	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 800141e:	a910      	add	r1, sp, #64	@ 0x40
 8001420:	481b      	ldr	r0, [pc, #108]	@ (8001490 <MX_TIM1_Init+0xdc>)
 8001422:	f002 f925 	bl	8003670 <HAL_TIMEx_MasterConfigSynchronization>
 8001426:	bb50      	cbnz	r0, 800147e <MX_TIM1_Init+0xca>
		Error_Handler();
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001428:	2360      	movs	r3, #96	@ 0x60
 800142a:	9309      	str	r3, [sp, #36]	@ 0x24
	sConfigOC.Pulse = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	930a      	str	r3, [sp, #40]	@ 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001430:	930b      	str	r3, [sp, #44]	@ 0x2c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001432:	930d      	str	r3, [sp, #52]	@ 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001434:	930e      	str	r3, [sp, #56]	@ 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001436:	930f      	str	r3, [sp, #60]	@ 0x3c

	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 8001438:	220c      	movs	r2, #12
 800143a:	a909      	add	r1, sp, #36	@ 0x24
 800143c:	4814      	ldr	r0, [pc, #80]	@ (8001490 <MX_TIM1_Init+0xdc>)
 800143e:	f001 ff8b 	bl	8003358 <HAL_TIM_PWM_ConfigChannel>
 8001442:	b9f8      	cbnz	r0, 8001484 <MX_TIM1_Init+0xd0>
		Error_Handler();
	}

	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001444:	2300      	movs	r3, #0
 8001446:	9301      	str	r3, [sp, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001448:	9302      	str	r3, [sp, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800144a:	9303      	str	r3, [sp, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 800144c:	9304      	str	r3, [sp, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800144e:	9305      	str	r3, [sp, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001450:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001454:	9206      	str	r2, [sp, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001456:	9308      	str	r3, [sp, #32]

	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK) {
 8001458:	a901      	add	r1, sp, #4
 800145a:	480d      	ldr	r0, [pc, #52]	@ (8001490 <MX_TIM1_Init+0xdc>)
 800145c:	f002 f94e 	bl	80036fc <HAL_TIMEx_ConfigBreakDeadTime>
 8001460:	b998      	cbnz	r0, 800148a <MX_TIM1_Init+0xd6>
		Error_Handler();
	}

	HAL_TIM_MspPostInit(&htim1);
 8001462:	480b      	ldr	r0, [pc, #44]	@ (8001490 <MX_TIM1_Init+0xdc>)
 8001464:	f000 fa88 	bl	8001978 <HAL_TIM_MspPostInit>
}
 8001468:	b016      	add	sp, #88	@ 0x58
 800146a:	bd10      	pop	{r4, pc}
		Error_Handler();
 800146c:	f7ff fe8a 	bl	8001184 <Error_Handler>
 8001470:	e7c4      	b.n	80013fc <MX_TIM1_Init+0x48>
		Error_Handler();
 8001472:	f7ff fe87 	bl	8001184 <Error_Handler>
 8001476:	e7ca      	b.n	800140e <MX_TIM1_Init+0x5a>
		Error_Handler();
 8001478:	f7ff fe84 	bl	8001184 <Error_Handler>
 800147c:	e7cc      	b.n	8001418 <MX_TIM1_Init+0x64>
		Error_Handler();
 800147e:	f7ff fe81 	bl	8001184 <Error_Handler>
 8001482:	e7d1      	b.n	8001428 <MX_TIM1_Init+0x74>
		Error_Handler();
 8001484:	f7ff fe7e 	bl	8001184 <Error_Handler>
 8001488:	e7dc      	b.n	8001444 <MX_TIM1_Init+0x90>
		Error_Handler();
 800148a:	f7ff fe7b 	bl	8001184 <Error_Handler>
 800148e:	e7e8      	b.n	8001462 <MX_TIM1_Init+0xae>
 8001490:	20000ee8 	.word	0x20000ee8
 8001494:	40010000 	.word	0x40010000

08001498 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM2_Init(void)
{
 8001498:	b500      	push	{lr}
 800149a:	b087      	sub	sp, #28
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149c:	2300      	movs	r3, #0
 800149e:	9302      	str	r3, [sp, #8]
 80014a0:	9303      	str	r3, [sp, #12]
 80014a2:	9304      	str	r3, [sp, #16]
 80014a4:	9305      	str	r3, [sp, #20]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	9301      	str	r3, [sp, #4]

	htim2.Instance = TIM2;
 80014aa:	4816      	ldr	r0, [pc, #88]	@ (8001504 <MX_TIM2_Init+0x6c>)
 80014ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014b0:	6002      	str	r2, [r0, #0]
	htim2.Init.Prescaler = 100-1;
 80014b2:	2263      	movs	r2, #99	@ 0x63
 80014b4:	6042      	str	r2, [r0, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b6:	6083      	str	r3, [r0, #8]
	htim2.Init.Period = 250-1;
 80014b8:	22f9      	movs	r2, #249	@ 0xf9
 80014ba:	60c2      	str	r2, [r0, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014bc:	6103      	str	r3, [r0, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014be:	2380      	movs	r3, #128	@ 0x80
 80014c0:	6183      	str	r3, [r0, #24]

	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80014c2:	f001 feb9 	bl	8003238 <HAL_TIM_Base_Init>
 80014c6:	b998      	cbnz	r0, 80014f0 <MX_TIM2_Init+0x58>
		Error_Handler();
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014cc:	9302      	str	r3, [sp, #8]

	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80014ce:	a902      	add	r1, sp, #8
 80014d0:	480c      	ldr	r0, [pc, #48]	@ (8001504 <MX_TIM2_Init+0x6c>)
 80014d2:	f001 ffbc 	bl	800344e <HAL_TIM_ConfigClockSource>
 80014d6:	b970      	cbnz	r0, 80014f6 <MX_TIM2_Init+0x5e>
		Error_Handler();
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80014d8:	2320      	movs	r3, #32
 80014da:	9300      	str	r3, [sp, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014dc:	2300      	movs	r3, #0
 80014de:	9301      	str	r3, [sp, #4]

	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 80014e0:	4669      	mov	r1, sp
 80014e2:	4808      	ldr	r0, [pc, #32]	@ (8001504 <MX_TIM2_Init+0x6c>)
 80014e4:	f002 f8c4 	bl	8003670 <HAL_TIMEx_MasterConfigSynchronization>
 80014e8:	b940      	cbnz	r0, 80014fc <MX_TIM2_Init+0x64>
		Error_Handler();
	}
}
 80014ea:	b007      	add	sp, #28
 80014ec:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 80014f0:	f7ff fe48 	bl	8001184 <Error_Handler>
 80014f4:	e7e8      	b.n	80014c8 <MX_TIM2_Init+0x30>
		Error_Handler();
 80014f6:	f7ff fe45 	bl	8001184 <Error_Handler>
 80014fa:	e7ed      	b.n	80014d8 <MX_TIM2_Init+0x40>
		Error_Handler();
 80014fc:	f7ff fe42 	bl	8001184 <Error_Handler>
}
 8001500:	e7f3      	b.n	80014ea <MX_TIM2_Init+0x52>
 8001502:	bf00      	nop
 8001504:	20000ea0 	.word	0x20000ea0

08001508 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001508:	b500      	push	{lr}
 800150a:	b083      	sub	sp, #12
	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800150c:	2100      	movs	r1, #0
 800150e:	9100      	str	r1, [sp, #0]
 8001510:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <MX_DMA_Init+0x44>)
 8001512:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001514:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001518:	631a      	str	r2, [r3, #48]	@ 0x30
 800151a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800151c:	f402 0280 	and.w	r2, r2, #4194304	@ 0x400000
 8001520:	9200      	str	r2, [sp, #0]
 8001522:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001524:	9101      	str	r1, [sp, #4]
 8001526:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001528:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 800152c:	631a      	str	r2, [r3, #48]	@ 0x30
 800152e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001530:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001534:	9301      	str	r3, [sp, #4]
 8001536:	9b01      	ldr	r3, [sp, #4]

	/* DMA interrupt init */
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001538:	460a      	mov	r2, r1
 800153a:	203a      	movs	r0, #58	@ 0x3a
 800153c:	f000 fdb0 	bl	80020a0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001540:	203a      	movs	r0, #58	@ 0x3a
 8001542:	f000 fdbd 	bl	80020c0 <HAL_NVIC_EnableIRQ>
}
 8001546:	b003      	add	sp, #12
 8001548:	f85d fb04 	ldr.w	pc, [sp], #4
 800154c:	40023800 	.word	0x40023800

08001550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8001550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001554:	b08e      	sub	sp, #56	@ 0x38
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001556:	2400      	movs	r4, #0
 8001558:	9409      	str	r4, [sp, #36]	@ 0x24
 800155a:	940a      	str	r4, [sp, #40]	@ 0x28
 800155c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800155e:	940c      	str	r4, [sp, #48]	@ 0x30
 8001560:	940d      	str	r4, [sp, #52]	@ 0x34

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001562:	9401      	str	r4, [sp, #4]
 8001564:	4b68      	ldr	r3, [pc, #416]	@ (8001708 <MX_GPIO_Init+0x1b8>)
 8001566:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001568:	f042 0201 	orr.w	r2, r2, #1
 800156c:	631a      	str	r2, [r3, #48]	@ 0x30
 800156e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001570:	f002 0201 	and.w	r2, r2, #1
 8001574:	9201      	str	r2, [sp, #4]
 8001576:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001578:	9402      	str	r4, [sp, #8]
 800157a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800157c:	f042 0202 	orr.w	r2, r2, #2
 8001580:	631a      	str	r2, [r3, #48]	@ 0x30
 8001582:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001584:	f002 0202 	and.w	r2, r2, #2
 8001588:	9202      	str	r2, [sp, #8]
 800158a:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800158c:	9403      	str	r4, [sp, #12]
 800158e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001590:	f042 0204 	orr.w	r2, r2, #4
 8001594:	631a      	str	r2, [r3, #48]	@ 0x30
 8001596:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001598:	f002 0204 	and.w	r2, r2, #4
 800159c:	9203      	str	r2, [sp, #12]
 800159e:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80015a0:	9404      	str	r4, [sp, #16]
 80015a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015a4:	f042 0208 	orr.w	r2, r2, #8
 80015a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80015aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015ac:	f002 0208 	and.w	r2, r2, #8
 80015b0:	9204      	str	r2, [sp, #16]
 80015b2:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80015b4:	9405      	str	r4, [sp, #20]
 80015b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015b8:	f042 0210 	orr.w	r2, r2, #16
 80015bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80015be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015c0:	f002 0210 	and.w	r2, r2, #16
 80015c4:	9205      	str	r2, [sp, #20]
 80015c6:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80015c8:	9406      	str	r4, [sp, #24]
 80015ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015cc:	f042 0220 	orr.w	r2, r2, #32
 80015d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80015d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015d4:	f002 0220 	and.w	r2, r2, #32
 80015d8:	9206      	str	r2, [sp, #24]
 80015da:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80015dc:	9407      	str	r4, [sp, #28]
 80015de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80015e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015e8:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80015ec:	9207      	str	r2, [sp, #28]
 80015ee:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80015f0:	9408      	str	r4, [sp, #32]
 80015f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80015f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80015fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001600:	9308      	str	r3, [sp, #32]
 8001602:	9b08      	ldr	r3, [sp, #32]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, MOTOR_CARRO_TRANSVERSAL_DIR1_Pin|MOTOR_CARRO_TRANSVERSAL_DIR2_Pin|MOTOR_POLIA_EN_Pin|ENAOUT03_Pin
 8001604:	f8df 8114 	ldr.w	r8, [pc, #276]	@ 800171c <MX_GPIO_Init+0x1cc>
 8001608:	4622      	mov	r2, r4
 800160a:	f44f 51f3 	mov.w	r1, #7776	@ 0x1e60
 800160e:	4640      	mov	r0, r8
 8001610:	f001 f969 	bl	80028e6 <HAL_GPIO_WritePin>
					 |MOTOR_POLIA_DIR_Pin|ENAOUT04_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOF, MOTOR_BOBINA_EN_Pin|MOTOR_BOBINA_DIR_Pin|LED0_Pin|LED1_Pin
 8001614:	4d3d      	ldr	r5, [pc, #244]	@ (800170c <MX_GPIO_Init+0x1bc>)
 8001616:	4622      	mov	r2, r4
 8001618:	f44f 4163 	mov.w	r1, #58112	@ 0xe300
 800161c:	4628      	mov	r0, r5
 800161e:	f001 f962 	bl	80028e6 <HAL_GPIO_WritePin>
                     |LED2_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, LED3_Pin|LED4_Pin, GPIO_PIN_SET);
 8001622:	4f3b      	ldr	r7, [pc, #236]	@ (8001710 <MX_GPIO_Init+0x1c0>)
 8001624:	2201      	movs	r2, #1
 8001626:	2103      	movs	r1, #3
 8001628:	4638      	mov	r0, r7
 800162a:	f001 f95c 	bl	80028e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 800162e:	2201      	movs	r2, #1
 8001630:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001634:	4628      	mov	r0, r5
 8001636:	f001 f956 	bl	80028e6 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : MOTOR_CARRO_TRANSVERSAL_DIR1_Pin MOTOR_CARRO_TRANSVERSAL_DIR2_Pin MOTOR_POLIA_EN_Pin ENAOUT03_Pin
                           MOTOR_POLIA_DIR_Pin ENAOUT04_Pin */
	GPIO_InitStruct.Pin = MOTOR_CARRO_TRANSVERSAL_DIR1_Pin|MOTOR_CARRO_TRANSVERSAL_DIR2_Pin|MOTOR_POLIA_EN_Pin|ENAOUT03_Pin
 800163a:	f44f 53f3 	mov.w	r3, #7776	@ 0x1e60
 800163e:	9309      	str	r3, [sp, #36]	@ 0x24
                         |MOTOR_POLIA_DIR_Pin|ENAOUT04_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001640:	2601      	movs	r6, #1
 8001642:	960a      	str	r6, [sp, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	940b      	str	r4, [sp, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001646:	940c      	str	r4, [sp, #48]	@ 0x30
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001648:	a909      	add	r1, sp, #36	@ 0x24
 800164a:	4640      	mov	r0, r8
 800164c:	f001 f84e 	bl	80026ec <HAL_GPIO_Init>

	/*Configure GPIO pins : MOTOR_BOBINA_EN_Pin MOTOR_BOBINA_DIR_Pin */
	GPIO_InitStruct.Pin = MOTOR_BOBINA_EN_Pin|MOTOR_BOBINA_DIR_Pin;
 8001650:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001654:	9309      	str	r3, [sp, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001656:	960a      	str	r6, [sp, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001658:	940b      	str	r4, [sp, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165a:	940c      	str	r4, [sp, #48]	@ 0x30
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800165c:	a909      	add	r1, sp, #36	@ 0x24
 800165e:	4628      	mov	r0, r5
 8001660:	f001 f844 	bl	80026ec <HAL_GPIO_Init>

	/*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin */
	GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin;
 8001664:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001668:	9309      	str	r3, [sp, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800166a:	f04f 0811 	mov.w	r8, #17
 800166e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	940b      	str	r4, [sp, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001674:	940c      	str	r4, [sp, #48]	@ 0x30
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001676:	a909      	add	r1, sp, #36	@ 0x24
 8001678:	4628      	mov	r0, r5
 800167a:	f001 f837 	bl	80026ec <HAL_GPIO_Init>

	/*Configure GPIO pins : LED3_Pin LED4_Pin */
	GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin;
 800167e:	2303      	movs	r3, #3
 8001680:	9309      	str	r3, [sp, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001682:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	940b      	str	r4, [sp, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	940c      	str	r4, [sp, #48]	@ 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800168a:	a909      	add	r1, sp, #36	@ 0x24
 800168c:	4638      	mov	r0, r7
 800168e:	f001 f82d 	bl	80026ec <HAL_GPIO_Init>

	/*Configure GPIO pins : SW0_Pin SW1_Pin SW2_Pin SW3_Pin */
	GPIO_InitStruct.Pin = SW0_Pin|SW1_Pin|SW2_Pin|SW3_Pin;
 8001692:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8001696:	9309      	str	r3, [sp, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001698:	940a      	str	r4, [sp, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	940b      	str	r4, [sp, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800169c:	f5a5 6500 	sub.w	r5, r5, #2048	@ 0x800
 80016a0:	a909      	add	r1, sp, #36	@ 0x24
 80016a2:	4628      	mov	r0, r5
 80016a4:	f001 f822 	bl	80026ec <HAL_GPIO_Init>

	/*Configure GPIO pins : OPTO_1_Pin OPTO_2_Pin OPTO_3_Pin */
	GPIO_InitStruct.Pin = OPTO_1_Pin|OPTO_2_Pin|OPTO_3_Pin;
 80016a8:	f24c 0308 	movw	r3, #49160	@ 0xc008
 80016ac:	9309      	str	r3, [sp, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016ae:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016b2:	930a      	str	r3, [sp, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016b4:	960b      	str	r6, [sp, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016b6:	a909      	add	r1, sp, #36	@ 0x24
 80016b8:	4628      	mov	r0, r5
 80016ba:	f001 f817 	bl	80026ec <HAL_GPIO_Init>

	/*Configure GPIO pin : FIM_CURSO_2_Pin */
	GPIO_InitStruct.Pin = FIM_CURSO_2_Pin;
 80016be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016c2:	9309      	str	r3, [sp, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c4:	940a      	str	r4, [sp, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	940b      	str	r4, [sp, #44]	@ 0x2c
	HAL_GPIO_Init(FIM_CURSO_2_GPIO_Port, &GPIO_InitStruct);
 80016c8:	a909      	add	r1, sp, #36	@ 0x24
 80016ca:	4812      	ldr	r0, [pc, #72]	@ (8001714 <MX_GPIO_Init+0x1c4>)
 80016cc:	f001 f80e 	bl	80026ec <HAL_GPIO_Init>

	/*Configure GPIO pin : FIM_CURSO_1_Pin */
	GPIO_InitStruct.Pin = FIM_CURSO_1_Pin;
 80016d0:	2308      	movs	r3, #8
 80016d2:	9309      	str	r3, [sp, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d4:	940a      	str	r4, [sp, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	940b      	str	r4, [sp, #44]	@ 0x2c
	HAL_GPIO_Init(FIM_CURSO_1_GPIO_Port, &GPIO_InitStruct);
 80016d8:	a909      	add	r1, sp, #36	@ 0x24
 80016da:	480f      	ldr	r0, [pc, #60]	@ (8001718 <MX_GPIO_Init+0x1c8>)
 80016dc:	f001 f806 	bl	80026ec <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80016e0:	4622      	mov	r2, r4
 80016e2:	4621      	mov	r1, r4
 80016e4:	2009      	movs	r0, #9
 80016e6:	f000 fcdb 	bl	80020a0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80016ea:	2009      	movs	r0, #9
 80016ec:	f000 fce8 	bl	80020c0 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016f0:	4622      	mov	r2, r4
 80016f2:	4621      	mov	r1, r4
 80016f4:	2028      	movs	r0, #40	@ 0x28
 80016f6:	f000 fcd3 	bl	80020a0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016fa:	2028      	movs	r0, #40	@ 0x28
 80016fc:	f000 fce0 	bl	80020c0 <HAL_NVIC_EnableIRQ>
}
 8001700:	b00e      	add	sp, #56	@ 0x38
 8001702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001706:	bf00      	nop
 8001708:	40023800 	.word	0x40023800
 800170c:	40021400 	.word	0x40021400
 8001710:	40021800 	.word	0x40021800
 8001714:	40020000 	.word	0x40020000
 8001718:	40020400 	.word	0x40020400
 800171c:	40021000 	.word	0x40021000

08001720 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001720:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001722:	2100      	movs	r1, #0
 8001724:	9100      	str	r1, [sp, #0]
 8001726:	4b0b      	ldr	r3, [pc, #44]	@ (8001754 <HAL_MspInit+0x34>)
 8001728:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800172a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800172e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001730:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001732:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001736:	9200      	str	r2, [sp, #0]
 8001738:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173a:	9101      	str	r1, [sp, #4]
 800173c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800173e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001742:	641a      	str	r2, [r3, #64]	@ 0x40
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174a:	9301      	str	r3, [sp, #4]
 800174c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800174e:	b002      	add	sp, #8
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	40023800 	.word	0x40023800

08001758 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001758:	b570      	push	{r4, r5, r6, lr}
 800175a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175c:	2300      	movs	r3, #0
 800175e:	9303      	str	r3, [sp, #12]
 8001760:	9304      	str	r3, [sp, #16]
 8001762:	9305      	str	r3, [sp, #20]
 8001764:	9306      	str	r3, [sp, #24]
 8001766:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC2)
 8001768:	6802      	ldr	r2, [r0, #0]
 800176a:	4b2b      	ldr	r3, [pc, #172]	@ (8001818 <HAL_ADC_MspInit+0xc0>)
 800176c:	429a      	cmp	r2, r3
 800176e:	d001      	beq.n	8001774 <HAL_ADC_MspInit+0x1c>

  /* USER CODE END ADC2_MspInit 1 */

  }

}
 8001770:	b008      	add	sp, #32
 8001772:	bd70      	pop	{r4, r5, r6, pc}
 8001774:	4604      	mov	r4, r0
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001776:	2500      	movs	r5, #0
 8001778:	9500      	str	r5, [sp, #0]
 800177a:	4b28      	ldr	r3, [pc, #160]	@ (800181c <HAL_ADC_MspInit+0xc4>)
 800177c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800177e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001782:	645a      	str	r2, [r3, #68]	@ 0x44
 8001784:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001786:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 800178a:	9200      	str	r2, [sp, #0]
 800178c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800178e:	9501      	str	r5, [sp, #4]
 8001790:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001792:	f042 0204 	orr.w	r2, r2, #4
 8001796:	631a      	str	r2, [r3, #48]	@ 0x30
 8001798:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800179a:	f002 0204 	and.w	r2, r2, #4
 800179e:	9201      	str	r2, [sp, #4]
 80017a0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a2:	9502      	str	r5, [sp, #8]
 80017a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017a6:	f042 0201 	orr.w	r2, r2, #1
 80017aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	9302      	str	r3, [sp, #8]
 80017b4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = MOTOR_BOBINA_TENSAO_Pin;
 80017b6:	2340      	movs	r3, #64	@ 0x40
 80017b8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ba:	2603      	movs	r6, #3
 80017bc:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(MOTOR_BOBINA_TENSAO_GPIO_Port, &GPIO_InitStruct);
 80017be:	a903      	add	r1, sp, #12
 80017c0:	4817      	ldr	r0, [pc, #92]	@ (8001820 <HAL_ADC_MspInit+0xc8>)
 80017c2:	f000 ff93 	bl	80026ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MOTOR_POLIA_TENSAO_Pin;
 80017c6:	2301      	movs	r3, #1
 80017c8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ca:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(MOTOR_POLIA_TENSAO_GPIO_Port, &GPIO_InitStruct);
 80017ce:	a903      	add	r1, sp, #12
 80017d0:	4814      	ldr	r0, [pc, #80]	@ (8001824 <HAL_ADC_MspInit+0xcc>)
 80017d2:	f000 ff8b 	bl	80026ec <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80017d6:	4814      	ldr	r0, [pc, #80]	@ (8001828 <HAL_ADC_MspInit+0xd0>)
 80017d8:	4b14      	ldr	r3, [pc, #80]	@ (800182c <HAL_ADC_MspInit+0xd4>)
 80017da:	6003      	str	r3, [r0, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80017dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80017e0:	6043      	str	r3, [r0, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017e2:	6085      	str	r5, [r0, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80017e4:	60c5      	str	r5, [r0, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80017e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017ea:	6103      	str	r3, [r0, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017f0:	6143      	str	r3, [r0, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017f6:	6183      	str	r3, [r0, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80017f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017fc:	61c3      	str	r3, [r0, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80017fe:	6205      	str	r5, [r0, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001800:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001802:	f000 fde9 	bl	80023d8 <HAL_DMA_Init>
 8001806:	b918      	cbnz	r0, 8001810 <HAL_ADC_MspInit+0xb8>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001808:	4b07      	ldr	r3, [pc, #28]	@ (8001828 <HAL_ADC_MspInit+0xd0>)
 800180a:	63a3      	str	r3, [r4, #56]	@ 0x38
 800180c:	639c      	str	r4, [r3, #56]	@ 0x38
}
 800180e:	e7af      	b.n	8001770 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8001810:	f7ff fcb8 	bl	8001184 <Error_Handler>
 8001814:	e7f8      	b.n	8001808 <HAL_ADC_MspInit+0xb0>
 8001816:	bf00      	nop
 8001818:	40012100 	.word	0x40012100
 800181c:	40023800 	.word	0x40023800
 8001820:	40020000 	.word	0x40020000
 8001824:	40020800 	.word	0x40020800
 8001828:	20001004 	.word	0x20001004
 800182c:	40026440 	.word	0x40026440

08001830 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001830:	b530      	push	{r4, r5, lr}
 8001832:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001834:	2300      	movs	r3, #0
 8001836:	9303      	str	r3, [sp, #12]
 8001838:	9304      	str	r3, [sp, #16]
 800183a:	9305      	str	r3, [sp, #20]
 800183c:	9306      	str	r3, [sp, #24]
 800183e:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC)
 8001840:	6802      	ldr	r2, [r0, #0]
 8001842:	4b33      	ldr	r3, [pc, #204]	@ (8001910 <HAL_DAC_MspInit+0xe0>)
 8001844:	429a      	cmp	r2, r3
 8001846:	d001      	beq.n	800184c <HAL_DAC_MspInit+0x1c>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 8001848:	b009      	add	sp, #36	@ 0x24
 800184a:	bd30      	pop	{r4, r5, pc}
 800184c:	4604      	mov	r4, r0
    __HAL_RCC_DAC_CLK_ENABLE();
 800184e:	2500      	movs	r5, #0
 8001850:	9501      	str	r5, [sp, #4]
 8001852:	f503 33e2 	add.w	r3, r3, #115712	@ 0x1c400
 8001856:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001858:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800185c:	641a      	str	r2, [r3, #64]	@ 0x40
 800185e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001860:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8001864:	9201      	str	r2, [sp, #4]
 8001866:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001868:	9502      	str	r5, [sp, #8]
 800186a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800186c:	f042 0201 	orr.w	r2, r2, #1
 8001870:	631a      	str	r2, [r3, #48]	@ 0x30
 8001872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001874:	f003 0301 	and.w	r3, r3, #1
 8001878:	9302      	str	r3, [sp, #8]
 800187a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = MOTOR_BOBINA_VEL_Pin|MOTOR_POLIA_VEL_Pin;
 800187c:	2330      	movs	r3, #48	@ 0x30
 800187e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001880:	2303      	movs	r3, #3
 8001882:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001884:	a903      	add	r1, sp, #12
 8001886:	4823      	ldr	r0, [pc, #140]	@ (8001914 <HAL_DAC_MspInit+0xe4>)
 8001888:	f000 ff30 	bl	80026ec <HAL_GPIO_Init>
    hdma_dac1.Instance = DMA1_Stream5;
 800188c:	4822      	ldr	r0, [pc, #136]	@ (8001918 <HAL_DAC_MspInit+0xe8>)
 800188e:	4b23      	ldr	r3, [pc, #140]	@ (800191c <HAL_DAC_MspInit+0xec>)
 8001890:	6003      	str	r3, [r0, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001892:	f04f 6360 	mov.w	r3, #234881024	@ 0xe000000
 8001896:	6043      	str	r3, [r0, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001898:	2340      	movs	r3, #64	@ 0x40
 800189a:	6083      	str	r3, [r0, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 800189c:	60c5      	str	r5, [r0, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 800189e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018a2:	6103      	str	r3, [r0, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018a4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018a8:	6143      	str	r3, [r0, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018ae:	6183      	str	r3, [r0, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80018b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018b4:	61c3      	str	r3, [r0, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80018b6:	6205      	str	r5, [r0, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018b8:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80018ba:	f000 fd8d 	bl	80023d8 <HAL_DMA_Init>
 80018be:	bb08      	cbnz	r0, 8001904 <HAL_DAC_MspInit+0xd4>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80018c0:	4b15      	ldr	r3, [pc, #84]	@ (8001918 <HAL_DAC_MspInit+0xe8>)
 80018c2:	60a3      	str	r3, [r4, #8]
 80018c4:	639c      	str	r4, [r3, #56]	@ 0x38
    hdma_dac2.Instance = DMA1_Stream6;
 80018c6:	4816      	ldr	r0, [pc, #88]	@ (8001920 <HAL_DAC_MspInit+0xf0>)
 80018c8:	4b16      	ldr	r3, [pc, #88]	@ (8001924 <HAL_DAC_MspInit+0xf4>)
 80018ca:	6003      	str	r3, [r0, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 80018cc:	f04f 6360 	mov.w	r3, #234881024	@ 0xe000000
 80018d0:	6043      	str	r3, [r0, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018d2:	2340      	movs	r3, #64	@ 0x40
 80018d4:	6083      	str	r3, [r0, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	60c3      	str	r3, [r0, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 80018da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018de:	6102      	str	r2, [r0, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018e4:	6142      	str	r2, [r0, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018ea:	6182      	str	r2, [r0, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 80018ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018f0:	61c2      	str	r2, [r0, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 80018f2:	6203      	str	r3, [r0, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018f4:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 80018f6:	f000 fd6f 	bl	80023d8 <HAL_DMA_Init>
 80018fa:	b930      	cbnz	r0, 800190a <HAL_DAC_MspInit+0xda>
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 80018fc:	4b08      	ldr	r3, [pc, #32]	@ (8001920 <HAL_DAC_MspInit+0xf0>)
 80018fe:	60e3      	str	r3, [r4, #12]
 8001900:	639c      	str	r4, [r3, #56]	@ 0x38
}
 8001902:	e7a1      	b.n	8001848 <HAL_DAC_MspInit+0x18>
      Error_Handler();
 8001904:	f7ff fc3e 	bl	8001184 <Error_Handler>
 8001908:	e7da      	b.n	80018c0 <HAL_DAC_MspInit+0x90>
      Error_Handler();
 800190a:	f7ff fc3b 	bl	8001184 <Error_Handler>
 800190e:	e7f5      	b.n	80018fc <HAL_DAC_MspInit+0xcc>
 8001910:	40007400 	.word	0x40007400
 8001914:	40020000 	.word	0x40020000
 8001918:	20000f90 	.word	0x20000f90
 800191c:	40026088 	.word	0x40026088
 8001920:	20000f30 	.word	0x20000f30
 8001924:	400260a0 	.word	0x400260a0

08001928 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001928:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 800192a:	6803      	ldr	r3, [r0, #0]
 800192c:	4a10      	ldr	r2, [pc, #64]	@ (8001970 <HAL_TIM_Base_MspInit+0x48>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d004      	beq.n	800193c <HAL_TIM_Base_MspInit+0x14>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8001932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001936:	d00e      	beq.n	8001956 <HAL_TIM_Base_MspInit+0x2e>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001938:	b002      	add	sp, #8
 800193a:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 800193c:	2300      	movs	r3, #0
 800193e:	9300      	str	r3, [sp, #0]
 8001940:	4b0c      	ldr	r3, [pc, #48]	@ (8001974 <HAL_TIM_Base_MspInit+0x4c>)
 8001942:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001944:	f042 0201 	orr.w	r2, r2, #1
 8001948:	645a      	str	r2, [r3, #68]	@ 0x44
 800194a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	9b00      	ldr	r3, [sp, #0]
 8001954:	e7f0      	b.n	8001938 <HAL_TIM_Base_MspInit+0x10>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	9301      	str	r3, [sp, #4]
 800195a:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <HAL_TIM_Base_MspInit+0x4c>)
 800195c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800195e:	f042 0201 	orr.w	r2, r2, #1
 8001962:	641a      	str	r2, [r3, #64]	@ 0x40
 8001964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	9b01      	ldr	r3, [sp, #4]
}
 800196e:	e7e3      	b.n	8001938 <HAL_TIM_Base_MspInit+0x10>
 8001970:	40010000 	.word	0x40010000
 8001974:	40023800 	.word	0x40023800

08001978 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001978:	b500      	push	{lr}
 800197a:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800197c:	2300      	movs	r3, #0
 800197e:	9301      	str	r3, [sp, #4]
 8001980:	9302      	str	r3, [sp, #8]
 8001982:	9303      	str	r3, [sp, #12]
 8001984:	9304      	str	r3, [sp, #16]
 8001986:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8001988:	6802      	ldr	r2, [r0, #0]
 800198a:	4b0f      	ldr	r3, [pc, #60]	@ (80019c8 <HAL_TIM_MspPostInit+0x50>)
 800198c:	429a      	cmp	r2, r3
 800198e:	d002      	beq.n	8001996 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001990:	b007      	add	sp, #28
 8001992:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	9300      	str	r3, [sp, #0]
 800199a:	4b0c      	ldr	r3, [pc, #48]	@ (80019cc <HAL_TIM_MspPostInit+0x54>)
 800199c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800199e:	f042 0210 	orr.w	r2, r2, #16
 80019a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	f003 0310 	and.w	r3, r3, #16
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MOTOR_CARRO_TRANSVERSAL_PWM_Pin;
 80019ae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019b2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b4:	2302      	movs	r3, #2
 80019b6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80019b8:	2301      	movs	r3, #1
 80019ba:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(MOTOR_CARRO_TRANSVERSAL_PWM_GPIO_Port, &GPIO_InitStruct);
 80019bc:	a901      	add	r1, sp, #4
 80019be:	4804      	ldr	r0, [pc, #16]	@ (80019d0 <HAL_TIM_MspPostInit+0x58>)
 80019c0:	f000 fe94 	bl	80026ec <HAL_GPIO_Init>
}
 80019c4:	e7e4      	b.n	8001990 <HAL_TIM_MspPostInit+0x18>
 80019c6:	bf00      	nop
 80019c8:	40010000 	.word	0x40010000
 80019cc:	40023800 	.word	0x40023800
 80019d0:	40021000 	.word	0x40021000

080019d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80019d6:	f001 faab 	bl	8002f30 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019da:	e7fe      	b.n	80019da <NMI_Handler+0x6>

080019dc <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019dc:	e7fe      	b.n	80019dc <HardFault_Handler>

080019de <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019de:	e7fe      	b.n	80019de <MemManage_Handler>

080019e0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <BusFault_Handler>

080019e2 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e2:	e7fe      	b.n	80019e2 <UsageFault_Handler>

080019e4 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019e4:	4770      	bx	lr

080019e6 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e6:	4770      	bx	lr

080019e8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80019e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPTO_3_Pin);
 80019ea:	2008      	movs	r0, #8
 80019ec:	f000 ff8a 	bl	8002904 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80019f0:	bd08      	pop	{r3, pc}

080019f2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019f2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPTO_1_Pin);
 80019f4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80019f8:	f000 ff84 	bl	8002904 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OPTO_2_Pin);
 80019fc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001a00:	f000 ff80 	bl	8002904 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a04:	bd08      	pop	{r3, pc}
	...

08001a08 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001a08:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001a0a:	4802      	ldr	r0, [pc, #8]	@ (8001a14 <DMA2_Stream2_IRQHandler+0xc>)
 8001a0c:	f000 fd80 	bl	8002510 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001a10:	bd08      	pop	{r3, pc}
 8001a12:	bf00      	nop
 8001a14:	20001004 	.word	0x20001004

08001a18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a18:	b510      	push	{r4, lr}
 8001a1a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 10ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a58 <HAL_InitTick+0x40>)
 8001a1e:	781a      	ldrb	r2, [r3, #0]
 8001a20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a28:	4a0c      	ldr	r2, [pc, #48]	@ (8001a5c <HAL_InitTick+0x44>)
 8001a2a:	6810      	ldr	r0, [r2, #0]
 8001a2c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a30:	f000 fb4a 	bl	80020c8 <HAL_SYSTICK_Config>
 8001a34:	b968      	cbnz	r0, 8001a52 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a36:	2c0f      	cmp	r4, #15
 8001a38:	d901      	bls.n	8001a3e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001a3a:	2001      	movs	r0, #1
 8001a3c:	e00a      	b.n	8001a54 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	4621      	mov	r1, r4
 8001a42:	f04f 30ff 	mov.w	r0, #4294967295
 8001a46:	f000 fb2b 	bl	80020a0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a4a:	4b05      	ldr	r3, [pc, #20]	@ (8001a60 <HAL_InitTick+0x48>)
 8001a4c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a4e:	2000      	movs	r0, #0
 8001a50:	e000      	b.n	8001a54 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001a52:	2001      	movs	r0, #1
}
 8001a54:	bd10      	pop	{r4, pc}
 8001a56:	bf00      	nop
 8001a58:	20000000 	.word	0x20000000
 8001a5c:	20000008 	.word	0x20000008
 8001a60:	20000004 	.word	0x20000004

08001a64 <HAL_Init>:
{
 8001a64:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a66:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <HAL_Init+0x30>)
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a6e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001a76:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a7e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f000 fafb 	bl	800207c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a86:	200f      	movs	r0, #15
 8001a88:	f7ff ffc6 	bl	8001a18 <HAL_InitTick>
  HAL_MspInit();
 8001a8c:	f7ff fe48 	bl	8001720 <HAL_MspInit>
}
 8001a90:	2000      	movs	r0, #0
 8001a92:	bd08      	pop	{r3, pc}
 8001a94:	40023c00 	.word	0x40023c00

08001a98 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001a98:	4b01      	ldr	r3, [pc, #4]	@ (8001aa0 <HAL_GetTick+0x8>)
 8001a9a:	6818      	ldr	r0, [r3, #0]
}
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	200010ac 	.word	0x200010ac

08001aa4 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001aa4:	4b4a      	ldr	r3, [pc, #296]	@ (8001bd0 <ADC_Init+0x12c>)
 8001aa6:	685a      	ldr	r2, [r3, #4]
 8001aa8:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8001aac:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001aae:	685a      	ldr	r2, [r3, #4]
 8001ab0:	6841      	ldr	r1, [r0, #4]
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ab6:	6802      	ldr	r2, [r0, #0]
 8001ab8:	6853      	ldr	r3, [r2, #4]
 8001aba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001abe:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ac0:	6802      	ldr	r2, [r0, #0]
 8001ac2:	6853      	ldr	r3, [r2, #4]
 8001ac4:	6901      	ldr	r1, [r0, #16]
 8001ac6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001aca:	6053      	str	r3, [r2, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001acc:	6802      	ldr	r2, [r0, #0]
 8001ace:	6853      	ldr	r3, [r2, #4]
 8001ad0:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8001ad4:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001ad6:	6802      	ldr	r2, [r0, #0]
 8001ad8:	6853      	ldr	r3, [r2, #4]
 8001ada:	6881      	ldr	r1, [r0, #8]
 8001adc:	430b      	orrs	r3, r1
 8001ade:	6053      	str	r3, [r2, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001ae0:	6802      	ldr	r2, [r0, #0]
 8001ae2:	6893      	ldr	r3, [r2, #8]
 8001ae4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001ae8:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001aea:	6802      	ldr	r2, [r0, #0]
 8001aec:	6893      	ldr	r3, [r2, #8]
 8001aee:	68c1      	ldr	r1, [r0, #12]
 8001af0:	430b      	orrs	r3, r1
 8001af2:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001af4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8001af6:	4b37      	ldr	r3, [pc, #220]	@ (8001bd4 <ADC_Init+0x130>)
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d057      	beq.n	8001bac <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001afc:	6802      	ldr	r2, [r0, #0]
 8001afe:	6893      	ldr	r3, [r2, #8]
 8001b00:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001b04:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001b06:	6802      	ldr	r2, [r0, #0]
 8001b08:	6893      	ldr	r3, [r2, #8]
 8001b0a:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8001b0c:	430b      	orrs	r3, r1
 8001b0e:	6093      	str	r3, [r2, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001b10:	6802      	ldr	r2, [r0, #0]
 8001b12:	6893      	ldr	r3, [r2, #8]
 8001b14:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001b18:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001b1a:	6802      	ldr	r2, [r0, #0]
 8001b1c:	6893      	ldr	r3, [r2, #8]
 8001b1e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8001b20:	430b      	orrs	r3, r1
 8001b22:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001b24:	6802      	ldr	r2, [r0, #0]
 8001b26:	6893      	ldr	r3, [r2, #8]
 8001b28:	f023 0302 	bic.w	r3, r3, #2
 8001b2c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001b2e:	6802      	ldr	r2, [r0, #0]
 8001b30:	6893      	ldr	r3, [r2, #8]
 8001b32:	7e01      	ldrb	r1, [r0, #24]
 8001b34:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8001b38:	6093      	str	r3, [r2, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001b3a:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d03f      	beq.n	8001bc2 <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b42:	6802      	ldr	r2, [r0, #0]
 8001b44:	6853      	ldr	r3, [r2, #4]
 8001b46:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b4a:	6053      	str	r3, [r2, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b4c:	6802      	ldr	r2, [r0, #0]
 8001b4e:	6853      	ldr	r3, [r2, #4]
 8001b50:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001b54:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b56:	6801      	ldr	r1, [r0, #0]
 8001b58:	684b      	ldr	r3, [r1, #4]
 8001b5a:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8001b5c:	3a01      	subs	r2, #1
 8001b5e:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001b62:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b64:	6802      	ldr	r2, [r0, #0]
 8001b66:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8001b68:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001b6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b6e:	6801      	ldr	r1, [r0, #0]
 8001b70:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8001b72:	69c2      	ldr	r2, [r0, #28]
 8001b74:	3a01      	subs	r2, #1
 8001b76:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001b7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b7c:	6802      	ldr	r2, [r0, #0]
 8001b7e:	6893      	ldr	r3, [r2, #8]
 8001b80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001b84:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b86:	6802      	ldr	r2, [r0, #0]
 8001b88:	6893      	ldr	r3, [r2, #8]
 8001b8a:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 8001b8e:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8001b92:	6093      	str	r3, [r2, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001b94:	6802      	ldr	r2, [r0, #0]
 8001b96:	6893      	ldr	r3, [r2, #8]
 8001b98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001b9c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001b9e:	6802      	ldr	r2, [r0, #0]
 8001ba0:	6893      	ldr	r3, [r2, #8]
 8001ba2:	6941      	ldr	r1, [r0, #20]
 8001ba4:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001ba8:	6093      	str	r3, [r2, #8]
}
 8001baa:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001bac:	6802      	ldr	r2, [r0, #0]
 8001bae:	6893      	ldr	r3, [r2, #8]
 8001bb0:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001bb4:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001bb6:	6802      	ldr	r2, [r0, #0]
 8001bb8:	6893      	ldr	r3, [r2, #8]
 8001bba:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001bbe:	6093      	str	r3, [r2, #8]
 8001bc0:	e7b0      	b.n	8001b24 <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001bc2:	6802      	ldr	r2, [r0, #0]
 8001bc4:	6853      	ldr	r3, [r2, #4]
 8001bc6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001bca:	6053      	str	r3, [r2, #4]
 8001bcc:	e7ca      	b.n	8001b64 <ADC_Init+0xc0>
 8001bce:	bf00      	nop
 8001bd0:	40012300 	.word	0x40012300
 8001bd4:	0f000001 	.word	0x0f000001

08001bd8 <HAL_ADC_Init>:
  if (hadc == NULL)
 8001bd8:	b338      	cbz	r0, 8001c2a <HAL_ADC_Init+0x52>
{
 8001bda:	b510      	push	{r4, lr}
 8001bdc:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bde:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001be0:	b143      	cbz	r3, 8001bf4 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001be2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001be4:	f013 0f10 	tst.w	r3, #16
 8001be8:	d00b      	beq.n	8001c02 <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 8001bea:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001bec:	2300      	movs	r3, #0
 8001bee:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001bf2:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8001bf4:	f7ff fdb0 	bl	8001758 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	6463      	str	r3, [r4, #68]	@ 0x44
    hadc->Lock = HAL_UNLOCKED;
 8001bfc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 8001c00:	e7ef      	b.n	8001be2 <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8001c02:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001c04:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c08:	f023 0302 	bic.w	r3, r3, #2
 8001c0c:	f043 0302 	orr.w	r3, r3, #2
 8001c10:	6423      	str	r3, [r4, #64]	@ 0x40
    ADC_Init(hadc);
 8001c12:	4620      	mov	r0, r4
 8001c14:	f7ff ff46 	bl	8001aa4 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8001c18:	2000      	movs	r0, #0
 8001c1a:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001c1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001c1e:	f023 0303 	bic.w	r3, r3, #3
 8001c22:	f043 0301 	orr.w	r3, r3, #1
 8001c26:	6423      	str	r3, [r4, #64]	@ 0x40
 8001c28:	e7e0      	b.n	8001bec <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8001c2a:	2001      	movs	r0, #1
}
 8001c2c:	4770      	bx	lr
	...

08001c30 <HAL_ADC_Start_DMA>:
{
 8001c30:	b510      	push	{r4, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8001c36:	2200      	movs	r2, #0
 8001c38:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001c3a:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001c3e:	2a01      	cmp	r2, #1
 8001c40:	f000 80ae 	beq.w	8001da0 <HAL_ADC_Start_DMA+0x170>
 8001c44:	4604      	mov	r4, r0
 8001c46:	2201      	movs	r2, #1
 8001c48:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001c4c:	6802      	ldr	r2, [r0, #0]
 8001c4e:	6890      	ldr	r0, [r2, #8]
 8001c50:	f010 0f01 	tst.w	r0, #1
 8001c54:	d113      	bne.n	8001c7e <HAL_ADC_Start_DMA+0x4e>
    __HAL_ADC_ENABLE(hadc);
 8001c56:	6890      	ldr	r0, [r2, #8]
 8001c58:	f040 0001 	orr.w	r0, r0, #1
 8001c5c:	6090      	str	r0, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c5e:	4a53      	ldr	r2, [pc, #332]	@ (8001dac <HAL_ADC_Start_DMA+0x17c>)
 8001c60:	6810      	ldr	r0, [r2, #0]
 8001c62:	4a53      	ldr	r2, [pc, #332]	@ (8001db0 <HAL_ADC_Start_DMA+0x180>)
 8001c64:	fba2 2000 	umull	r2, r0, r2, r0
 8001c68:	0c80      	lsrs	r0, r0, #18
 8001c6a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001c6e:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 8001c70:	e002      	b.n	8001c78 <HAL_ADC_Start_DMA+0x48>
      counter--;
 8001c72:	9801      	ldr	r0, [sp, #4]
 8001c74:	3801      	subs	r0, #1
 8001c76:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 8001c78:	9801      	ldr	r0, [sp, #4]
 8001c7a:	2800      	cmp	r0, #0
 8001c7c:	d1f9      	bne.n	8001c72 <HAL_ADC_Start_DMA+0x42>
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001c7e:	6822      	ldr	r2, [r4, #0]
 8001c80:	6890      	ldr	r0, [r2, #8]
 8001c82:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8001c86:	d003      	beq.n	8001c90 <HAL_ADC_Start_DMA+0x60>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001c88:	6890      	ldr	r0, [r2, #8]
 8001c8a:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 8001c8e:	6090      	str	r0, [r2, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c90:	6822      	ldr	r2, [r4, #0]
 8001c92:	6890      	ldr	r0, [r2, #8]
 8001c94:	f010 0f01 	tst.w	r0, #1
 8001c98:	d077      	beq.n	8001d8a <HAL_ADC_Start_DMA+0x15a>
    ADC_STATE_CLR_SET(hadc->State,
 8001c9a:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8001c9c:	f420 60e0 	bic.w	r0, r0, #1792	@ 0x700
 8001ca0:	f020 0001 	bic.w	r0, r0, #1
 8001ca4:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 8001ca8:	6420      	str	r0, [r4, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001caa:	6852      	ldr	r2, [r2, #4]
 8001cac:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001cb0:	d005      	beq.n	8001cbe <HAL_ADC_Start_DMA+0x8e>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001cb2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001cb4:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001cb8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001cbc:	6422      	str	r2, [r4, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cbe:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001cc0:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8001cc4:	d036      	beq.n	8001d34 <HAL_ADC_Start_DMA+0x104>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001cc6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001cc8:	f022 0206 	bic.w	r2, r2, #6
 8001ccc:	6462      	str	r2, [r4, #68]	@ 0x44
    __HAL_UNLOCK(hadc);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001cd4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001cd6:	4837      	ldr	r0, [pc, #220]	@ (8001db4 <HAL_ADC_Start_DMA+0x184>)
 8001cd8:	63d0      	str	r0, [r2, #60]	@ 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001cda:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001cdc:	4836      	ldr	r0, [pc, #216]	@ (8001db8 <HAL_ADC_Start_DMA+0x188>)
 8001cde:	6410      	str	r0, [r2, #64]	@ 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ce0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001ce2:	4836      	ldr	r0, [pc, #216]	@ (8001dbc <HAL_ADC_Start_DMA+0x18c>)
 8001ce4:	64d0      	str	r0, [r2, #76]	@ 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ce6:	6822      	ldr	r2, [r4, #0]
 8001ce8:	f06f 0022 	mvn.w	r0, #34	@ 0x22
 8001cec:	6010      	str	r0, [r2, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001cee:	6820      	ldr	r0, [r4, #0]
 8001cf0:	6842      	ldr	r2, [r0, #4]
 8001cf2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001cf6:	6042      	str	r2, [r0, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001cf8:	6820      	ldr	r0, [r4, #0]
 8001cfa:	6882      	ldr	r2, [r0, #8]
 8001cfc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d00:	6082      	str	r2, [r0, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d02:	6820      	ldr	r0, [r4, #0]
 8001d04:	460a      	mov	r2, r1
 8001d06:	f100 014c 	add.w	r1, r0, #76	@ 0x4c
 8001d0a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001d0c:	f000 fbca 	bl	80024a4 <HAL_DMA_Start_IT>
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d10:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc0 <HAL_ADC_Start_DMA+0x190>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f013 0f1f 	tst.w	r3, #31
 8001d18:	d127      	bne.n	8001d6a <HAL_ADC_Start_DMA+0x13a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001d1a:	6823      	ldr	r3, [r4, #0]
 8001d1c:	4a29      	ldr	r2, [pc, #164]	@ (8001dc4 <HAL_ADC_Start_DMA+0x194>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d011      	beq.n	8001d46 <HAL_ADC_Start_DMA+0x116>
 8001d22:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d007      	beq.n	8001d3a <HAL_ADC_Start_DMA+0x10a>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001d2a:	4a27      	ldr	r2, [pc, #156]	@ (8001dc8 <HAL_ADC_Start_DMA+0x198>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d014      	beq.n	8001d5a <HAL_ADC_Start_DMA+0x12a>
  return HAL_OK;
 8001d30:	2000      	movs	r0, #0
 8001d32:	e033      	b.n	8001d9c <HAL_ADC_Start_DMA+0x16c>
      ADC_CLEAR_ERRORCODE(hadc);
 8001d34:	2200      	movs	r2, #0
 8001d36:	6462      	str	r2, [r4, #68]	@ 0x44
 8001d38:	e7c9      	b.n	8001cce <HAL_ADC_Start_DMA+0x9e>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001d3a:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8001d3e:	6852      	ldr	r2, [r2, #4]
 8001d40:	f012 0f1f 	tst.w	r2, #31
 8001d44:	d1f1      	bne.n	8001d2a <HAL_ADC_Start_DMA+0xfa>
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001d4c:	d12a      	bne.n	8001da4 <HAL_ADC_Start_DMA+0x174>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d4e:	689a      	ldr	r2, [r3, #8]
 8001d50:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d54:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001d56:	2000      	movs	r0, #0
 8001d58:	e020      	b.n	8001d9c <HAL_ADC_Start_DMA+0x16c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001d5a:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001d5e:	6852      	ldr	r2, [r2, #4]
 8001d60:	f012 0f10 	tst.w	r2, #16
 8001d64:	d0ef      	beq.n	8001d46 <HAL_ADC_Start_DMA+0x116>
  return HAL_OK;
 8001d66:	2000      	movs	r0, #0
 8001d68:	e018      	b.n	8001d9c <HAL_ADC_Start_DMA+0x16c>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d6a:	6823      	ldr	r3, [r4, #0]
 8001d6c:	4a15      	ldr	r2, [pc, #84]	@ (8001dc4 <HAL_ADC_Start_DMA+0x194>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d001      	beq.n	8001d76 <HAL_ADC_Start_DMA+0x146>
  return HAL_OK;
 8001d72:	2000      	movs	r0, #0
 8001d74:	e012      	b.n	8001d9c <HAL_ADC_Start_DMA+0x16c>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d76:	689a      	ldr	r2, [r3, #8]
 8001d78:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001d7c:	d114      	bne.n	8001da8 <HAL_ADC_Start_DMA+0x178>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d7e:	689a      	ldr	r2, [r3, #8]
 8001d80:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d84:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001d86:	2000      	movs	r0, #0
 8001d88:	e008      	b.n	8001d9c <HAL_ADC_Start_DMA+0x16c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d8a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001d8c:	f043 0310 	orr.w	r3, r3, #16
 8001d90:	6423      	str	r3, [r4, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d92:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	6463      	str	r3, [r4, #68]	@ 0x44
  return HAL_OK;
 8001d9a:	2000      	movs	r0, #0
}
 8001d9c:	b002      	add	sp, #8
 8001d9e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8001da0:	2002      	movs	r0, #2
 8001da2:	e7fb      	b.n	8001d9c <HAL_ADC_Start_DMA+0x16c>
  return HAL_OK;
 8001da4:	2000      	movs	r0, #0
 8001da6:	e7f9      	b.n	8001d9c <HAL_ADC_Start_DMA+0x16c>
 8001da8:	2000      	movs	r0, #0
 8001daa:	e7f7      	b.n	8001d9c <HAL_ADC_Start_DMA+0x16c>
 8001dac:	20000008 	.word	0x20000008
 8001db0:	431bde83 	.word	0x431bde83
 8001db4:	08001df1 	.word	0x08001df1
 8001db8:	08001dcf 	.word	0x08001dcf
 8001dbc:	08001ddb 	.word	0x08001ddb
 8001dc0:	40012300 	.word	0x40012300
 8001dc4:	40012000 	.word	0x40012000
 8001dc8:	40012200 	.word	0x40012200

08001dcc <HAL_ADC_ConvHalfCpltCallback>:
}
 8001dcc:	4770      	bx	lr

08001dce <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001dce:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001dd0:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001dd2:	f7ff fffb 	bl	8001dcc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001dd6:	bd08      	pop	{r3, pc}

08001dd8 <HAL_ADC_ErrorCallback>:
}
 8001dd8:	4770      	bx	lr

08001dda <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001dda:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ddc:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001dde:	2340      	movs	r3, #64	@ 0x40
 8001de0:	6403      	str	r3, [r0, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001de2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001de4:	f043 0304 	orr.w	r3, r3, #4
 8001de8:	6443      	str	r3, [r0, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001dea:	f7ff fff5 	bl	8001dd8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001dee:	bd08      	pop	{r3, pc}

08001df0 <ADC_DMAConvCplt>:
{
 8001df0:	b508      	push	{r3, lr}
 8001df2:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001df4:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001df6:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001df8:	f012 0f50 	tst.w	r2, #80	@ 0x50
 8001dfc:	d125      	bne.n	8001e4a <ADC_DMAConvCplt+0x5a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001dfe:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001e00:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e04:	6403      	str	r3, [r0, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e06:	6803      	ldr	r3, [r0, #0]
 8001e08:	689a      	ldr	r2, [r3, #8]
 8001e0a:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001e0e:	d119      	bne.n	8001e44 <ADC_DMAConvCplt+0x54>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e10:	7e02      	ldrb	r2, [r0, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e12:	b9ba      	cbnz	r2, 8001e44 <ADC_DMAConvCplt+0x54>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e16:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 8001e1a:	d003      	beq.n	8001e24 <ADC_DMAConvCplt+0x34>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001e1c:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e1e:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001e22:	d10f      	bne.n	8001e44 <ADC_DMAConvCplt+0x54>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	f022 0220 	bic.w	r2, r2, #32
 8001e2a:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e2c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001e2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e32:	6403      	str	r3, [r0, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e34:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001e36:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8001e3a:	d103      	bne.n	8001e44 <ADC_DMAConvCplt+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e3c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	6403      	str	r3, [r0, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001e44:	f7fe ff94 	bl	8000d70 <HAL_ADC_ConvCpltCallback>
}
 8001e48:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001e4a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001e4c:	f012 0f10 	tst.w	r2, #16
 8001e50:	d104      	bne.n	8001e5c <ADC_DMAConvCplt+0x6c>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e52:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8001e54:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001e56:	4618      	mov	r0, r3
 8001e58:	4790      	blx	r2
}
 8001e5a:	e7f5      	b.n	8001e48 <ADC_DMAConvCplt+0x58>
      HAL_ADC_ErrorCallback(hadc);
 8001e5c:	f7ff ffbc 	bl	8001dd8 <HAL_ADC_ErrorCallback>
 8001e60:	e7f2      	b.n	8001e48 <ADC_DMAConvCplt+0x58>
	...

08001e64 <HAL_ADC_ConfigChannel>:
{
 8001e64:	b430      	push	{r4, r5}
 8001e66:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001e68:	2200      	movs	r2, #0
 8001e6a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001e6c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001e70:	2a01      	cmp	r2, #1
 8001e72:	f000 80b6 	beq.w	8001fe2 <HAL_ADC_ConfigChannel+0x17e>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e7e:	680a      	ldr	r2, [r1, #0]
 8001e80:	2a09      	cmp	r2, #9
 8001e82:	d940      	bls.n	8001f06 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e84:	6804      	ldr	r4, [r0, #0]
 8001e86:	68e0      	ldr	r0, [r4, #12]
 8001e88:	b292      	uxth	r2, r2
 8001e8a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001e8e:	3a1e      	subs	r2, #30
 8001e90:	f04f 0c07 	mov.w	ip, #7
 8001e94:	fa0c f202 	lsl.w	r2, ip, r2
 8001e98:	ea20 0202 	bic.w	r2, r0, r2
 8001e9c:	60e2      	str	r2, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e9e:	681c      	ldr	r4, [r3, #0]
 8001ea0:	68e0      	ldr	r0, [r4, #12]
 8001ea2:	880a      	ldrh	r2, [r1, #0]
 8001ea4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001ea8:	3a1e      	subs	r2, #30
 8001eaa:	688d      	ldr	r5, [r1, #8]
 8001eac:	fa05 f202 	lsl.w	r2, r5, r2
 8001eb0:	4302      	orrs	r2, r0
 8001eb2:	60e2      	str	r2, [r4, #12]
  if (sConfig->Rank < 7U)
 8001eb4:	684a      	ldr	r2, [r1, #4]
 8001eb6:	2a06      	cmp	r2, #6
 8001eb8:	d83c      	bhi.n	8001f34 <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001eba:	681c      	ldr	r4, [r3, #0]
 8001ebc:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001ebe:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001ec2:	3a05      	subs	r2, #5
 8001ec4:	f04f 0c1f 	mov.w	ip, #31
 8001ec8:	fa0c f202 	lsl.w	r2, ip, r2
 8001ecc:	ea20 0202 	bic.w	r2, r0, r2
 8001ed0:	6362      	str	r2, [r4, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ed2:	681c      	ldr	r4, [r3, #0]
 8001ed4:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001ed6:	684a      	ldr	r2, [r1, #4]
 8001ed8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001edc:	3a05      	subs	r2, #5
 8001ede:	f8b1 c000 	ldrh.w	ip, [r1]
 8001ee2:	fa0c f202 	lsl.w	r2, ip, r2
 8001ee6:	4302      	orrs	r2, r0
 8001ee8:	6362      	str	r2, [r4, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001eea:	6818      	ldr	r0, [r3, #0]
 8001eec:	4a3e      	ldr	r2, [pc, #248]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x184>)
 8001eee:	4290      	cmp	r0, r2
 8001ef0:	d050      	beq.n	8001f94 <HAL_ADC_ConfigChannel+0x130>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ef2:	6818      	ldr	r0, [r3, #0]
 8001ef4:	4a3c      	ldr	r2, [pc, #240]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x184>)
 8001ef6:	4290      	cmp	r0, r2
 8001ef8:	d055      	beq.n	8001fa6 <HAL_ADC_ConfigChannel+0x142>
  __HAL_UNLOCK(hadc);
 8001efa:	2000      	movs	r0, #0
 8001efc:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 8001f00:	b002      	add	sp, #8
 8001f02:	bc30      	pop	{r4, r5}
 8001f04:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f06:	6804      	ldr	r4, [r0, #0]
 8001f08:	6920      	ldr	r0, [r4, #16]
 8001f0a:	b292      	uxth	r2, r2
 8001f0c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001f10:	f04f 0c07 	mov.w	ip, #7
 8001f14:	fa0c f202 	lsl.w	r2, ip, r2
 8001f18:	ea20 0202 	bic.w	r2, r0, r2
 8001f1c:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f1e:	681c      	ldr	r4, [r3, #0]
 8001f20:	6920      	ldr	r0, [r4, #16]
 8001f22:	880a      	ldrh	r2, [r1, #0]
 8001f24:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001f28:	688d      	ldr	r5, [r1, #8]
 8001f2a:	fa05 f202 	lsl.w	r2, r5, r2
 8001f2e:	4302      	orrs	r2, r0
 8001f30:	6122      	str	r2, [r4, #16]
 8001f32:	e7bf      	b.n	8001eb4 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8001f34:	2a0c      	cmp	r2, #12
 8001f36:	d816      	bhi.n	8001f66 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f38:	681d      	ldr	r5, [r3, #0]
 8001f3a:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001f3c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001f40:	3a23      	subs	r2, #35	@ 0x23
 8001f42:	241f      	movs	r4, #31
 8001f44:	fa04 f202 	lsl.w	r2, r4, r2
 8001f48:	ea20 0202 	bic.w	r2, r0, r2
 8001f4c:	632a      	str	r2, [r5, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f4e:	681d      	ldr	r5, [r3, #0]
 8001f50:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001f52:	684a      	ldr	r2, [r1, #4]
 8001f54:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001f58:	3a23      	subs	r2, #35	@ 0x23
 8001f5a:	880c      	ldrh	r4, [r1, #0]
 8001f5c:	fa04 f202 	lsl.w	r2, r4, r2
 8001f60:	4302      	orrs	r2, r0
 8001f62:	632a      	str	r2, [r5, #48]	@ 0x30
 8001f64:	e7c1      	b.n	8001eea <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f66:	681d      	ldr	r5, [r3, #0]
 8001f68:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001f6a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001f6e:	3a41      	subs	r2, #65	@ 0x41
 8001f70:	241f      	movs	r4, #31
 8001f72:	fa04 f202 	lsl.w	r2, r4, r2
 8001f76:	ea20 0202 	bic.w	r2, r0, r2
 8001f7a:	62ea      	str	r2, [r5, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f7c:	681d      	ldr	r5, [r3, #0]
 8001f7e:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001f80:	684a      	ldr	r2, [r1, #4]
 8001f82:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001f86:	3a41      	subs	r2, #65	@ 0x41
 8001f88:	880c      	ldrh	r4, [r1, #0]
 8001f8a:	fa04 f202 	lsl.w	r2, r4, r2
 8001f8e:	4302      	orrs	r2, r0
 8001f90:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8001f92:	e7aa      	b.n	8001eea <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f94:	680a      	ldr	r2, [r1, #0]
 8001f96:	2a12      	cmp	r2, #18
 8001f98:	d1ab      	bne.n	8001ef2 <HAL_ADC_ConfigChannel+0x8e>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f9a:	4814      	ldr	r0, [pc, #80]	@ (8001fec <HAL_ADC_ConfigChannel+0x188>)
 8001f9c:	6842      	ldr	r2, [r0, #4]
 8001f9e:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001fa2:	6042      	str	r2, [r0, #4]
 8001fa4:	e7a5      	b.n	8001ef2 <HAL_ADC_ConfigChannel+0x8e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fa6:	680a      	ldr	r2, [r1, #0]
 8001fa8:	3a10      	subs	r2, #16
 8001faa:	2a01      	cmp	r2, #1
 8001fac:	d8a5      	bhi.n	8001efa <HAL_ADC_ConfigChannel+0x96>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001fae:	480f      	ldr	r0, [pc, #60]	@ (8001fec <HAL_ADC_ConfigChannel+0x188>)
 8001fb0:	6842      	ldr	r2, [r0, #4]
 8001fb2:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001fb6:	6042      	str	r2, [r0, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fb8:	680a      	ldr	r2, [r1, #0]
 8001fba:	2a10      	cmp	r2, #16
 8001fbc:	d19d      	bne.n	8001efa <HAL_ADC_ConfigChannel+0x96>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fbe:	4a0c      	ldr	r2, [pc, #48]	@ (8001ff0 <HAL_ADC_ConfigChannel+0x18c>)
 8001fc0:	6812      	ldr	r2, [r2, #0]
 8001fc2:	490c      	ldr	r1, [pc, #48]	@ (8001ff4 <HAL_ADC_ConfigChannel+0x190>)
 8001fc4:	fba1 1202 	umull	r1, r2, r1, r2
 8001fc8:	0c92      	lsrs	r2, r2, #18
 8001fca:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001fce:	0052      	lsls	r2, r2, #1
 8001fd0:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8001fd2:	e002      	b.n	8001fda <HAL_ADC_ConfigChannel+0x176>
        counter--;
 8001fd4:	9a01      	ldr	r2, [sp, #4]
 8001fd6:	3a01      	subs	r2, #1
 8001fd8:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8001fda:	9a01      	ldr	r2, [sp, #4]
 8001fdc:	2a00      	cmp	r2, #0
 8001fde:	d1f9      	bne.n	8001fd4 <HAL_ADC_ConfigChannel+0x170>
 8001fe0:	e78b      	b.n	8001efa <HAL_ADC_ConfigChannel+0x96>
  __HAL_LOCK(hadc);
 8001fe2:	2002      	movs	r0, #2
 8001fe4:	e78c      	b.n	8001f00 <HAL_ADC_ConfigChannel+0x9c>
 8001fe6:	bf00      	nop
 8001fe8:	40012000 	.word	0x40012000
 8001fec:	40012300 	.word	0x40012300
 8001ff0:	20000008 	.word	0x20000008
 8001ff4:	431bde83 	.word	0x431bde83

08001ff8 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001ff8:	2800      	cmp	r0, #0
 8001ffa:	db07      	blt.n	800200c <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ffc:	f000 021f 	and.w	r2, r0, #31
 8002000:	0940      	lsrs	r0, r0, #5
 8002002:	2301      	movs	r3, #1
 8002004:	4093      	lsls	r3, r2
 8002006:	4a02      	ldr	r2, [pc, #8]	@ (8002010 <__NVIC_EnableIRQ+0x18>)
 8002008:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000e100 	.word	0xe000e100

08002014 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8002014:	2800      	cmp	r0, #0
 8002016:	db08      	blt.n	800202a <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002018:	0109      	lsls	r1, r1, #4
 800201a:	b2c9      	uxtb	r1, r1
 800201c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8002020:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8002024:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8002028:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800202a:	f000 000f 	and.w	r0, r0, #15
 800202e:	0109      	lsls	r1, r1, #4
 8002030:	b2c9      	uxtb	r1, r1
 8002032:	4b01      	ldr	r3, [pc, #4]	@ (8002038 <__NVIC_SetPriority+0x24>)
 8002034:	5419      	strb	r1, [r3, r0]
  }
}
 8002036:	4770      	bx	lr
 8002038:	e000ed14 	.word	0xe000ed14

0800203c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800203c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800203e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002042:	f1c0 0c07 	rsb	ip, r0, #7
 8002046:	f1bc 0f04 	cmp.w	ip, #4
 800204a:	bf28      	it	cs
 800204c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002050:	1d03      	adds	r3, r0, #4
 8002052:	2b06      	cmp	r3, #6
 8002054:	d90f      	bls.n	8002076 <NVIC_EncodePriority+0x3a>
 8002056:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002058:	f04f 3eff 	mov.w	lr, #4294967295
 800205c:	fa0e f00c 	lsl.w	r0, lr, ip
 8002060:	ea21 0100 	bic.w	r1, r1, r0
 8002064:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002066:	fa0e fe03 	lsl.w	lr, lr, r3
 800206a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 800206e:	ea41 0002 	orr.w	r0, r1, r2
 8002072:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002076:	2300      	movs	r3, #0
 8002078:	e7ee      	b.n	8002058 <NVIC_EncodePriority+0x1c>
	...

0800207c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800207c:	4a07      	ldr	r2, [pc, #28]	@ (800209c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800207e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002080:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002084:	041b      	lsls	r3, r3, #16
 8002086:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002088:	0200      	lsls	r0, r0, #8
 800208a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800208e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002090:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002098:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800209a:	4770      	bx	lr
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020a0:	b510      	push	{r4, lr}
 80020a2:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a4:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <HAL_NVIC_SetPriority+0x1c>)
 80020a6:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020a8:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80020ac:	f7ff ffc6 	bl	800203c <NVIC_EncodePriority>
 80020b0:	4601      	mov	r1, r0
 80020b2:	4620      	mov	r0, r4
 80020b4:	f7ff ffae 	bl	8002014 <__NVIC_SetPriority>
}
 80020b8:	bd10      	pop	{r4, pc}
 80020ba:	bf00      	nop
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020c2:	f7ff ff99 	bl	8001ff8 <__NVIC_EnableIRQ>
}
 80020c6:	bd08      	pop	{r3, pc}

080020c8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c8:	3801      	subs	r0, #1
 80020ca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80020ce:	d20b      	bcs.n	80020e8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020d0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80020d4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d6:	4a05      	ldr	r2, [pc, #20]	@ (80020ec <HAL_SYSTICK_Config+0x24>)
 80020d8:	21f0      	movs	r1, #240	@ 0xf0
 80020da:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020de:	2000      	movs	r0, #0
 80020e0:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020e2:	2207      	movs	r2, #7
 80020e4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020e6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80020e8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80020ea:	4770      	bx	lr
 80020ec:	e000ed00 	.word	0xe000ed00

080020f0 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80020f0:	b170      	cbz	r0, 8002110 <HAL_DAC_Init+0x20>
{
 80020f2:	b510      	push	{r4, lr}
 80020f4:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80020f6:	7903      	ldrb	r3, [r0, #4]
 80020f8:	b133      	cbz	r3, 8002108 <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80020fa:	2302      	movs	r3, #2
 80020fc:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80020fe:	2000      	movs	r0, #0
 8002100:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002102:	2301      	movs	r3, #1
 8002104:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8002106:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8002108:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 800210a:	f7ff fb91 	bl	8001830 <HAL_DAC_MspInit>
 800210e:	e7f4      	b.n	80020fa <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 8002110:	2001      	movs	r0, #1
}
 8002112:	4770      	bx	lr

08002114 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002114:	b570      	push	{r4, r5, r6, lr}
 8002116:	460d      	mov	r5, r1
 8002118:	4611      	mov	r1, r2
 800211a:	9a04      	ldr	r2, [sp, #16]
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800211c:	2800      	cmp	r0, #0
 800211e:	d061      	beq.n	80021e4 <HAL_DAC_Start_DMA+0xd0>
 8002120:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002122:	7940      	ldrb	r0, [r0, #5]
 8002124:	2801      	cmp	r0, #1
 8002126:	d05f      	beq.n	80021e8 <HAL_DAC_Start_DMA+0xd4>
 8002128:	2001      	movs	r0, #1
 800212a:	7160      	strb	r0, [r4, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800212c:	2002      	movs	r0, #2
 800212e:	7120      	strb	r0, [r4, #4]

  if (Channel == DAC_CHANNEL_1)
 8002130:	2d00      	cmp	r5, #0
 8002132:	d12f      	bne.n	8002194 <HAL_DAC_Start_DMA+0x80>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002134:	68a0      	ldr	r0, [r4, #8]
 8002136:	4e2d      	ldr	r6, [pc, #180]	@ (80021ec <HAL_DAC_Start_DMA+0xd8>)
 8002138:	63c6      	str	r6, [r0, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800213a:	68a0      	ldr	r0, [r4, #8]
 800213c:	4e2c      	ldr	r6, [pc, #176]	@ (80021f0 <HAL_DAC_Start_DMA+0xdc>)
 800213e:	6406      	str	r6, [r0, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002140:	68a0      	ldr	r0, [r4, #8]
 8002142:	4e2c      	ldr	r6, [pc, #176]	@ (80021f4 <HAL_DAC_Start_DMA+0xe0>)
 8002144:	64c6      	str	r6, [r0, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002146:	6826      	ldr	r6, [r4, #0]
 8002148:	6830      	ldr	r0, [r6, #0]
 800214a:	f440 5080 	orr.w	r0, r0, #4096	@ 0x1000
 800214e:	6030      	str	r0, [r6, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002150:	b122      	cbz	r2, 800215c <HAL_DAC_Start_DMA+0x48>
 8002152:	2a04      	cmp	r2, #4
 8002154:	d01b      	beq.n	800218e <HAL_DAC_Start_DMA+0x7a>
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
        break;
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002156:	6822      	ldr	r2, [r4, #0]
 8002158:	3210      	adds	r2, #16
        break;
 800215a:	e001      	b.n	8002160 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800215c:	6822      	ldr	r2, [r4, #0]
 800215e:	3208      	adds	r2, #8
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8002160:	2d00      	cmp	r5, #0
 8002162:	d131      	bne.n	80021c8 <HAL_DAC_Start_DMA+0xb4>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002164:	6826      	ldr	r6, [r4, #0]
 8002166:	6830      	ldr	r0, [r6, #0]
 8002168:	f440 5000 	orr.w	r0, r0, #8192	@ 0x2000
 800216c:	6030      	str	r0, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800216e:	68a0      	ldr	r0, [r4, #8]
 8002170:	f000 f998 	bl	80024a4 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002174:	2300      	movs	r3, #0
 8002176:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8002178:	2800      	cmp	r0, #0
 800217a:	d12e      	bne.n	80021da <HAL_DAC_Start_DMA+0xc6>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800217c:	6821      	ldr	r1, [r4, #0]
 800217e:	680b      	ldr	r3, [r1, #0]
 8002180:	f005 0510 	and.w	r5, r5, #16
 8002184:	2201      	movs	r2, #1
 8002186:	40aa      	lsls	r2, r5
 8002188:	4313      	orrs	r3, r2
 800218a:	600b      	str	r3, [r1, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 800218c:	bd70      	pop	{r4, r5, r6, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800218e:	6822      	ldr	r2, [r4, #0]
 8002190:	320c      	adds	r2, #12
        break;
 8002192:	e7e5      	b.n	8002160 <HAL_DAC_Start_DMA+0x4c>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002194:	68e0      	ldr	r0, [r4, #12]
 8002196:	4e18      	ldr	r6, [pc, #96]	@ (80021f8 <HAL_DAC_Start_DMA+0xe4>)
 8002198:	63c6      	str	r6, [r0, #60]	@ 0x3c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800219a:	68e0      	ldr	r0, [r4, #12]
 800219c:	4e17      	ldr	r6, [pc, #92]	@ (80021fc <HAL_DAC_Start_DMA+0xe8>)
 800219e:	6406      	str	r6, [r0, #64]	@ 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80021a0:	68e0      	ldr	r0, [r4, #12]
 80021a2:	4e17      	ldr	r6, [pc, #92]	@ (8002200 <HAL_DAC_Start_DMA+0xec>)
 80021a4:	64c6      	str	r6, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80021a6:	6826      	ldr	r6, [r4, #0]
 80021a8:	6830      	ldr	r0, [r6, #0]
 80021aa:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 80021ae:	6030      	str	r0, [r6, #0]
    switch (Alignment)
 80021b0:	b122      	cbz	r2, 80021bc <HAL_DAC_Start_DMA+0xa8>
 80021b2:	2a04      	cmp	r2, #4
 80021b4:	d005      	beq.n	80021c2 <HAL_DAC_Start_DMA+0xae>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80021b6:	6822      	ldr	r2, [r4, #0]
 80021b8:	321c      	adds	r2, #28
        break;
 80021ba:	e7d1      	b.n	8002160 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80021bc:	6822      	ldr	r2, [r4, #0]
 80021be:	3214      	adds	r2, #20
        break;
 80021c0:	e7ce      	b.n	8002160 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80021c2:	6822      	ldr	r2, [r4, #0]
 80021c4:	3218      	adds	r2, #24
        break;
 80021c6:	e7cb      	b.n	8002160 <HAL_DAC_Start_DMA+0x4c>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80021c8:	6826      	ldr	r6, [r4, #0]
 80021ca:	6830      	ldr	r0, [r6, #0]
 80021cc:	f040 5000 	orr.w	r0, r0, #536870912	@ 0x20000000
 80021d0:	6030      	str	r0, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80021d2:	68e0      	ldr	r0, [r4, #12]
 80021d4:	f000 f966 	bl	80024a4 <HAL_DMA_Start_IT>
 80021d8:	e7cc      	b.n	8002174 <HAL_DAC_Start_DMA+0x60>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80021da:	6923      	ldr	r3, [r4, #16]
 80021dc:	f043 0304 	orr.w	r3, r3, #4
 80021e0:	6123      	str	r3, [r4, #16]
 80021e2:	e7d3      	b.n	800218c <HAL_DAC_Start_DMA+0x78>
    return HAL_ERROR;
 80021e4:	2001      	movs	r0, #1
 80021e6:	e7d1      	b.n	800218c <HAL_DAC_Start_DMA+0x78>
  __HAL_LOCK(hdac);
 80021e8:	2002      	movs	r0, #2
 80021ea:	e7cf      	b.n	800218c <HAL_DAC_Start_DMA+0x78>
 80021ec:	08002207 	.word	0x08002207
 80021f0:	08002219 	.word	0x08002219
 80021f4:	08002225 	.word	0x08002225
 80021f8:	080022a5 	.word	0x080022a5
 80021fc:	080022b5 	.word	0x080022b5
 8002200:	080022bf 	.word	0x080022bf

08002204 <HAL_DAC_ConvCpltCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002204:	4770      	bx	lr

08002206 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002206:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002208:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800220a:	4620      	mov	r0, r4
 800220c:	f7ff fffa 	bl	8002204 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002210:	2301      	movs	r3, #1
 8002212:	7123      	strb	r3, [r4, #4]
}
 8002214:	bd10      	pop	{r4, pc}

08002216 <HAL_DAC_ConvHalfCpltCallbackCh1>:
}
 8002216:	4770      	bx	lr

08002218 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002218:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800221a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 800221c:	f7ff fffb 	bl	8002216 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002220:	bd08      	pop	{r3, pc}

08002222 <HAL_DAC_ErrorCallbackCh1>:
}
 8002222:	4770      	bx	lr

08002224 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002224:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002226:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002228:	6923      	ldr	r3, [r4, #16]
 800222a:	f043 0304 	orr.w	r3, r3, #4
 800222e:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002230:	4620      	mov	r0, r4
 8002232:	f7ff fff6 	bl	8002222 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002236:	2301      	movs	r3, #1
 8002238:	7123      	strb	r3, [r4, #4]
}
 800223a:	bd10      	pop	{r4, pc}

0800223c <HAL_DAC_ConfigChannel>:
  if ((hdac == NULL) || (sConfig == NULL))
 800223c:	b348      	cbz	r0, 8002292 <HAL_DAC_ConfigChannel+0x56>
 800223e:	4684      	mov	ip, r0
 8002240:	b349      	cbz	r1, 8002296 <HAL_DAC_ConfigChannel+0x5a>
  __HAL_LOCK(hdac);
 8002242:	7943      	ldrb	r3, [r0, #5]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d028      	beq.n	800229a <HAL_DAC_ConfigChannel+0x5e>
{
 8002248:	b510      	push	{r4, lr}
  __HAL_LOCK(hdac);
 800224a:	f04f 0e01 	mov.w	lr, #1
 800224e:	f880 e005 	strb.w	lr, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8002252:	2302      	movs	r3, #2
 8002254:	7103      	strb	r3, [r0, #4]
  tmpreg1 = hdac->Instance->CR;
 8002256:	6804      	ldr	r4, [r0, #0]
 8002258:	6820      	ldr	r0, [r4, #0]
               << (Channel & 0x10UL));
 800225a:	f002 0210 	and.w	r2, r2, #16
 800225e:	f640 73fe 	movw	r3, #4094	@ 0xffe
 8002262:	4093      	lsls	r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002264:	ea20 0003 	bic.w	r0, r0, r3
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002268:	680b      	ldr	r3, [r1, #0]
 800226a:	6849      	ldr	r1, [r1, #4]
 800226c:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800226e:	4093      	lsls	r3, r2
 8002270:	4303      	orrs	r3, r0
  hdac->Instance->CR = tmpreg1;
 8002272:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002274:	f8dc 0000 	ldr.w	r0, [ip]
 8002278:	6803      	ldr	r3, [r0, #0]
 800227a:	21c0      	movs	r1, #192	@ 0xc0
 800227c:	fa01 f202 	lsl.w	r2, r1, r2
 8002280:	ea23 0302 	bic.w	r3, r3, r2
 8002284:	6003      	str	r3, [r0, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8002286:	f88c e004 	strb.w	lr, [ip, #4]
  __HAL_UNLOCK(hdac);
 800228a:	2000      	movs	r0, #0
 800228c:	f88c 0005 	strb.w	r0, [ip, #5]
}
 8002290:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002292:	2001      	movs	r0, #1
 8002294:	4770      	bx	lr
 8002296:	2001      	movs	r0, #1
 8002298:	4770      	bx	lr
  __HAL_LOCK(hdac);
 800229a:	2002      	movs	r0, #2
}
 800229c:	4770      	bx	lr

0800229e <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800229e:	4770      	bx	lr

080022a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80022a0:	4770      	bx	lr

080022a2 <HAL_DACEx_ErrorCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80022a2:	4770      	bx	lr

080022a4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80022a4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022a6:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80022a8:	4620      	mov	r0, r4
 80022aa:	f7ff fff8 	bl	800229e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80022ae:	2301      	movs	r3, #1
 80022b0:	7123      	strb	r3, [r4, #4]
}
 80022b2:	bd10      	pop	{r4, pc}

080022b4 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80022b4:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80022b6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80022b8:	f7ff fff2 	bl	80022a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80022bc:	bd08      	pop	{r3, pc}

080022be <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80022be:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022c0:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80022c2:	6923      	ldr	r3, [r4, #16]
 80022c4:	f043 0304 	orr.w	r3, r3, #4
 80022c8:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80022ca:	4620      	mov	r0, r4
 80022cc:	f7ff ffe9 	bl	80022a2 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80022d0:	2301      	movs	r3, #1
 80022d2:	7123      	strb	r3, [r4, #4]
}
 80022d4:	bd10      	pop	{r4, pc}

080022d6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022d6:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80022d8:	6805      	ldr	r5, [r0, #0]
 80022da:	682c      	ldr	r4, [r5, #0]
 80022dc:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 80022e0:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80022e2:	6804      	ldr	r4, [r0, #0]
 80022e4:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80022e6:	6883      	ldr	r3, [r0, #8]
 80022e8:	2b40      	cmp	r3, #64	@ 0x40
 80022ea:	d005      	beq.n	80022f8 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80022ec:	6803      	ldr	r3, [r0, #0]
 80022ee:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80022f0:	6803      	ldr	r3, [r0, #0]
 80022f2:	60da      	str	r2, [r3, #12]
  }
}
 80022f4:	bc30      	pop	{r4, r5}
 80022f6:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 80022f8:	6803      	ldr	r3, [r0, #0]
 80022fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 80022fc:	6803      	ldr	r3, [r0, #0]
 80022fe:	60d9      	str	r1, [r3, #12]
 8002300:	e7f8      	b.n	80022f4 <DMA_SetConfig+0x1e>
	...

08002304 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002304:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002306:	6803      	ldr	r3, [r0, #0]
 8002308:	b2d9      	uxtb	r1, r3
 800230a:	3910      	subs	r1, #16
 800230c:	4a0c      	ldr	r2, [pc, #48]	@ (8002340 <DMA_CalcBaseAndBitshift+0x3c>)
 800230e:	fba2 4201 	umull	r4, r2, r2, r1
 8002312:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002314:	4c0b      	ldr	r4, [pc, #44]	@ (8002344 <DMA_CalcBaseAndBitshift+0x40>)
 8002316:	5ca2      	ldrb	r2, [r4, r2]
 8002318:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800231a:	295f      	cmp	r1, #95	@ 0x5f
 800231c:	d909      	bls.n	8002332 <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800231e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002322:	f023 0303 	bic.w	r3, r3, #3
 8002326:	3304      	adds	r3, #4
 8002328:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 800232a:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 800232c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002330:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002332:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002336:	f023 0303 	bic.w	r3, r3, #3
 800233a:	6583      	str	r3, [r0, #88]	@ 0x58
 800233c:	e7f5      	b.n	800232a <DMA_CalcBaseAndBitshift+0x26>
 800233e:	bf00      	nop
 8002340:	aaaaaaab 	.word	0xaaaaaaab
 8002344:	08005f14 	.word	0x08005f14

08002348 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002348:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800234a:	6982      	ldr	r2, [r0, #24]
 800234c:	b992      	cbnz	r2, 8002374 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 800234e:	2b01      	cmp	r3, #1
 8002350:	d00a      	beq.n	8002368 <DMA_CheckFifoParam+0x20>
 8002352:	2b02      	cmp	r3, #2
 8002354:	d002      	beq.n	800235c <DMA_CheckFifoParam+0x14>
 8002356:	b10b      	cbz	r3, 800235c <DMA_CheckFifoParam+0x14>
 8002358:	2000      	movs	r0, #0
 800235a:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800235c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800235e:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8002362:	d128      	bne.n	80023b6 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8002364:	2000      	movs	r0, #0
 8002366:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002368:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800236a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800236e:	d024      	beq.n	80023ba <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8002370:	2000      	movs	r0, #0
 8002372:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002374:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8002378:	d009      	beq.n	800238e <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800237a:	2b02      	cmp	r3, #2
 800237c:	d925      	bls.n	80023ca <DMA_CheckFifoParam+0x82>
 800237e:	2b03      	cmp	r3, #3
 8002380:	d125      	bne.n	80023ce <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002382:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8002384:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8002388:	d123      	bne.n	80023d2 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 800238a:	2000      	movs	r0, #0
 800238c:	4770      	bx	lr
    switch (tmp)
 800238e:	2b03      	cmp	r3, #3
 8002390:	d803      	bhi.n	800239a <DMA_CheckFifoParam+0x52>
 8002392:	e8df f003 	tbb	[pc, r3]
 8002396:	0414      	.short	0x0414
 8002398:	0a14      	.short	0x0a14
 800239a:	2000      	movs	r0, #0
 800239c:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800239e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80023a0:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80023a4:	d10d      	bne.n	80023c2 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 80023a6:	2000      	movs	r0, #0
 80023a8:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023aa:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80023ac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80023b0:	d009      	beq.n	80023c6 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 80023b2:	2000      	movs	r0, #0
 80023b4:	4770      	bx	lr
        status = HAL_ERROR;
 80023b6:	2001      	movs	r0, #1
 80023b8:	4770      	bx	lr
        status = HAL_ERROR;
 80023ba:	2001      	movs	r0, #1
 80023bc:	4770      	bx	lr
      status = HAL_ERROR;
 80023be:	2001      	movs	r0, #1
 80023c0:	4770      	bx	lr
        status = HAL_ERROR;
 80023c2:	2001      	movs	r0, #1
 80023c4:	4770      	bx	lr
        status = HAL_ERROR;
 80023c6:	2001      	movs	r0, #1
 80023c8:	4770      	bx	lr
      status = HAL_ERROR;
 80023ca:	2001      	movs	r0, #1
 80023cc:	4770      	bx	lr
    switch (tmp)
 80023ce:	2000      	movs	r0, #0
 80023d0:	4770      	bx	lr
      {
        status = HAL_ERROR;
 80023d2:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 80023d4:	4770      	bx	lr
	...

080023d8 <HAL_DMA_Init>:
{
 80023d8:	b570      	push	{r4, r5, r6, lr}
 80023da:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80023dc:	f7ff fb5c 	bl	8001a98 <HAL_GetTick>
  if(hdma == NULL)
 80023e0:	2c00      	cmp	r4, #0
 80023e2:	d05b      	beq.n	800249c <HAL_DMA_Init+0xc4>
 80023e4:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 80023e6:	2302      	movs	r3, #2
 80023e8:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 80023ec:	2300      	movs	r3, #0
 80023ee:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 80023f2:	6822      	ldr	r2, [r4, #0]
 80023f4:	6813      	ldr	r3, [r2, #0]
 80023f6:	f023 0301 	bic.w	r3, r3, #1
 80023fa:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023fc:	6823      	ldr	r3, [r4, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	f012 0f01 	tst.w	r2, #1
 8002404:	d00a      	beq.n	800241c <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002406:	f7ff fb47 	bl	8001a98 <HAL_GetTick>
 800240a:	1b43      	subs	r3, r0, r5
 800240c:	2b05      	cmp	r3, #5
 800240e:	d9f5      	bls.n	80023fc <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002410:	2320      	movs	r3, #32
 8002412:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002414:	2003      	movs	r0, #3
 8002416:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 800241a:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 800241c:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800241e:	4920      	ldr	r1, [pc, #128]	@ (80024a0 <HAL_DMA_Init+0xc8>)
 8002420:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002422:	6862      	ldr	r2, [r4, #4]
 8002424:	68a0      	ldr	r0, [r4, #8]
 8002426:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002428:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800242a:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800242c:	6920      	ldr	r0, [r4, #16]
 800242e:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002430:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002432:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002434:	69a0      	ldr	r0, [r4, #24]
 8002436:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002438:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800243a:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800243c:	6a20      	ldr	r0, [r4, #32]
 800243e:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002440:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002442:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002444:	2904      	cmp	r1, #4
 8002446:	d01e      	beq.n	8002486 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8002448:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800244a:	6826      	ldr	r6, [r4, #0]
 800244c:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800244e:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8002452:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002454:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002456:	2b04      	cmp	r3, #4
 8002458:	d107      	bne.n	800246a <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 800245a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800245c:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800245e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002460:	b11b      	cbz	r3, 800246a <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002462:	4620      	mov	r0, r4
 8002464:	f7ff ff70 	bl	8002348 <DMA_CheckFifoParam>
 8002468:	b990      	cbnz	r0, 8002490 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 800246a:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800246c:	4620      	mov	r0, r4
 800246e:	f7ff ff49 	bl	8002304 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002472:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002474:	233f      	movs	r3, #63	@ 0x3f
 8002476:	4093      	lsls	r3, r2
 8002478:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800247a:	2000      	movs	r0, #0
 800247c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800247e:	2301      	movs	r3, #1
 8002480:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8002484:	e7c9      	b.n	800241a <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002486:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002488:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800248a:	4301      	orrs	r1, r0
 800248c:	430a      	orrs	r2, r1
 800248e:	e7db      	b.n	8002448 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002490:	2340      	movs	r3, #64	@ 0x40
 8002492:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002494:	2001      	movs	r0, #1
 8002496:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 800249a:	e7be      	b.n	800241a <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 800249c:	2001      	movs	r0, #1
 800249e:	e7bc      	b.n	800241a <HAL_DMA_Init+0x42>
 80024a0:	f010803f 	.word	0xf010803f

080024a4 <HAL_DMA_Start_IT>:
{
 80024a4:	b538      	push	{r3, r4, r5, lr}
 80024a6:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024a8:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 80024aa:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 80024ae:	2801      	cmp	r0, #1
 80024b0:	d02b      	beq.n	800250a <HAL_DMA_Start_IT+0x66>
 80024b2:	2001      	movs	r0, #1
 80024b4:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80024b8:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 80024bc:	b2c0      	uxtb	r0, r0
 80024be:	2801      	cmp	r0, #1
 80024c0:	d004      	beq.n	80024cc <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 80024c2:	2300      	movs	r3, #0
 80024c4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_BUSY;
 80024c8:	2002      	movs	r0, #2
}
 80024ca:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80024cc:	2002      	movs	r0, #2
 80024ce:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024d2:	2000      	movs	r0, #0
 80024d4:	6560      	str	r0, [r4, #84]	@ 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024d6:	4620      	mov	r0, r4
 80024d8:	f7ff fefd 	bl	80022d6 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024dc:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80024de:	233f      	movs	r3, #63	@ 0x3f
 80024e0:	4093      	lsls	r3, r2
 80024e2:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80024e4:	6822      	ldr	r2, [r4, #0]
 80024e6:	6813      	ldr	r3, [r2, #0]
 80024e8:	f043 0316 	orr.w	r3, r3, #22
 80024ec:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80024ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80024f0:	b123      	cbz	r3, 80024fc <HAL_DMA_Start_IT+0x58>
      hdma->Instance->CR  |= DMA_IT_HT;
 80024f2:	6822      	ldr	r2, [r4, #0]
 80024f4:	6813      	ldr	r3, [r2, #0]
 80024f6:	f043 0308 	orr.w	r3, r3, #8
 80024fa:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80024fc:	6822      	ldr	r2, [r4, #0]
 80024fe:	6813      	ldr	r3, [r2, #0]
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002506:	2000      	movs	r0, #0
 8002508:	e7df      	b.n	80024ca <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 800250a:	2002      	movs	r0, #2
 800250c:	e7dd      	b.n	80024ca <HAL_DMA_Start_IT+0x26>
	...

08002510 <HAL_DMA_IRQHandler>:
{
 8002510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002512:	b083      	sub	sp, #12
 8002514:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8002516:	2300      	movs	r3, #0
 8002518:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800251a:	4b72      	ldr	r3, [pc, #456]	@ (80026e4 <HAL_DMA_IRQHandler+0x1d4>)
 800251c:	681d      	ldr	r5, [r3, #0]
 800251e:	4b72      	ldr	r3, [pc, #456]	@ (80026e8 <HAL_DMA_IRQHandler+0x1d8>)
 8002520:	fba3 3505 	umull	r3, r5, r3, r5
 8002524:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002526:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 8002528:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800252a:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 800252c:	2308      	movs	r3, #8
 800252e:	4093      	lsls	r3, r2
 8002530:	4233      	tst	r3, r6
 8002532:	d010      	beq.n	8002556 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002534:	6803      	ldr	r3, [r0, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	f012 0f04 	tst.w	r2, #4
 800253c:	d00b      	beq.n	8002556 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	f022 0204 	bic.w	r2, r2, #4
 8002544:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002546:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8002548:	2308      	movs	r3, #8
 800254a:	4093      	lsls	r3, r2
 800254c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800254e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002556:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002558:	2301      	movs	r3, #1
 800255a:	4093      	lsls	r3, r2
 800255c:	4233      	tst	r3, r6
 800255e:	d009      	beq.n	8002574 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002560:	6822      	ldr	r2, [r4, #0]
 8002562:	6952      	ldr	r2, [r2, #20]
 8002564:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8002568:	d004      	beq.n	8002574 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800256a:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800256c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800256e:	f043 0302 	orr.w	r3, r3, #2
 8002572:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002574:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002576:	2304      	movs	r3, #4
 8002578:	4093      	lsls	r3, r2
 800257a:	4233      	tst	r3, r6
 800257c:	d009      	beq.n	8002592 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800257e:	6822      	ldr	r2, [r4, #0]
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	f012 0f02 	tst.w	r2, #2
 8002586:	d004      	beq.n	8002592 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002588:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800258a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800258c:	f043 0304 	orr.w	r3, r3, #4
 8002590:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002592:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002594:	2310      	movs	r3, #16
 8002596:	4093      	lsls	r3, r2
 8002598:	4233      	tst	r3, r6
 800259a:	d024      	beq.n	80025e6 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800259c:	6822      	ldr	r2, [r4, #0]
 800259e:	6812      	ldr	r2, [r2, #0]
 80025a0:	f012 0f08 	tst.w	r2, #8
 80025a4:	d01f      	beq.n	80025e6 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80025a6:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025a8:	6823      	ldr	r3, [r4, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 80025b0:	d00d      	beq.n	80025ce <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80025b8:	d104      	bne.n	80025c4 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 80025ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80025bc:	b19b      	cbz	r3, 80025e6 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 80025be:	4620      	mov	r0, r4
 80025c0:	4798      	blx	r3
 80025c2:	e010      	b.n	80025e6 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80025c4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80025c6:	b173      	cbz	r3, 80025e6 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 80025c8:	4620      	mov	r0, r4
 80025ca:	4798      	blx	r3
 80025cc:	e00b      	b.n	80025e6 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80025d4:	d103      	bne.n	80025de <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	f022 0208 	bic.w	r2, r2, #8
 80025dc:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80025de:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80025e0:	b10b      	cbz	r3, 80025e6 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 80025e2:	4620      	mov	r0, r4
 80025e4:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025e6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80025e8:	2320      	movs	r3, #32
 80025ea:	4093      	lsls	r3, r2
 80025ec:	4233      	tst	r3, r6
 80025ee:	d055      	beq.n	800269c <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025f0:	6822      	ldr	r2, [r4, #0]
 80025f2:	6812      	ldr	r2, [r2, #0]
 80025f4:	f012 0f10 	tst.w	r2, #16
 80025f8:	d050      	beq.n	800269c <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025fa:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025fc:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b05      	cmp	r3, #5
 8002604:	d00e      	beq.n	8002624 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002606:	6823      	ldr	r3, [r4, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 800260e:	d033      	beq.n	8002678 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002616:	d12a      	bne.n	800266e <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8002618:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800261a:	2b00      	cmp	r3, #0
 800261c:	d03e      	beq.n	800269c <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 800261e:	4620      	mov	r0, r4
 8002620:	4798      	blx	r3
 8002622:	e03b      	b.n	800269c <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002624:	6822      	ldr	r2, [r4, #0]
 8002626:	6813      	ldr	r3, [r2, #0]
 8002628:	f023 0316 	bic.w	r3, r3, #22
 800262c:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800262e:	6822      	ldr	r2, [r4, #0]
 8002630:	6953      	ldr	r3, [r2, #20]
 8002632:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002636:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002638:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800263a:	b1a3      	cbz	r3, 8002666 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800263c:	6822      	ldr	r2, [r4, #0]
 800263e:	6813      	ldr	r3, [r2, #0]
 8002640:	f023 0308 	bic.w	r3, r3, #8
 8002644:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002646:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002648:	233f      	movs	r3, #63	@ 0x3f
 800264a:	4093      	lsls	r3, r2
 800264c:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 800264e:	2301      	movs	r3, #1
 8002650:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8002654:	2300      	movs	r3, #0
 8002656:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 800265a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800265c:	2b00      	cmp	r3, #0
 800265e:	d03f      	beq.n	80026e0 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8002660:	4620      	mov	r0, r4
 8002662:	4798      	blx	r3
        return;
 8002664:	e03c      	b.n	80026e0 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002666:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1e7      	bne.n	800263c <HAL_DMA_IRQHandler+0x12c>
 800266c:	e7eb      	b.n	8002646 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 800266e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002670:	b1a3      	cbz	r3, 800269c <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8002672:	4620      	mov	r0, r4
 8002674:	4798      	blx	r3
 8002676:	e011      	b.n	800269c <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800267e:	d109      	bne.n	8002694 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	f022 0210 	bic.w	r2, r2, #16
 8002686:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002688:	2301      	movs	r3, #1
 800268a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 800268e:	2300      	movs	r3, #0
 8002690:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8002694:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002696:	b10b      	cbz	r3, 800269c <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8002698:	4620      	mov	r0, r4
 800269a:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800269c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800269e:	b1fb      	cbz	r3, 80026e0 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026a0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80026a2:	f013 0f01 	tst.w	r3, #1
 80026a6:	d017      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 80026a8:	2305      	movs	r3, #5
 80026aa:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 80026ae:	6822      	ldr	r2, [r4, #0]
 80026b0:	6813      	ldr	r3, [r2, #0]
 80026b2:	f023 0301 	bic.w	r3, r3, #1
 80026b6:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 80026b8:	9b01      	ldr	r3, [sp, #4]
 80026ba:	3301      	adds	r3, #1
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	42ab      	cmp	r3, r5
 80026c0:	d804      	bhi.n	80026cc <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80026c2:	6823      	ldr	r3, [r4, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f013 0f01 	tst.w	r3, #1
 80026ca:	d1f5      	bne.n	80026b8 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 80026cc:	2301      	movs	r3, #1
 80026ce:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 80026d2:	2300      	movs	r3, #0
 80026d4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 80026d8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80026da:	b10b      	cbz	r3, 80026e0 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 80026dc:	4620      	mov	r0, r4
 80026de:	4798      	blx	r3
}
 80026e0:	b003      	add	sp, #12
 80026e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026e4:	20000008 	.word	0x20000008
 80026e8:	1b4e81b5 	.word	0x1b4e81b5

080026ec <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ec:	2300      	movs	r3, #0
 80026ee:	2b0f      	cmp	r3, #15
 80026f0:	f200 80e9 	bhi.w	80028c6 <HAL_GPIO_Init+0x1da>
{
 80026f4:	b570      	push	{r4, r5, r6, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	e065      	b.n	80027c6 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026fa:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026fc:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002700:	2403      	movs	r4, #3
 8002702:	fa04 f40e 	lsl.w	r4, r4, lr
 8002706:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800270a:	68cc      	ldr	r4, [r1, #12]
 800270c:	fa04 f40e 	lsl.w	r4, r4, lr
 8002710:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8002712:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002714:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002716:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800271a:	684a      	ldr	r2, [r1, #4]
 800271c:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8002720:	409a      	lsls	r2, r3
 8002722:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8002724:	6042      	str	r2, [r0, #4]
 8002726:	e05c      	b.n	80027e2 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002728:	08dc      	lsrs	r4, r3, #3
 800272a:	3408      	adds	r4, #8
 800272c:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002730:	f003 0507 	and.w	r5, r3, #7
 8002734:	00ad      	lsls	r5, r5, #2
 8002736:	f04f 0e0f 	mov.w	lr, #15
 800273a:	fa0e fe05 	lsl.w	lr, lr, r5
 800273e:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002742:	690a      	ldr	r2, [r1, #16]
 8002744:	40aa      	lsls	r2, r5
 8002746:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 800274a:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800274e:	e05c      	b.n	800280a <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002750:	2207      	movs	r2, #7
 8002752:	e000      	b.n	8002756 <HAL_GPIO_Init+0x6a>
 8002754:	2200      	movs	r2, #0
 8002756:	fa02 f20e 	lsl.w	r2, r2, lr
 800275a:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 800275c:	3402      	adds	r4, #2
 800275e:	4d5a      	ldr	r5, [pc, #360]	@ (80028c8 <HAL_GPIO_Init+0x1dc>)
 8002760:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002764:	4a59      	ldr	r2, [pc, #356]	@ (80028cc <HAL_GPIO_Init+0x1e0>)
 8002766:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8002768:	ea6f 020c 	mvn.w	r2, ip
 800276c:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002770:	684e      	ldr	r6, [r1, #4]
 8002772:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8002776:	d001      	beq.n	800277c <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8002778:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 800277c:	4c53      	ldr	r4, [pc, #332]	@ (80028cc <HAL_GPIO_Init+0x1e0>)
 800277e:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8002780:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8002782:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002786:	684e      	ldr	r6, [r1, #4]
 8002788:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 800278c:	d001      	beq.n	8002792 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 800278e:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8002792:	4c4e      	ldr	r4, [pc, #312]	@ (80028cc <HAL_GPIO_Init+0x1e0>)
 8002794:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8002796:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002798:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800279c:	684e      	ldr	r6, [r1, #4]
 800279e:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 80027a2:	d001      	beq.n	80027a8 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80027a4:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 80027a8:	4c48      	ldr	r4, [pc, #288]	@ (80028cc <HAL_GPIO_Init+0x1e0>)
 80027aa:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027ac:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80027ae:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027b0:	684d      	ldr	r5, [r1, #4]
 80027b2:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 80027b6:	d001      	beq.n	80027bc <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 80027b8:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 80027bc:	4c43      	ldr	r4, [pc, #268]	@ (80028cc <HAL_GPIO_Init+0x1e0>)
 80027be:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027c0:	3301      	adds	r3, #1
 80027c2:	2b0f      	cmp	r3, #15
 80027c4:	d87d      	bhi.n	80028c2 <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 80027c6:	2201      	movs	r2, #1
 80027c8:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027ca:	680c      	ldr	r4, [r1, #0]
 80027cc:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 80027d0:	ea32 0404 	bics.w	r4, r2, r4
 80027d4:	d1f4      	bne.n	80027c0 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027d6:	684c      	ldr	r4, [r1, #4]
 80027d8:	f004 0403 	and.w	r4, r4, #3
 80027dc:	3c01      	subs	r4, #1
 80027de:	2c01      	cmp	r4, #1
 80027e0:	d98b      	bls.n	80026fa <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027e2:	684a      	ldr	r2, [r1, #4]
 80027e4:	f002 0203 	and.w	r2, r2, #3
 80027e8:	2a03      	cmp	r2, #3
 80027ea:	d009      	beq.n	8002800 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 80027ec:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027ee:	005d      	lsls	r5, r3, #1
 80027f0:	2203      	movs	r2, #3
 80027f2:	40aa      	lsls	r2, r5
 80027f4:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027f8:	688a      	ldr	r2, [r1, #8]
 80027fa:	40aa      	lsls	r2, r5
 80027fc:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 80027fe:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002800:	684a      	ldr	r2, [r1, #4]
 8002802:	f002 0203 	and.w	r2, r2, #3
 8002806:	2a02      	cmp	r2, #2
 8002808:	d08e      	beq.n	8002728 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 800280a:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800280c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002810:	2203      	movs	r2, #3
 8002812:	fa02 f20e 	lsl.w	r2, r2, lr
 8002816:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800281a:	684a      	ldr	r2, [r1, #4]
 800281c:	f002 0203 	and.w	r2, r2, #3
 8002820:	fa02 f20e 	lsl.w	r2, r2, lr
 8002824:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8002826:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002828:	684a      	ldr	r2, [r1, #4]
 800282a:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 800282e:	d0c7      	beq.n	80027c0 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002830:	2200      	movs	r2, #0
 8002832:	9201      	str	r2, [sp, #4]
 8002834:	4a26      	ldr	r2, [pc, #152]	@ (80028d0 <HAL_GPIO_Init+0x1e4>)
 8002836:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8002838:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 800283c:	6454      	str	r4, [r2, #68]	@ 0x44
 800283e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002840:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002844:	9201      	str	r2, [sp, #4]
 8002846:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002848:	089c      	lsrs	r4, r3, #2
 800284a:	1ca5      	adds	r5, r4, #2
 800284c:	4a1e      	ldr	r2, [pc, #120]	@ (80028c8 <HAL_GPIO_Init+0x1dc>)
 800284e:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002852:	f003 0e03 	and.w	lr, r3, #3
 8002856:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800285a:	220f      	movs	r2, #15
 800285c:	fa02 f20e 	lsl.w	r2, r2, lr
 8002860:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002864:	4a1b      	ldr	r2, [pc, #108]	@ (80028d4 <HAL_GPIO_Init+0x1e8>)
 8002866:	4290      	cmp	r0, r2
 8002868:	f43f af74 	beq.w	8002754 <HAL_GPIO_Init+0x68>
 800286c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002870:	4290      	cmp	r0, r2
 8002872:	d01a      	beq.n	80028aa <HAL_GPIO_Init+0x1be>
 8002874:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002878:	4290      	cmp	r0, r2
 800287a:	d018      	beq.n	80028ae <HAL_GPIO_Init+0x1c2>
 800287c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002880:	4290      	cmp	r0, r2
 8002882:	d016      	beq.n	80028b2 <HAL_GPIO_Init+0x1c6>
 8002884:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002888:	4290      	cmp	r0, r2
 800288a:	d014      	beq.n	80028b6 <HAL_GPIO_Init+0x1ca>
 800288c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002890:	4290      	cmp	r0, r2
 8002892:	d012      	beq.n	80028ba <HAL_GPIO_Init+0x1ce>
 8002894:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002898:	4290      	cmp	r0, r2
 800289a:	d010      	beq.n	80028be <HAL_GPIO_Init+0x1d2>
 800289c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80028a0:	4290      	cmp	r0, r2
 80028a2:	f43f af55 	beq.w	8002750 <HAL_GPIO_Init+0x64>
 80028a6:	2208      	movs	r2, #8
 80028a8:	e755      	b.n	8002756 <HAL_GPIO_Init+0x6a>
 80028aa:	2201      	movs	r2, #1
 80028ac:	e753      	b.n	8002756 <HAL_GPIO_Init+0x6a>
 80028ae:	2202      	movs	r2, #2
 80028b0:	e751      	b.n	8002756 <HAL_GPIO_Init+0x6a>
 80028b2:	2203      	movs	r2, #3
 80028b4:	e74f      	b.n	8002756 <HAL_GPIO_Init+0x6a>
 80028b6:	2204      	movs	r2, #4
 80028b8:	e74d      	b.n	8002756 <HAL_GPIO_Init+0x6a>
 80028ba:	2205      	movs	r2, #5
 80028bc:	e74b      	b.n	8002756 <HAL_GPIO_Init+0x6a>
 80028be:	2206      	movs	r2, #6
 80028c0:	e749      	b.n	8002756 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 80028c2:	b002      	add	sp, #8
 80028c4:	bd70      	pop	{r4, r5, r6, pc}
 80028c6:	4770      	bx	lr
 80028c8:	40013800 	.word	0x40013800
 80028cc:	40013c00 	.word	0x40013c00
 80028d0:	40023800 	.word	0x40023800
 80028d4:	40020000 	.word	0x40020000

080028d8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028d8:	6903      	ldr	r3, [r0, #16]
 80028da:	4219      	tst	r1, r3
 80028dc:	d001      	beq.n	80028e2 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 80028de:	2001      	movs	r0, #1
 80028e0:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028e2:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80028e4:	4770      	bx	lr

080028e6 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028e6:	b10a      	cbz	r2, 80028ec <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028e8:	6181      	str	r1, [r0, #24]
 80028ea:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028ec:	0409      	lsls	r1, r1, #16
 80028ee:	6181      	str	r1, [r0, #24]
  }
}
 80028f0:	4770      	bx	lr

080028f2 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80028f2:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80028f4:	ea01 0203 	and.w	r2, r1, r3
 80028f8:	ea21 0103 	bic.w	r1, r1, r3
 80028fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002900:	6181      	str	r1, [r0, #24]
}
 8002902:	4770      	bx	lr

08002904 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002904:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002906:	4b05      	ldr	r3, [pc, #20]	@ (800291c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	4203      	tst	r3, r0
 800290c:	d100      	bne.n	8002910 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 800290e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002910:	4b02      	ldr	r3, [pc, #8]	@ (800291c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002912:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002914:	f7fe fb7a 	bl	800100c <HAL_GPIO_EXTI_Callback>
}
 8002918:	e7f9      	b.n	800290e <HAL_GPIO_EXTI_IRQHandler+0xa>
 800291a:	bf00      	nop
 800291c:	40013c00 	.word	0x40013c00

08002920 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002920:	2800      	cmp	r0, #0
 8002922:	f000 81e0 	beq.w	8002ce6 <HAL_RCC_OscConfig+0x3c6>
{
 8002926:	b570      	push	{r4, r5, r6, lr}
 8002928:	b082      	sub	sp, #8
 800292a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800292c:	6803      	ldr	r3, [r0, #0]
 800292e:	f013 0f01 	tst.w	r3, #1
 8002932:	d03b      	beq.n	80029ac <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002934:	4b9f      	ldr	r3, [pc, #636]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 030c 	and.w	r3, r3, #12
 800293c:	2b04      	cmp	r3, #4
 800293e:	d02c      	beq.n	800299a <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002940:	4b9c      	ldr	r3, [pc, #624]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002948:	2b08      	cmp	r3, #8
 800294a:	d021      	beq.n	8002990 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800294c:	6863      	ldr	r3, [r4, #4]
 800294e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002952:	d04f      	beq.n	80029f4 <HAL_RCC_OscConfig+0xd4>
 8002954:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002958:	d052      	beq.n	8002a00 <HAL_RCC_OscConfig+0xe0>
 800295a:	4b96      	ldr	r3, [pc, #600]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002962:	601a      	str	r2, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800296a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800296c:	6863      	ldr	r3, [r4, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d050      	beq.n	8002a14 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002972:	f7ff f891 	bl	8001a98 <HAL_GetTick>
 8002976:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002978:	4b8e      	ldr	r3, [pc, #568]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002980:	d114      	bne.n	80029ac <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002982:	f7ff f889 	bl	8001a98 <HAL_GetTick>
 8002986:	1b40      	subs	r0, r0, r5
 8002988:	2864      	cmp	r0, #100	@ 0x64
 800298a:	d9f5      	bls.n	8002978 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 800298c:	2003      	movs	r0, #3
 800298e:	e1b1      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002990:	4b88      	ldr	r3, [pc, #544]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002998:	d0d8      	beq.n	800294c <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800299a:	4b86      	ldr	r3, [pc, #536]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80029a2:	d003      	beq.n	80029ac <HAL_RCC_OscConfig+0x8c>
 80029a4:	6863      	ldr	r3, [r4, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f000 819f 	beq.w	8002cea <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029ac:	6823      	ldr	r3, [r4, #0]
 80029ae:	f013 0f02 	tst.w	r3, #2
 80029b2:	d054      	beq.n	8002a5e <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029b4:	4b7f      	ldr	r3, [pc, #508]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f013 0f0c 	tst.w	r3, #12
 80029bc:	d03e      	beq.n	8002a3c <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029be:	4b7d      	ldr	r3, [pc, #500]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029c6:	2b08      	cmp	r3, #8
 80029c8:	d033      	beq.n	8002a32 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029ca:	68e3      	ldr	r3, [r4, #12]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d068      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029d0:	4b79      	ldr	r3, [pc, #484]	@ (8002bb8 <HAL_RCC_OscConfig+0x298>)
 80029d2:	2201      	movs	r2, #1
 80029d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d6:	f7ff f85f 	bl	8001a98 <HAL_GetTick>
 80029da:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029dc:	4b75      	ldr	r3, [pc, #468]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f013 0f02 	tst.w	r3, #2
 80029e4:	d154      	bne.n	8002a90 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029e6:	f7ff f857 	bl	8001a98 <HAL_GetTick>
 80029ea:	1b40      	subs	r0, r0, r5
 80029ec:	2802      	cmp	r0, #2
 80029ee:	d9f5      	bls.n	80029dc <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80029f0:	2003      	movs	r0, #3
 80029f2:	e17f      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029f4:	4a6f      	ldr	r2, [pc, #444]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 80029f6:	6813      	ldr	r3, [r2, #0]
 80029f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029fc:	6013      	str	r3, [r2, #0]
 80029fe:	e7b5      	b.n	800296c <HAL_RCC_OscConfig+0x4c>
 8002a00:	4b6c      	ldr	r3, [pc, #432]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	e7ab      	b.n	800296c <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8002a14:	f7ff f840 	bl	8001a98 <HAL_GetTick>
 8002a18:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a1a:	4b66      	ldr	r3, [pc, #408]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002a22:	d0c3      	beq.n	80029ac <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a24:	f7ff f838 	bl	8001a98 <HAL_GetTick>
 8002a28:	1b40      	subs	r0, r0, r5
 8002a2a:	2864      	cmp	r0, #100	@ 0x64
 8002a2c:	d9f5      	bls.n	8002a1a <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8002a2e:	2003      	movs	r0, #3
 8002a30:	e160      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a32:	4b60      	ldr	r3, [pc, #384]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002a3a:	d1c6      	bne.n	80029ca <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a3c:	4b5d      	ldr	r3, [pc, #372]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f013 0f02 	tst.w	r3, #2
 8002a44:	d003      	beq.n	8002a4e <HAL_RCC_OscConfig+0x12e>
 8002a46:	68e3      	ldr	r3, [r4, #12]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	f040 8150 	bne.w	8002cee <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a4e:	4a59      	ldr	r2, [pc, #356]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002a50:	6813      	ldr	r3, [r2, #0]
 8002a52:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002a56:	6921      	ldr	r1, [r4, #16]
 8002a58:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a5c:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a5e:	6823      	ldr	r3, [r4, #0]
 8002a60:	f013 0f08 	tst.w	r3, #8
 8002a64:	d042      	beq.n	8002aec <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a66:	6963      	ldr	r3, [r4, #20]
 8002a68:	b36b      	cbz	r3, 8002ac6 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a6a:	4b53      	ldr	r3, [pc, #332]	@ (8002bb8 <HAL_RCC_OscConfig+0x298>)
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a72:	f7ff f811 	bl	8001a98 <HAL_GetTick>
 8002a76:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a78:	4b4e      	ldr	r3, [pc, #312]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002a7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a7c:	f013 0f02 	tst.w	r3, #2
 8002a80:	d134      	bne.n	8002aec <HAL_RCC_OscConfig+0x1cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a82:	f7ff f809 	bl	8001a98 <HAL_GetTick>
 8002a86:	1b40      	subs	r0, r0, r5
 8002a88:	2802      	cmp	r0, #2
 8002a8a:	d9f5      	bls.n	8002a78 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8002a8c:	2003      	movs	r0, #3
 8002a8e:	e131      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a90:	4a48      	ldr	r2, [pc, #288]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002a92:	6813      	ldr	r3, [r2, #0]
 8002a94:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002a98:	6921      	ldr	r1, [r4, #16]
 8002a9a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a9e:	6013      	str	r3, [r2, #0]
 8002aa0:	e7dd      	b.n	8002a5e <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8002aa2:	4b45      	ldr	r3, [pc, #276]	@ (8002bb8 <HAL_RCC_OscConfig+0x298>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002aa8:	f7fe fff6 	bl	8001a98 <HAL_GetTick>
 8002aac:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aae:	4b41      	ldr	r3, [pc, #260]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f013 0f02 	tst.w	r3, #2
 8002ab6:	d0d2      	beq.n	8002a5e <HAL_RCC_OscConfig+0x13e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ab8:	f7fe ffee 	bl	8001a98 <HAL_GetTick>
 8002abc:	1b40      	subs	r0, r0, r5
 8002abe:	2802      	cmp	r0, #2
 8002ac0:	d9f5      	bls.n	8002aae <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8002ac2:	2003      	movs	r0, #3
 8002ac4:	e116      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ac6:	4b3c      	ldr	r3, [pc, #240]	@ (8002bb8 <HAL_RCC_OscConfig+0x298>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ace:	f7fe ffe3 	bl	8001a98 <HAL_GetTick>
 8002ad2:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ad4:	4b37      	ldr	r3, [pc, #220]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002ad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ad8:	f013 0f02 	tst.w	r3, #2
 8002adc:	d006      	beq.n	8002aec <HAL_RCC_OscConfig+0x1cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ade:	f7fe ffdb 	bl	8001a98 <HAL_GetTick>
 8002ae2:	1b40      	subs	r0, r0, r5
 8002ae4:	2802      	cmp	r0, #2
 8002ae6:	d9f5      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8002ae8:	2003      	movs	r0, #3
 8002aea:	e103      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aec:	6823      	ldr	r3, [r4, #0]
 8002aee:	f013 0f04 	tst.w	r3, #4
 8002af2:	d077      	beq.n	8002be4 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002af4:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af8:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002afc:	d133      	bne.n	8002b66 <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002afe:	2300      	movs	r3, #0
 8002b00:	9301      	str	r3, [sp, #4]
 8002b02:	4b2c      	ldr	r3, [pc, #176]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002b04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b06:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002b0a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b12:	9301      	str	r3, [sp, #4]
 8002b14:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002b16:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b18:	4b28      	ldr	r3, [pc, #160]	@ (8002bbc <HAL_RCC_OscConfig+0x29c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002b20:	d023      	beq.n	8002b6a <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b22:	68a3      	ldr	r3, [r4, #8]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d034      	beq.n	8002b92 <HAL_RCC_OscConfig+0x272>
 8002b28:	2b05      	cmp	r3, #5
 8002b2a:	d038      	beq.n	8002b9e <HAL_RCC_OscConfig+0x27e>
 8002b2c:	4b21      	ldr	r3, [pc, #132]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002b2e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b30:	f022 0201 	bic.w	r2, r2, #1
 8002b34:	671a      	str	r2, [r3, #112]	@ 0x70
 8002b36:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b38:	f022 0204 	bic.w	r2, r2, #4
 8002b3c:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b3e:	68a3      	ldr	r3, [r4, #8]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d03d      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b44:	f7fe ffa8 	bl	8001a98 <HAL_GetTick>
 8002b48:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002b4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b4e:	f013 0f02 	tst.w	r3, #2
 8002b52:	d146      	bne.n	8002be2 <HAL_RCC_OscConfig+0x2c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b54:	f7fe ffa0 	bl	8001a98 <HAL_GetTick>
 8002b58:	1b80      	subs	r0, r0, r6
 8002b5a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002b5e:	4298      	cmp	r0, r3
 8002b60:	d9f3      	bls.n	8002b4a <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8002b62:	2003      	movs	r0, #3
 8002b64:	e0c6      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 8002b66:	2500      	movs	r5, #0
 8002b68:	e7d6      	b.n	8002b18 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b6a:	4a14      	ldr	r2, [pc, #80]	@ (8002bbc <HAL_RCC_OscConfig+0x29c>)
 8002b6c:	6813      	ldr	r3, [r2, #0]
 8002b6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b72:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002b74:	f7fe ff90 	bl	8001a98 <HAL_GetTick>
 8002b78:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b7a:	4b10      	ldr	r3, [pc, #64]	@ (8002bbc <HAL_RCC_OscConfig+0x29c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002b82:	d1ce      	bne.n	8002b22 <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b84:	f7fe ff88 	bl	8001a98 <HAL_GetTick>
 8002b88:	1b80      	subs	r0, r0, r6
 8002b8a:	2802      	cmp	r0, #2
 8002b8c:	d9f5      	bls.n	8002b7a <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8002b8e:	2003      	movs	r0, #3
 8002b90:	e0b0      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b92:	4a08      	ldr	r2, [pc, #32]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002b94:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002b96:	f043 0301 	orr.w	r3, r3, #1
 8002b9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b9c:	e7cf      	b.n	8002b3e <HAL_RCC_OscConfig+0x21e>
 8002b9e:	4b05      	ldr	r3, [pc, #20]	@ (8002bb4 <HAL_RCC_OscConfig+0x294>)
 8002ba0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002ba2:	f042 0204 	orr.w	r2, r2, #4
 8002ba6:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ba8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002baa:	f042 0201 	orr.w	r2, r2, #1
 8002bae:	671a      	str	r2, [r3, #112]	@ 0x70
 8002bb0:	e7c5      	b.n	8002b3e <HAL_RCC_OscConfig+0x21e>
 8002bb2:	bf00      	nop
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	42470000 	.word	0x42470000
 8002bbc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bc0:	f7fe ff6a 	bl	8001a98 <HAL_GetTick>
 8002bc4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bc6:	4b52      	ldr	r3, [pc, #328]	@ (8002d10 <HAL_RCC_OscConfig+0x3f0>)
 8002bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bca:	f013 0f02 	tst.w	r3, #2
 8002bce:	d008      	beq.n	8002be2 <HAL_RCC_OscConfig+0x2c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bd0:	f7fe ff62 	bl	8001a98 <HAL_GetTick>
 8002bd4:	1b80      	subs	r0, r0, r6
 8002bd6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002bda:	4298      	cmp	r0, r3
 8002bdc:	d9f3      	bls.n	8002bc6 <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8002bde:	2003      	movs	r0, #3
 8002be0:	e088      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002be2:	b9ed      	cbnz	r5, 8002c20 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002be4:	69a3      	ldr	r3, [r4, #24]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	f000 8083 	beq.w	8002cf2 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bec:	4a48      	ldr	r2, [pc, #288]	@ (8002d10 <HAL_RCC_OscConfig+0x3f0>)
 8002bee:	6892      	ldr	r2, [r2, #8]
 8002bf0:	f002 020c 	and.w	r2, r2, #12
 8002bf4:	2a08      	cmp	r2, #8
 8002bf6:	d051      	beq.n	8002c9c <HAL_RCC_OscConfig+0x37c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d017      	beq.n	8002c2c <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bfc:	4b45      	ldr	r3, [pc, #276]	@ (8002d14 <HAL_RCC_OscConfig+0x3f4>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c02:	f7fe ff49 	bl	8001a98 <HAL_GetTick>
 8002c06:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c08:	4b41      	ldr	r3, [pc, #260]	@ (8002d10 <HAL_RCC_OscConfig+0x3f0>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002c10:	d042      	beq.n	8002c98 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c12:	f7fe ff41 	bl	8001a98 <HAL_GetTick>
 8002c16:	1b00      	subs	r0, r0, r4
 8002c18:	2802      	cmp	r0, #2
 8002c1a:	d9f5      	bls.n	8002c08 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002c1c:	2003      	movs	r0, #3
 8002c1e:	e069      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c20:	4a3b      	ldr	r2, [pc, #236]	@ (8002d10 <HAL_RCC_OscConfig+0x3f0>)
 8002c22:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002c24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c28:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c2a:	e7db      	b.n	8002be4 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8002c2c:	4b39      	ldr	r3, [pc, #228]	@ (8002d14 <HAL_RCC_OscConfig+0x3f4>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002c32:	f7fe ff31 	bl	8001a98 <HAL_GetTick>
 8002c36:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c38:	4b35      	ldr	r3, [pc, #212]	@ (8002d10 <HAL_RCC_OscConfig+0x3f0>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002c40:	d006      	beq.n	8002c50 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c42:	f7fe ff29 	bl	8001a98 <HAL_GetTick>
 8002c46:	1b40      	subs	r0, r0, r5
 8002c48:	2802      	cmp	r0, #2
 8002c4a:	d9f5      	bls.n	8002c38 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8002c4c:	2003      	movs	r0, #3
 8002c4e:	e051      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c50:	69e3      	ldr	r3, [r4, #28]
 8002c52:	6a22      	ldr	r2, [r4, #32]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002c58:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002c5c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002c5e:	0852      	lsrs	r2, r2, #1
 8002c60:	3a01      	subs	r2, #1
 8002c62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002c66:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002c68:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002c6c:	4a28      	ldr	r2, [pc, #160]	@ (8002d10 <HAL_RCC_OscConfig+0x3f0>)
 8002c6e:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8002c70:	4b28      	ldr	r3, [pc, #160]	@ (8002d14 <HAL_RCC_OscConfig+0x3f4>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002c76:	f7fe ff0f 	bl	8001a98 <HAL_GetTick>
 8002c7a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c7c:	4b24      	ldr	r3, [pc, #144]	@ (8002d10 <HAL_RCC_OscConfig+0x3f0>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002c84:	d106      	bne.n	8002c94 <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c86:	f7fe ff07 	bl	8001a98 <HAL_GetTick>
 8002c8a:	1b00      	subs	r0, r0, r4
 8002c8c:	2802      	cmp	r0, #2
 8002c8e:	d9f5      	bls.n	8002c7c <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8002c90:	2003      	movs	r0, #3
 8002c92:	e02f      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002c94:	2000      	movs	r0, #0
 8002c96:	e02d      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
 8002c98:	2000      	movs	r0, #0
 8002c9a:	e02b      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d02b      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 8002ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8002d10 <HAL_RCC_OscConfig+0x3f0>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ca4:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 8002ca8:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002caa:	4291      	cmp	r1, r2
 8002cac:	d126      	bne.n	8002cfc <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002cb2:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cb4:	428a      	cmp	r2, r1
 8002cb6:	d123      	bne.n	8002d00 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cb8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cba:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8002cbe:	401a      	ands	r2, r3
 8002cc0:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002cc4:	d11e      	bne.n	8002d04 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cc6:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8002cca:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002ccc:	0852      	lsrs	r2, r2, #1
 8002cce:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cd0:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002cd4:	d118      	bne.n	8002d08 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cd6:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8002cda:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cdc:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002ce0:	d114      	bne.n	8002d0c <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	e006      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 8002ce6:	2001      	movs	r0, #1
}
 8002ce8:	4770      	bx	lr
        return HAL_ERROR;
 8002cea:	2001      	movs	r0, #1
 8002cec:	e002      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 8002cee:	2001      	movs	r0, #1
 8002cf0:	e000      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 8002cf2:	2000      	movs	r0, #0
}
 8002cf4:	b002      	add	sp, #8
 8002cf6:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002cf8:	2001      	movs	r0, #1
 8002cfa:	e7fb      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8002cfc:	2001      	movs	r0, #1
 8002cfe:	e7f9      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
 8002d00:	2001      	movs	r0, #1
 8002d02:	e7f7      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
 8002d04:	2001      	movs	r0, #1
 8002d06:	e7f5      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
 8002d08:	2001      	movs	r0, #1
 8002d0a:	e7f3      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	e7f1      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3d4>
 8002d10:	40023800 	.word	0x40023800
 8002d14:	42470000 	.word	0x42470000

08002d18 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8002d18:	4b01      	ldr	r3, [pc, #4]	@ (8002d20 <HAL_RCC_EnableCSS+0x8>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8002d1e:	4770      	bx	lr
 8002d20:	42470000 	.word	0x42470000

08002d24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d24:	b508      	push	{r3, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d26:	4b26      	ldr	r3, [pc, #152]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 030c 	and.w	r3, r3, #12
 8002d2e:	2b04      	cmp	r3, #4
 8002d30:	d041      	beq.n	8002db6 <HAL_RCC_GetSysClockFreq+0x92>
 8002d32:	2b08      	cmp	r3, #8
 8002d34:	d141      	bne.n	8002dba <HAL_RCC_GetSysClockFreq+0x96>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d36:	4b22      	ldr	r3, [pc, #136]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002d44:	d012      	beq.n	8002d6c <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d46:	4b1e      	ldr	r3, [pc, #120]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d48:	6859      	ldr	r1, [r3, #4]
 8002d4a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002d4e:	481d      	ldr	r0, [pc, #116]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d50:	2300      	movs	r3, #0
 8002d52:	fba1 0100 	umull	r0, r1, r1, r0
 8002d56:	f7fd fe23 	bl	80009a0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d5a:	4b19      	ldr	r3, [pc, #100]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002d62:	3301      	adds	r3, #1
 8002d64:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002d66:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002d6a:	e027      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x98>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d6c:	4b14      	ldr	r3, [pc, #80]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d6e:	6858      	ldr	r0, [r3, #4]
 8002d70:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8002d74:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8002d78:	ebbc 0c00 	subs.w	ip, ip, r0
 8002d7c:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8002d80:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8002d84:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8002d88:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8002d8c:	ebb1 010c 	subs.w	r1, r1, ip
 8002d90:	eb63 030e 	sbc.w	r3, r3, lr
 8002d94:	00db      	lsls	r3, r3, #3
 8002d96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d9a:	00c9      	lsls	r1, r1, #3
 8002d9c:	eb11 0c00 	adds.w	ip, r1, r0
 8002da0:	f143 0300 	adc.w	r3, r3, #0
 8002da4:	0299      	lsls	r1, r3, #10
 8002da6:	2300      	movs	r3, #0
 8002da8:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8002dac:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8002db0:	f7fd fdf6 	bl	80009a0 <__aeabi_uldivmod>
 8002db4:	e7d1      	b.n	8002d5a <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 8002db6:	4803      	ldr	r0, [pc, #12]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002db8:	e000      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x98>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dba:	4803      	ldr	r0, [pc, #12]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0xa4>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002dbc:	bd08      	pop	{r3, pc}
 8002dbe:	bf00      	nop
 8002dc0:	40023800 	.word	0x40023800
 8002dc4:	017d7840 	.word	0x017d7840
 8002dc8:	00f42400 	.word	0x00f42400

08002dcc <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002dcc:	2800      	cmp	r0, #0
 8002dce:	f000 809b 	beq.w	8002f08 <HAL_RCC_ClockConfig+0x13c>
{
 8002dd2:	b570      	push	{r4, r5, r6, lr}
 8002dd4:	460d      	mov	r5, r1
 8002dd6:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dd8:	4b4f      	ldr	r3, [pc, #316]	@ (8002f18 <HAL_RCC_ClockConfig+0x14c>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0307 	and.w	r3, r3, #7
 8002de0:	428b      	cmp	r3, r1
 8002de2:	d208      	bcs.n	8002df6 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002de4:	b2cb      	uxtb	r3, r1
 8002de6:	4a4c      	ldr	r2, [pc, #304]	@ (8002f18 <HAL_RCC_ClockConfig+0x14c>)
 8002de8:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dea:	6813      	ldr	r3, [r2, #0]
 8002dec:	f003 0307 	and.w	r3, r3, #7
 8002df0:	428b      	cmp	r3, r1
 8002df2:	f040 808b 	bne.w	8002f0c <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002df6:	6823      	ldr	r3, [r4, #0]
 8002df8:	f013 0f02 	tst.w	r3, #2
 8002dfc:	d017      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dfe:	f013 0f04 	tst.w	r3, #4
 8002e02:	d004      	beq.n	8002e0e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e04:	4a45      	ldr	r2, [pc, #276]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002e06:	6893      	ldr	r3, [r2, #8]
 8002e08:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e0c:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	f013 0f08 	tst.w	r3, #8
 8002e14:	d004      	beq.n	8002e20 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e16:	4a41      	ldr	r2, [pc, #260]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002e18:	6893      	ldr	r3, [r2, #8]
 8002e1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e1e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e20:	4a3e      	ldr	r2, [pc, #248]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002e22:	6893      	ldr	r3, [r2, #8]
 8002e24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e28:	68a1      	ldr	r1, [r4, #8]
 8002e2a:	430b      	orrs	r3, r1
 8002e2c:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e2e:	6823      	ldr	r3, [r4, #0]
 8002e30:	f013 0f01 	tst.w	r3, #1
 8002e34:	d032      	beq.n	8002e9c <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e36:	6863      	ldr	r3, [r4, #4]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d021      	beq.n	8002e80 <HAL_RCC_ClockConfig+0xb4>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e3c:	1e9a      	subs	r2, r3, #2
 8002e3e:	2a01      	cmp	r2, #1
 8002e40:	d925      	bls.n	8002e8e <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e42:	4a36      	ldr	r2, [pc, #216]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	f012 0f02 	tst.w	r2, #2
 8002e4a:	d061      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e4c:	4933      	ldr	r1, [pc, #204]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002e4e:	688a      	ldr	r2, [r1, #8]
 8002e50:	f022 0203 	bic.w	r2, r2, #3
 8002e54:	4313      	orrs	r3, r2
 8002e56:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002e58:	f7fe fe1e 	bl	8001a98 <HAL_GetTick>
 8002e5c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e5e:	4b2f      	ldr	r3, [pc, #188]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 030c 	and.w	r3, r3, #12
 8002e66:	6862      	ldr	r2, [r4, #4]
 8002e68:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002e6c:	d016      	beq.n	8002e9c <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e6e:	f7fe fe13 	bl	8001a98 <HAL_GetTick>
 8002e72:	1b80      	subs	r0, r0, r6
 8002e74:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002e78:	4298      	cmp	r0, r3
 8002e7a:	d9f0      	bls.n	8002e5e <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8002e7c:	2003      	movs	r0, #3
 8002e7e:	e042      	b.n	8002f06 <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e80:	4a26      	ldr	r2, [pc, #152]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002e82:	6812      	ldr	r2, [r2, #0]
 8002e84:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002e88:	d1e0      	bne.n	8002e4c <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8002e8a:	2001      	movs	r0, #1
 8002e8c:	e03b      	b.n	8002f06 <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e8e:	4a23      	ldr	r2, [pc, #140]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002e96:	d1d9      	bne.n	8002e4c <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8002e98:	2001      	movs	r0, #1
 8002e9a:	e034      	b.n	8002f06 <HAL_RCC_ClockConfig+0x13a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002f18 <HAL_RCC_ClockConfig+0x14c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	42ab      	cmp	r3, r5
 8002ea6:	d907      	bls.n	8002eb8 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea8:	b2ea      	uxtb	r2, r5
 8002eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8002f18 <HAL_RCC_ClockConfig+0x14c>)
 8002eac:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0307 	and.w	r3, r3, #7
 8002eb4:	42ab      	cmp	r3, r5
 8002eb6:	d12d      	bne.n	8002f14 <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eb8:	6823      	ldr	r3, [r4, #0]
 8002eba:	f013 0f04 	tst.w	r3, #4
 8002ebe:	d006      	beq.n	8002ece <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ec0:	4a16      	ldr	r2, [pc, #88]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002ec2:	6893      	ldr	r3, [r2, #8]
 8002ec4:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8002ec8:	68e1      	ldr	r1, [r4, #12]
 8002eca:	430b      	orrs	r3, r1
 8002ecc:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ece:	6823      	ldr	r3, [r4, #0]
 8002ed0:	f013 0f08 	tst.w	r3, #8
 8002ed4:	d007      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ed6:	4a11      	ldr	r2, [pc, #68]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002ed8:	6893      	ldr	r3, [r2, #8]
 8002eda:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002ede:	6921      	ldr	r1, [r4, #16]
 8002ee0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002ee4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ee6:	f7ff ff1d 	bl	8002d24 <HAL_RCC_GetSysClockFreq>
 8002eea:	4b0c      	ldr	r3, [pc, #48]	@ (8002f1c <HAL_RCC_ClockConfig+0x150>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002ef2:	4a0b      	ldr	r2, [pc, #44]	@ (8002f20 <HAL_RCC_ClockConfig+0x154>)
 8002ef4:	5cd3      	ldrb	r3, [r2, r3]
 8002ef6:	40d8      	lsrs	r0, r3
 8002ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8002f24 <HAL_RCC_ClockConfig+0x158>)
 8002efa:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002efc:	4b0a      	ldr	r3, [pc, #40]	@ (8002f28 <HAL_RCC_ClockConfig+0x15c>)
 8002efe:	6818      	ldr	r0, [r3, #0]
 8002f00:	f7fe fd8a 	bl	8001a18 <HAL_InitTick>
  return HAL_OK;
 8002f04:	2000      	movs	r0, #0
}
 8002f06:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002f08:	2001      	movs	r0, #1
}
 8002f0a:	4770      	bx	lr
      return HAL_ERROR;
 8002f0c:	2001      	movs	r0, #1
 8002f0e:	e7fa      	b.n	8002f06 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8002f10:	2001      	movs	r0, #1
 8002f12:	e7f8      	b.n	8002f06 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8002f14:	2001      	movs	r0, #1
 8002f16:	e7f6      	b.n	8002f06 <HAL_RCC_ClockConfig+0x13a>
 8002f18:	40023c00 	.word	0x40023c00
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	08005f1c 	.word	0x08005f1c
 8002f24:	20000008 	.word	0x20000008
 8002f28:	20000004 	.word	0x20000004

08002f2c <HAL_RCC_CSSCallback>:
__weak void HAL_RCC_CSSCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8002f2c:	4770      	bx	lr
	...

08002f30 <HAL_RCC_NMI_IRQHandler>:
{
 8002f30:	b508      	push	{r3, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8002f32:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <HAL_RCC_NMI_IRQHandler+0x1c>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002f3a:	d100      	bne.n	8002f3e <HAL_RCC_NMI_IRQHandler+0xe>
}
 8002f3c:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 8002f3e:	f7ff fff5 	bl	8002f2c <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8002f42:	4b02      	ldr	r3, [pc, #8]	@ (8002f4c <HAL_RCC_NMI_IRQHandler+0x1c>)
 8002f44:	2280      	movs	r2, #128	@ 0x80
 8002f46:	739a      	strb	r2, [r3, #14]
}
 8002f48:	e7f8      	b.n	8002f3c <HAL_RCC_NMI_IRQHandler+0xc>
 8002f4a:	bf00      	nop
 8002f4c:	40023800 	.word	0x40023800

08002f50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f50:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f52:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f54:	6a02      	ldr	r2, [r0, #32]
 8002f56:	f022 0201 	bic.w	r2, r2, #1
 8002f5a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f5c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f5e:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f60:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f64:	680c      	ldr	r4, [r1, #0]
 8002f66:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f6a:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f6e:	688b      	ldr	r3, [r1, #8]
 8002f70:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f74:	4d11      	ldr	r5, [pc, #68]	@ (8002fbc <TIM_OC1_SetConfig+0x6c>)
 8002f76:	42a8      	cmp	r0, r5
 8002f78:	d003      	beq.n	8002f82 <TIM_OC1_SetConfig+0x32>
 8002f7a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002f7e:	42a8      	cmp	r0, r5
 8002f80:	d105      	bne.n	8002f8e <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f82:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f86:	68cd      	ldr	r5, [r1, #12]
 8002f88:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f8a:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f8e:	4d0b      	ldr	r5, [pc, #44]	@ (8002fbc <TIM_OC1_SetConfig+0x6c>)
 8002f90:	42a8      	cmp	r0, r5
 8002f92:	d003      	beq.n	8002f9c <TIM_OC1_SetConfig+0x4c>
 8002f94:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002f98:	42a8      	cmp	r0, r5
 8002f9a:	d107      	bne.n	8002fac <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f9c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002fa0:	694d      	ldr	r5, [r1, #20]
 8002fa2:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fa6:	698a      	ldr	r2, [r1, #24]
 8002fa8:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fac:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fae:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fb0:	684a      	ldr	r2, [r1, #4]
 8002fb2:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fb4:	6203      	str	r3, [r0, #32]
}
 8002fb6:	bc30      	pop	{r4, r5}
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	40010000 	.word	0x40010000

08002fc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fc0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fc2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002fc4:	6a02      	ldr	r2, [r0, #32]
 8002fc6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fca:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fcc:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002fce:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002fd0:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fd4:	680c      	ldr	r4, [r1, #0]
 8002fd6:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002fda:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002fde:	688c      	ldr	r4, [r1, #8]
 8002fe0:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002fe4:	4c11      	ldr	r4, [pc, #68]	@ (800302c <TIM_OC3_SetConfig+0x6c>)
 8002fe6:	42a0      	cmp	r0, r4
 8002fe8:	d003      	beq.n	8002ff2 <TIM_OC3_SetConfig+0x32>
 8002fea:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8002fee:	42a0      	cmp	r0, r4
 8002ff0:	d106      	bne.n	8003000 <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002ff2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002ff6:	68cc      	ldr	r4, [r1, #12]
 8002ff8:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002ffc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003000:	4c0a      	ldr	r4, [pc, #40]	@ (800302c <TIM_OC3_SetConfig+0x6c>)
 8003002:	42a0      	cmp	r0, r4
 8003004:	d003      	beq.n	800300e <TIM_OC3_SetConfig+0x4e>
 8003006:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800300a:	42a0      	cmp	r0, r4
 800300c:	d107      	bne.n	800301e <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800300e:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003012:	694c      	ldr	r4, [r1, #20]
 8003014:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003018:	698c      	ldr	r4, [r1, #24]
 800301a:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800301e:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003020:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003022:	684a      	ldr	r2, [r1, #4]
 8003024:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003026:	6203      	str	r3, [r0, #32]
}
 8003028:	bc30      	pop	{r4, r5}
 800302a:	4770      	bx	lr
 800302c:	40010000 	.word	0x40010000

08003030 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003030:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003032:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003034:	6a02      	ldr	r2, [r0, #32]
 8003036:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800303a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800303c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800303e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003040:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003044:	680d      	ldr	r5, [r1, #0]
 8003046:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800304a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800304e:	688d      	ldr	r5, [r1, #8]
 8003050:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003054:	4d09      	ldr	r5, [pc, #36]	@ (800307c <TIM_OC4_SetConfig+0x4c>)
 8003056:	42a8      	cmp	r0, r5
 8003058:	d003      	beq.n	8003062 <TIM_OC4_SetConfig+0x32>
 800305a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800305e:	42a8      	cmp	r0, r5
 8003060:	d104      	bne.n	800306c <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003062:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003066:	694d      	ldr	r5, [r1, #20]
 8003068:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800306c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800306e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003070:	684a      	ldr	r2, [r1, #4]
 8003072:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003074:	6203      	str	r3, [r0, #32]
}
 8003076:	bc30      	pop	{r4, r5}
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	40010000 	.word	0x40010000

08003080 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003080:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003082:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003084:	6a04      	ldr	r4, [r0, #32]
 8003086:	f024 0401 	bic.w	r4, r4, #1
 800308a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800308c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800308e:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003092:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003096:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800309a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800309c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800309e:	6203      	str	r3, [r0, #32]
}
 80030a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030a6:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80030a8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030aa:	6a04      	ldr	r4, [r0, #32]
 80030ac:	f024 0410 	bic.w	r4, r4, #16
 80030b0:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030b2:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030b4:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030b8:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030bc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80030c0:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030c4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80030c6:	6203      	str	r3, [r0, #32]
}
 80030c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030ce:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030d4:	430b      	orrs	r3, r1
 80030d6:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030da:	6083      	str	r3, [r0, #8]
}
 80030dc:	4770      	bx	lr
	...

080030e0 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80030e0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d132      	bne.n	8003150 <HAL_TIM_Base_Start+0x70>
  htim->State = HAL_TIM_STATE_BUSY;
 80030ea:	2302      	movs	r3, #2
 80030ec:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030f0:	6803      	ldr	r3, [r0, #0]
 80030f2:	4a19      	ldr	r2, [pc, #100]	@ (8003158 <HAL_TIM_Base_Start+0x78>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d020      	beq.n	800313a <HAL_TIM_Base_Start+0x5a>
 80030f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030fc:	d01d      	beq.n	800313a <HAL_TIM_Base_Start+0x5a>
 80030fe:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8003102:	4293      	cmp	r3, r2
 8003104:	d019      	beq.n	800313a <HAL_TIM_Base_Start+0x5a>
 8003106:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800310a:	4293      	cmp	r3, r2
 800310c:	d015      	beq.n	800313a <HAL_TIM_Base_Start+0x5a>
 800310e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003112:	4293      	cmp	r3, r2
 8003114:	d011      	beq.n	800313a <HAL_TIM_Base_Start+0x5a>
 8003116:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800311a:	4293      	cmp	r3, r2
 800311c:	d00d      	beq.n	800313a <HAL_TIM_Base_Start+0x5a>
 800311e:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8003122:	4293      	cmp	r3, r2
 8003124:	d009      	beq.n	800313a <HAL_TIM_Base_Start+0x5a>
 8003126:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800312a:	4293      	cmp	r3, r2
 800312c:	d005      	beq.n	800313a <HAL_TIM_Base_Start+0x5a>
    __HAL_TIM_ENABLE(htim);
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	f042 0201 	orr.w	r2, r2, #1
 8003134:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003136:	2000      	movs	r0, #0
 8003138:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003140:	2a06      	cmp	r2, #6
 8003142:	d007      	beq.n	8003154 <HAL_TIM_Base_Start+0x74>
      __HAL_TIM_ENABLE(htim);
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	f042 0201 	orr.w	r2, r2, #1
 800314a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800314c:	2000      	movs	r0, #0
 800314e:	4770      	bx	lr
    return HAL_ERROR;
 8003150:	2001      	movs	r0, #1
 8003152:	4770      	bx	lr
  return HAL_OK;
 8003154:	2000      	movs	r0, #0
}
 8003156:	4770      	bx	lr
 8003158:	40010000 	.word	0x40010000

0800315c <HAL_TIM_PWM_MspInit>:
}
 800315c:	4770      	bx	lr
	...

08003160 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003160:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003162:	4a34      	ldr	r2, [pc, #208]	@ (8003234 <TIM_Base_SetConfig+0xd4>)
 8003164:	4290      	cmp	r0, r2
 8003166:	d012      	beq.n	800318e <TIM_Base_SetConfig+0x2e>
 8003168:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800316c:	d00f      	beq.n	800318e <TIM_Base_SetConfig+0x2e>
 800316e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8003172:	4290      	cmp	r0, r2
 8003174:	d00b      	beq.n	800318e <TIM_Base_SetConfig+0x2e>
 8003176:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800317a:	4290      	cmp	r0, r2
 800317c:	d007      	beq.n	800318e <TIM_Base_SetConfig+0x2e>
 800317e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003182:	4290      	cmp	r0, r2
 8003184:	d003      	beq.n	800318e <TIM_Base_SetConfig+0x2e>
 8003186:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800318a:	4290      	cmp	r0, r2
 800318c:	d103      	bne.n	8003196 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800318e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003192:	684a      	ldr	r2, [r1, #4]
 8003194:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003196:	4a27      	ldr	r2, [pc, #156]	@ (8003234 <TIM_Base_SetConfig+0xd4>)
 8003198:	4290      	cmp	r0, r2
 800319a:	d02a      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 800319c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80031a0:	d027      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 80031a2:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80031a6:	4290      	cmp	r0, r2
 80031a8:	d023      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 80031aa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031ae:	4290      	cmp	r0, r2
 80031b0:	d01f      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 80031b2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031b6:	4290      	cmp	r0, r2
 80031b8:	d01b      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 80031ba:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80031be:	4290      	cmp	r0, r2
 80031c0:	d017      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 80031c2:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80031c6:	4290      	cmp	r0, r2
 80031c8:	d013      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 80031ca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031ce:	4290      	cmp	r0, r2
 80031d0:	d00f      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 80031d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031d6:	4290      	cmp	r0, r2
 80031d8:	d00b      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 80031da:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80031de:	4290      	cmp	r0, r2
 80031e0:	d007      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 80031e2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031e6:	4290      	cmp	r0, r2
 80031e8:	d003      	beq.n	80031f2 <TIM_Base_SetConfig+0x92>
 80031ea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031ee:	4290      	cmp	r0, r2
 80031f0:	d103      	bne.n	80031fa <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80031f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031f6:	68ca      	ldr	r2, [r1, #12]
 80031f8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031fe:	694a      	ldr	r2, [r1, #20]
 8003200:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003202:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003204:	688b      	ldr	r3, [r1, #8]
 8003206:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003208:	680b      	ldr	r3, [r1, #0]
 800320a:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800320c:	4b09      	ldr	r3, [pc, #36]	@ (8003234 <TIM_Base_SetConfig+0xd4>)
 800320e:	4298      	cmp	r0, r3
 8003210:	d003      	beq.n	800321a <TIM_Base_SetConfig+0xba>
 8003212:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003216:	4298      	cmp	r0, r3
 8003218:	d101      	bne.n	800321e <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
 800321a:	690b      	ldr	r3, [r1, #16]
 800321c:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800321e:	2301      	movs	r3, #1
 8003220:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003222:	6903      	ldr	r3, [r0, #16]
 8003224:	f013 0f01 	tst.w	r3, #1
 8003228:	d003      	beq.n	8003232 <TIM_Base_SetConfig+0xd2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800322a:	6903      	ldr	r3, [r0, #16]
 800322c:	f023 0301 	bic.w	r3, r3, #1
 8003230:	6103      	str	r3, [r0, #16]
}
 8003232:	4770      	bx	lr
 8003234:	40010000 	.word	0x40010000

08003238 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003238:	b340      	cbz	r0, 800328c <HAL_TIM_Base_Init+0x54>
{
 800323a:	b510      	push	{r4, lr}
 800323c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800323e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003242:	b1f3      	cbz	r3, 8003282 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003244:	2302      	movs	r3, #2
 8003246:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800324a:	4621      	mov	r1, r4
 800324c:	f851 0b04 	ldr.w	r0, [r1], #4
 8003250:	f7ff ff86 	bl	8003160 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003254:	2301      	movs	r3, #1
 8003256:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800325a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800325e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003262:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003266:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800326a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800326e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003272:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003276:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800327a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800327e:	2000      	movs	r0, #0
}
 8003280:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003282:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003286:	f7fe fb4f 	bl	8001928 <HAL_TIM_Base_MspInit>
 800328a:	e7db      	b.n	8003244 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800328c:	2001      	movs	r0, #1
}
 800328e:	4770      	bx	lr

08003290 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003290:	b340      	cbz	r0, 80032e4 <HAL_TIM_PWM_Init+0x54>
{
 8003292:	b510      	push	{r4, lr}
 8003294:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003296:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800329a:	b1f3      	cbz	r3, 80032da <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800329c:	2302      	movs	r3, #2
 800329e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032a2:	4621      	mov	r1, r4
 80032a4:	f851 0b04 	ldr.w	r0, [r1], #4
 80032a8:	f7ff ff5a 	bl	8003160 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032ac:	2301      	movs	r3, #1
 80032ae:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032b2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80032b6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80032ba:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80032be:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032c2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80032c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80032ca:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80032ce:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80032d2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80032d6:	2000      	movs	r0, #0
}
 80032d8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80032da:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80032de:	f7ff ff3d 	bl	800315c <HAL_TIM_PWM_MspInit>
 80032e2:	e7db      	b.n	800329c <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80032e4:	2001      	movs	r0, #1
}
 80032e6:	4770      	bx	lr

080032e8 <TIM_OC2_SetConfig>:
{
 80032e8:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 80032ea:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032ec:	6a02      	ldr	r2, [r0, #32]
 80032ee:	f022 0210 	bic.w	r2, r2, #16
 80032f2:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80032f4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80032f6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80032f8:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032fc:	680d      	ldr	r5, [r1, #0]
 80032fe:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003302:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003306:	688d      	ldr	r5, [r1, #8]
 8003308:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800330c:	4d11      	ldr	r5, [pc, #68]	@ (8003354 <TIM_OC2_SetConfig+0x6c>)
 800330e:	42a8      	cmp	r0, r5
 8003310:	d003      	beq.n	800331a <TIM_OC2_SetConfig+0x32>
 8003312:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003316:	42a8      	cmp	r0, r5
 8003318:	d106      	bne.n	8003328 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 800331a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800331e:	68cd      	ldr	r5, [r1, #12]
 8003320:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003324:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003328:	4d0a      	ldr	r5, [pc, #40]	@ (8003354 <TIM_OC2_SetConfig+0x6c>)
 800332a:	42a8      	cmp	r0, r5
 800332c:	d003      	beq.n	8003336 <TIM_OC2_SetConfig+0x4e>
 800332e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003332:	42a8      	cmp	r0, r5
 8003334:	d107      	bne.n	8003346 <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003336:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800333a:	694d      	ldr	r5, [r1, #20]
 800333c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003340:	698d      	ldr	r5, [r1, #24]
 8003342:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003346:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003348:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800334a:	684a      	ldr	r2, [r1, #4]
 800334c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800334e:	6203      	str	r3, [r0, #32]
}
 8003350:	bc30      	pop	{r4, r5}
 8003352:	4770      	bx	lr
 8003354:	40010000 	.word	0x40010000

08003358 <HAL_TIM_PWM_ConfigChannel>:
{
 8003358:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800335a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800335e:	2b01      	cmp	r3, #1
 8003360:	d066      	beq.n	8003430 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8003362:	4604      	mov	r4, r0
 8003364:	460d      	mov	r5, r1
 8003366:	2301      	movs	r3, #1
 8003368:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800336c:	2a0c      	cmp	r2, #12
 800336e:	d85a      	bhi.n	8003426 <HAL_TIM_PWM_ConfigChannel+0xce>
 8003370:	e8df f002 	tbb	[pc, r2]
 8003374:	59595907 	.word	0x59595907
 8003378:	5959591b 	.word	0x5959591b
 800337c:	59595930 	.word	0x59595930
 8003380:	44          	.byte	0x44
 8003381:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003382:	6800      	ldr	r0, [r0, #0]
 8003384:	f7ff fde4 	bl	8002f50 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003388:	6822      	ldr	r2, [r4, #0]
 800338a:	6993      	ldr	r3, [r2, #24]
 800338c:	f043 0308 	orr.w	r3, r3, #8
 8003390:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003392:	6822      	ldr	r2, [r4, #0]
 8003394:	6993      	ldr	r3, [r2, #24]
 8003396:	f023 0304 	bic.w	r3, r3, #4
 800339a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800339c:	6822      	ldr	r2, [r4, #0]
 800339e:	6993      	ldr	r3, [r2, #24]
 80033a0:	6929      	ldr	r1, [r5, #16]
 80033a2:	430b      	orrs	r3, r1
 80033a4:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80033a6:	2000      	movs	r0, #0
      break;
 80033a8:	e03e      	b.n	8003428 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033aa:	6800      	ldr	r0, [r0, #0]
 80033ac:	f7ff ff9c 	bl	80032e8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033b0:	6822      	ldr	r2, [r4, #0]
 80033b2:	6993      	ldr	r3, [r2, #24]
 80033b4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80033b8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033ba:	6822      	ldr	r2, [r4, #0]
 80033bc:	6993      	ldr	r3, [r2, #24]
 80033be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80033c2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033c4:	6822      	ldr	r2, [r4, #0]
 80033c6:	6993      	ldr	r3, [r2, #24]
 80033c8:	6929      	ldr	r1, [r5, #16]
 80033ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80033ce:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80033d0:	2000      	movs	r0, #0
      break;
 80033d2:	e029      	b.n	8003428 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80033d4:	6800      	ldr	r0, [r0, #0]
 80033d6:	f7ff fdf3 	bl	8002fc0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80033da:	6822      	ldr	r2, [r4, #0]
 80033dc:	69d3      	ldr	r3, [r2, #28]
 80033de:	f043 0308 	orr.w	r3, r3, #8
 80033e2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80033e4:	6822      	ldr	r2, [r4, #0]
 80033e6:	69d3      	ldr	r3, [r2, #28]
 80033e8:	f023 0304 	bic.w	r3, r3, #4
 80033ec:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80033ee:	6822      	ldr	r2, [r4, #0]
 80033f0:	69d3      	ldr	r3, [r2, #28]
 80033f2:	6929      	ldr	r1, [r5, #16]
 80033f4:	430b      	orrs	r3, r1
 80033f6:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80033f8:	2000      	movs	r0, #0
      break;
 80033fa:	e015      	b.n	8003428 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80033fc:	6800      	ldr	r0, [r0, #0]
 80033fe:	f7ff fe17 	bl	8003030 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003402:	6822      	ldr	r2, [r4, #0]
 8003404:	69d3      	ldr	r3, [r2, #28]
 8003406:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800340a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800340c:	6822      	ldr	r2, [r4, #0]
 800340e:	69d3      	ldr	r3, [r2, #28]
 8003410:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003414:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003416:	6822      	ldr	r2, [r4, #0]
 8003418:	69d3      	ldr	r3, [r2, #28]
 800341a:	6929      	ldr	r1, [r5, #16]
 800341c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003420:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003422:	2000      	movs	r0, #0
      break;
 8003424:	e000      	b.n	8003428 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8003426:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003428:	2300      	movs	r3, #0
 800342a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800342e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8003430:	2002      	movs	r0, #2
 8003432:	e7fc      	b.n	800342e <HAL_TIM_PWM_ConfigChannel+0xd6>

08003434 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003434:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003436:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003438:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800343c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003440:	430a      	orrs	r2, r1
 8003442:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003446:	6082      	str	r2, [r0, #8]
}
 8003448:	f85d 4b04 	ldr.w	r4, [sp], #4
 800344c:	4770      	bx	lr

0800344e <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800344e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003452:	2b01      	cmp	r3, #1
 8003454:	d078      	beq.n	8003548 <HAL_TIM_ConfigClockSource+0xfa>
{
 8003456:	b510      	push	{r4, lr}
 8003458:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800345a:	2301      	movs	r3, #1
 800345c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003460:	2302      	movs	r3, #2
 8003462:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003466:	6802      	ldr	r2, [r0, #0]
 8003468:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800346a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800346e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003472:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003474:	680b      	ldr	r3, [r1, #0]
 8003476:	2b60      	cmp	r3, #96	@ 0x60
 8003478:	d04c      	beq.n	8003514 <HAL_TIM_ConfigClockSource+0xc6>
 800347a:	d829      	bhi.n	80034d0 <HAL_TIM_ConfigClockSource+0x82>
 800347c:	2b40      	cmp	r3, #64	@ 0x40
 800347e:	d054      	beq.n	800352a <HAL_TIM_ConfigClockSource+0xdc>
 8003480:	d90c      	bls.n	800349c <HAL_TIM_ConfigClockSource+0x4e>
 8003482:	2b50      	cmp	r3, #80	@ 0x50
 8003484:	d122      	bne.n	80034cc <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003486:	68ca      	ldr	r2, [r1, #12]
 8003488:	6849      	ldr	r1, [r1, #4]
 800348a:	6800      	ldr	r0, [r0, #0]
 800348c:	f7ff fdf8 	bl	8003080 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003490:	2150      	movs	r1, #80	@ 0x50
 8003492:	6820      	ldr	r0, [r4, #0]
 8003494:	f7ff fe1b 	bl	80030ce <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003498:	2000      	movs	r0, #0
      break;
 800349a:	e005      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 800349c:	2b20      	cmp	r3, #32
 800349e:	d00d      	beq.n	80034bc <HAL_TIM_ConfigClockSource+0x6e>
 80034a0:	d909      	bls.n	80034b6 <HAL_TIM_ConfigClockSource+0x68>
 80034a2:	2b30      	cmp	r3, #48	@ 0x30
 80034a4:	d00a      	beq.n	80034bc <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 80034a6:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 80034a8:	2301      	movs	r3, #1
 80034aa:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80034ae:	2300      	movs	r3, #0
 80034b0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80034b4:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 80034b6:	b10b      	cbz	r3, 80034bc <HAL_TIM_ConfigClockSource+0x6e>
 80034b8:	2b10      	cmp	r3, #16
 80034ba:	d105      	bne.n	80034c8 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034bc:	4619      	mov	r1, r3
 80034be:	6820      	ldr	r0, [r4, #0]
 80034c0:	f7ff fe05 	bl	80030ce <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80034c4:	2000      	movs	r0, #0
      break;
 80034c6:	e7ef      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 80034c8:	2001      	movs	r0, #1
 80034ca:	e7ed      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x5a>
 80034cc:	2001      	movs	r0, #1
 80034ce:	e7eb      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80034d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034d4:	d034      	beq.n	8003540 <HAL_TIM_ConfigClockSource+0xf2>
 80034d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034da:	d10c      	bne.n	80034f6 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 80034dc:	68cb      	ldr	r3, [r1, #12]
 80034de:	684a      	ldr	r2, [r1, #4]
 80034e0:	6889      	ldr	r1, [r1, #8]
 80034e2:	6800      	ldr	r0, [r0, #0]
 80034e4:	f7ff ffa6 	bl	8003434 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034e8:	6822      	ldr	r2, [r4, #0]
 80034ea:	6893      	ldr	r3, [r2, #8]
 80034ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034f0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80034f2:	2000      	movs	r0, #0
      break;
 80034f4:	e7d8      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80034f6:	2b70      	cmp	r3, #112	@ 0x70
 80034f8:	d124      	bne.n	8003544 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 80034fa:	68cb      	ldr	r3, [r1, #12]
 80034fc:	684a      	ldr	r2, [r1, #4]
 80034fe:	6889      	ldr	r1, [r1, #8]
 8003500:	6800      	ldr	r0, [r0, #0]
 8003502:	f7ff ff97 	bl	8003434 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003506:	6822      	ldr	r2, [r4, #0]
 8003508:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800350a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800350e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003510:	2000      	movs	r0, #0
      break;
 8003512:	e7c9      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003514:	68ca      	ldr	r2, [r1, #12]
 8003516:	6849      	ldr	r1, [r1, #4]
 8003518:	6800      	ldr	r0, [r0, #0]
 800351a:	f7ff fdc4 	bl	80030a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800351e:	2160      	movs	r1, #96	@ 0x60
 8003520:	6820      	ldr	r0, [r4, #0]
 8003522:	f7ff fdd4 	bl	80030ce <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003526:	2000      	movs	r0, #0
      break;
 8003528:	e7be      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800352a:	68ca      	ldr	r2, [r1, #12]
 800352c:	6849      	ldr	r1, [r1, #4]
 800352e:	6800      	ldr	r0, [r0, #0]
 8003530:	f7ff fda6 	bl	8003080 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003534:	2140      	movs	r1, #64	@ 0x40
 8003536:	6820      	ldr	r0, [r4, #0]
 8003538:	f7ff fdc9 	bl	80030ce <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800353c:	2000      	movs	r0, #0
      break;
 800353e:	e7b3      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8003540:	2000      	movs	r0, #0
 8003542:	e7b1      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8003544:	2001      	movs	r0, #1
 8003546:	e7af      	b.n	80034a8 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8003548:	2002      	movs	r0, #2
}
 800354a:	4770      	bx	lr

0800354c <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800354c:	f001 011f 	and.w	r1, r1, #31
 8003550:	f04f 0c01 	mov.w	ip, #1
 8003554:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003558:	6a03      	ldr	r3, [r0, #32]
 800355a:	ea23 030c 	bic.w	r3, r3, ip
 800355e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003560:	6a03      	ldr	r3, [r0, #32]
 8003562:	408a      	lsls	r2, r1
 8003564:	4313      	orrs	r3, r2
 8003566:	6203      	str	r3, [r0, #32]
}
 8003568:	4770      	bx	lr
	...

0800356c <HAL_TIM_PWM_Start>:
{
 800356c:	b510      	push	{r4, lr}
 800356e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003570:	4608      	mov	r0, r1
 8003572:	2900      	cmp	r1, #0
 8003574:	d142      	bne.n	80035fc <HAL_TIM_PWM_Start+0x90>
 8003576:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 800357a:	b2db      	uxtb	r3, r3
 800357c:	3b01      	subs	r3, #1
 800357e:	bf18      	it	ne
 8003580:	2301      	movne	r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	d16e      	bne.n	8003664 <HAL_TIM_PWM_Start+0xf8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003586:	2800      	cmp	r0, #0
 8003588:	d151      	bne.n	800362e <HAL_TIM_PWM_Start+0xc2>
 800358a:	2302      	movs	r3, #2
 800358c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003590:	2201      	movs	r2, #1
 8003592:	4601      	mov	r1, r0
 8003594:	6820      	ldr	r0, [r4, #0]
 8003596:	f7ff ffd9 	bl	800354c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800359a:	6823      	ldr	r3, [r4, #0]
 800359c:	4a33      	ldr	r2, [pc, #204]	@ (800366c <HAL_TIM_PWM_Start+0x100>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d003      	beq.n	80035aa <HAL_TIM_PWM_Start+0x3e>
 80035a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d103      	bne.n	80035b2 <HAL_TIM_PWM_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 80035aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035ac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035b0:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035b2:	6823      	ldr	r3, [r4, #0]
 80035b4:	4a2d      	ldr	r2, [pc, #180]	@ (800366c <HAL_TIM_PWM_Start+0x100>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d049      	beq.n	800364e <HAL_TIM_PWM_Start+0xe2>
 80035ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035be:	d046      	beq.n	800364e <HAL_TIM_PWM_Start+0xe2>
 80035c0:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d042      	beq.n	800364e <HAL_TIM_PWM_Start+0xe2>
 80035c8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d03e      	beq.n	800364e <HAL_TIM_PWM_Start+0xe2>
 80035d0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d03a      	beq.n	800364e <HAL_TIM_PWM_Start+0xe2>
 80035d8:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80035dc:	4293      	cmp	r3, r2
 80035de:	d036      	beq.n	800364e <HAL_TIM_PWM_Start+0xe2>
 80035e0:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d032      	beq.n	800364e <HAL_TIM_PWM_Start+0xe2>
 80035e8:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d02e      	beq.n	800364e <HAL_TIM_PWM_Start+0xe2>
    __HAL_TIM_ENABLE(htim);
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	f042 0201 	orr.w	r2, r2, #1
 80035f6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80035f8:	2000      	movs	r0, #0
 80035fa:	e032      	b.n	8003662 <HAL_TIM_PWM_Start+0xf6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80035fc:	2904      	cmp	r1, #4
 80035fe:	d008      	beq.n	8003612 <HAL_TIM_PWM_Start+0xa6>
 8003600:	2908      	cmp	r1, #8
 8003602:	d00d      	beq.n	8003620 <HAL_TIM_PWM_Start+0xb4>
 8003604:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8003608:	b2db      	uxtb	r3, r3
 800360a:	3b01      	subs	r3, #1
 800360c:	bf18      	it	ne
 800360e:	2301      	movne	r3, #1
 8003610:	e7b7      	b.n	8003582 <HAL_TIM_PWM_Start+0x16>
 8003612:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8003616:	b2db      	uxtb	r3, r3
 8003618:	3b01      	subs	r3, #1
 800361a:	bf18      	it	ne
 800361c:	2301      	movne	r3, #1
 800361e:	e7b0      	b.n	8003582 <HAL_TIM_PWM_Start+0x16>
 8003620:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8003624:	b2db      	uxtb	r3, r3
 8003626:	3b01      	subs	r3, #1
 8003628:	bf18      	it	ne
 800362a:	2301      	movne	r3, #1
 800362c:	e7a9      	b.n	8003582 <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800362e:	2804      	cmp	r0, #4
 8003630:	d005      	beq.n	800363e <HAL_TIM_PWM_Start+0xd2>
 8003632:	2808      	cmp	r0, #8
 8003634:	d007      	beq.n	8003646 <HAL_TIM_PWM_Start+0xda>
 8003636:	2302      	movs	r3, #2
 8003638:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800363c:	e7a8      	b.n	8003590 <HAL_TIM_PWM_Start+0x24>
 800363e:	2302      	movs	r3, #2
 8003640:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003644:	e7a4      	b.n	8003590 <HAL_TIM_PWM_Start+0x24>
 8003646:	2302      	movs	r3, #2
 8003648:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800364c:	e7a0      	b.n	8003590 <HAL_TIM_PWM_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003654:	2a06      	cmp	r2, #6
 8003656:	d007      	beq.n	8003668 <HAL_TIM_PWM_Start+0xfc>
      __HAL_TIM_ENABLE(htim);
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	f042 0201 	orr.w	r2, r2, #1
 800365e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003660:	2000      	movs	r0, #0
}
 8003662:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003664:	2001      	movs	r0, #1
 8003666:	e7fc      	b.n	8003662 <HAL_TIM_PWM_Start+0xf6>
  return HAL_OK;
 8003668:	2000      	movs	r0, #0
 800366a:	e7fa      	b.n	8003662 <HAL_TIM_PWM_Start+0xf6>
 800366c:	40010000 	.word	0x40010000

08003670 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003670:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8003674:	2a01      	cmp	r2, #1
 8003676:	d03d      	beq.n	80036f4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8003678:	b410      	push	{r4}
 800367a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800367c:	2201      	movs	r2, #1
 800367e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003682:	2202      	movs	r2, #2
 8003684:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003688:	6802      	ldr	r2, [r0, #0]
 800368a:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800368c:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800368e:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003692:	6808      	ldr	r0, [r1, #0]
 8003694:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003698:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	4816      	ldr	r0, [pc, #88]	@ (80036f8 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 800369e:	4282      	cmp	r2, r0
 80036a0:	d01a      	beq.n	80036d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80036a2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80036a6:	d017      	beq.n	80036d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80036a8:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 80036ac:	4282      	cmp	r2, r0
 80036ae:	d013      	beq.n	80036d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80036b0:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80036b4:	4282      	cmp	r2, r0
 80036b6:	d00f      	beq.n	80036d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80036b8:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80036bc:	4282      	cmp	r2, r0
 80036be:	d00b      	beq.n	80036d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80036c0:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 80036c4:	4282      	cmp	r2, r0
 80036c6:	d007      	beq.n	80036d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80036c8:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 80036cc:	4282      	cmp	r2, r0
 80036ce:	d003      	beq.n	80036d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80036d0:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 80036d4:	4282      	cmp	r2, r0
 80036d6:	d104      	bne.n	80036e2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036d8:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036dc:	6849      	ldr	r1, [r1, #4]
 80036de:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036e0:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80036e8:	2000      	movs	r0, #0
 80036ea:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80036ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036f2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80036f4:	2002      	movs	r0, #2
}
 80036f6:	4770      	bx	lr
 80036f8:	40010000 	.word	0x40010000

080036fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80036fc:	4602      	mov	r2, r0
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80036fe:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003702:	2b01      	cmp	r3, #1
 8003704:	d021      	beq.n	800374a <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8003706:	2301      	movs	r3, #1
 8003708:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800370c:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800370e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003712:	6888      	ldr	r0, [r1, #8]
 8003714:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003716:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800371a:	6848      	ldr	r0, [r1, #4]
 800371c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800371e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003722:	6808      	ldr	r0, [r1, #0]
 8003724:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003726:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800372a:	6908      	ldr	r0, [r1, #16]
 800372c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800372e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003732:	6948      	ldr	r0, [r1, #20]
 8003734:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003736:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800373a:	69c9      	ldr	r1, [r1, #28]
 800373c:	430b      	orrs	r3, r1


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800373e:	6811      	ldr	r1, [r2, #0]
 8003740:	644b      	str	r3, [r1, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003742:	2000      	movs	r0, #0
 8003744:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
 8003748:	4770      	bx	lr
  __HAL_LOCK(htim);
 800374a:	2002      	movs	r0, #2
}
 800374c:	4770      	bx	lr
	...

08003750 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003750:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003788 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003754:	f000 f826 	bl	80037a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003758:	480c      	ldr	r0, [pc, #48]	@ (800378c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800375a:	490d      	ldr	r1, [pc, #52]	@ (8003790 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800375c:	4a0d      	ldr	r2, [pc, #52]	@ (8003794 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800375e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003760:	e002      	b.n	8003768 <LoopCopyDataInit>

08003762 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003762:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003764:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003766:	3304      	adds	r3, #4

08003768 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003768:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800376a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800376c:	d3f9      	bcc.n	8003762 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800376e:	4a0a      	ldr	r2, [pc, #40]	@ (8003798 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003770:	4c0a      	ldr	r4, [pc, #40]	@ (800379c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003772:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003774:	e001      	b.n	800377a <LoopFillZerobss>

08003776 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003776:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003778:	3204      	adds	r2, #4

0800377a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800377a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800377c:	d3fb      	bcc.n	8003776 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800377e:	f002 fb51 	bl	8005e24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003782:	f7fd fd0b 	bl	800119c <main>
  bx  lr    
 8003786:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003788:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800378c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003790:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8003794:	08006154 	.word	0x08006154
  ldr r2, =_sbss
 8003798:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800379c:	20001d98 	.word	0x20001d98

080037a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037a0:	e7fe      	b.n	80037a0 <ADC_IRQHandler>
	...

080037a4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80037a4:	4a03      	ldr	r2, [pc, #12]	@ (80037b4 <SystemInit+0x10>)
 80037a6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80037aa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80037ae:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80037b2:	4770      	bx	lr
 80037b4:	e000ed00 	.word	0xe000ed00

080037b8 <CPU_DCache_LineSizeGet>:
*********************************************************************************************************
*/

static  CPU_INT32U  CPU_DCache_LineSizeGet (void)
{
    return (1u << ((SCS_CCSIDR & 0x7u) + 2u));
 80037b8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80037bc:	f8d3 3d80 	ldr.w	r3, [r3, #3456]	@ 0xd80
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	3302      	adds	r3, #2
}
 80037c6:	2001      	movs	r0, #1
 80037c8:	4098      	lsls	r0, r3
 80037ca:	4770      	bx	lr

080037cc <CPU_Cache_Init>:
{
 80037cc:	b508      	push	{r3, lr}
    CPU_Cache_Linesize = CPU_DCache_LineSizeGet();
 80037ce:	f7ff fff3 	bl	80037b8 <CPU_DCache_LineSizeGet>
 80037d2:	4b01      	ldr	r3, [pc, #4]	@ (80037d8 <CPU_Cache_Init+0xc>)
 80037d4:	6018      	str	r0, [r3, #0]
}
 80037d6:	bd08      	pop	{r3, pc}
 80037d8:	200010b0 	.word	0x200010b0

080037dc <CPU_NameClr>:
*********************************************************************************************************
*/

#if (CPU_CFG_NAME_EN == DEF_ENABLED)
void  CPU_NameClr (void)
{
 80037dc:	b510      	push	{r4, lr}
    CPU_SR_ALLOC();


    CPU_CRITICAL_ENTER();
 80037de:	2040      	movs	r0, #64	@ 0x40
 80037e0:	f7fc fcf6 	bl	80001d0 <CPU_SR_Save>
 80037e4:	4604      	mov	r4, r0
    Mem_Clr((void     *)&CPU_Name[0],
 80037e6:	2110      	movs	r1, #16
 80037e8:	4803      	ldr	r0, [pc, #12]	@ (80037f8 <CPU_NameClr+0x1c>)
 80037ea:	f000 f836 	bl	800385a <Mem_Clr>
            (CPU_SIZE_T) CPU_CFG_NAME_SIZE);
    CPU_CRITICAL_EXIT();
 80037ee:	4620      	mov	r0, r4
 80037f0:	f7fc fcfc 	bl	80001ec <CPU_SR_Restore>
}
 80037f4:	bd10      	pop	{r4, pc}
 80037f6:	bf00      	nop
 80037f8:	200010b4 	.word	0x200010b4

080037fc <CPU_NameInit>:
*********************************************************************************************************
*/

#if (CPU_CFG_NAME_EN == DEF_ENABLED)
static  void  CPU_NameInit (void)
{
 80037fc:	b508      	push	{r3, lr}
    CPU_NameClr();
 80037fe:	f7ff ffed 	bl	80037dc <CPU_NameClr>
}
 8003802:	bd08      	pop	{r3, pc}

08003804 <CPU_Init>:
{
 8003804:	b508      	push	{r3, lr}
     CPU_NameInit();
 8003806:	f7ff fff9 	bl	80037fc <CPU_NameInit>
     CPU_Cache_Init();
 800380a:	f7ff ffdf 	bl	80037cc <CPU_Cache_Init>
}
 800380e:	bd08      	pop	{r3, pc}

08003810 <Mem_Set>:
    }
#endif


    data_align = 0u;
    for (i = 0u; i < sizeof(CPU_ALIGN); i++) {                  /* Fill each data_align octet with data val.            */
 8003810:	f04f 0c00 	mov.w	ip, #0
    data_align = 0u;
 8003814:	4663      	mov	r3, ip
    for (i = 0u; i < sizeof(CPU_ALIGN); i++) {                  /* Fill each data_align octet with data val.            */
 8003816:	f1bc 0f03 	cmp.w	ip, #3
 800381a:	d804      	bhi.n	8003826 <Mem_Set+0x16>
        data_align <<=  DEF_OCTET_NBR_BITS;
        data_align  |= (CPU_ALIGN)data_val;
 800381c:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
    for (i = 0u; i < sizeof(CPU_ALIGN); i++) {                  /* Fill each data_align octet with data val.            */
 8003820:	f10c 0c01 	add.w	ip, ip, #1
 8003824:	e7f7      	b.n	8003816 <Mem_Set+0x6>

    size_rem      =  size;
    mem_align_mod = (CPU_INT08U)((CPU_ADDR)pmem % sizeof(CPU_ALIGN));   /* See Note #3.                                 */

    pmem_08 = (CPU_INT08U *)pmem;
    if (mem_align_mod != 0u) {                                  /* If leading octets avail,                   ...       */
 8003826:	f010 0c03 	ands.w	ip, r0, #3
 800382a:	d105      	bne.n	8003838 <Mem_Set+0x28>
 800382c:	e00c      	b.n	8003848 <Mem_Set+0x38>
        i = mem_align_mod;
        while ((size_rem > 0) &&                                /* ... start mem buf fill with leading octets ...       */
               (i        < sizeof(CPU_ALIGN ))) {               /* ... until next CPU_ALIGN word boundary.              */
           *pmem_08++ = data_val;
 800382e:	f800 1b01 	strb.w	r1, [r0], #1
            size_rem -= sizeof(CPU_INT08U);
 8003832:	3a01      	subs	r2, #1
            i++;
 8003834:	f10c 0c01 	add.w	ip, ip, #1
        while ((size_rem > 0) &&                                /* ... start mem buf fill with leading octets ...       */
 8003838:	b132      	cbz	r2, 8003848 <Mem_Set+0x38>
 800383a:	f1bc 0f03 	cmp.w	ip, #3
 800383e:	d9f6      	bls.n	800382e <Mem_Set+0x1e>
 8003840:	e002      	b.n	8003848 <Mem_Set+0x38>
        }
    }

    pmem_align = (CPU_ALIGN *)pmem_08;                          /* See Note #2.                                         */
    while (size_rem >= sizeof(CPU_ALIGN)) {                     /* While mem buf aligned on CPU_ALIGN word boundaries,  */
       *pmem_align++ = data_align;                              /* ... fill mem buf with    CPU_ALIGN-sized data.       */
 8003842:	f840 3b04 	str.w	r3, [r0], #4
        size_rem    -= sizeof(CPU_ALIGN);
 8003846:	3a04      	subs	r2, #4
    while (size_rem >= sizeof(CPU_ALIGN)) {                     /* While mem buf aligned on CPU_ALIGN word boundaries,  */
 8003848:	2a03      	cmp	r2, #3
 800384a:	d8fa      	bhi.n	8003842 <Mem_Set+0x32>
 800384c:	e002      	b.n	8003854 <Mem_Set+0x44>
    }

    pmem_08 = (CPU_INT08U *)pmem_align;
    while (size_rem > 0) {                                      /* Finish mem buf fill with trailing octets.            */
       *pmem_08++   = data_val;
 800384e:	f800 1b01 	strb.w	r1, [r0], #1
        size_rem   -= sizeof(CPU_INT08U);
 8003852:	3a01      	subs	r2, #1
    while (size_rem > 0) {                                      /* Finish mem buf fill with trailing octets.            */
 8003854:	2a00      	cmp	r2, #0
 8003856:	d1fa      	bne.n	800384e <Mem_Set+0x3e>
    }
}
 8003858:	4770      	bx	lr

0800385a <Mem_Clr>:
{
 800385a:	b508      	push	{r3, lr}
 800385c:	460a      	mov	r2, r1
    Mem_Set(pmem,
 800385e:	2100      	movs	r1, #0
 8003860:	f7ff ffd6 	bl	8003810 <Mem_Set>
}
 8003864:	bd08      	pop	{r3, pc}
	...

08003868 <OSInitHook>:
{
#if (OS_CPU_ARM_FP_EN > 0u)
    CPU_INT32U   reg_val;
#endif
                                                                /* 8-byte align the ISR stack.                          */
    OS_CPU_ExceptStkBase = (CPU_STK *)(OSCfg_ISRStkBasePtr + OSCfg_ISRStkSize);
 8003868:	4b0c      	ldr	r3, [pc, #48]	@ (800389c <OSInitHook+0x34>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	4b0c      	ldr	r3, [pc, #48]	@ (80038a0 <OSInitHook+0x38>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8003874:	4a0b      	ldr	r2, [pc, #44]	@ (80038a4 <OSInitHook+0x3c>)
 8003876:	6013      	str	r3, [r2, #0]
    OS_CPU_ExceptStkBase = (CPU_STK *)((CPU_STK)(OS_CPU_ExceptStkBase) & 0xFFFFFFF8);
 8003878:	f023 0307 	bic.w	r3, r3, #7
 800387c:	6013      	str	r3, [r2, #0]

#if (OS_CPU_ARM_FP_EN > 0u)
    reg_val = CPU_REG_FP_FPCCR;                                 /* Check the floating point mode.                       */
 800387e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003882:	f8d3 3f34 	ldr.w	r3, [r3, #3892]	@ 0xf34
    if ((reg_val & CPU_REG_FPCCR_LAZY_STK) != CPU_REG_FPCCR_LAZY_STK) {
 8003886:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800388a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800388e:	d000      	beq.n	8003892 <OSInitHook+0x2a>
        while (1u) {                                            /* See Note (1).                                        */
 8003890:	e7fe      	b.n	8003890 <OSInitHook+0x28>
            ;
        }
    }
#endif
                                                                /* Set BASEPRI boundary from the configuration.         */
    OS_KA_BASEPRI_Boundary = (CPU_INT32U)(CPU_CFG_KA_IPL_BOUNDARY << (8u - CPU_CFG_NVIC_PRIO_BITS));
 8003892:	4b05      	ldr	r3, [pc, #20]	@ (80038a8 <OSInitHook+0x40>)
 8003894:	2240      	movs	r2, #64	@ 0x40
 8003896:	601a      	str	r2, [r3, #0]
}
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	08005f64 	.word	0x08005f64
 80038a0:	08005f68 	.word	0x08005f68
 80038a4:	200010c8 	.word	0x200010c8
 80038a8:	200010c4 	.word	0x200010c4

080038ac <OSStatTaskHook>:
#if OS_CFG_APP_HOOKS_EN > 0u
    if (OS_AppStatTaskHookPtr != (OS_APP_HOOK_VOID)0) {
        (*OS_AppStatTaskHookPtr)();
    }
#endif
}
 80038ac:	4770      	bx	lr

080038ae <OSTaskCreateHook>:
        (*OS_AppTaskCreateHookPtr)(p_tcb);
    }
#else
    (void)p_tcb;                                                /* Prevent compiler warning                             */
#endif
}
 80038ae:	4770      	bx	lr

080038b0 <OSTaskDelHook>:
        (*OS_AppTaskDelHookPtr)(p_tcb);
    }
#else
    (void)p_tcb;                                                /* Prevent compiler warning                             */
#endif
}
 80038b0:	4770      	bx	lr

080038b2 <OSTaskReturnHook>:
        (*OS_AppTaskReturnHookPtr)(p_tcb);
    }
#else
    (void)p_tcb;                                                /* Prevent compiler warning                             */
#endif
}
 80038b2:	4770      	bx	lr

080038b4 <OSTaskStkInit>:
                         void          *p_arg,
                         CPU_STK       *p_stk_base,
                         CPU_STK       *p_stk_limit,
                         CPU_STK_SIZE   stk_size,
                         OS_OPT         opt)
{
 80038b4:	b410      	push	{r4}
    CPU_STK    *p_stk;


    (void)opt;                                                  /* 'opt' is not used, prevent warning                   */

    p_stk = &p_stk_base[stk_size];                              /* Load stack pointer                                   */
 80038b6:	9c01      	ldr	r4, [sp, #4]
 80038b8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
                                                                /* Align the stack to 8-bytes.                          */
    p_stk = (CPU_STK *)((CPU_STK)(p_stk) & 0xFFFFFFF8u);
 80038bc:	f022 0207 	bic.w	r2, r2, #7
                                                                /* Registers stacked as if auto-saved on exception      */
    *(--p_stk) = (CPU_STK)0x01000000u;                          /* xPSR                                                 */
 80038c0:	f04f 7480 	mov.w	r4, #16777216	@ 0x1000000
 80038c4:	f842 4c04 	str.w	r4, [r2, #-4]
    *(--p_stk) = (CPU_STK)p_task;                               /* Entry Point                                          */
 80038c8:	f842 0c08 	str.w	r0, [r2, #-8]
    *(--p_stk) = (CPU_STK)OS_TaskReturn;                        /* R14 (LR)                                             */
 80038cc:	481d      	ldr	r0, [pc, #116]	@ (8003944 <OSTaskStkInit+0x90>)
 80038ce:	f842 0c0c 	str.w	r0, [r2, #-12]
    *(--p_stk) = (CPU_STK)0x12121212u;                          /* R12                                                  */
 80038d2:	f04f 3012 	mov.w	r0, #303174162	@ 0x12121212
 80038d6:	f842 0c10 	str.w	r0, [r2, #-16]
    *(--p_stk) = (CPU_STK)0x03030303u;                          /* R3                                                   */
 80038da:	f04f 3003 	mov.w	r0, #50529027	@ 0x3030303
 80038de:	f842 0c14 	str.w	r0, [r2, #-20]
    *(--p_stk) = (CPU_STK)0x02020202u;                          /* R2                                                   */
 80038e2:	f04f 3002 	mov.w	r0, #33686018	@ 0x2020202
 80038e6:	f842 0c18 	str.w	r0, [r2, #-24]
    *(--p_stk) = (CPU_STK)p_stk_limit;                          /* R1                                                   */
 80038ea:	f842 3c1c 	str.w	r3, [r2, #-28]
    *(--p_stk) = (CPU_STK)p_arg;                                /* R0 : argument                                        */
 80038ee:	f842 1c20 	str.w	r1, [r2, #-32]
    *(--p_stk) = (CPU_STK)0xFFFFFFFDuL;                         /* R14: EXEC_RETURN; See Note 5                         */
 80038f2:	f06f 0302 	mvn.w	r3, #2
 80038f6:	f842 3c24 	str.w	r3, [r2, #-36]
                                                                /* Remaining registers saved on process stack           */
    *(--p_stk) = (CPU_STK)0x11111111uL;                         /* R11                                                  */
 80038fa:	f04f 3311 	mov.w	r3, #286331153	@ 0x11111111
 80038fe:	f842 3c28 	str.w	r3, [r2, #-40]
    *(--p_stk) = (CPU_STK)0x10101010uL;                         /* R10                                                  */
 8003902:	f04f 3310 	mov.w	r3, #269488144	@ 0x10101010
 8003906:	f842 3c2c 	str.w	r3, [r2, #-44]
    *(--p_stk) = (CPU_STK)0x09090909uL;                         /* R9                                                   */
 800390a:	f04f 3309 	mov.w	r3, #151587081	@ 0x9090909
 800390e:	f842 3c30 	str.w	r3, [r2, #-48]
    *(--p_stk) = (CPU_STK)0x08080808uL;                         /* R8                                                   */
 8003912:	f04f 3308 	mov.w	r3, #134744072	@ 0x8080808
 8003916:	f842 3c34 	str.w	r3, [r2, #-52]
    *(--p_stk) = (CPU_STK)0x07070707uL;                         /* R7                                                   */
 800391a:	f04f 3307 	mov.w	r3, #117901063	@ 0x7070707
 800391e:	f842 3c38 	str.w	r3, [r2, #-56]
    *(--p_stk) = (CPU_STK)0x06060606uL;                         /* R6                                                   */
 8003922:	f04f 3306 	mov.w	r3, #101058054	@ 0x6060606
 8003926:	f842 3c3c 	str.w	r3, [r2, #-60]
    *(--p_stk) = (CPU_STK)0x05050505uL;                         /* R5                                                   */
 800392a:	f04f 3305 	mov.w	r3, #84215045	@ 0x5050505
 800392e:	f842 3c40 	str.w	r3, [r2, #-64]
    *(--p_stk) = (CPU_STK)0x04040404uL;                         /* R4                                                   */
 8003932:	f04f 3304 	mov.w	r3, #67372036	@ 0x4040404
 8003936:	f842 3c44 	str.w	r3, [r2, #-68]

    return (p_stk);
}
 800393a:	f1a2 0044 	sub.w	r0, r2, #68	@ 0x44
 800393e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	08005579 	.word	0x08005579

08003948 <OSTaskSwHook>:

    OS_TRACE_TASK_SWITCHED_IN(OSTCBHighRdyPtr);

#if OS_CFG_TASK_PROFILE_EN > 0u
    ts = OS_TS_GET();
    if (OSTCBCurPtr != OSTCBHighRdyPtr) {
 8003948:	4b09      	ldr	r3, [pc, #36]	@ (8003970 <OSTaskSwHook+0x28>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a09      	ldr	r2, [pc, #36]	@ (8003974 <OSTaskSwHook+0x2c>)
 800394e:	6812      	ldr	r2, [r2, #0]
 8003950:	4293      	cmp	r3, r2
 8003952:	d009      	beq.n	8003968 <OSTaskSwHook+0x20>
        OSTCBCurPtr->CyclesDelta  = ts - OSTCBCurPtr->CyclesStart;
 8003954:	f8d3 009c 	ldr.w	r0, [r3, #156]	@ 0x9c
 8003958:	4241      	negs	r1, r0
 800395a:	f8c3 1098 	str.w	r1, [r3, #152]	@ 0x98
        OSTCBCurPtr->CyclesTotal += (OS_CYCLES)OSTCBCurPtr->CyclesDelta;
 800395e:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8003962:	1a09      	subs	r1, r1, r0
 8003964:	f8c3 10a0 	str.w	r1, [r3, #160]	@ 0xa0
    }

    OSTCBHighRdyPtr->CyclesStart = ts;
 8003968:	2300      	movs	r3, #0
 800396a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    stk_status = OSTaskStkRedzoneChk((OS_TCB *)0u);
    if (stk_status != OS_TRUE) {
        OSRedzoneHitHook(OSTCBCurPtr);
    }
#endif
}
 800396e:	4770      	bx	lr
 8003970:	200018e0 	.word	0x200018e0
 8003974:	200018dc 	.word	0x200018dc

08003978 <OSTimeTickHook>:
#if OS_CFG_APP_HOOKS_EN > 0u
    if (OS_AppTimeTickHookPtr != (OS_APP_HOOK_VOID)0) {
        (*OS_AppTimeTickHookPtr)();
    }
#endif
}
 8003978:	4770      	bx	lr

0800397a <OS_CPU_SysTickHandler>:
* Note(s)    : 1) This function MUST be placed on entry 15 of the Cortex-M vector table.
*********************************************************************************************************
*/

void  OS_CPU_SysTickHandler  (void)
{
 800397a:	b510      	push	{r4, lr}
    CPU_SR_ALLOC();


    CPU_CRITICAL_ENTER();
 800397c:	2040      	movs	r0, #64	@ 0x40
 800397e:	f7fc fc27 	bl	80001d0 <CPU_SR_Save>
 8003982:	4604      	mov	r4, r0
    OSIntEnter();                                               /* Tell uC/OS-III that we are starting an ISR           */
 8003984:	f000 f81e 	bl	80039c4 <OSIntEnter>
    CPU_CRITICAL_EXIT();
 8003988:	4620      	mov	r0, r4
 800398a:	f7fc fc2f 	bl	80001ec <CPU_SR_Restore>

    OSTimeTick();                                               /* Call uC/OS-III's OSTimeTick()                        */
 800398e:	f002 f803 	bl	8005998 <OSTimeTick>

    OSIntExit();                                                /* Tell uC/OS-III that we are leaving the ISR           */
 8003992:	f000 f827 	bl	80039e4 <OSIntExit>
}
 8003996:	bd10      	pop	{r4, pc}

08003998 <OSCfg_Init>:
    (void)OSCfg_TmrTaskStkBasePtr;
    (void)OSCfg_TmrTaskStkLimit;
    (void)OSCfg_TmrTaskStkSize;
    (void)OSCfg_TmrTaskStkSizeRAM;
#endif
}
 8003998:	4770      	bx	lr
	...

0800399c <OS_IdleTask>:
*              3) This hook has been added to allow you to do such things as STOP the CPU to conserve power.
************************************************************************************************************************
*/
#if (OS_CFG_TASK_IDLE_EN > 0u)
void  OS_IdleTask (void  *p_arg)
{
 800399c:	b508      	push	{r3, lr}

    (void)p_arg;                                                /* Prevent compiler warning for not using 'p_arg'       */

    for (;;) {
#if ((OS_CFG_DBG_EN > 0u) || (OS_CFG_STAT_TASK_EN > 0u))
        CPU_CRITICAL_ENTER();
 800399e:	2040      	movs	r0, #64	@ 0x40
 80039a0:	f7fc fc16 	bl	80001d0 <CPU_SR_Save>
#if (OS_CFG_DBG_EN > 0u)
        OSIdleTaskCtr++;
 80039a4:	4a05      	ldr	r2, [pc, #20]	@ (80039bc <OS_IdleTask+0x20>)
 80039a6:	6813      	ldr	r3, [r2, #0]
 80039a8:	3301      	adds	r3, #1
 80039aa:	6013      	str	r3, [r2, #0]
#endif
#if (OS_CFG_STAT_TASK_EN > 0u)
        OSStatTaskCtr++;
 80039ac:	4a04      	ldr	r2, [pc, #16]	@ (80039c0 <OS_IdleTask+0x24>)
 80039ae:	6813      	ldr	r3, [r2, #0]
 80039b0:	3301      	adds	r3, #1
 80039b2:	6013      	str	r3, [r2, #0]
#endif
        CPU_CRITICAL_EXIT();
 80039b4:	f7fc fc1a 	bl	80001ec <CPU_SR_Restore>
    for (;;) {
 80039b8:	e7f1      	b.n	800399e <OS_IdleTask+0x2>
 80039ba:	bf00      	nop
 80039bc:	20001d94 	.word	0x20001d94
 80039c0:	20001af8 	.word	0x20001af8

080039c4 <OSIntEnter>:
    if (OSRunning != OS_STATE_OS_RUNNING) {                     /* Is OS running?                                       */
 80039c4:	4b05      	ldr	r3, [pc, #20]	@ (80039dc <OSIntEnter+0x18>)
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d106      	bne.n	80039da <OSIntEnter+0x16>
    if (OSIntNestingCtr >= 250u) {                              /* Have we nested past 250 levels?                      */
 80039cc:	4b04      	ldr	r3, [pc, #16]	@ (80039e0 <OSIntEnter+0x1c>)
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	2bf9      	cmp	r3, #249	@ 0xf9
 80039d2:	d802      	bhi.n	80039da <OSIntEnter+0x16>
    OSIntNestingCtr++;                                          /* Increment ISR nesting level                          */
 80039d4:	3301      	adds	r3, #1
 80039d6:	4a02      	ldr	r2, [pc, #8]	@ (80039e0 <OSIntEnter+0x1c>)
 80039d8:	7013      	strb	r3, [r2, #0]
}
 80039da:	4770      	bx	lr
 80039dc:	20001ccd 	.word	0x20001ccd
 80039e0:	20001cce 	.word	0x20001cce

080039e4 <OSIntExit>:
    if (OSRunning != OS_STATE_OS_RUNNING) {                     /* Has the OS started?                                  */
 80039e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003a64 <OSIntExit+0x80>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d000      	beq.n	80039ee <OSIntExit+0xa>
 80039ec:	4770      	bx	lr
{
 80039ee:	b510      	push	{r4, lr}
    CPU_INT_DIS();
 80039f0:	2040      	movs	r0, #64	@ 0x40
 80039f2:	f7fc fbed 	bl	80001d0 <CPU_SR_Save>
 80039f6:	4604      	mov	r4, r0
    if (OSIntNestingCtr == 0u) {                                /* Prevent OSIntNestingCtr from wrapping                */
 80039f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003a68 <OSIntExit+0x84>)
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	b32b      	cbz	r3, 8003a4a <OSIntExit+0x66>
    OSIntNestingCtr--;
 80039fe:	3b01      	subs	r3, #1
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	4a19      	ldr	r2, [pc, #100]	@ (8003a68 <OSIntExit+0x84>)
 8003a04:	7013      	strb	r3, [r2, #0]
    if (OSIntNestingCtr > 0u) {                                 /* ISRs still nested?                                   */
 8003a06:	bb1b      	cbnz	r3, 8003a50 <OSIntExit+0x6c>
    if (OSSchedLockNestingCtr > 0u) {                           /* Scheduler still locked?                              */
 8003a08:	4b18      	ldr	r3, [pc, #96]	@ (8003a6c <OSIntExit+0x88>)
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	bb1b      	cbnz	r3, 8003a56 <OSIntExit+0x72>
    OSPrioHighRdy   = OS_PrioGetHighest();                      /* Find highest priority                                */
 8003a0e:	f001 f92b 	bl	8004c68 <OS_PrioGetHighest>
 8003a12:	4a17      	ldr	r2, [pc, #92]	@ (8003a70 <OSIntExit+0x8c>)
 8003a14:	7010      	strb	r0, [r2, #0]
    OSTCBHighRdyPtr = OSRdyList[OSPrioHighRdy].HeadPtr;         /* Get highest priority task ready-to-run               */
 8003a16:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8003a1a:	4a16      	ldr	r2, [pc, #88]	@ (8003a74 <OSIntExit+0x90>)
 8003a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a20:	4a15      	ldr	r2, [pc, #84]	@ (8003a78 <OSIntExit+0x94>)
 8003a22:	6013      	str	r3, [r2, #0]
    if (OSTCBHighRdyPtr == OSTCBCurPtr) {                       /* Current task still the highest priority?             */
 8003a24:	4a15      	ldr	r2, [pc, #84]	@ (8003a7c <OSIntExit+0x98>)
 8003a26:	6812      	ldr	r2, [r2, #0]
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d017      	beq.n	8003a5c <OSIntExit+0x78>
    OSTCBHighRdyPtr->CtxSwCtr++;                                /* Inc. # of context switches for this new task         */
 8003a2c:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8003a30:	3201      	adds	r2, #1
 8003a32:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    OSTaskCtxSwCtr++;                                           /* Keep track of the total number of ctx switches       */
 8003a36:	4a12      	ldr	r2, [pc, #72]	@ (8003a80 <OSIntExit+0x9c>)
 8003a38:	6813      	ldr	r3, [r2, #0]
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	6013      	str	r3, [r2, #0]
    OSIntCtxSw();                                               /* Perform interrupt level ctx switch                   */
 8003a3e:	f7fc fc2c 	bl	800029a <OSCtxSw>
    CPU_INT_EN();
 8003a42:	4620      	mov	r0, r4
 8003a44:	f7fc fbd2 	bl	80001ec <CPU_SR_Restore>
}
 8003a48:	bd10      	pop	{r4, pc}
        CPU_INT_EN();
 8003a4a:	f7fc fbcf 	bl	80001ec <CPU_SR_Restore>
        return;
 8003a4e:	e7fb      	b.n	8003a48 <OSIntExit+0x64>
        CPU_INT_EN();                                           /* Yes                                                  */
 8003a50:	f7fc fbcc 	bl	80001ec <CPU_SR_Restore>
        return;
 8003a54:	e7f8      	b.n	8003a48 <OSIntExit+0x64>
        CPU_INT_EN();                                           /* Yes                                                  */
 8003a56:	f7fc fbc9 	bl	80001ec <CPU_SR_Restore>
        return;
 8003a5a:	e7f5      	b.n	8003a48 <OSIntExit+0x64>
        CPU_INT_EN();
 8003a5c:	4620      	mov	r0, r4
 8003a5e:	f7fc fbc5 	bl	80001ec <CPU_SR_Restore>
        return;
 8003a62:	e7f1      	b.n	8003a48 <OSIntExit+0x64>
 8003a64:	20001ccd 	.word	0x20001ccd
 8003a68:	20001cce 	.word	0x20001cce
 8003a6c:	20001b10 	.word	0x20001b10
 8003a70:	20001ca0 	.word	0x20001ca0
 8003a74:	20001b14 	.word	0x20001b14
 8003a78:	200018dc 	.word	0x200018dc
 8003a7c:	200018e0 	.word	0x200018e0
 8003a80:	20001a24 	.word	0x20001a24

08003a84 <OSSched>:
    if (OSRunning != OS_STATE_OS_RUNNING) {
 8003a84:	4b19      	ldr	r3, [pc, #100]	@ (8003aec <OSSched+0x68>)
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d105      	bne.n	8003a98 <OSSched+0x14>
    if (OSIntNestingCtr > 0u) {                                 /* ISRs still nested?                                   */
 8003a8c:	4b18      	ldr	r3, [pc, #96]	@ (8003af0 <OSSched+0x6c>)
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	b913      	cbnz	r3, 8003a98 <OSSched+0x14>
    if (OSSchedLockNestingCtr > 0u) {                           /* Scheduler locked?                                    */
 8003a92:	4b18      	ldr	r3, [pc, #96]	@ (8003af4 <OSSched+0x70>)
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	b103      	cbz	r3, 8003a9a <OSSched+0x16>
 8003a98:	4770      	bx	lr
{
 8003a9a:	b510      	push	{r4, lr}
    CPU_INT_DIS();
 8003a9c:	2040      	movs	r0, #64	@ 0x40
 8003a9e:	f7fc fb97 	bl	80001d0 <CPU_SR_Save>
 8003aa2:	4604      	mov	r4, r0
    OSPrioHighRdy   = OS_PrioGetHighest();                      /* Find the highest priority ready                      */
 8003aa4:	f001 f8e0 	bl	8004c68 <OS_PrioGetHighest>
 8003aa8:	4b13      	ldr	r3, [pc, #76]	@ (8003af8 <OSSched+0x74>)
 8003aaa:	7018      	strb	r0, [r3, #0]
    OSTCBHighRdyPtr = OSRdyList[OSPrioHighRdy].HeadPtr;         /* Get highest priority task ready-to-run               */
 8003aac:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003ab0:	4b12      	ldr	r3, [pc, #72]	@ (8003afc <OSSched+0x78>)
 8003ab2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8003ab6:	4a12      	ldr	r2, [pc, #72]	@ (8003b00 <OSSched+0x7c>)
 8003ab8:	6013      	str	r3, [r2, #0]
    if (OSTCBHighRdyPtr == OSTCBCurPtr) {                       /* Current task still the highest priority?             */
 8003aba:	4a12      	ldr	r2, [pc, #72]	@ (8003b04 <OSSched+0x80>)
 8003abc:	6812      	ldr	r2, [r2, #0]
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d010      	beq.n	8003ae4 <OSSched+0x60>
    OSTCBHighRdyPtr->CtxSwCtr++;                                /* Inc. # of context switches to this task              */
 8003ac2:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8003ac6:	3201      	adds	r2, #1
 8003ac8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    OSTaskCtxSwCtr++;                                           /* Increment context switch counter                     */
 8003acc:	4a0e      	ldr	r2, [pc, #56]	@ (8003b08 <OSSched+0x84>)
 8003ace:	6813      	ldr	r3, [r2, #0]
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	6013      	str	r3, [r2, #0]
    OS_TASK_SW();                                               /* Perform a task level context switch                  */
 8003ad4:	f7fc fbe1 	bl	800029a <OSCtxSw>
    CPU_INT_EN();
 8003ad8:	4620      	mov	r0, r4
 8003ada:	f7fc fb87 	bl	80001ec <CPU_SR_Restore>
    OS_TASK_SW_SYNC();
 8003ade:	f3bf 8f6f 	isb	sy
}
 8003ae2:	bd10      	pop	{r4, pc}
        CPU_INT_EN();                                           /* Yes                                                  */
 8003ae4:	4620      	mov	r0, r4
 8003ae6:	f7fc fb81 	bl	80001ec <CPU_SR_Restore>
        return;
 8003aea:	e7fa      	b.n	8003ae2 <OSSched+0x5e>
 8003aec:	20001ccd 	.word	0x20001ccd
 8003af0:	20001cce 	.word	0x20001cce
 8003af4:	20001b10 	.word	0x20001b10
 8003af8:	20001ca0 	.word	0x20001ca0
 8003afc:	20001b14 	.word	0x20001b14
 8003b00:	200018dc 	.word	0x200018dc
 8003b04:	200018e0 	.word	0x200018e0
 8003b08:	20001a24 	.word	0x20001a24

08003b0c <OSStart>:
{
 8003b0c:	b510      	push	{r4, lr}
 8003b0e:	4604      	mov	r4, r0
    if (OSInitialized != OS_TRUE) {
 8003b10:	4b17      	ldr	r3, [pc, #92]	@ (8003b70 <OSStart+0x64>)
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d003      	beq.n	8003b20 <OSStart+0x14>
       *p_err = OS_ERR_OS_NOT_INIT;
 8003b18:	f645 638b 	movw	r3, #24203	@ 0x5e8b
 8003b1c:	8003      	strh	r3, [r0, #0]
}
 8003b1e:	bd10      	pop	{r4, pc}
    if (OSTaskQty <= kernel_task_cnt) {                         /* No application task created                          */
 8003b20:	4b14      	ldr	r3, [pc, #80]	@ (8003b74 <OSStart+0x68>)
 8003b22:	881b      	ldrh	r3, [r3, #0]
 8003b24:	2b03      	cmp	r3, #3
 8003b26:	d906      	bls.n	8003b36 <OSStart+0x2a>
    if (OSRunning == OS_STATE_OS_STOPPED) {
 8003b28:	4b13      	ldr	r3, [pc, #76]	@ (8003b78 <OSStart+0x6c>)
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	b13b      	cbz	r3, 8003b3e <OSStart+0x32>
       *p_err           = OS_ERR_OS_RUNNING;                    /* OS is already running                                */
 8003b2e:	f645 638a 	movw	r3, #24202	@ 0x5e8a
 8003b32:	8003      	strh	r3, [r0, #0]
 8003b34:	e7f3      	b.n	8003b1e <OSStart+0x12>
        *p_err = OS_ERR_OS_NO_APP_TASK;
 8003b36:	f645 638c 	movw	r3, #24204	@ 0x5e8c
 8003b3a:	8003      	strh	r3, [r0, #0]
         return;
 8003b3c:	e7ef      	b.n	8003b1e <OSStart+0x12>
        OSPrioHighRdy   = OS_PrioGetHighest();                  /* Find the highest priority                            */
 8003b3e:	f001 f893 	bl	8004c68 <OS_PrioGetHighest>
 8003b42:	4b0e      	ldr	r3, [pc, #56]	@ (8003b7c <OSStart+0x70>)
 8003b44:	7018      	strb	r0, [r3, #0]
        OSPrioCur       = OSPrioHighRdy;
 8003b46:	4b0e      	ldr	r3, [pc, #56]	@ (8003b80 <OSStart+0x74>)
 8003b48:	7018      	strb	r0, [r3, #0]
        OSTCBHighRdyPtr = OSRdyList[OSPrioHighRdy].HeadPtr;
 8003b4a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b84 <OSStart+0x78>)
 8003b50:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8003b54:	4a0c      	ldr	r2, [pc, #48]	@ (8003b88 <OSStart+0x7c>)
 8003b56:	6013      	str	r3, [r2, #0]
        OSTCBCurPtr     = OSTCBHighRdyPtr;
 8003b58:	4a0c      	ldr	r2, [pc, #48]	@ (8003b8c <OSStart+0x80>)
 8003b5a:	6013      	str	r3, [r2, #0]
        OSRunning       = OS_STATE_OS_RUNNING;
 8003b5c:	4b06      	ldr	r3, [pc, #24]	@ (8003b78 <OSStart+0x6c>)
 8003b5e:	2201      	movs	r2, #1
 8003b60:	701a      	strb	r2, [r3, #0]
        OSStartHighRdy();                                       /* Execute target specific code to start task           */
 8003b62:	f7fc fb5b 	bl	800021c <OSStartHighRdy>
       *p_err           = OS_ERR_FATAL_RETURN;                  /* OSStart() is not supposed to return                  */
 8003b66:	f643 2399 	movw	r3, #15001	@ 0x3a99
 8003b6a:	8023      	strh	r3, [r4, #0]
 8003b6c:	e7d7      	b.n	8003b1e <OSStart+0x12>
 8003b6e:	bf00      	nop
 8003b70:	20001ccc 	.word	0x20001ccc
 8003b74:	20001a1e 	.word	0x20001a1e
 8003b78:	20001ccd 	.word	0x20001ccd
 8003b7c:	20001ca0 	.word	0x20001ca0
 8003b80:	20001ca1 	.word	0x20001ca1
 8003b84:	20001b14 	.word	0x20001b14
 8003b88:	200018dc 	.word	0x200018dc
 8003b8c:	200018e0 	.word	0x200018e0

08003b90 <OS_IdleTaskInit>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/
#if (OS_CFG_TASK_IDLE_EN > 0u)
void  OS_IdleTaskInit (OS_ERR  *p_err)
{
 8003b90:	b500      	push	{lr}
 8003b92:	b08b      	sub	sp, #44	@ 0x2c
#if (OS_CFG_DBG_EN > 0u)
    OSIdleTaskCtr = 0u;
 8003b94:	2300      	movs	r3, #0
 8003b96:	4a0d      	ldr	r2, [pc, #52]	@ (8003bcc <OS_IdleTaskInit+0x3c>)
 8003b98:	6013      	str	r3, [r2, #0]
#endif
                                                                /* --------------- CREATE THE IDLE TASK --------------- */
    OSTaskCreate(&OSIdleTaskTCB,
 8003b9a:	9008      	str	r0, [sp, #32]
 8003b9c:	220b      	movs	r2, #11
 8003b9e:	9207      	str	r2, [sp, #28]
 8003ba0:	9306      	str	r3, [sp, #24]
 8003ba2:	9305      	str	r3, [sp, #20]
 8003ba4:	9304      	str	r3, [sp, #16]
 8003ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8003bd0 <OS_IdleTaskInit+0x40>)
 8003ba8:	6812      	ldr	r2, [r2, #0]
 8003baa:	9203      	str	r2, [sp, #12]
 8003bac:	4a09      	ldr	r2, [pc, #36]	@ (8003bd4 <OS_IdleTaskInit+0x44>)
 8003bae:	6812      	ldr	r2, [r2, #0]
 8003bb0:	9202      	str	r2, [sp, #8]
 8003bb2:	4a09      	ldr	r2, [pc, #36]	@ (8003bd8 <OS_IdleTaskInit+0x48>)
 8003bb4:	6812      	ldr	r2, [r2, #0]
 8003bb6:	9201      	str	r2, [sp, #4]
 8003bb8:	221f      	movs	r2, #31
 8003bba:	9200      	str	r2, [sp, #0]
 8003bbc:	4a07      	ldr	r2, [pc, #28]	@ (8003bdc <OS_IdleTaskInit+0x4c>)
 8003bbe:	4908      	ldr	r1, [pc, #32]	@ (8003be0 <OS_IdleTaskInit+0x50>)
 8003bc0:	4808      	ldr	r0, [pc, #32]	@ (8003be4 <OS_IdleTaskInit+0x54>)
 8003bc2:	f001 fb27 	bl	8005214 <OSTaskCreate>
                  0u,
                  0u,
                 (void       *)0,
                 (OS_OPT_TASK_STK_CHK | (OS_OPT)(OS_OPT_TASK_STK_CLR | OS_OPT_TASK_NO_TLS)),
                  p_err);
}
 8003bc6:	b00b      	add	sp, #44	@ 0x2c
 8003bc8:	f85d fb04 	ldr.w	pc, [sp], #4
 8003bcc:	20001d94 	.word	0x20001d94
 8003bd0:	08005f6c 	.word	0x08005f6c
 8003bd4:	08005f70 	.word	0x08005f70
 8003bd8:	08005f74 	.word	0x08005f74
 8003bdc:	0800399d 	.word	0x0800399d
 8003be0:	08005f78 	.word	0x08005f78
 8003be4:	20001cd0 	.word	0x20001cd0

08003be8 <OS_PendDbgNameAdd>:
{
    OS_PEND_LIST  *p_pend_list;
    OS_TCB        *p_tcb1;


    if (p_obj != (OS_PEND_OBJ *)0) {
 8003be8:	b130      	cbz	r0, 8003bf8 <OS_PendDbgNameAdd+0x10>
        p_tcb->DbgNamePtr =  p_obj->NamePtr;                    /* Task pending on this object ... save name in TCB     */
 8003bea:	6842      	ldr	r2, [r0, #4]
 8003bec:	f8c1 20c0 	str.w	r2, [r1, #192]	@ 0xc0
        p_pend_list       = &p_obj->PendList;                   /* Find name of HP task pending on this object ...      */
        p_tcb1            =  p_pend_list->HeadPtr;
 8003bf0:	6882      	ldr	r2, [r0, #8]
        p_obj->DbgNamePtr =  p_tcb1->NamePtr;                   /* ... Save in object                                   */
 8003bf2:	68d2      	ldr	r2, [r2, #12]
 8003bf4:	61c2      	str	r2, [r0, #28]
 8003bf6:	4770      	bx	lr
    } else {
        switch (p_tcb->PendOn) {
 8003bf8:	f891 3038 	ldrb.w	r3, [r1, #56]	@ 0x38
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d005      	beq.n	8003c0c <OS_PendDbgNameAdd+0x24>
 8003c00:	2b07      	cmp	r3, #7
 8003c02:	d007      	beq.n	8003c14 <OS_PendDbgNameAdd+0x2c>
            case OS_TASK_PEND_ON_TASK_SEM:
                 p_tcb->DbgNamePtr = (CPU_CHAR *)((void *)"Task Sem");
                 break;

            default:
                 p_tcb->DbgNamePtr = (CPU_CHAR *)((void *)" ");
 8003c04:	4b05      	ldr	r3, [pc, #20]	@ (8003c1c <OS_PendDbgNameAdd+0x34>)
 8003c06:	f8c1 30c0 	str.w	r3, [r1, #192]	@ 0xc0
                 break;
        }
    }
}
 8003c0a:	4770      	bx	lr
                 p_tcb->DbgNamePtr = (CPU_CHAR *)((void *)"Task Q");
 8003c0c:	4b04      	ldr	r3, [pc, #16]	@ (8003c20 <OS_PendDbgNameAdd+0x38>)
 8003c0e:	f8c1 30c0 	str.w	r3, [r1, #192]	@ 0xc0
                 break;
 8003c12:	4770      	bx	lr
                 p_tcb->DbgNamePtr = (CPU_CHAR *)((void *)"Task Sem");
 8003c14:	4b03      	ldr	r3, [pc, #12]	@ (8003c24 <OS_PendDbgNameAdd+0x3c>)
 8003c16:	f8c1 30c0 	str.w	r3, [r1, #192]	@ 0xc0
                 break;
 8003c1a:	4770      	bx	lr
 8003c1c:	08005fa0 	.word	0x08005fa0
 8003c20:	08005f8c 	.word	0x08005f8c
 8003c24:	08005f94 	.word	0x08005f94

08003c28 <OS_PendDbgNameRemove>:
{
    OS_PEND_LIST  *p_pend_list;
    OS_TCB        *p_tcb1;


    p_tcb->DbgNamePtr = (CPU_CHAR *)((void *)" ");              /* Remove name of object pended on for readied task     */
 8003c28:	4b05      	ldr	r3, [pc, #20]	@ (8003c40 <OS_PendDbgNameRemove+0x18>)
 8003c2a:	f8c1 30c0 	str.w	r3, [r1, #192]	@ 0xc0

    if (p_obj != (OS_PEND_OBJ *)0) {
 8003c2e:	b130      	cbz	r0, 8003c3e <OS_PendDbgNameRemove+0x16>
        p_pend_list = &p_obj->PendList;
        p_tcb1      =  p_pend_list->HeadPtr;
 8003c30:	6882      	ldr	r2, [r0, #8]
        if (p_tcb1 != (OS_TCB *)0) {                            /* Find name of HP task pending on this object ...      */
 8003c32:	b112      	cbz	r2, 8003c3a <OS_PendDbgNameRemove+0x12>
            p_obj->DbgNamePtr = p_tcb1->NamePtr;                /* ... Save in object                                   */
 8003c34:	68d2      	ldr	r2, [r2, #12]
 8003c36:	61c2      	str	r2, [r0, #28]
 8003c38:	4770      	bx	lr
        } else {
            p_obj->DbgNamePtr = (CPU_CHAR *)((void *)" ");      /* Or no other task is pending on object                */
 8003c3a:	4a01      	ldr	r2, [pc, #4]	@ (8003c40 <OS_PendDbgNameRemove+0x18>)
 8003c3c:	61c2      	str	r2, [r0, #28]
        }
    }
}
 8003c3e:	4770      	bx	lr
 8003c40:	08005fa0 	.word	0x08005fa0

08003c44 <OS_PendListInit>:
************************************************************************************************************************
*/

void  OS_PendListInit (OS_PEND_LIST  *p_pend_list)
{
    p_pend_list->HeadPtr    = (OS_TCB *)0;
 8003c44:	2300      	movs	r3, #0
 8003c46:	6003      	str	r3, [r0, #0]
    p_pend_list->TailPtr    = (OS_TCB *)0;
 8003c48:	6043      	str	r3, [r0, #4]
#if (OS_CFG_DBG_EN > 0u)
    p_pend_list->NbrEntries =           0u;
 8003c4a:	8103      	strh	r3, [r0, #8]
#endif
}
 8003c4c:	4770      	bx	lr

08003c4e <OS_PendListInsertPrio>:
{
    OS_PRIO   prio;
    OS_TCB   *p_tcb_next;


    prio  = p_tcb->Prio;                                        /* Obtain the priority of the task to insert            */
 8003c4e:	f891 c03b 	ldrb.w	ip, [r1, #59]	@ 0x3b

    if (p_pend_list->HeadPtr == (OS_TCB *)0) {                  /* CASE 0: Insert when there are no entries             */
 8003c52:	6803      	ldr	r3, [r0, #0]
 8003c54:	b14b      	cbz	r3, 8003c6a <OS_PendListInsertPrio+0x1c>
        p_tcb->PendPrevPtr   = (OS_TCB *)0;
        p_pend_list->HeadPtr =  p_tcb;
        p_pend_list->TailPtr =  p_tcb;
    } else {
#if (OS_CFG_DBG_EN > 0u)
        p_pend_list->NbrEntries++;                              /* CASE 1: One more OS_TCBs in the list                 */
 8003c56:	8902      	ldrh	r2, [r0, #8]
 8003c58:	3201      	adds	r2, #1
 8003c5a:	8102      	strh	r2, [r0, #8]
#endif
        p_tcb_next = p_pend_list->HeadPtr;
        while (p_tcb_next != (OS_TCB *)0) {                     /* Find the position where to insert                    */
 8003c5c:	b16b      	cbz	r3, 8003c7a <OS_PendListInsertPrio+0x2c>
            if (prio < p_tcb_next->Prio) {
 8003c5e:	f893 203b 	ldrb.w	r2, [r3, #59]	@ 0x3b
 8003c62:	4562      	cmp	r2, ip
 8003c64:	d809      	bhi.n	8003c7a <OS_PendListInsertPrio+0x2c>
                break;                                          /* Found! ... insert BEFORE current                     */
            } else {
                p_tcb_next = p_tcb_next->PendNextPtr;           /* Not Found, follow the list                           */
 8003c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c68:	e7f8      	b.n	8003c5c <OS_PendListInsertPrio+0xe>
        p_pend_list->NbrEntries = 1u;                           /* This is the first entry                              */
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	8103      	strh	r3, [r0, #8]
        p_tcb->PendNextPtr   = (OS_TCB *)0;                     /* No other OS_TCBs in the list                         */
 8003c6e:	2300      	movs	r3, #0
 8003c70:	62cb      	str	r3, [r1, #44]	@ 0x2c
        p_tcb->PendPrevPtr   = (OS_TCB *)0;
 8003c72:	630b      	str	r3, [r1, #48]	@ 0x30
        p_pend_list->HeadPtr =  p_tcb;
 8003c74:	6001      	str	r1, [r0, #0]
        p_pend_list->TailPtr =  p_tcb;
 8003c76:	6041      	str	r1, [r0, #4]
 8003c78:	4770      	bx	lr
            }
        }
        if (p_tcb_next == (OS_TCB *)0) {                        /* TCB to insert is lowest in priority                  */
 8003c7a:	b13b      	cbz	r3, 8003c8c <OS_PendListInsertPrio+0x3e>
            p_tcb->PendNextPtr              = (OS_TCB *)0;      /* ... insert at the tail.                              */
            p_tcb->PendPrevPtr              =  p_pend_list->TailPtr;
            p_tcb->PendPrevPtr->PendNextPtr =  p_tcb;
            p_pend_list->TailPtr            =  p_tcb;
        } else {
            if (p_tcb_next->PendPrevPtr == (OS_TCB *)0) {       /* Is new TCB highest priority?                         */
 8003c7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c7e:	b15a      	cbz	r2, 8003c98 <OS_PendListInsertPrio+0x4a>
                p_tcb->PendNextPtr      =  p_tcb_next;          /* Yes, insert as new Head of list                      */
                p_tcb->PendPrevPtr      = (OS_TCB *)0;
                p_tcb_next->PendPrevPtr =  p_tcb;
                p_pend_list->HeadPtr    =  p_tcb;
            } else {                                            /* No,  insert in between two entries                   */
                p_tcb->PendNextPtr              = p_tcb_next;
 8003c80:	62cb      	str	r3, [r1, #44]	@ 0x2c
                p_tcb->PendPrevPtr              = p_tcb_next->PendPrevPtr;
 8003c82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c84:	630a      	str	r2, [r1, #48]	@ 0x30
                p_tcb->PendPrevPtr->PendNextPtr = p_tcb;
 8003c86:	62d1      	str	r1, [r2, #44]	@ 0x2c
                p_tcb_next->PendPrevPtr         = p_tcb;
 8003c88:	6319      	str	r1, [r3, #48]	@ 0x30
            }
        }
    }
}
 8003c8a:	4770      	bx	lr
            p_tcb->PendNextPtr              = (OS_TCB *)0;      /* ... insert at the tail.                              */
 8003c8c:	62cb      	str	r3, [r1, #44]	@ 0x2c
            p_tcb->PendPrevPtr              =  p_pend_list->TailPtr;
 8003c8e:	6843      	ldr	r3, [r0, #4]
 8003c90:	630b      	str	r3, [r1, #48]	@ 0x30
            p_tcb->PendPrevPtr->PendNextPtr =  p_tcb;
 8003c92:	62d9      	str	r1, [r3, #44]	@ 0x2c
            p_pend_list->TailPtr            =  p_tcb;
 8003c94:	6041      	str	r1, [r0, #4]
 8003c96:	4770      	bx	lr
                p_tcb->PendNextPtr      =  p_tcb_next;          /* Yes, insert as new Head of list                      */
 8003c98:	62cb      	str	r3, [r1, #44]	@ 0x2c
                p_tcb->PendPrevPtr      = (OS_TCB *)0;
 8003c9a:	630a      	str	r2, [r1, #48]	@ 0x30
                p_tcb_next->PendPrevPtr =  p_tcb;
 8003c9c:	6319      	str	r1, [r3, #48]	@ 0x30
                p_pend_list->HeadPtr    =  p_tcb;
 8003c9e:	6001      	str	r1, [r0, #0]
 8003ca0:	4770      	bx	lr

08003ca2 <OS_PendListRemove>:
    OS_PEND_LIST  *p_pend_list;
    OS_TCB        *p_next;
    OS_TCB        *p_prev;


    if (p_tcb->PendObjPtr != (OS_PEND_OBJ *)0) {                /* Only remove if object has a pend list.               */
 8003ca2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003ca4:	b17b      	cbz	r3, 8003cc6 <OS_PendListRemove+0x24>
        p_pend_list = &p_tcb->PendObjPtr->PendList;             /* Get pointer to pend list                             */

                                                                /* Remove TCB from the pend list.                       */
        if (p_pend_list->HeadPtr->PendNextPtr == (OS_TCB *)0) {
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003caa:	b16a      	cbz	r2, 8003cc8 <OS_PendListRemove+0x26>
            p_pend_list->HeadPtr = (OS_TCB *)0;                 /* Only one entry in the pend list                      */
            p_pend_list->TailPtr = (OS_TCB *)0;
        } else if (p_tcb->PendPrevPtr == (OS_TCB *)0) {         /* See if entry is at the head of the list              */
 8003cac:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003cae:	b172      	cbz	r2, 8003cce <OS_PendListRemove+0x2c>
            p_next               =  p_tcb->PendNextPtr;         /* Yes                                                  */
            p_next->PendPrevPtr  = (OS_TCB *)0;
            p_pend_list->HeadPtr =  p_next;

        } else if (p_tcb->PendNextPtr == (OS_TCB *)0) {         /* See if entry is at the tail of the list              */
 8003cb0:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8003cb2:	b189      	cbz	r1, 8003cd8 <OS_PendListRemove+0x36>
            p_pend_list->TailPtr =  p_prev;

        } else {
            p_prev               = p_tcb->PendPrevPtr;          /* Remove from inside the list                          */
            p_next               = p_tcb->PendNextPtr;
            p_prev->PendNextPtr  = p_next;
 8003cb4:	62d1      	str	r1, [r2, #44]	@ 0x2c
            p_next->PendPrevPtr  = p_prev;
 8003cb6:	630a      	str	r2, [r1, #48]	@ 0x30
        }
#if (OS_CFG_DBG_EN > 0u)
        p_pend_list->NbrEntries--;                              /* One less entry in the list                           */
 8003cb8:	8a1a      	ldrh	r2, [r3, #16]
 8003cba:	3a01      	subs	r2, #1
 8003cbc:	821a      	strh	r2, [r3, #16]
#endif
        p_tcb->PendNextPtr = (OS_TCB      *)0;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	62c3      	str	r3, [r0, #44]	@ 0x2c
        p_tcb->PendPrevPtr = (OS_TCB      *)0;
 8003cc2:	6303      	str	r3, [r0, #48]	@ 0x30
        p_tcb->PendObjPtr  = (OS_PEND_OBJ *)0;
 8003cc4:	6343      	str	r3, [r0, #52]	@ 0x34
    }
}
 8003cc6:	4770      	bx	lr
            p_pend_list->HeadPtr = (OS_TCB *)0;                 /* Only one entry in the pend list                      */
 8003cc8:	609a      	str	r2, [r3, #8]
            p_pend_list->TailPtr = (OS_TCB *)0;
 8003cca:	60da      	str	r2, [r3, #12]
 8003ccc:	e7f4      	b.n	8003cb8 <OS_PendListRemove+0x16>
            p_next               =  p_tcb->PendNextPtr;         /* Yes                                                  */
 8003cce:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
            p_next->PendPrevPtr  = (OS_TCB *)0;
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	6311      	str	r1, [r2, #48]	@ 0x30
            p_pend_list->HeadPtr =  p_next;
 8003cd4:	609a      	str	r2, [r3, #8]
 8003cd6:	e7ef      	b.n	8003cb8 <OS_PendListRemove+0x16>
            p_prev->PendNextPtr  = (OS_TCB *)0;
 8003cd8:	62d1      	str	r1, [r2, #44]	@ 0x2c
            p_pend_list->TailPtr =  p_prev;
 8003cda:	60da      	str	r2, [r3, #12]
 8003cdc:	e7ec      	b.n	8003cb8 <OS_PendListRemove+0x16>

08003cde <OS_PendListChangePrio>:
{
 8003cde:	b570      	push	{r4, r5, r6, lr}
    p_obj       =  p_tcb->PendObjPtr;                           /* Get pointer to pend list                             */
 8003ce0:	6b45      	ldr	r5, [r0, #52]	@ 0x34
    if (p_pend_list->HeadPtr->PendNextPtr != (OS_TCB *)0) {     /* Only move if multiple entries in the list            */
 8003ce2:	68ab      	ldr	r3, [r5, #8]
 8003ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce6:	b14b      	cbz	r3, 8003cfc <OS_PendListChangePrio+0x1e>
 8003ce8:	4604      	mov	r4, r0
 8003cea:	f105 0608 	add.w	r6, r5, #8
            OS_PendListRemove(p_tcb);                           /* Remove entry from current position                   */
 8003cee:	f7ff ffd8 	bl	8003ca2 <OS_PendListRemove>
            p_tcb->PendObjPtr = p_obj;
 8003cf2:	6365      	str	r5, [r4, #52]	@ 0x34
            OS_PendListInsertPrio(p_pend_list,                  /* INSERT it back in the list                           */
 8003cf4:	4621      	mov	r1, r4
 8003cf6:	4630      	mov	r0, r6
 8003cf8:	f7ff ffa9 	bl	8003c4e <OS_PendListInsertPrio>
}
 8003cfc:	bd70      	pop	{r4, r5, r6, pc}
	...

08003d00 <OS_RdyListInit>:
    CPU_INT32U    i;
    OS_RDY_LIST  *p_rdy_list;



    for (i = 0u; i < OS_CFG_PRIO_MAX; i++) {                    /* Initialize the array of OS_RDY_LIST at each priority */
 8003d00:	2300      	movs	r3, #0
 8003d02:	2b1f      	cmp	r3, #31
 8003d04:	d80f      	bhi.n	8003d26 <OS_RdyListInit+0x26>
{
 8003d06:	b410      	push	{r4}
        p_rdy_list = &OSRdyList[i];
#if (OS_CFG_DBG_EN > 0u)
        p_rdy_list->NbrEntries =           0u;
 8003d08:	4c07      	ldr	r4, [pc, #28]	@ (8003d28 <OS_RdyListInit+0x28>)
 8003d0a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8003d0e:	0091      	lsls	r1, r2, #2
 8003d10:	1860      	adds	r0, r4, r1
 8003d12:	2200      	movs	r2, #0
 8003d14:	8102      	strh	r2, [r0, #8]
#endif
        p_rdy_list->HeadPtr    = (OS_TCB *)0;
 8003d16:	5062      	str	r2, [r4, r1]
        p_rdy_list->TailPtr    = (OS_TCB *)0;
 8003d18:	6042      	str	r2, [r0, #4]
    for (i = 0u; i < OS_CFG_PRIO_MAX; i++) {                    /* Initialize the array of OS_RDY_LIST at each priority */
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	2b1f      	cmp	r3, #31
 8003d1e:	d9f3      	bls.n	8003d08 <OS_RdyListInit+0x8>
    }
}
 8003d20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	4770      	bx	lr
 8003d28:	20001b14 	.word	0x20001b14

08003d2c <OSInit>:
{
 8003d2c:	b538      	push	{r3, r4, r5, lr}
 8003d2e:	4604      	mov	r4, r0
    OSInitHook();                                               /* Call port specific initialization code               */
 8003d30:	f7ff fd9a 	bl	8003868 <OSInitHook>
    OSIntNestingCtr       =           0u;                       /* Clear the interrupt nesting counter                  */
 8003d34:	2300      	movs	r3, #0
 8003d36:	4a36      	ldr	r2, [pc, #216]	@ (8003e10 <OSInit+0xe4>)
 8003d38:	7013      	strb	r3, [r2, #0]
    OSRunning             =  OS_STATE_OS_STOPPED;               /* Indicate that multitasking has not started           */
 8003d3a:	4a36      	ldr	r2, [pc, #216]	@ (8003e14 <OSInit+0xe8>)
 8003d3c:	7013      	strb	r3, [r2, #0]
    OSSchedLockNestingCtr =           0u;                       /* Clear the scheduling lock counter                    */
 8003d3e:	4a36      	ldr	r2, [pc, #216]	@ (8003e18 <OSInit+0xec>)
 8003d40:	7013      	strb	r3, [r2, #0]
    OSTCBCurPtr           = (OS_TCB *)0;                        /* Initialize OS_TCB pointers to a known state          */
 8003d42:	4a36      	ldr	r2, [pc, #216]	@ (8003e1c <OSInit+0xf0>)
 8003d44:	6013      	str	r3, [r2, #0]
    OSTCBHighRdyPtr       = (OS_TCB *)0;
 8003d46:	4a36      	ldr	r2, [pc, #216]	@ (8003e20 <OSInit+0xf4>)
 8003d48:	6013      	str	r3, [r2, #0]
    OSPrioCur             =           0u;                       /* Initialize priority variables to a known state       */
 8003d4a:	4a36      	ldr	r2, [pc, #216]	@ (8003e24 <OSInit+0xf8>)
 8003d4c:	7013      	strb	r3, [r2, #0]
    OSPrioHighRdy         =           0u;
 8003d4e:	4a36      	ldr	r2, [pc, #216]	@ (8003e28 <OSInit+0xfc>)
 8003d50:	7013      	strb	r3, [r2, #0]
    OSSchedRoundRobinEn             = OS_FALSE;
 8003d52:	4a36      	ldr	r2, [pc, #216]	@ (8003e2c <OSInit+0x100>)
 8003d54:	7013      	strb	r3, [r2, #0]
    OSSchedRoundRobinDfltTimeQuanta = OSCfg_TickRate_Hz / 10u;
 8003d56:	4b36      	ldr	r3, [pc, #216]	@ (8003e30 <OSInit+0x104>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a36      	ldr	r2, [pc, #216]	@ (8003e34 <OSInit+0x108>)
 8003d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d60:	08db      	lsrs	r3, r3, #3
 8003d62:	4a35      	ldr	r2, [pc, #212]	@ (8003e38 <OSInit+0x10c>)
 8003d64:	6013      	str	r3, [r2, #0]
    p_stk = OSCfg_ISRStkBasePtr;                                /* Clear exception stack for stack checking.            */
 8003d66:	4b35      	ldr	r3, [pc, #212]	@ (8003e3c <OSInit+0x110>)
 8003d68:	681a      	ldr	r2, [r3, #0]
    if (p_stk != (CPU_STK *)0) {
 8003d6a:	b142      	cbz	r2, 8003d7e <OSInit+0x52>
        size  = OSCfg_ISRStkSize;
 8003d6c:	4b34      	ldr	r3, [pc, #208]	@ (8003e40 <OSInit+0x114>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
        while (size > 0u) {
 8003d70:	e003      	b.n	8003d7a <OSInit+0x4e>
            size--;
 8003d72:	3b01      	subs	r3, #1
           *p_stk = 0u;
 8003d74:	2100      	movs	r1, #0
 8003d76:	f842 1b04 	str.w	r1, [r2], #4
        while (size > 0u) {
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1f9      	bne.n	8003d72 <OSInit+0x46>
    OSTaskRegNextAvailID = 0u;
 8003d7e:	2500      	movs	r5, #0
 8003d80:	4b30      	ldr	r3, [pc, #192]	@ (8003e44 <OSInit+0x118>)
 8003d82:	701d      	strb	r5, [r3, #0]
    OS_PrioInit();                                              /* Initialize the priority bitmap table                 */
 8003d84:	f000 ff64 	bl	8004c50 <OS_PrioInit>
    OS_RdyListInit();                                           /* Initialize the Ready List                            */
 8003d88:	f7ff ffba 	bl	8003d00 <OS_RdyListInit>
    OSFlagDbgListPtr = (OS_FLAG_GRP *)0;
 8003d8c:	4b2e      	ldr	r3, [pc, #184]	@ (8003e48 <OSInit+0x11c>)
 8003d8e:	601d      	str	r5, [r3, #0]
    OSFlagQty        =                0u;
 8003d90:	4b2e      	ldr	r3, [pc, #184]	@ (8003e4c <OSInit+0x120>)
 8003d92:	801d      	strh	r5, [r3, #0]
    OS_MemInit(p_err);
 8003d94:	4620      	mov	r0, r4
 8003d96:	f000 fdd3 	bl	8004940 <OS_MemInit>
    if (*p_err != OS_ERR_NONE) {
 8003d9a:	8823      	ldrh	r3, [r4, #0]
 8003d9c:	b103      	cbz	r3, 8003da0 <OSInit+0x74>
}
 8003d9e:	bd38      	pop	{r3, r4, r5, pc}
    OS_MsgPoolInit(p_err);
 8003da0:	4620      	mov	r0, r4
 8003da2:	f000 fdd9 	bl	8004958 <OS_MsgPoolInit>
    if (*p_err != OS_ERR_NONE) {
 8003da6:	8823      	ldrh	r3, [r4, #0]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1f8      	bne.n	8003d9e <OSInit+0x72>
    OSMutexDbgListPtr = (OS_MUTEX *)0;
 8003dac:	4a28      	ldr	r2, [pc, #160]	@ (8003e50 <OSInit+0x124>)
 8003dae:	6015      	str	r5, [r2, #0]
    OSMutexQty        =             0u;
 8003db0:	4a28      	ldr	r2, [pc, #160]	@ (8003e54 <OSInit+0x128>)
 8003db2:	8015      	strh	r5, [r2, #0]
    OSQDbgListPtr = (OS_Q *)0;
 8003db4:	4a28      	ldr	r2, [pc, #160]	@ (8003e58 <OSInit+0x12c>)
 8003db6:	6015      	str	r5, [r2, #0]
    OSQQty        =         0u;
 8003db8:	4a28      	ldr	r2, [pc, #160]	@ (8003e5c <OSInit+0x130>)
 8003dba:	8015      	strh	r5, [r2, #0]
    OSSemDbgListPtr = (OS_SEM *)0;
 8003dbc:	4a28      	ldr	r2, [pc, #160]	@ (8003e60 <OSInit+0x134>)
 8003dbe:	6015      	str	r5, [r2, #0]
    OSSemQty        =           0u;
 8003dc0:	4a28      	ldr	r2, [pc, #160]	@ (8003e64 <OSInit+0x138>)
 8003dc2:	8015      	strh	r5, [r2, #0]
    OS_TaskInit(p_err);                                         /* Initialize the task manager                          */
 8003dc4:	4620      	mov	r0, r4
 8003dc6:	f001 f9b3 	bl	8005130 <OS_TaskInit>
    if (*p_err != OS_ERR_NONE) {
 8003dca:	8823      	ldrh	r3, [r4, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1e6      	bne.n	8003d9e <OSInit+0x72>
    OS_IdleTaskInit(p_err);                                     /* Initialize the Idle Task                             */
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f7ff fedd 	bl	8003b90 <OS_IdleTaskInit>
    if (*p_err != OS_ERR_NONE) {
 8003dd6:	8823      	ldrh	r3, [r4, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1e0      	bne.n	8003d9e <OSInit+0x72>
    OS_TickInit(p_err);
 8003ddc:	4620      	mov	r0, r4
 8003dde:	f001 fc61 	bl	80056a4 <OS_TickInit>
    if (*p_err != OS_ERR_NONE) {
 8003de2:	8823      	ldrh	r3, [r4, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1da      	bne.n	8003d9e <OSInit+0x72>
    OS_StatTaskInit(p_err);
 8003de8:	4620      	mov	r0, r4
 8003dea:	f001 f8d1 	bl	8004f90 <OS_StatTaskInit>
    if (*p_err != OS_ERR_NONE) {
 8003dee:	8823      	ldrh	r3, [r4, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1d4      	bne.n	8003d9e <OSInit+0x72>
    OS_TmrInit(p_err);
 8003df4:	4620      	mov	r0, r4
 8003df6:	f001 fe9d 	bl	8005b34 <OS_TmrInit>
    if (*p_err != OS_ERR_NONE) {
 8003dfa:	8823      	ldrh	r3, [r4, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1ce      	bne.n	8003d9e <OSInit+0x72>
    OS_Dbg_Init();
 8003e00:	f000 f9c4 	bl	800418c <OS_Dbg_Init>
    OSCfg_Init();
 8003e04:	f7ff fdc8 	bl	8003998 <OSCfg_Init>
    OSInitialized = OS_TRUE;                                    /* Kernel is initialized                                */
 8003e08:	4b17      	ldr	r3, [pc, #92]	@ (8003e68 <OSInit+0x13c>)
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	701a      	strb	r2, [r3, #0]
 8003e0e:	e7c6      	b.n	8003d9e <OSInit+0x72>
 8003e10:	20001cce 	.word	0x20001cce
 8003e14:	20001ccd 	.word	0x20001ccd
 8003e18:	20001b10 	.word	0x20001b10
 8003e1c:	200018e0 	.word	0x200018e0
 8003e20:	200018dc 	.word	0x200018dc
 8003e24:	20001ca1 	.word	0x20001ca1
 8003e28:	20001ca0 	.word	0x20001ca0
 8003e2c:	20001b08 	.word	0x20001b08
 8003e30:	08005f40 	.word	0x08005f40
 8003e34:	cccccccd 	.word	0xcccccccd
 8003e38:	20001b0c 	.word	0x20001b0c
 8003e3c:	08005f68 	.word	0x08005f68
 8003e40:	08005f64 	.word	0x08005f64
 8003e44:	20001a1c 	.word	0x20001a1c
 8003e48:	20001cc0 	.word	0x20001cc0
 8003e4c:	20001cbc 	.word	0x20001cbc
 8003e50:	20001ca4 	.word	0x20001ca4
 8003e54:	20001ca2 	.word	0x20001ca2
 8003e58:	20001c98 	.word	0x20001c98
 8003e5c:	20001c94 	.word	0x20001c94
 8003e60:	20001b04 	.word	0x20001b04
 8003e64:	20001b02 	.word	0x20001b02
 8003e68:	20001ccc 	.word	0x20001ccc

08003e6c <OS_RdyListInsertHead>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_RdyListInsertHead (OS_TCB  *p_tcb)
{
 8003e6c:	b510      	push	{r4, lr}
    OS_RDY_LIST  *p_rdy_list;
    OS_TCB       *p_tcb2;



    p_rdy_list = &OSRdyList[p_tcb->Prio];
 8003e6e:	f890 303b 	ldrb.w	r3, [r0, #59]	@ 0x3b
    if (p_rdy_list->HeadPtr == (OS_TCB *)0) {                   /* CASE 0: Insert when there are no entries             */
 8003e72:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8003e76:	4a13      	ldr	r2, [pc, #76]	@ (8003ec4 <OS_RdyListInsertHead+0x58>)
 8003e78:	f852 4021 	ldr.w	r4, [r2, r1, lsl #2]
 8003e7c:	b194      	cbz	r4, 8003ea4 <OS_RdyListInsertHead+0x38>
        p_tcb->PrevPtr         = (OS_TCB *)0;
        p_rdy_list->HeadPtr    =  p_tcb;                        /* Both list pointers point to this OS_TCB              */
        p_rdy_list->TailPtr    =  p_tcb;
    } else {                                                    /* CASE 1: Insert BEFORE the current head of list       */
#if (OS_CFG_DBG_EN > 0u)
        p_rdy_list->NbrEntries++;                               /* One more OS_TCB in the list                          */
 8003e7e:	4a11      	ldr	r2, [pc, #68]	@ (8003ec4 <OS_RdyListInsertHead+0x58>)
 8003e80:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 8003e84:	eb02 0e8c 	add.w	lr, r2, ip, lsl #2
 8003e88:	f8be 1008 	ldrh.w	r1, [lr, #8]
 8003e8c:	3101      	adds	r1, #1
 8003e8e:	f8ae 1008 	strh.w	r1, [lr, #8]
#endif
        p_tcb->NextPtr         =  p_rdy_list->HeadPtr;          /* Adjust new OS_TCBs links                             */
 8003e92:	6104      	str	r4, [r0, #16]
        p_tcb->PrevPtr         = (OS_TCB *)0;
 8003e94:	2100      	movs	r1, #0
 8003e96:	6141      	str	r1, [r0, #20]
        p_tcb2                 =  p_rdy_list->HeadPtr;          /* Adjust old head of list's links                      */
 8003e98:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
        p_tcb2->PrevPtr        =  p_tcb;
 8003e9c:	6148      	str	r0, [r1, #20]
        p_rdy_list->HeadPtr    =  p_tcb;
 8003e9e:	f842 002c 	str.w	r0, [r2, ip, lsl #2]
    }
}
 8003ea2:	bd10      	pop	{r4, pc}
        p_rdy_list->NbrEntries =           1u;                  /* This is the first entry                              */
 8003ea4:	eb02 0481 	add.w	r4, r2, r1, lsl #2
 8003ea8:	f04f 0c01 	mov.w	ip, #1
 8003eac:	f8a4 c008 	strh.w	ip, [r4, #8]
        p_tcb->NextPtr         = (OS_TCB *)0;                   /* No other OS_TCBs in the list                         */
 8003eb0:	2400      	movs	r4, #0
 8003eb2:	6104      	str	r4, [r0, #16]
        p_tcb->PrevPtr         = (OS_TCB *)0;
 8003eb4:	6144      	str	r4, [r0, #20]
        p_rdy_list->HeadPtr    =  p_tcb;                        /* Both list pointers point to this OS_TCB              */
 8003eb6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        p_rdy_list->TailPtr    =  p_tcb;
 8003eba:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8003ebe:	6050      	str	r0, [r2, #4]
 8003ec0:	e7ef      	b.n	8003ea2 <OS_RdyListInsertHead+0x36>
 8003ec2:	bf00      	nop
 8003ec4:	20001b14 	.word	0x20001b14

08003ec8 <OS_RdyListInsertTail>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_RdyListInsertTail (OS_TCB  *p_tcb)
{
 8003ec8:	b410      	push	{r4}
    OS_RDY_LIST  *p_rdy_list;
    OS_TCB       *p_tcb2;



    p_rdy_list = &OSRdyList[p_tcb->Prio];
 8003eca:	f890 303b 	ldrb.w	r3, [r0, #59]	@ 0x3b
    if (p_rdy_list->HeadPtr == (OS_TCB *)0) {                   /* CASE 0: Insert when there are no entries             */
 8003ece:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8003ed2:	4a16      	ldr	r2, [pc, #88]	@ (8003f2c <OS_RdyListInsertTail+0x64>)
 8003ed4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8003ed8:	b1ba      	cbz	r2, 8003f0a <OS_RdyListInsertTail+0x42>
        p_tcb->PrevPtr          = (OS_TCB *)0;
        p_rdy_list->HeadPtr     =  p_tcb;                       /* Both list pointers point to this OS_TCB              */
        p_rdy_list->TailPtr     =  p_tcb;
    } else {                                                    /* CASE 1: Insert AFTER the current tail of list        */
#if (OS_CFG_DBG_EN > 0u)
        p_rdy_list->NbrEntries++;                               /* One more OS_TCB in the list                          */
 8003eda:	4914      	ldr	r1, [pc, #80]	@ (8003f2c <OS_RdyListInsertTail+0x64>)
 8003edc:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8003ee0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8003ee4:	f8b2 c008 	ldrh.w	ip, [r2, #8]
 8003ee8:	f10c 0c01 	add.w	ip, ip, #1
 8003eec:	f8a2 c008 	strh.w	ip, [r2, #8]
#endif
        p_tcb->NextPtr          = (OS_TCB *)0;                  /* Adjust new OS_TCBs links                             */
 8003ef0:	2400      	movs	r4, #0
 8003ef2:	6104      	str	r4, [r0, #16]
        p_tcb2                  =  p_rdy_list->TailPtr;
 8003ef4:	6852      	ldr	r2, [r2, #4]
        p_tcb->PrevPtr          =  p_tcb2;
 8003ef6:	6142      	str	r2, [r0, #20]
        p_tcb2->NextPtr         =  p_tcb;                       /* Adjust old tail of list's links                      */
 8003ef8:	6110      	str	r0, [r2, #16]
        p_rdy_list->TailPtr     =  p_tcb;
 8003efa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003efe:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8003f02:	6048      	str	r0, [r1, #4]
    }
}
 8003f04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f08:	4770      	bx	lr
        p_rdy_list->NbrEntries  =           1u;                 /* This is the first entry                              */
 8003f0a:	4a08      	ldr	r2, [pc, #32]	@ (8003f2c <OS_RdyListInsertTail+0x64>)
 8003f0c:	eb02 0481 	add.w	r4, r2, r1, lsl #2
 8003f10:	f04f 0c01 	mov.w	ip, #1
 8003f14:	f8a4 c008 	strh.w	ip, [r4, #8]
        p_tcb->NextPtr          = (OS_TCB *)0;                  /* No other OS_TCBs in the list                         */
 8003f18:	2400      	movs	r4, #0
 8003f1a:	6104      	str	r4, [r0, #16]
        p_tcb->PrevPtr          = (OS_TCB *)0;
 8003f1c:	6144      	str	r4, [r0, #20]
        p_rdy_list->HeadPtr     =  p_tcb;                       /* Both list pointers point to this OS_TCB              */
 8003f1e:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        p_rdy_list->TailPtr     =  p_tcb;
 8003f22:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8003f26:	6050      	str	r0, [r2, #4]
 8003f28:	e7ec      	b.n	8003f04 <OS_RdyListInsertTail+0x3c>
 8003f2a:	bf00      	nop
 8003f2c:	20001b14 	.word	0x20001b14

08003f30 <OS_RdyListInsert>:
{
 8003f30:	b510      	push	{r4, lr}
 8003f32:	4604      	mov	r4, r0
    OS_PrioInsert(p_tcb->Prio);
 8003f34:	f890 003b 	ldrb.w	r0, [r0, #59]	@ 0x3b
 8003f38:	f000 fea0 	bl	8004c7c <OS_PrioInsert>
    if (p_tcb->Prio == OSPrioCur) {                             /* Are we readying a task at the same prio?             */
 8003f3c:	f894 203b 	ldrb.w	r2, [r4, #59]	@ 0x3b
 8003f40:	4b05      	ldr	r3, [pc, #20]	@ (8003f58 <OS_RdyListInsert+0x28>)
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d003      	beq.n	8003f50 <OS_RdyListInsert+0x20>
        OS_RdyListInsertHead(p_tcb);                            /* No,  insert readied task at the beginning of the list*/
 8003f48:	4620      	mov	r0, r4
 8003f4a:	f7ff ff8f 	bl	8003e6c <OS_RdyListInsertHead>
}
 8003f4e:	bd10      	pop	{r4, pc}
        OS_RdyListInsertTail(p_tcb);                            /* Yes, insert readied task at the end of the list      */
 8003f50:	4620      	mov	r0, r4
 8003f52:	f7ff ffb9 	bl	8003ec8 <OS_RdyListInsertTail>
 8003f56:	e7fa      	b.n	8003f4e <OS_RdyListInsert+0x1e>
 8003f58:	20001ca1 	.word	0x20001ca1

08003f5c <OS_Post>:
{
 8003f5c:	b538      	push	{r3, r4, r5, lr}
 8003f5e:	4605      	mov	r5, r0
 8003f60:	460c      	mov	r4, r1
    switch (p_tcb->TaskState) {
 8003f62:	f891 103a 	ldrb.w	r1, [r1, #58]	@ 0x3a
 8003f66:	2903      	cmp	r1, #3
 8003f68:	d91b      	bls.n	8003fa2 <OS_Post+0x46>
 8003f6a:	3906      	subs	r1, #6
 8003f6c:	b2c9      	uxtb	r1, r1
 8003f6e:	2901      	cmp	r1, #1
 8003f70:	d819      	bhi.n	8003fa6 <OS_Post+0x4a>
             p_tcb->MsgPtr  = p_void;                           /* Deposit message in OS_TCB of task waiting            */
 8003f72:	6622      	str	r2, [r4, #96]	@ 0x60
             p_tcb->MsgSize = msg_size;                         /* ... assuming posting a message                       */
 8003f74:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
             if (p_obj != (OS_PEND_OBJ *)0) {
 8003f78:	b110      	cbz	r0, 8003f80 <OS_Post+0x24>
                 OS_PendListRemove(p_tcb);                      /* Remove from pend list                                */
 8003f7a:	4620      	mov	r0, r4
 8003f7c:	f7ff fe91 	bl	8003ca2 <OS_PendListRemove>
             OS_PendDbgNameRemove(p_obj,
 8003f80:	4621      	mov	r1, r4
 8003f82:	4628      	mov	r0, r5
 8003f84:	f7ff fe50 	bl	8003c28 <OS_PendDbgNameRemove>
             if (p_tcb->TaskState == OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED) {
 8003f88:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 8003f8c:	2b07      	cmp	r3, #7
 8003f8e:	d029      	beq.n	8003fe4 <OS_Post+0x88>
             p_tcb->TaskState  = OS_TASK_STATE_SUSPENDED;
 8003f90:	2304      	movs	r3, #4
 8003f92:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
             p_tcb->PendStatus = OS_STATUS_PEND_OK;             /* Clear pend status                                    */
 8003f96:	2300      	movs	r3, #0
 8003f98:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
             p_tcb->PendOn     = OS_TASK_PEND_ON_NOTHING;       /* Indicate no longer pending                           */
 8003f9c:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
}
 8003fa0:	e001      	b.n	8003fa6 <OS_Post+0x4a>
    switch (p_tcb->TaskState) {
 8003fa2:	2902      	cmp	r1, #2
 8003fa4:	d200      	bcs.n	8003fa8 <OS_Post+0x4c>
}
 8003fa6:	bd38      	pop	{r3, r4, r5, pc}
             p_tcb->MsgPtr  = p_void;                           /* Deposit message in OS_TCB of task waiting            */
 8003fa8:	6622      	str	r2, [r4, #96]	@ 0x60
             p_tcb->MsgSize = msg_size;                         /* ... assuming posting a message                       */
 8003faa:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
             if (p_obj != (OS_PEND_OBJ *)0) {
 8003fae:	b110      	cbz	r0, 8003fb6 <OS_Post+0x5a>
                 OS_PendListRemove(p_tcb);                      /* Remove task from pend list                           */
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	f7ff fe76 	bl	8003ca2 <OS_PendListRemove>
             OS_PendDbgNameRemove(p_obj,
 8003fb6:	4621      	mov	r1, r4
 8003fb8:	4628      	mov	r0, r5
 8003fba:	f7ff fe35 	bl	8003c28 <OS_PendDbgNameRemove>
             if (p_tcb->TaskState == OS_TASK_STATE_PEND_TIMEOUT) {
 8003fbe:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 8003fc2:	2b03      	cmp	r3, #3
 8003fc4:	d00a      	beq.n	8003fdc <OS_Post+0x80>
             OS_RdyListInsert(p_tcb);                           /* Insert the task in the ready list                    */
 8003fc6:	4620      	mov	r0, r4
 8003fc8:	f7ff ffb2 	bl	8003f30 <OS_RdyListInsert>
             p_tcb->TaskState  = OS_TASK_STATE_RDY;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
             p_tcb->PendStatus = OS_STATUS_PEND_OK;             /* Clear pend status                                    */
 8003fd2:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
             p_tcb->PendOn     = OS_TASK_PEND_ON_NOTHING;       /* Indicate no longer pending                           */
 8003fd6:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
             break;
 8003fda:	e7e4      	b.n	8003fa6 <OS_Post+0x4a>
                 OS_TickListRemove(p_tcb);                      /* Remove from tick list                                */
 8003fdc:	4620      	mov	r0, r4
 8003fde:	f001 fc0f 	bl	8005800 <OS_TickListRemove>
 8003fe2:	e7f0      	b.n	8003fc6 <OS_Post+0x6a>
                 OS_TickListRemove(p_tcb);                      /* Cancel any timeout                                   */
 8003fe4:	4620      	mov	r0, r4
 8003fe6:	f001 fc0b 	bl	8005800 <OS_TickListRemove>
 8003fea:	e7d1      	b.n	8003f90 <OS_Post+0x34>

08003fec <OS_RdyListMoveHeadToTail>:
    OS_TCB  *p_tcb1;
    OS_TCB  *p_tcb2;
    OS_TCB  *p_tcb3;


     if (p_rdy_list->HeadPtr != p_rdy_list->TailPtr) {
 8003fec:	6803      	ldr	r3, [r0, #0]
 8003fee:	6842      	ldr	r2, [r0, #4]
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d015      	beq.n	8004020 <OS_RdyListMoveHeadToTail+0x34>
         if (p_rdy_list->HeadPtr->NextPtr == p_rdy_list->TailPtr) { /* SWAP the TCBs                                    */
 8003ff4:	6919      	ldr	r1, [r3, #16]
 8003ff6:	428a      	cmp	r2, r1
 8003ff8:	d00a      	beq.n	8004010 <OS_RdyListMoveHeadToTail+0x24>
{
 8003ffa:	b410      	push	{r4}
             p_rdy_list->TailPtr =  p_tcb1;
         } else {
             p_tcb1              =  p_rdy_list->HeadPtr;        /* Point to current head                                */
             p_tcb2              =  p_rdy_list->TailPtr;        /* Point to current tail                                */
             p_tcb3              =  p_tcb1->NextPtr;            /* Point to new list head                               */
             p_tcb3->PrevPtr     = (OS_TCB *)0;                 /* Adjust back    link of new list head                 */
 8003ffc:	2400      	movs	r4, #0
 8003ffe:	614c      	str	r4, [r1, #20]
             p_tcb1->NextPtr     = (OS_TCB *)0;                 /* Adjust forward link of new list tail                 */
 8004000:	611c      	str	r4, [r3, #16]
             p_tcb1->PrevPtr     =  p_tcb2;                     /* Adjust back    link of new list tail                 */
 8004002:	615a      	str	r2, [r3, #20]
             p_tcb2->NextPtr     =  p_tcb1;                     /* Adjust forward link of old list tail                 */
 8004004:	6113      	str	r3, [r2, #16]
             p_rdy_list->HeadPtr =  p_tcb3;                     /* Adjust new list head and tail pointers               */
 8004006:	6001      	str	r1, [r0, #0]
             p_rdy_list->TailPtr =  p_tcb1;
 8004008:	6043      	str	r3, [r0, #4]
         }
     }
}
 800400a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800400e:	4770      	bx	lr
             p_tcb1->PrevPtr     =  p_tcb2;
 8004010:	615a      	str	r2, [r3, #20]
             p_tcb1->NextPtr     = (OS_TCB *)0;
 8004012:	2100      	movs	r1, #0
 8004014:	6119      	str	r1, [r3, #16]
             p_tcb2->PrevPtr     = (OS_TCB *)0;
 8004016:	6151      	str	r1, [r2, #20]
             p_tcb2->NextPtr     =  p_tcb1;
 8004018:	6113      	str	r3, [r2, #16]
             p_rdy_list->HeadPtr =  p_tcb2;
 800401a:	6002      	str	r2, [r0, #0]
             p_rdy_list->TailPtr =  p_tcb1;
 800401c:	6043      	str	r3, [r0, #4]
 800401e:	4770      	bx	lr
 8004020:	4770      	bx	lr
	...

08004024 <OS_RdyListRemove>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_RdyListRemove (OS_TCB  *p_tcb)
{
 8004024:	b538      	push	{r3, r4, r5, lr}
 8004026:	4604      	mov	r4, r0
    OS_TCB       *p_tcb1;
    OS_TCB       *p_tcb2;



    p_rdy_list = &OSRdyList[p_tcb->Prio];
 8004028:	f890 303b 	ldrb.w	r3, [r0, #59]	@ 0x3b
    p_tcb1     = p_tcb->PrevPtr;                                /* Point to next and previous OS_TCB in the list        */
 800402c:	6940      	ldr	r0, [r0, #20]
    p_tcb2     = p_tcb->NextPtr;
 800402e:	6922      	ldr	r2, [r4, #16]
    if (p_tcb1 == (OS_TCB *)0) {                                /* Was the OS_TCB to remove at the head?                */
 8004030:	b188      	cbz	r0, 8004056 <OS_RdyListRemove+0x32>
            p_tcb2->PrevPtr     = (OS_TCB *)0;                  /* adjust back link of new list head                    */
            p_rdy_list->HeadPtr =  p_tcb2;                      /* adjust OS_RDY_LIST's new head                        */
        }
    } else {
#if (OS_CFG_DBG_EN > 0u)
        p_rdy_list->NbrEntries--;                               /* No,  one less entry                                  */
 8004032:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 8004036:	4918      	ldr	r1, [pc, #96]	@ (8004098 <OS_RdyListRemove+0x74>)
 8004038:	eb01 018c 	add.w	r1, r1, ip, lsl #2
 800403c:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8004040:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004044:	f8a1 c008 	strh.w	ip, [r1, #8]
#endif
        p_tcb1->NextPtr = p_tcb2;
 8004048:	6102      	str	r2, [r0, #16]
        if (p_tcb2 == (OS_TCB *)0) {
 800404a:	b312      	cbz	r2, 8004092 <OS_RdyListRemove+0x6e>
            p_rdy_list->TailPtr = p_tcb1;                       /* Removing the TCB at the tail, adj the tail ptr       */
        } else {
            p_tcb2->PrevPtr     = p_tcb1;
 800404c:	6150      	str	r0, [r2, #20]
        }
    }
    p_tcb->PrevPtr = (OS_TCB *)0;
 800404e:	2300      	movs	r3, #0
 8004050:	6163      	str	r3, [r4, #20]
    p_tcb->NextPtr = (OS_TCB *)0;
 8004052:	6123      	str	r3, [r4, #16]

    OS_TRACE_TASK_SUSPENDED(p_tcb);
}
 8004054:	bd38      	pop	{r3, r4, r5, pc}
        if (p_tcb2 == (OS_TCB *)0) {                            /* Yes, was it the only OS_TCB?                         */
 8004056:	b172      	cbz	r2, 8004076 <OS_RdyListRemove+0x52>
            p_rdy_list->NbrEntries--;                           /* No,  one less entry                                  */
 8004058:	4d0f      	ldr	r5, [pc, #60]	@ (8004098 <OS_RdyListRemove+0x74>)
 800405a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800405e:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8004062:	8908      	ldrh	r0, [r1, #8]
 8004064:	3801      	subs	r0, #1
 8004066:	8108      	strh	r0, [r1, #8]
            p_tcb2->PrevPtr     = (OS_TCB *)0;                  /* adjust back link of new list head                    */
 8004068:	2100      	movs	r1, #0
 800406a:	6151      	str	r1, [r2, #20]
            p_rdy_list->HeadPtr =  p_tcb2;                      /* adjust OS_RDY_LIST's new head                        */
 800406c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004070:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
 8004074:	e7eb      	b.n	800404e <OS_RdyListRemove+0x2a>
            p_rdy_list->NbrEntries =           0u;              /* Yes, no more entries                                 */
 8004076:	4a08      	ldr	r2, [pc, #32]	@ (8004098 <OS_RdyListRemove+0x74>)
 8004078:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800407c:	008d      	lsls	r5, r1, #2
 800407e:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8004082:	8108      	strh	r0, [r1, #8]
            p_rdy_list->HeadPtr    = (OS_TCB *)0;
 8004084:	5150      	str	r0, [r2, r5]
            p_rdy_list->TailPtr    = (OS_TCB *)0;
 8004086:	6048      	str	r0, [r1, #4]
            OS_PrioRemove(p_tcb->Prio);
 8004088:	f894 003b 	ldrb.w	r0, [r4, #59]	@ 0x3b
 800408c:	f000 fe00 	bl	8004c90 <OS_PrioRemove>
 8004090:	e7dd      	b.n	800404e <OS_RdyListRemove+0x2a>
            p_rdy_list->TailPtr = p_tcb1;                       /* Removing the TCB at the tail, adj the tail ptr       */
 8004092:	6048      	str	r0, [r1, #4]
 8004094:	e7db      	b.n	800404e <OS_RdyListRemove+0x2a>
 8004096:	bf00      	nop
 8004098:	20001b14 	.word	0x20001b14

0800409c <OS_SchedRoundRobin>:
************************************************************************************************************************
*/

#if (OS_CFG_SCHED_ROUND_ROBIN_EN > 0u)
void  OS_SchedRoundRobin (OS_RDY_LIST  *p_rdy_list)
{
 800409c:	b538      	push	{r3, r4, r5, lr}
    OS_TCB  *p_tcb;
    CPU_SR_ALLOC();


    if (OSSchedRoundRobinEn != OS_TRUE) {                       /* Make sure round-robin has been enabled               */
 800409e:	4b1e      	ldr	r3, [pc, #120]	@ (8004118 <OS_SchedRoundRobin+0x7c>)
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d000      	beq.n	80040a8 <OS_SchedRoundRobin+0xc>
        p_tcb->TimeQuantaCtr = OSSchedRoundRobinDfltTimeQuanta;
    } else {
        p_tcb->TimeQuantaCtr = p_tcb->TimeQuanta;               /* Load time slice counter with new time                */
    }
    CPU_CRITICAL_EXIT();
}
 80040a6:	bd38      	pop	{r3, r4, r5, pc}
 80040a8:	4604      	mov	r4, r0
    CPU_CRITICAL_ENTER();
 80040aa:	2040      	movs	r0, #64	@ 0x40
 80040ac:	f7fc f890 	bl	80001d0 <CPU_SR_Save>
 80040b0:	4605      	mov	r5, r0
    p_tcb = p_rdy_list->HeadPtr;                                /* Decrement time quanta counter                        */
 80040b2:	6823      	ldr	r3, [r4, #0]
    if (p_tcb == (OS_TCB *)0) {
 80040b4:	b1e3      	cbz	r3, 80040f0 <OS_SchedRoundRobin+0x54>
    if (p_tcb == &OSIdleTaskTCB) {
 80040b6:	4a19      	ldr	r2, [pc, #100]	@ (800411c <OS_SchedRoundRobin+0x80>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d01c      	beq.n	80040f6 <OS_SchedRoundRobin+0x5a>
    if (p_tcb->TimeQuantaCtr > 0u) {
 80040bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040be:	b10a      	cbz	r2, 80040c4 <OS_SchedRoundRobin+0x28>
        p_tcb->TimeQuantaCtr--;
 80040c0:	3a01      	subs	r2, #1
 80040c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (p_tcb->TimeQuantaCtr > 0u) {                            /* Task not done with its time quanta                   */
 80040c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c6:	b9cb      	cbnz	r3, 80040fc <OS_SchedRoundRobin+0x60>
    if (p_rdy_list->HeadPtr == p_rdy_list->TailPtr) {           /* See if it's time to time slice current task          */
 80040c8:	6822      	ldr	r2, [r4, #0]
 80040ca:	6863      	ldr	r3, [r4, #4]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d019      	beq.n	8004104 <OS_SchedRoundRobin+0x68>
    if (OSSchedLockNestingCtr > 0u) {                           /* Can't round-robin if the scheduler is locked         */
 80040d0:	4b13      	ldr	r3, [pc, #76]	@ (8004120 <OS_SchedRoundRobin+0x84>)
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	b9d3      	cbnz	r3, 800410c <OS_SchedRoundRobin+0x70>
    OS_RdyListMoveHeadToTail(p_rdy_list);                       /* Move current OS_TCB to the end of the list           */
 80040d6:	4620      	mov	r0, r4
 80040d8:	f7ff ff88 	bl	8003fec <OS_RdyListMoveHeadToTail>
    p_tcb = p_rdy_list->HeadPtr;                                /* Point to new OS_TCB at head of the list              */
 80040dc:	6823      	ldr	r3, [r4, #0]
    if (p_tcb->TimeQuanta == 0u) {                              /* See if we need to use the default time slice         */
 80040de:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80040e0:	b9c2      	cbnz	r2, 8004114 <OS_SchedRoundRobin+0x78>
        p_tcb->TimeQuantaCtr = OSSchedRoundRobinDfltTimeQuanta;
 80040e2:	4a10      	ldr	r2, [pc, #64]	@ (8004124 <OS_SchedRoundRobin+0x88>)
 80040e4:	6812      	ldr	r2, [r2, #0]
 80040e6:	65da      	str	r2, [r3, #92]	@ 0x5c
    CPU_CRITICAL_EXIT();
 80040e8:	4628      	mov	r0, r5
 80040ea:	f7fc f87f 	bl	80001ec <CPU_SR_Restore>
 80040ee:	e7da      	b.n	80040a6 <OS_SchedRoundRobin+0xa>
        CPU_CRITICAL_EXIT();
 80040f0:	f7fc f87c 	bl	80001ec <CPU_SR_Restore>
        return;
 80040f4:	e7d7      	b.n	80040a6 <OS_SchedRoundRobin+0xa>
        CPU_CRITICAL_EXIT();
 80040f6:	f7fc f879 	bl	80001ec <CPU_SR_Restore>
        return;
 80040fa:	e7d4      	b.n	80040a6 <OS_SchedRoundRobin+0xa>
        CPU_CRITICAL_EXIT();
 80040fc:	4628      	mov	r0, r5
 80040fe:	f7fc f875 	bl	80001ec <CPU_SR_Restore>
        return;
 8004102:	e7d0      	b.n	80040a6 <OS_SchedRoundRobin+0xa>
        CPU_CRITICAL_EXIT();                                    /* ... only if multiple tasks at same priority          */
 8004104:	4628      	mov	r0, r5
 8004106:	f7fc f871 	bl	80001ec <CPU_SR_Restore>
        return;
 800410a:	e7cc      	b.n	80040a6 <OS_SchedRoundRobin+0xa>
        CPU_CRITICAL_EXIT();
 800410c:	4628      	mov	r0, r5
 800410e:	f7fc f86d 	bl	80001ec <CPU_SR_Restore>
        return;
 8004112:	e7c8      	b.n	80040a6 <OS_SchedRoundRobin+0xa>
        p_tcb->TimeQuantaCtr = p_tcb->TimeQuanta;               /* Load time slice counter with new time                */
 8004114:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004116:	e7e7      	b.n	80040e8 <OS_SchedRoundRobin+0x4c>
 8004118:	20001b08 	.word	0x20001b08
 800411c:	20001cd0 	.word	0x20001cd0
 8004120:	20001b10 	.word	0x20001b10
 8004124:	20001b0c 	.word	0x20001b0c

08004128 <OS_TaskBlock>:
************************************************************************************************************************
*/

void  OS_TaskBlock (OS_TCB   *p_tcb,
                    OS_TICK   timeout)
{
 8004128:	b510      	push	{r4, lr}
 800412a:	4604      	mov	r4, r0

    elapsed = OS_DynTickGet();
#endif

#if (OS_CFG_TICK_EN > 0u)
    if (timeout > 0u) {                                         /* Add task to tick list if timeout non zero            */
 800412c:	b931      	cbnz	r1, 800413c <OS_TaskBlock+0x14>
#else
        (void)OS_TickListInsert(p_tcb,      0u,             OSTickCtr, timeout);
#endif
        p_tcb->TaskState = OS_TASK_STATE_PEND_TIMEOUT;
    } else {
        p_tcb->TaskState = OS_TASK_STATE_PEND;
 800412e:	2302      	movs	r3, #2
 8004130:	f880 303a 	strb.w	r3, [r0, #58]	@ 0x3a
    }
#else
    (void)timeout;
    p_tcb->TaskState = OS_TASK_STATE_PEND;
#endif
    OS_RdyListRemove(p_tcb);
 8004134:	4620      	mov	r0, r4
 8004136:	f7ff ff75 	bl	8004024 <OS_RdyListRemove>
}
 800413a:	bd10      	pop	{r4, pc}
 800413c:	460b      	mov	r3, r1
        (void)OS_TickListInsert(p_tcb,      0u,             OSTickCtr, timeout);
 800413e:	4a04      	ldr	r2, [pc, #16]	@ (8004150 <OS_TaskBlock+0x28>)
 8004140:	6812      	ldr	r2, [r2, #0]
 8004142:	2100      	movs	r1, #0
 8004144:	f001 fad0 	bl	80056e8 <OS_TickListInsert>
        p_tcb->TaskState = OS_TASK_STATE_PEND_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
 800414e:	e7f1      	b.n	8004134 <OS_TaskBlock+0xc>
 8004150:	20001a18 	.word	0x20001a18

08004154 <OS_Pend>:
{
 8004154:	b538      	push	{r3, r4, r5, lr}
 8004156:	4605      	mov	r5, r0
 8004158:	460c      	mov	r4, r1
    p_tcb->PendOn     = pending_on;                             /* Resource not available, wait until it is             */
 800415a:	f881 2038 	strb.w	r2, [r1, #56]	@ 0x38
    p_tcb->PendStatus = OS_STATUS_PEND_OK;
 800415e:	2200      	movs	r2, #0
 8004160:	f881 2039 	strb.w	r2, [r1, #57]	@ 0x39
    OS_TaskBlock(p_tcb,                                         /* Block the task and add it to the tick list if needed */
 8004164:	4619      	mov	r1, r3
 8004166:	4620      	mov	r0, r4
 8004168:	f7ff ffde 	bl	8004128 <OS_TaskBlock>
    if (p_obj != (OS_PEND_OBJ *)0) {                            /* Add the current task to the pend list ...            */
 800416c:	b155      	cbz	r5, 8004184 <OS_Pend+0x30>
        p_tcb->PendObjPtr =  p_obj;                             /* Save the pointer to the object pending on            */
 800416e:	6365      	str	r5, [r4, #52]	@ 0x34
        OS_PendListInsertPrio(p_pend_list,                      /* Insert in the pend list in priority order            */
 8004170:	4621      	mov	r1, r4
 8004172:	f105 0008 	add.w	r0, r5, #8
 8004176:	f7ff fd6a 	bl	8003c4e <OS_PendListInsertPrio>
    OS_PendDbgNameAdd(p_obj,
 800417a:	4621      	mov	r1, r4
 800417c:	4628      	mov	r0, r5
 800417e:	f7ff fd33 	bl	8003be8 <OS_PendDbgNameAdd>
}
 8004182:	bd38      	pop	{r3, r4, r5, pc}
        p_tcb->PendObjPtr = (OS_PEND_OBJ *)0;                   /* If no object being pended on, clear the pend object  */
 8004184:	2300      	movs	r3, #0
 8004186:	6363      	str	r3, [r4, #52]	@ 0x34
 8004188:	e7f7      	b.n	800417a <OS_Pend+0x26>
	...

0800418c <OS_Dbg_Init>:
*                  DOES NOT optimize out the 'const' variables above.
************************************************************************************************************************
*/

void  OS_Dbg_Init (void)
{
 800418c:	b084      	sub	sp, #16
    CPU_INT08U const * volatile  p_temp08;
    CPU_INT16U const * volatile  p_temp16;
    CPU_INT32U const * volatile  p_temp32;


    p_temp08 = (CPU_INT08U const *)&OSDbg_DbgEn;
 800418e:	4b48      	ldr	r3, [pc, #288]	@ (80042b0 <OS_Dbg_Init+0x124>)
 8004190:	9303      	str	r3, [sp, #12]

    p_temp32 = (CPU_INT32U const *)&OSDbg_DataSize;
 8004192:	4b48      	ldr	r3, [pc, #288]	@ (80042b4 <OS_Dbg_Init+0x128>)
 8004194:	9301      	str	r3, [sp, #4]

    p_temp08 = (CPU_INT08U const *)&OSDbg_ArgChkEn;
 8004196:	4b48      	ldr	r3, [pc, #288]	@ (80042b8 <OS_Dbg_Init+0x12c>)
 8004198:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_AppHooksEn;
 800419a:	4b48      	ldr	r3, [pc, #288]	@ (80042bc <OS_Dbg_Init+0x130>)
 800419c:	9303      	str	r3, [sp, #12]

    p_temp32 = (CPU_INT32U const *)&OSDbg_EndiannessTest;
 800419e:	4b48      	ldr	r3, [pc, #288]	@ (80042c0 <OS_Dbg_Init+0x134>)
 80041a0:	9301      	str	r3, [sp, #4]

    p_temp08 = (CPU_INT08U const *)&OSDbg_CalledFromISRChkEn;
 80041a2:	4b48      	ldr	r3, [pc, #288]	@ (80042c4 <OS_Dbg_Init+0x138>)
 80041a4:	9303      	str	r3, [sp, #12]

    p_temp16 = (CPU_INT16U const *)&OSDbg_FlagGrp;
 80041a6:	4b48      	ldr	r3, [pc, #288]	@ (80042c8 <OS_Dbg_Init+0x13c>)
 80041a8:	9302      	str	r3, [sp, #8]
    p_temp08 = (CPU_INT08U const *)&OSDbg_FlagEn;
 80041aa:	4b48      	ldr	r3, [pc, #288]	@ (80042cc <OS_Dbg_Init+0x140>)
 80041ac:	9303      	str	r3, [sp, #12]
#if (OS_CFG_FLAG_EN > 0u)
    p_temp08 = (CPU_INT08U const *)&OSDbg_FlagDelEn;
 80041ae:	4b48      	ldr	r3, [pc, #288]	@ (80042d0 <OS_Dbg_Init+0x144>)
 80041b0:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_FlagModeClrEn;
 80041b2:	4b48      	ldr	r3, [pc, #288]	@ (80042d4 <OS_Dbg_Init+0x148>)
 80041b4:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_FlagPendAbortEn;
 80041b6:	4b48      	ldr	r3, [pc, #288]	@ (80042d8 <OS_Dbg_Init+0x14c>)
 80041b8:	9303      	str	r3, [sp, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_FlagGrpSize;
 80041ba:	4b48      	ldr	r3, [pc, #288]	@ (80042dc <OS_Dbg_Init+0x150>)
 80041bc:	9302      	str	r3, [sp, #8]
    p_temp16 = (CPU_INT16U const *)&OSDbg_FlagWidth;
 80041be:	4b48      	ldr	r3, [pc, #288]	@ (80042e0 <OS_Dbg_Init+0x154>)
 80041c0:	9302      	str	r3, [sp, #8]
#endif

    p_temp16 = (CPU_INT16U const *)&OSDbg_Mem;
 80041c2:	4b48      	ldr	r3, [pc, #288]	@ (80042e4 <OS_Dbg_Init+0x158>)
 80041c4:	9302      	str	r3, [sp, #8]
    p_temp08 = (CPU_INT08U const *)&OSDbg_MemEn;
 80041c6:	4b48      	ldr	r3, [pc, #288]	@ (80042e8 <OS_Dbg_Init+0x15c>)
 80041c8:	9303      	str	r3, [sp, #12]
#if (OS_CFG_MEM_EN > 0u)
    p_temp16 = (CPU_INT16U const *)&OSDbg_MemSize;
 80041ca:	4b48      	ldr	r3, [pc, #288]	@ (80042ec <OS_Dbg_Init+0x160>)
 80041cc:	9302      	str	r3, [sp, #8]
#endif

    p_temp08 = (CPU_INT08U const *)&OSDbg_MsgEn;
 80041ce:	4b48      	ldr	r3, [pc, #288]	@ (80042f0 <OS_Dbg_Init+0x164>)
 80041d0:	9303      	str	r3, [sp, #12]
#if (OS_MSG_EN > 0u)
    p_temp16 = (CPU_INT16U const *)&OSDbg_MsgSize;
 80041d2:	4b48      	ldr	r3, [pc, #288]	@ (80042f4 <OS_Dbg_Init+0x168>)
 80041d4:	9302      	str	r3, [sp, #8]
    p_temp16 = (CPU_INT16U const *)&OSDbg_MsgPoolSize;
 80041d6:	4b48      	ldr	r3, [pc, #288]	@ (80042f8 <OS_Dbg_Init+0x16c>)
 80041d8:	9302      	str	r3, [sp, #8]
    p_temp16 = (CPU_INT16U const *)&OSDbg_MsgQSize;
 80041da:	4b48      	ldr	r3, [pc, #288]	@ (80042fc <OS_Dbg_Init+0x170>)
 80041dc:	9302      	str	r3, [sp, #8]
#endif

    p_temp16 = (CPU_INT16U const *)&OSDbg_Mutex;
 80041de:	4b48      	ldr	r3, [pc, #288]	@ (8004300 <OS_Dbg_Init+0x174>)
 80041e0:	9302      	str	r3, [sp, #8]
    p_temp08 = (CPU_INT08U const *)&OSDbg_MutexEn;
 80041e2:	4b48      	ldr	r3, [pc, #288]	@ (8004304 <OS_Dbg_Init+0x178>)
 80041e4:	9303      	str	r3, [sp, #12]
#if (OS_CFG_MUTEX_EN > 0u)
    p_temp08 = (CPU_INT08U const *)&OSDbg_MutexDelEn;
 80041e6:	4b48      	ldr	r3, [pc, #288]	@ (8004308 <OS_Dbg_Init+0x17c>)
 80041e8:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_MutexPendAbortEn;
 80041ea:	4b48      	ldr	r3, [pc, #288]	@ (800430c <OS_Dbg_Init+0x180>)
 80041ec:	9303      	str	r3, [sp, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_MutexSize;
 80041ee:	4b48      	ldr	r3, [pc, #288]	@ (8004310 <OS_Dbg_Init+0x184>)
 80041f0:	9302      	str	r3, [sp, #8]
#endif

    p_temp08 = (CPU_INT08U const *)&OSDbg_ObjTypeChkEn;
 80041f2:	4b48      	ldr	r3, [pc, #288]	@ (8004314 <OS_Dbg_Init+0x188>)
 80041f4:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_ObjCreatedChkEn;
 80041f6:	4b48      	ldr	r3, [pc, #288]	@ (8004318 <OS_Dbg_Init+0x18c>)
 80041f8:	9303      	str	r3, [sp, #12]

    p_temp16 = (CPU_INT16U const *)&OSDbg_PendListSize;
 80041fa:	4b48      	ldr	r3, [pc, #288]	@ (800431c <OS_Dbg_Init+0x190>)
 80041fc:	9302      	str	r3, [sp, #8]
    p_temp16 = (CPU_INT16U const *)&OSDbg_PendObjSize;
 80041fe:	4b48      	ldr	r3, [pc, #288]	@ (8004320 <OS_Dbg_Init+0x194>)
 8004200:	9302      	str	r3, [sp, #8]

    p_temp16 = (CPU_INT16U const *)&OSDbg_PrioMax;
 8004202:	4b48      	ldr	r3, [pc, #288]	@ (8004324 <OS_Dbg_Init+0x198>)
 8004204:	9302      	str	r3, [sp, #8]
    p_temp16 = (CPU_INT16U const *)&OSDbg_PrioTblSize;
 8004206:	4b48      	ldr	r3, [pc, #288]	@ (8004328 <OS_Dbg_Init+0x19c>)
 8004208:	9302      	str	r3, [sp, #8]

    p_temp16 = (CPU_INT16U const *)&OSDbg_PtrSize;
 800420a:	4b48      	ldr	r3, [pc, #288]	@ (800432c <OS_Dbg_Init+0x1a0>)
 800420c:	9302      	str	r3, [sp, #8]

    p_temp16 = (CPU_INT16U const *)&OSDbg_Q;
 800420e:	4b48      	ldr	r3, [pc, #288]	@ (8004330 <OS_Dbg_Init+0x1a4>)
 8004210:	9302      	str	r3, [sp, #8]
    p_temp08 = (CPU_INT08U const *)&OSDbg_QEn;
 8004212:	4b48      	ldr	r3, [pc, #288]	@ (8004334 <OS_Dbg_Init+0x1a8>)
 8004214:	9303      	str	r3, [sp, #12]
#if (OS_CFG_Q_EN > 0u)
    p_temp08 = (CPU_INT08U const *)&OSDbg_QDelEn;
 8004216:	4b48      	ldr	r3, [pc, #288]	@ (8004338 <OS_Dbg_Init+0x1ac>)
 8004218:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_QFlushEn;
 800421a:	4b48      	ldr	r3, [pc, #288]	@ (800433c <OS_Dbg_Init+0x1b0>)
 800421c:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_QPendAbortEn;
 800421e:	4b48      	ldr	r3, [pc, #288]	@ (8004340 <OS_Dbg_Init+0x1b4>)
 8004220:	9303      	str	r3, [sp, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_QSize;
 8004222:	4b48      	ldr	r3, [pc, #288]	@ (8004344 <OS_Dbg_Init+0x1b8>)
 8004224:	9302      	str	r3, [sp, #8]
#endif

    p_temp16 = (CPU_INT16U const *)&OSDbg_SchedRoundRobinEn;
 8004226:	4b48      	ldr	r3, [pc, #288]	@ (8004348 <OS_Dbg_Init+0x1bc>)
 8004228:	9302      	str	r3, [sp, #8]

    p_temp16 = (CPU_INT16U const *)&OSDbg_Sem;
 800422a:	4b48      	ldr	r3, [pc, #288]	@ (800434c <OS_Dbg_Init+0x1c0>)
 800422c:	9302      	str	r3, [sp, #8]
    p_temp08 = (CPU_INT08U const *)&OSDbg_SemEn;
 800422e:	4b48      	ldr	r3, [pc, #288]	@ (8004350 <OS_Dbg_Init+0x1c4>)
 8004230:	9303      	str	r3, [sp, #12]
#if (OS_CFG_SEM_EN > 0u)
    p_temp08 = (CPU_INT08U const *)&OSDbg_SemDelEn;
 8004232:	4b48      	ldr	r3, [pc, #288]	@ (8004354 <OS_Dbg_Init+0x1c8>)
 8004234:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_SemPendAbortEn;
 8004236:	4b48      	ldr	r3, [pc, #288]	@ (8004358 <OS_Dbg_Init+0x1cc>)
 8004238:	9303      	str	r3, [sp, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_SemSetEn;
 800423a:	4b48      	ldr	r3, [pc, #288]	@ (800435c <OS_Dbg_Init+0x1d0>)
 800423c:	9302      	str	r3, [sp, #8]
    p_temp16 = (CPU_INT16U const *)&OSDbg_SemSize;
 800423e:	4b48      	ldr	r3, [pc, #288]	@ (8004360 <OS_Dbg_Init+0x1d4>)
 8004240:	9302      	str	r3, [sp, #8]
#endif

    p_temp16 = (CPU_INT16U const *)&OSDbg_RdyList;
 8004242:	4b48      	ldr	r3, [pc, #288]	@ (8004364 <OS_Dbg_Init+0x1d8>)
 8004244:	9302      	str	r3, [sp, #8]
    p_temp32 = (CPU_INT32U const *)&OSDbg_RdyListSize;
 8004246:	4b48      	ldr	r3, [pc, #288]	@ (8004368 <OS_Dbg_Init+0x1dc>)
 8004248:	9301      	str	r3, [sp, #4]

    p_temp16 = (CPU_INT16U const *)&OSDbg_StkWidth;
 800424a:	4b48      	ldr	r3, [pc, #288]	@ (800436c <OS_Dbg_Init+0x1e0>)
 800424c:	9302      	str	r3, [sp, #8]

    p_temp08 = (CPU_INT08U const *)&OSDbg_StatTaskEn;
 800424e:	4b48      	ldr	r3, [pc, #288]	@ (8004370 <OS_Dbg_Init+0x1e4>)
 8004250:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_StatTaskStkChkEn;
 8004252:	4b48      	ldr	r3, [pc, #288]	@ (8004374 <OS_Dbg_Init+0x1e8>)
 8004254:	9303      	str	r3, [sp, #12]

    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskChangePrioEn;
 8004256:	4b48      	ldr	r3, [pc, #288]	@ (8004378 <OS_Dbg_Init+0x1ec>)
 8004258:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskDelEn;
 800425a:	4b48      	ldr	r3, [pc, #288]	@ (800437c <OS_Dbg_Init+0x1f0>)
 800425c:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskQEn;
 800425e:	4b48      	ldr	r3, [pc, #288]	@ (8004380 <OS_Dbg_Init+0x1f4>)
 8004260:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskQPendAbortEn;
 8004262:	4b48      	ldr	r3, [pc, #288]	@ (8004384 <OS_Dbg_Init+0x1f8>)
 8004264:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskProfileEn;
 8004266:	4b48      	ldr	r3, [pc, #288]	@ (8004388 <OS_Dbg_Init+0x1fc>)
 8004268:	9303      	str	r3, [sp, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_TaskRegTblSize;
 800426a:	4b48      	ldr	r3, [pc, #288]	@ (800438c <OS_Dbg_Init+0x200>)
 800426c:	9302      	str	r3, [sp, #8]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskSemPendAbortEn;
 800426e:	4b48      	ldr	r3, [pc, #288]	@ (8004390 <OS_Dbg_Init+0x204>)
 8004270:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TaskSuspendEn;
 8004272:	4b48      	ldr	r3, [pc, #288]	@ (8004394 <OS_Dbg_Init+0x208>)
 8004274:	9303      	str	r3, [sp, #12]

    p_temp16 = (CPU_INT16U const *)&OSDbg_TCBSize;
 8004276:	4b48      	ldr	r3, [pc, #288]	@ (8004398 <OS_Dbg_Init+0x20c>)
 8004278:	9302      	str	r3, [sp, #8]

    p_temp16 = (CPU_INT16U const *)&OSDbg_TickListSize;
 800427a:	4b48      	ldr	r3, [pc, #288]	@ (800439c <OS_Dbg_Init+0x210>)
 800427c:	9302      	str	r3, [sp, #8]

    p_temp08 = (CPU_INT08U const *)&OSDbg_TimeDlyHMSMEn;
 800427e:	4b48      	ldr	r3, [pc, #288]	@ (80043a0 <OS_Dbg_Init+0x214>)
 8004280:	9303      	str	r3, [sp, #12]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TimeDlyResumeEn;
 8004282:	4b48      	ldr	r3, [pc, #288]	@ (80043a4 <OS_Dbg_Init+0x218>)
 8004284:	9303      	str	r3, [sp, #12]

    p_temp16 = (CPU_INT16U const *)&OSDbg_TLS_TblSize;
 8004286:	4b48      	ldr	r3, [pc, #288]	@ (80043a8 <OS_Dbg_Init+0x21c>)
 8004288:	9302      	str	r3, [sp, #8]

    p_temp16 = (CPU_INT16U const *)&OSDbg_Tmr;
 800428a:	4b48      	ldr	r3, [pc, #288]	@ (80043ac <OS_Dbg_Init+0x220>)
 800428c:	9302      	str	r3, [sp, #8]
    p_temp08 = (CPU_INT08U const *)&OSDbg_TmrEn;
 800428e:	4b48      	ldr	r3, [pc, #288]	@ (80043b0 <OS_Dbg_Init+0x224>)
 8004290:	9303      	str	r3, [sp, #12]
#if (OS_CFG_TMR_EN > 0u)
    p_temp08 = (CPU_INT08U const *)&OSDbg_TmrDelEn;
 8004292:	4b48      	ldr	r3, [pc, #288]	@ (80043b4 <OS_Dbg_Init+0x228>)
 8004294:	9303      	str	r3, [sp, #12]
    p_temp16 = (CPU_INT16U const *)&OSDbg_TmrSize;
 8004296:	4b48      	ldr	r3, [pc, #288]	@ (80043b8 <OS_Dbg_Init+0x22c>)
 8004298:	9302      	str	r3, [sp, #8]
#endif

    p_temp16 = (CPU_INT16U const *)&OSDbg_VersionNbr;
 800429a:	4b48      	ldr	r3, [pc, #288]	@ (80043bc <OS_Dbg_Init+0x230>)
 800429c:	9302      	str	r3, [sp, #8]

    p_temp08 = p_temp08;                                     /* Prevent compiler warning for not using 'p_temp'        */
 800429e:	9b03      	ldr	r3, [sp, #12]
 80042a0:	9303      	str	r3, [sp, #12]
    p_temp16 = p_temp16;
 80042a2:	9b02      	ldr	r3, [sp, #8]
 80042a4:	9302      	str	r3, [sp, #8]
    p_temp32 = p_temp32;
 80042a6:	9b01      	ldr	r3, [sp, #4]
 80042a8:	9301      	str	r3, [sp, #4]
}
 80042aa:	b004      	add	sp, #16
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	080060fe 	.word	0x080060fe
 80042b4:	08005fa4 	.word	0x08005fa4
 80042b8:	080060fd 	.word	0x080060fd
 80042bc:	080060fc 	.word	0x080060fc
 80042c0:	080060f8 	.word	0x080060f8
 80042c4:	080060f5 	.word	0x080060f5
 80042c8:	080060d0 	.word	0x080060d0
 80042cc:	080060f4 	.word	0x080060f4
 80042d0:	080060ce 	.word	0x080060ce
 80042d4:	080060cd 	.word	0x080060cd
 80042d8:	080060cc 	.word	0x080060cc
 80042dc:	080060ca 	.word	0x080060ca
 80042e0:	080060c8 	.word	0x080060c8
 80042e4:	080060a8 	.word	0x080060a8
 80042e8:	080060a6 	.word	0x080060a6
 80042ec:	080060a4 	.word	0x080060a4
 80042f0:	080060a2 	.word	0x080060a2
 80042f4:	080060a0 	.word	0x080060a0
 80042f8:	0800609e 	.word	0x0800609e
 80042fc:	0800609c 	.word	0x0800609c
 8004300:	08006070 	.word	0x08006070
 8004304:	0800606c 	.word	0x0800606c
 8004308:	0800606b 	.word	0x0800606b
 800430c:	0800606a 	.word	0x0800606a
 8004310:	08006068 	.word	0x08006068
 8004314:	08006067 	.word	0x08006067
 8004318:	08006066 	.word	0x08006066
 800431c:	08006064 	.word	0x08006064
 8004320:	08006062 	.word	0x08006062
 8004324:	08006060 	.word	0x08006060
 8004328:	0800605e 	.word	0x0800605e
 800432c:	0800605c 	.word	0x0800605c
 8004330:	0800602c 	.word	0x0800602c
 8004334:	0800602b 	.word	0x0800602b
 8004338:	0800602a 	.word	0x0800602a
 800433c:	08006029 	.word	0x08006029
 8004340:	08006028 	.word	0x08006028
 8004344:	08006026 	.word	0x08006026
 8004348:	08006024 	.word	0x08006024
 800434c:	08006000 	.word	0x08006000
 8004350:	08005fff 	.word	0x08005fff
 8004354:	08005ffe 	.word	0x08005ffe
 8004358:	08005ffd 	.word	0x08005ffd
 800435c:	08005ffc 	.word	0x08005ffc
 8004360:	08005ffa 	.word	0x08005ffa
 8004364:	08005ff8 	.word	0x08005ff8
 8004368:	08005ff4 	.word	0x08005ff4
 800436c:	08005ff3 	.word	0x08005ff3
 8004370:	08005ff2 	.word	0x08005ff2
 8004374:	08005ff1 	.word	0x08005ff1
 8004378:	08005ff0 	.word	0x08005ff0
 800437c:	08005fef 	.word	0x08005fef
 8004380:	08005fee 	.word	0x08005fee
 8004384:	08005fed 	.word	0x08005fed
 8004388:	08005fec 	.word	0x08005fec
 800438c:	08005fea 	.word	0x08005fea
 8004390:	08005fe9 	.word	0x08005fe9
 8004394:	08005fe8 	.word	0x08005fe8
 8004398:	08005fe6 	.word	0x08005fe6
 800439c:	08005fe4 	.word	0x08005fe4
 80043a0:	08005fe3 	.word	0x08005fe3
 80043a4:	08005fe2 	.word	0x08005fe2
 80043a8:	08005fe0 	.word	0x08005fe0
 80043ac:	08005fb0 	.word	0x08005fb0
 80043b0:	08005fad 	.word	0x08005fad
 80043b4:	08005fac 	.word	0x08005fac
 80043b8:	08005faa 	.word	0x08005faa
 80043bc:	08005fa8 	.word	0x08005fa8

080043c0 <OS_FlagBlock>:

void  OS_FlagBlock (OS_FLAG_GRP  *p_grp,
                    OS_FLAGS      flags,
                    OS_OPT        opt,
                    OS_TICK       timeout)
{
 80043c0:	b510      	push	{r4, lr}
 80043c2:	460c      	mov	r4, r1
    OSTCBCurPtr->FlagsPend = flags;                             /* Save the flags that we need to wait for              */
 80043c4:	4906      	ldr	r1, [pc, #24]	@ (80043e0 <OS_FlagBlock+0x20>)
 80043c6:	6809      	ldr	r1, [r1, #0]
 80043c8:	f8c1 4084 	str.w	r4, [r1, #132]	@ 0x84
    OSTCBCurPtr->FlagsOpt  = opt;                               /* Save the type of wait we are doing                   */
 80043cc:	f8a1 208c 	strh.w	r2, [r1, #140]	@ 0x8c
    OSTCBCurPtr->FlagsRdy  = 0u;
 80043d0:	2200      	movs	r2, #0
 80043d2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

    OS_Pend((OS_PEND_OBJ *)((void *)p_grp),
 80043d6:	2201      	movs	r2, #1
 80043d8:	f7ff febc 	bl	8004154 <OS_Pend>
             OSTCBCurPtr,
             OS_TASK_PEND_ON_FLAG,
             timeout);
}
 80043dc:	bd10      	pop	{r4, pc}
 80043de:	bf00      	nop
 80043e0:	200018e0 	.word	0x200018e0

080043e4 <OSFlagPend>:
{
 80043e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043e8:	461d      	mov	r5, r3
    if (OSRunning != OS_STATE_OS_RUNNING) {                     /* Is the kernel running?                               */
 80043ea:	4ba7      	ldr	r3, [pc, #668]	@ (8004688 <OSFlagPend+0x2a4>)
 80043ec:	f893 8000 	ldrb.w	r8, [r3]
 80043f0:	f1b8 0f01 	cmp.w	r8, #1
 80043f4:	d008      	beq.n	8004408 <OSFlagPend+0x24>
       *p_err = OS_ERR_OS_NOT_RUNNING;
 80043f6:	f645 6389 	movw	r3, #24201	@ 0x5e89
 80043fa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80043fc:	8013      	strh	r3, [r2, #0]
        return (0u);
 80043fe:	f04f 0900 	mov.w	r9, #0
}
 8004402:	4648      	mov	r0, r9
 8004404:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004408:	4604      	mov	r4, r0
 800440a:	460e      	mov	r6, r1
 800440c:	4617      	mov	r7, r2
    if (p_grp->Type != OS_OBJ_TYPE_FLAG) {                      /* Validate that we are pointing at an event flag       */
 800440e:	6802      	ldr	r2, [r0, #0]
 8004410:	4b9e      	ldr	r3, [pc, #632]	@ (800468c <OSFlagPend+0x2a8>)
 8004412:	429a      	cmp	r2, r3
 8004414:	d006      	beq.n	8004424 <OSFlagPend+0x40>
       *p_err = OS_ERR_OBJ_TYPE;
 8004416:	f645 53c4 	movw	r3, #24004	@ 0x5dc4
 800441a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800441c:	8013      	strh	r3, [r2, #0]
        return (0u);
 800441e:	f04f 0900 	mov.w	r9, #0
 8004422:	e7ee      	b.n	8004402 <OSFlagPend+0x1e>
    if ((opt & OS_OPT_PEND_FLAG_CONSUME) != 0u) {               /* See if we need to consume the flags                  */
 8004424:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8004428:	d101      	bne.n	800442e <OSFlagPend+0x4a>
        consume = OS_FALSE;
 800442a:	f04f 0800 	mov.w	r8, #0
    if (p_ts != (CPU_TS *)0) {
 800442e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004430:	b113      	cbz	r3, 8004438 <OSFlagPend+0x54>
       *p_ts = 0u;                                              /* Initialize the returned timestamp                    */
 8004432:	2300      	movs	r3, #0
 8004434:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004436:	6013      	str	r3, [r2, #0]
    mode = opt & OS_OPT_PEND_FLAG_MASK;
 8004438:	f005 0b0f 	and.w	fp, r5, #15
    CPU_CRITICAL_ENTER();
 800443c:	2040      	movs	r0, #64	@ 0x40
 800443e:	f7fb fec7 	bl	80001d0 <CPU_SR_Save>
 8004442:	4682      	mov	sl, r0
    switch (mode) {
 8004444:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004448:	2b07      	cmp	r3, #7
 800444a:	f200 80f6 	bhi.w	800463a <OSFlagPend+0x256>
 800444e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004452:	0089      	.short	0x0089
 8004454:	00f400c1 	.word	0x00f400c1
 8004458:	00f40008 	.word	0x00f40008
 800445c:	00f400f4 	.word	0x00f400f4
 8004460:	0055      	.short	0x0055
             flags_rdy = (p_grp->Flags & flags);                /* Extract only the bits we want                        */
 8004462:	6a23      	ldr	r3, [r4, #32]
 8004464:	ea03 0906 	and.w	r9, r3, r6
             if (flags_rdy == flags) {                          /* Must match ALL the bits that we want                 */
 8004468:	ea36 0203 	bics.w	r2, r6, r3
 800446c:	d022      	beq.n	80044b4 <OSFlagPend+0xd0>
                 if ((opt & OS_OPT_PEND_NON_BLOCKING) != 0u) {
 800446e:	f415 4f00 	tst.w	r5, #32768	@ 0x8000
 8004472:	d131      	bne.n	80044d8 <OSFlagPend+0xf4>
                     if (OSSchedLockNestingCtr > 0u) {          /* See if called with scheduler locked ...        */
 8004474:	4b86      	ldr	r3, [pc, #536]	@ (8004690 <OSFlagPend+0x2ac>)
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d136      	bne.n	80044ea <OSFlagPend+0x106>
                 OS_FlagBlock(p_grp,
 800447c:	463b      	mov	r3, r7
 800447e:	462a      	mov	r2, r5
 8004480:	4631      	mov	r1, r6
 8004482:	4620      	mov	r0, r4
 8004484:	f7ff ff9c 	bl	80043c0 <OS_FlagBlock>
                 CPU_CRITICAL_EXIT();
 8004488:	4650      	mov	r0, sl
 800448a:	f7fb feaf 	bl	80001ec <CPU_SR_Restore>
    OSSched();                                                  /* Find next HPT ready to run                           */
 800448e:	f7ff faf9 	bl	8003a84 <OSSched>
    CPU_CRITICAL_ENTER();
 8004492:	2040      	movs	r0, #64	@ 0x40
 8004494:	f7fb fe9c 	bl	80001d0 <CPU_SR_Save>
 8004498:	4605      	mov	r5, r0
    switch (OSTCBCurPtr->PendStatus) {
 800449a:	4b7e      	ldr	r3, [pc, #504]	@ (8004694 <OSFlagPend+0x2b0>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80044a2:	2b03      	cmp	r3, #3
 80044a4:	f200 8113 	bhi.w	80046ce <OSFlagPend+0x2ea>
 80044a8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80044ac:	00f600d0 	.word	0x00f600d0
 80044b0:	00fd010a 	.word	0x00fd010a
                 if (consume == OS_TRUE) {                      /* See if we need to consume the flags                  */
 80044b4:	f1b8 0f01 	cmp.w	r8, #1
 80044b8:	d00a      	beq.n	80044d0 <OSFlagPend+0xec>
                 OSTCBCurPtr->FlagsRdy = flags_rdy;             /* Save flags that were ready                           */
 80044ba:	4b76      	ldr	r3, [pc, #472]	@ (8004694 <OSFlagPend+0x2b0>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f8c3 9088 	str.w	r9, [r3, #136]	@ 0x88
                 CPU_CRITICAL_EXIT();                           /* Yes, condition met, return to caller                 */
 80044c2:	4650      	mov	r0, sl
 80044c4:	f7fb fe92 	bl	80001ec <CPU_SR_Restore>
                *p_err = OS_ERR_NONE;
 80044c8:	2300      	movs	r3, #0
 80044ca:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80044cc:	8013      	strh	r3, [r2, #0]
                 return (flags_rdy);
 80044ce:	e798      	b.n	8004402 <OSFlagPend+0x1e>
                     p_grp->Flags &= ~flags_rdy;                /* Clear ONLY the flags that we wanted                  */
 80044d0:	ea23 0309 	bic.w	r3, r3, r9
 80044d4:	6223      	str	r3, [r4, #32]
 80044d6:	e7f0      	b.n	80044ba <OSFlagPend+0xd6>
                     CPU_CRITICAL_EXIT();
 80044d8:	f7fb fe88 	bl	80001ec <CPU_SR_Restore>
                    *p_err = OS_ERR_PEND_WOULD_BLOCK;           /* Specified non-blocking so task would block           */
 80044dc:	f246 13b0 	movw	r3, #25008	@ 0x61b0
 80044e0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80044e2:	8013      	strh	r3, [r2, #0]
                     return ((OS_FLAGS)0);
 80044e4:	f04f 0900 	mov.w	r9, #0
 80044e8:	e78b      	b.n	8004402 <OSFlagPend+0x1e>
                         CPU_CRITICAL_EXIT();
 80044ea:	f7fb fe7f 	bl	80001ec <CPU_SR_Restore>
                        *p_err = OS_ERR_SCHED_LOCKED;           /* ... can't PEND when locked                           */
 80044ee:	f646 5363 	movw	r3, #28003	@ 0x6d63
 80044f2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80044f4:	8013      	strh	r3, [r2, #0]
                         return (0u);
 80044f6:	f04f 0900 	mov.w	r9, #0
 80044fa:	e782      	b.n	8004402 <OSFlagPend+0x1e>
             flags_rdy = (p_grp->Flags & flags);                /* Extract only the bits we want                        */
 80044fc:	6a23      	ldr	r3, [r4, #32]
             if (flags_rdy != 0u) {                             /* See if any flag set                                  */
 80044fe:	ea13 0906 	ands.w	r9, r3, r6
 8004502:	d10f      	bne.n	8004524 <OSFlagPend+0x140>
                 if ((opt & OS_OPT_PEND_NON_BLOCKING) != 0u) {
 8004504:	f415 4f00 	tst.w	r5, #32768	@ 0x8000
 8004508:	d11e      	bne.n	8004548 <OSFlagPend+0x164>
                     if (OSSchedLockNestingCtr > 0u) {          /* See if called with scheduler locked ...        */
 800450a:	4b61      	ldr	r3, [pc, #388]	@ (8004690 <OSFlagPend+0x2ac>)
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	bb13      	cbnz	r3, 8004556 <OSFlagPend+0x172>
                 OS_FlagBlock(p_grp,
 8004510:	463b      	mov	r3, r7
 8004512:	462a      	mov	r2, r5
 8004514:	4631      	mov	r1, r6
 8004516:	4620      	mov	r0, r4
 8004518:	f7ff ff52 	bl	80043c0 <OS_FlagBlock>
                 CPU_CRITICAL_EXIT();
 800451c:	4650      	mov	r0, sl
 800451e:	f7fb fe65 	bl	80001ec <CPU_SR_Restore>
             break;
 8004522:	e7b4      	b.n	800448e <OSFlagPend+0xaa>
                 if (consume == OS_TRUE) {                      /* See if we need to consume the flags                  */
 8004524:	f1b8 0f01 	cmp.w	r8, #1
 8004528:	d00a      	beq.n	8004540 <OSFlagPend+0x15c>
                 OSTCBCurPtr->FlagsRdy = flags_rdy;             /* Save flags that were ready                           */
 800452a:	4b5a      	ldr	r3, [pc, #360]	@ (8004694 <OSFlagPend+0x2b0>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f8c3 9088 	str.w	r9, [r3, #136]	@ 0x88
                 CPU_CRITICAL_EXIT();                           /* Yes, condition met, return to caller                 */
 8004532:	4650      	mov	r0, sl
 8004534:	f7fb fe5a 	bl	80001ec <CPU_SR_Restore>
                *p_err = OS_ERR_NONE;
 8004538:	2300      	movs	r3, #0
 800453a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800453c:	8013      	strh	r3, [r2, #0]
                 return (flags_rdy);
 800453e:	e760      	b.n	8004402 <OSFlagPend+0x1e>
                     p_grp->Flags &= ~flags_rdy;                /* Clear ONLY the flags that we got                     */
 8004540:	ea23 0309 	bic.w	r3, r3, r9
 8004544:	6223      	str	r3, [r4, #32]
 8004546:	e7f0      	b.n	800452a <OSFlagPend+0x146>
                     CPU_CRITICAL_EXIT();
 8004548:	f7fb fe50 	bl	80001ec <CPU_SR_Restore>
                    *p_err = OS_ERR_PEND_WOULD_BLOCK;           /* Specified non-blocking so task would block           */
 800454c:	f246 13b0 	movw	r3, #25008	@ 0x61b0
 8004550:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004552:	8013      	strh	r3, [r2, #0]
                     return ((OS_FLAGS)0);
 8004554:	e755      	b.n	8004402 <OSFlagPend+0x1e>
                         CPU_CRITICAL_EXIT();
 8004556:	f7fb fe49 	bl	80001ec <CPU_SR_Restore>
                        *p_err = OS_ERR_SCHED_LOCKED;           /* ... can't PEND when locked                           */
 800455a:	f646 5363 	movw	r3, #28003	@ 0x6d63
 800455e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004560:	8013      	strh	r3, [r2, #0]
                         return ((OS_FLAGS)0);
 8004562:	e74e      	b.n	8004402 <OSFlagPend+0x1e>
             flags_rdy = (OS_FLAGS)(~p_grp->Flags & flags);     /* Extract only the bits we want                        */
 8004564:	6a23      	ldr	r3, [r4, #32]
 8004566:	ea26 0903 	bic.w	r9, r6, r3
             if (flags_rdy == flags) {                          /* Must match ALL the bits that we want                 */
 800456a:	4233      	tst	r3, r6
 800456c:	d00f      	beq.n	800458e <OSFlagPend+0x1aa>
                 if ((opt & OS_OPT_PEND_NON_BLOCKING) != 0u) {
 800456e:	f415 4f00 	tst.w	r5, #32768	@ 0x8000
 8004572:	d11d      	bne.n	80045b0 <OSFlagPend+0x1cc>
                     if (OSSchedLockNestingCtr > 0u) {          /* See if called with scheduler locked ...        */
 8004574:	4b46      	ldr	r3, [pc, #280]	@ (8004690 <OSFlagPend+0x2ac>)
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	bb1b      	cbnz	r3, 80045c2 <OSFlagPend+0x1de>
                 OS_FlagBlock(p_grp,
 800457a:	463b      	mov	r3, r7
 800457c:	462a      	mov	r2, r5
 800457e:	4631      	mov	r1, r6
 8004580:	4620      	mov	r0, r4
 8004582:	f7ff ff1d 	bl	80043c0 <OS_FlagBlock>
                 CPU_CRITICAL_EXIT();
 8004586:	4650      	mov	r0, sl
 8004588:	f7fb fe30 	bl	80001ec <CPU_SR_Restore>
             break;
 800458c:	e77f      	b.n	800448e <OSFlagPend+0xaa>
                 if (consume == OS_TRUE) {                      /* See if we need to consume the flags                  */
 800458e:	f1b8 0f01 	cmp.w	r8, #1
 8004592:	d00a      	beq.n	80045aa <OSFlagPend+0x1c6>
                 OSTCBCurPtr->FlagsRdy = flags_rdy;             /* Save flags that were ready                           */
 8004594:	4b3f      	ldr	r3, [pc, #252]	@ (8004694 <OSFlagPend+0x2b0>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f8c3 9088 	str.w	r9, [r3, #136]	@ 0x88
                 CPU_CRITICAL_EXIT();                           /* Yes, condition met, return to caller                 */
 800459c:	4650      	mov	r0, sl
 800459e:	f7fb fe25 	bl	80001ec <CPU_SR_Restore>
                *p_err = OS_ERR_NONE;
 80045a2:	2300      	movs	r3, #0
 80045a4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80045a6:	8013      	strh	r3, [r2, #0]
                 return (flags_rdy);
 80045a8:	e72b      	b.n	8004402 <OSFlagPend+0x1e>
                     p_grp->Flags |= flags_rdy;                 /* Set ONLY the flags that we wanted                    */
 80045aa:	4333      	orrs	r3, r6
 80045ac:	6223      	str	r3, [r4, #32]
 80045ae:	e7f1      	b.n	8004594 <OSFlagPend+0x1b0>
                     CPU_CRITICAL_EXIT();
 80045b0:	f7fb fe1c 	bl	80001ec <CPU_SR_Restore>
                    *p_err = OS_ERR_PEND_WOULD_BLOCK;           /* Specified non-blocking so task would block           */
 80045b4:	f246 13b0 	movw	r3, #25008	@ 0x61b0
 80045b8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80045ba:	8013      	strh	r3, [r2, #0]
                     return ((OS_FLAGS)0);
 80045bc:	f04f 0900 	mov.w	r9, #0
 80045c0:	e71f      	b.n	8004402 <OSFlagPend+0x1e>
                         CPU_CRITICAL_EXIT();
 80045c2:	f7fb fe13 	bl	80001ec <CPU_SR_Restore>
                        *p_err = OS_ERR_SCHED_LOCKED;           /* ... can't PEND when locked                           */
 80045c6:	f646 5363 	movw	r3, #28003	@ 0x6d63
 80045ca:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80045cc:	8013      	strh	r3, [r2, #0]
                         return (0);
 80045ce:	f04f 0900 	mov.w	r9, #0
 80045d2:	e716      	b.n	8004402 <OSFlagPend+0x1e>
             flags_rdy = (~p_grp->Flags & flags);               /* Extract only the bits we want                        */
 80045d4:	6a23      	ldr	r3, [r4, #32]
             if (flags_rdy != 0u) {                             /* See if any flag cleared                              */
 80045d6:	ea36 0903 	bics.w	r9, r6, r3
 80045da:	d10f      	bne.n	80045fc <OSFlagPend+0x218>
                 if ((opt & OS_OPT_PEND_NON_BLOCKING) != 0u) {
 80045dc:	f415 4f00 	tst.w	r5, #32768	@ 0x8000
 80045e0:	d11d      	bne.n	800461e <OSFlagPend+0x23a>
                     if (OSSchedLockNestingCtr > 0u) {          /* See if called with scheduler locked ...        */
 80045e2:	4b2b      	ldr	r3, [pc, #172]	@ (8004690 <OSFlagPend+0x2ac>)
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	bb0b      	cbnz	r3, 800462c <OSFlagPend+0x248>
                 OS_FlagBlock(p_grp,
 80045e8:	463b      	mov	r3, r7
 80045ea:	462a      	mov	r2, r5
 80045ec:	4631      	mov	r1, r6
 80045ee:	4620      	mov	r0, r4
 80045f0:	f7ff fee6 	bl	80043c0 <OS_FlagBlock>
                 CPU_CRITICAL_EXIT();
 80045f4:	4650      	mov	r0, sl
 80045f6:	f7fb fdf9 	bl	80001ec <CPU_SR_Restore>
             break;
 80045fa:	e748      	b.n	800448e <OSFlagPend+0xaa>
                 if (consume == OS_TRUE) {                      /* See if we need to consume the flags                  */
 80045fc:	f1b8 0f01 	cmp.w	r8, #1
 8004600:	d00a      	beq.n	8004618 <OSFlagPend+0x234>
                 OSTCBCurPtr->FlagsRdy = flags_rdy;             /* Save flags that were ready                           */
 8004602:	4b24      	ldr	r3, [pc, #144]	@ (8004694 <OSFlagPend+0x2b0>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f8c3 9088 	str.w	r9, [r3, #136]	@ 0x88
                 CPU_CRITICAL_EXIT();                           /* Yes, condition met, return to caller                 */
 800460a:	4650      	mov	r0, sl
 800460c:	f7fb fdee 	bl	80001ec <CPU_SR_Restore>
                *p_err = OS_ERR_NONE;
 8004610:	2300      	movs	r3, #0
 8004612:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004614:	8013      	strh	r3, [r2, #0]
                 return (flags_rdy);
 8004616:	e6f4      	b.n	8004402 <OSFlagPend+0x1e>
                     p_grp->Flags |= flags_rdy;                 /* Set ONLY the flags that we got                       */
 8004618:	4333      	orrs	r3, r6
 800461a:	6223      	str	r3, [r4, #32]
 800461c:	e7f1      	b.n	8004602 <OSFlagPend+0x21e>
                     CPU_CRITICAL_EXIT();
 800461e:	f7fb fde5 	bl	80001ec <CPU_SR_Restore>
                    *p_err = OS_ERR_PEND_WOULD_BLOCK;           /* Specified non-blocking so task would block           */
 8004622:	f246 13b0 	movw	r3, #25008	@ 0x61b0
 8004626:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004628:	8013      	strh	r3, [r2, #0]
                     return ((OS_FLAGS)0);
 800462a:	e6ea      	b.n	8004402 <OSFlagPend+0x1e>
                         CPU_CRITICAL_EXIT();
 800462c:	f7fb fdde 	bl	80001ec <CPU_SR_Restore>
                        *p_err = OS_ERR_SCHED_LOCKED;           /* ... can't PEND when locked                           */
 8004630:	f646 5363 	movw	r3, #28003	@ 0x6d63
 8004634:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004636:	8013      	strh	r3, [r2, #0]
                         return (0u);
 8004638:	e6e3      	b.n	8004402 <OSFlagPend+0x1e>
             CPU_CRITICAL_EXIT();
 800463a:	f7fb fdd7 	bl	80001ec <CPU_SR_Restore>
            *p_err = OS_ERR_OPT_INVALID;
 800463e:	f645 6325 	movw	r3, #24101	@ 0x5e25
 8004642:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004644:	8013      	strh	r3, [r2, #0]
             return (0u);
 8004646:	f04f 0900 	mov.w	r9, #0
 800464a:	e6da      	b.n	8004402 <OSFlagPend+0x1e>
            *p_err = OS_ERR_NONE;
 800464c:	2300      	movs	r3, #0
 800464e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004650:	8013      	strh	r3, [r2, #0]
    if (*p_err != OS_ERR_NONE) {
 8004652:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004654:	881b      	ldrh	r3, [r3, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d158      	bne.n	800470c <OSFlagPend+0x328>
    flags_rdy = OSTCBCurPtr->FlagsRdy;
 800465a:	4b0e      	ldr	r3, [pc, #56]	@ (8004694 <OSFlagPend+0x2b0>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f8d3 9088 	ldr.w	r9, [r3, #136]	@ 0x88
    if (consume == OS_TRUE) {                                   /* See if we need to consume the flags                  */
 8004662:	f1b8 0f01 	cmp.w	r8, #1
 8004666:	d140      	bne.n	80046ea <OSFlagPend+0x306>
        switch (mode) {
 8004668:	f1bb 0f04 	cmp.w	fp, #4
 800466c:	d039      	beq.n	80046e2 <OSFlagPend+0x2fe>
 800466e:	d835      	bhi.n	80046dc <OSFlagPend+0x2f8>
 8004670:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004674:	fa1f fb8b 	uxth.w	fp, fp
 8004678:	f1bb 0f01 	cmp.w	fp, #1
 800467c:	d83c      	bhi.n	80046f8 <OSFlagPend+0x314>
                 p_grp->Flags |=  flags_rdy;
 800467e:	6a23      	ldr	r3, [r4, #32]
 8004680:	ea43 0309 	orr.w	r3, r3, r9
 8004684:	6223      	str	r3, [r4, #32]
                 break;
 8004686:	e030      	b.n	80046ea <OSFlagPend+0x306>
 8004688:	20001ccd 	.word	0x20001ccd
 800468c:	47414c46 	.word	0x47414c46
 8004690:	20001b10 	.word	0x20001b10
 8004694:	200018e0 	.word	0x200018e0
             CPU_CRITICAL_EXIT();
 8004698:	f7fb fda8 	bl	80001ec <CPU_SR_Restore>
            *p_err = OS_ERR_PEND_ABORT;
 800469c:	f246 13a9 	movw	r3, #25001	@ 0x61a9
 80046a0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80046a2:	8013      	strh	r3, [r2, #0]
             break;
 80046a4:	e7d5      	b.n	8004652 <OSFlagPend+0x26e>
             if (p_ts != (CPU_TS *)0) {
 80046a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046a8:	b113      	cbz	r3, 80046b0 <OSFlagPend+0x2cc>
                *p_ts = 0u;
 80046aa:	2300      	movs	r3, #0
 80046ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80046ae:	6013      	str	r3, [r2, #0]
             CPU_CRITICAL_EXIT();
 80046b0:	4628      	mov	r0, r5
 80046b2:	f7fb fd9b 	bl	80001ec <CPU_SR_Restore>
            *p_err = OS_ERR_TIMEOUT;
 80046b6:	f247 23d9 	movw	r3, #29401	@ 0x72d9
 80046ba:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80046bc:	8013      	strh	r3, [r2, #0]
             break;
 80046be:	e7c8      	b.n	8004652 <OSFlagPend+0x26e>
             CPU_CRITICAL_EXIT();
 80046c0:	f7fb fd94 	bl	80001ec <CPU_SR_Restore>
            *p_err = OS_ERR_OBJ_DEL;
 80046c4:	f645 53c2 	movw	r3, #24002	@ 0x5dc2
 80046c8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80046ca:	8013      	strh	r3, [r2, #0]
             break;
 80046cc:	e7c1      	b.n	8004652 <OSFlagPend+0x26e>
             CPU_CRITICAL_EXIT();
 80046ce:	f7fb fd8d 	bl	80001ec <CPU_SR_Restore>
            *p_err = OS_ERR_STATUS_INVALID;
 80046d2:	f646 632e 	movw	r3, #28206	@ 0x6e2e
 80046d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80046d8:	8013      	strh	r3, [r2, #0]
             break;
 80046da:	e7ba      	b.n	8004652 <OSFlagPend+0x26e>
        switch (mode) {
 80046dc:	f1bb 0f08 	cmp.w	fp, #8
 80046e0:	d10a      	bne.n	80046f8 <OSFlagPend+0x314>
                 p_grp->Flags &= ~flags_rdy;
 80046e2:	6a23      	ldr	r3, [r4, #32]
 80046e4:	ea23 0309 	bic.w	r3, r3, r9
 80046e8:	6223      	str	r3, [r4, #32]
    CPU_CRITICAL_EXIT();
 80046ea:	4628      	mov	r0, r5
 80046ec:	f7fb fd7e 	bl	80001ec <CPU_SR_Restore>
   *p_err = OS_ERR_NONE;                                        /* Event(s) must have occurred                          */
 80046f0:	2300      	movs	r3, #0
 80046f2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80046f4:	8013      	strh	r3, [r2, #0]
    return (flags_rdy);
 80046f6:	e684      	b.n	8004402 <OSFlagPend+0x1e>
                 CPU_CRITICAL_EXIT();
 80046f8:	4628      	mov	r0, r5
 80046fa:	f7fb fd77 	bl	80001ec <CPU_SR_Restore>
                *p_err = OS_ERR_OPT_INVALID;
 80046fe:	f645 6325 	movw	r3, #24101	@ 0x5e25
 8004702:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004704:	8013      	strh	r3, [r2, #0]
                 return (0u);
 8004706:	f04f 0900 	mov.w	r9, #0
 800470a:	e67a      	b.n	8004402 <OSFlagPend+0x1e>
        return (0u);
 800470c:	f04f 0900 	mov.w	r9, #0
 8004710:	e677      	b.n	8004402 <OSFlagPend+0x1e>
 8004712:	bf00      	nop

08004714 <OS_FlagDbgListAdd>:
*/

#if (OS_CFG_DBG_EN > 0u)
void  OS_FlagDbgListAdd (OS_FLAG_GRP  *p_grp)
{
    p_grp->DbgNamePtr                = (CPU_CHAR *)((void *)" ");
 8004714:	4b06      	ldr	r3, [pc, #24]	@ (8004730 <OS_FlagDbgListAdd+0x1c>)
 8004716:	61c3      	str	r3, [r0, #28]
    p_grp->DbgPrevPtr                = (OS_FLAG_GRP *)0;
 8004718:	2300      	movs	r3, #0
 800471a:	6143      	str	r3, [r0, #20]
    if (OSFlagDbgListPtr == (OS_FLAG_GRP *)0) {
 800471c:	4b05      	ldr	r3, [pc, #20]	@ (8004734 <OS_FlagDbgListAdd+0x20>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	b123      	cbz	r3, 800472c <OS_FlagDbgListAdd+0x18>
        p_grp->DbgNextPtr            = (OS_FLAG_GRP *)0;
    } else {
        p_grp->DbgNextPtr            = OSFlagDbgListPtr;
 8004722:	6183      	str	r3, [r0, #24]
        OSFlagDbgListPtr->DbgPrevPtr = p_grp;
 8004724:	6158      	str	r0, [r3, #20]
    }
    OSFlagDbgListPtr                 = p_grp;
 8004726:	4b03      	ldr	r3, [pc, #12]	@ (8004734 <OS_FlagDbgListAdd+0x20>)
 8004728:	6018      	str	r0, [r3, #0]
}
 800472a:	4770      	bx	lr
        p_grp->DbgNextPtr            = (OS_FLAG_GRP *)0;
 800472c:	6183      	str	r3, [r0, #24]
 800472e:	e7fa      	b.n	8004726 <OS_FlagDbgListAdd+0x12>
 8004730:	08005fa0 	.word	0x08005fa0
 8004734:	20001cc0 	.word	0x20001cc0

08004738 <OSFlagCreate>:
{
 8004738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800473c:	4604      	mov	r4, r0
 800473e:	4688      	mov	r8, r1
 8004740:	4617      	mov	r7, r2
 8004742:	461d      	mov	r5, r3
    CPU_CRITICAL_ENTER();
 8004744:	2040      	movs	r0, #64	@ 0x40
 8004746:	f7fb fd43 	bl	80001d0 <CPU_SR_Save>
 800474a:	4606      	mov	r6, r0
    if (p_grp->Type == OS_OBJ_TYPE_FLAG) {
 800474c:	6822      	ldr	r2, [r4, #0]
 800474e:	4b10      	ldr	r3, [pc, #64]	@ (8004790 <OSFlagCreate+0x58>)
 8004750:	429a      	cmp	r2, r3
 8004752:	d016      	beq.n	8004782 <OSFlagCreate+0x4a>
    p_grp->Type    = OS_OBJ_TYPE_FLAG;                          /* Set to event flag group type                         */
 8004754:	4b0e      	ldr	r3, [pc, #56]	@ (8004790 <OSFlagCreate+0x58>)
 8004756:	6023      	str	r3, [r4, #0]
    p_grp->NamePtr = p_name;
 8004758:	f8c4 8004 	str.w	r8, [r4, #4]
    p_grp->Flags   = flags;                                     /* Set to desired initial value                         */
 800475c:	6227      	str	r7, [r4, #32]
    OS_PendListInit(&p_grp->PendList);
 800475e:	f104 0008 	add.w	r0, r4, #8
 8004762:	f7ff fa6f 	bl	8003c44 <OS_PendListInit>
    OS_FlagDbgListAdd(p_grp);
 8004766:	4620      	mov	r0, r4
 8004768:	f7ff ffd4 	bl	8004714 <OS_FlagDbgListAdd>
    OSFlagQty++;
 800476c:	4a09      	ldr	r2, [pc, #36]	@ (8004794 <OSFlagCreate+0x5c>)
 800476e:	8813      	ldrh	r3, [r2, #0]
 8004770:	3301      	adds	r3, #1
 8004772:	8013      	strh	r3, [r2, #0]
    CPU_CRITICAL_EXIT();
 8004774:	4630      	mov	r0, r6
 8004776:	f7fb fd39 	bl	80001ec <CPU_SR_Restore>
   *p_err = OS_ERR_NONE;
 800477a:	2300      	movs	r3, #0
 800477c:	802b      	strh	r3, [r5, #0]
}
 800477e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        CPU_CRITICAL_EXIT();
 8004782:	f7fb fd33 	bl	80001ec <CPU_SR_Restore>
        *p_err = OS_ERR_OBJ_CREATED;
 8004786:	f645 53c1 	movw	r3, #24001	@ 0x5dc1
 800478a:	802b      	strh	r3, [r5, #0]
        return;
 800478c:	e7f7      	b.n	800477e <OSFlagCreate+0x46>
 800478e:	bf00      	nop
 8004790:	47414c46 	.word	0x47414c46
 8004794:	20001cbc 	.word	0x20001cbc

08004798 <OS_FlagTaskRdy>:
*/

void   OS_FlagTaskRdy (OS_TCB    *p_tcb,
                       OS_FLAGS   flags_rdy,
                       CPU_TS     ts)
{
 8004798:	b510      	push	{r4, lr}
 800479a:	4604      	mov	r4, r0
#if (OS_CFG_TS_EN == 0u)
    (void)ts;                                                   /* Prevent compiler warning for not using 'ts'          */
#endif

    p_tcb->FlagsRdy   = flags_rdy;
 800479c:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
    p_tcb->PendStatus = OS_STATUS_PEND_OK;                      /* Clear pend status                                    */
 80047a0:	2300      	movs	r3, #0
 80047a2:	f880 3039 	strb.w	r3, [r0, #57]	@ 0x39
    p_tcb->PendOn     = OS_TASK_PEND_ON_NOTHING;                /* Indicate no longer pending                           */
 80047a6:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
#if (OS_CFG_TS_EN > 0u)
    p_tcb->TS         = ts;
#endif
    switch (p_tcb->TaskState) {
 80047aa:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 80047ae:	2b03      	cmp	r3, #3
 80047b0:	d909      	bls.n	80047c6 <OS_FlagTaskRdy+0x2e>
 80047b2:	1f9a      	subs	r2, r3, #6
 80047b4:	b2d2      	uxtb	r2, r2
 80047b6:	2a01      	cmp	r2, #1
 80047b8:	d807      	bhi.n	80047ca <OS_FlagTaskRdy+0x32>
             break;

        case OS_TASK_STATE_PEND_SUSPENDED:
        case OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED:
#if (OS_CFG_TICK_EN > 0u)
             if (p_tcb->TaskState == OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED) {
 80047ba:	2b07      	cmp	r3, #7
 80047bc:	d015      	beq.n	80047ea <OS_FlagTaskRdy+0x52>
                 OS_TickListRemove(p_tcb);                      /* Remove from tick list                                */
             }
#endif
             p_tcb->TaskState = OS_TASK_STATE_SUSPENDED;
 80047be:	2304      	movs	r3, #4
 80047c0:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
             break;
 80047c4:	e001      	b.n	80047ca <OS_FlagTaskRdy+0x32>
    switch (p_tcb->TaskState) {
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d203      	bcs.n	80047d2 <OS_FlagTaskRdy+0x3a>
        case OS_TASK_STATE_SUSPENDED:
        default:
                                                                /* Default case.                                        */
             break;
    }
    OS_PendListRemove(p_tcb);
 80047ca:	4620      	mov	r0, r4
 80047cc:	f7ff fa69 	bl	8003ca2 <OS_PendListRemove>
}
 80047d0:	bd10      	pop	{r4, pc}
             if (p_tcb->TaskState == OS_TASK_STATE_PEND_TIMEOUT) {
 80047d2:	2b03      	cmp	r3, #3
 80047d4:	d006      	beq.n	80047e4 <OS_FlagTaskRdy+0x4c>
             OS_RdyListInsert(p_tcb);                           /* Insert the task in the ready list                    */
 80047d6:	4620      	mov	r0, r4
 80047d8:	f7ff fbaa 	bl	8003f30 <OS_RdyListInsert>
             p_tcb->TaskState = OS_TASK_STATE_RDY;
 80047dc:	2300      	movs	r3, #0
 80047de:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
             break;
 80047e2:	e7f2      	b.n	80047ca <OS_FlagTaskRdy+0x32>
                 OS_TickListRemove(p_tcb);                      /* Remove from tick list                                */
 80047e4:	f001 f80c 	bl	8005800 <OS_TickListRemove>
 80047e8:	e7f5      	b.n	80047d6 <OS_FlagTaskRdy+0x3e>
                 OS_TickListRemove(p_tcb);                      /* Remove from tick list                                */
 80047ea:	f001 f809 	bl	8005800 <OS_TickListRemove>
 80047ee:	e7e6      	b.n	80047be <OS_FlagTaskRdy+0x26>

080047f0 <OSFlagPost>:
{
 80047f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047f4:	461e      	mov	r6, r3
    if (OSRunning != OS_STATE_OS_RUNNING) {                     /* Is the kernel running?                               */
 80047f6:	4b50      	ldr	r3, [pc, #320]	@ (8004938 <OSFlagPost+0x148>)
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d006      	beq.n	800480c <OSFlagPost+0x1c>
       *p_err = OS_ERR_OS_NOT_RUNNING;
 80047fe:	f645 6389 	movw	r3, #24201	@ 0x5e89
 8004802:	8033      	strh	r3, [r6, #0]
        return (0u);
 8004804:	2400      	movs	r4, #0
}
 8004806:	4620      	mov	r0, r4
 8004808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800480c:	4604      	mov	r4, r0
 800480e:	460f      	mov	r7, r1
 8004810:	4615      	mov	r5, r2
    if (p_grp->Type != OS_OBJ_TYPE_FLAG) {                      /* Make sure we are pointing to an event flag grp       */
 8004812:	6802      	ldr	r2, [r0, #0]
 8004814:	4b49      	ldr	r3, [pc, #292]	@ (800493c <OSFlagPost+0x14c>)
 8004816:	429a      	cmp	r2, r3
 8004818:	d004      	beq.n	8004824 <OSFlagPost+0x34>
       *p_err = OS_ERR_OBJ_TYPE;
 800481a:	f645 53c4 	movw	r3, #24004	@ 0x5dc4
 800481e:	8033      	strh	r3, [r6, #0]
        return (0u);
 8004820:	2400      	movs	r4, #0
 8004822:	e7f0      	b.n	8004806 <OSFlagPost+0x16>
    switch (opt) {
 8004824:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
 8004828:	d015      	beq.n	8004856 <OSFlagPost+0x66>
 800482a:	d80b      	bhi.n	8004844 <OSFlagPost+0x54>
 800482c:	b19d      	cbz	r5, 8004856 <OSFlagPost+0x66>
 800482e:	2d01      	cmp	r5, #1
 8004830:	d10c      	bne.n	800484c <OSFlagPost+0x5c>
             CPU_CRITICAL_ENTER();
 8004832:	2040      	movs	r0, #64	@ 0x40
 8004834:	f7fb fccc 	bl	80001d0 <CPU_SR_Save>
 8004838:	4680      	mov	r8, r0
             p_grp->Flags &= ~flags;                            /* Clear the flags specified in the group               */
 800483a:	6a23      	ldr	r3, [r4, #32]
 800483c:	ea23 0307 	bic.w	r3, r3, r7
 8004840:	6223      	str	r3, [r4, #32]
             break;
 8004842:	e00f      	b.n	8004864 <OSFlagPost+0x74>
    switch (opt) {
 8004844:	f248 0301 	movw	r3, #32769	@ 0x8001
 8004848:	429d      	cmp	r5, r3
 800484a:	d0f2      	beq.n	8004832 <OSFlagPost+0x42>
            *p_err = OS_ERR_OPT_INVALID;                        /* INVALID option                                       */
 800484c:	f645 6325 	movw	r3, #24101	@ 0x5e25
 8004850:	8033      	strh	r3, [r6, #0]
             return (0u);
 8004852:	2400      	movs	r4, #0
 8004854:	e7d7      	b.n	8004806 <OSFlagPost+0x16>
             CPU_CRITICAL_ENTER();
 8004856:	2040      	movs	r0, #64	@ 0x40
 8004858:	f7fb fcba 	bl	80001d0 <CPU_SR_Save>
 800485c:	4680      	mov	r8, r0
             p_grp->Flags |=  flags;                            /* Set   the flags specified in the group               */
 800485e:	6a23      	ldr	r3, [r4, #32]
 8004860:	433b      	orrs	r3, r7
 8004862:	6223      	str	r3, [r4, #32]
    if (p_pend_list->HeadPtr == (OS_TCB *)0) {                  /* Any task waiting on event flag group?                */
 8004864:	68a0      	ldr	r0, [r4, #8]
 8004866:	b970      	cbnz	r0, 8004886 <OSFlagPost+0x96>
        CPU_CRITICAL_EXIT();                                    /* No                                                   */
 8004868:	4640      	mov	r0, r8
 800486a:	f7fb fcbf 	bl	80001ec <CPU_SR_Restore>
       *p_err = OS_ERR_NONE;
 800486e:	2300      	movs	r3, #0
 8004870:	8033      	strh	r3, [r6, #0]
        return (p_grp->Flags);
 8004872:	6a24      	ldr	r4, [r4, #32]
 8004874:	e7c7      	b.n	8004806 <OSFlagPost+0x16>
                 flags_rdy = (p_grp->Flags & p_tcb->FlagsPend);
 8004876:	6a22      	ldr	r2, [r4, #32]
 8004878:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 800487c:	ea02 0103 	and.w	r1, r2, r3
                 if (flags_rdy == p_tcb->FlagsPend) {
 8004880:	4393      	bics	r3, r2
 8004882:	d01d      	beq.n	80048c0 <OSFlagPost+0xd0>
{
 8004884:	4638      	mov	r0, r7
    while (p_tcb != (OS_TCB *)0) {                              /* Go through all tasks waiting on event flag(s)        */
 8004886:	2800      	cmp	r0, #0
 8004888:	d043      	beq.n	8004912 <OSFlagPost+0x122>
        p_tcb_next = p_tcb->PendNextPtr;
 800488a:	6ac7      	ldr	r7, [r0, #44]	@ 0x2c
        mode       = p_tcb->FlagsOpt & OS_OPT_PEND_FLAG_MASK;
 800488c:	f8b0 208c 	ldrh.w	r2, [r0, #140]	@ 0x8c
 8004890:	f002 020f 	and.w	r2, r2, #15
        switch (mode) {
 8004894:	3a01      	subs	r2, #1
 8004896:	2a07      	cmp	r2, #7
 8004898:	d833      	bhi.n	8004902 <OSFlagPost+0x112>
 800489a:	a301      	add	r3, pc, #4	@ (adr r3, 80048a0 <OSFlagPost+0xb0>)
 800489c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80048a0:	080048db 	.word	0x080048db
 80048a4:	080048f1 	.word	0x080048f1
 80048a8:	08004903 	.word	0x08004903
 80048ac:	08004877 	.word	0x08004877
 80048b0:	08004903 	.word	0x08004903
 80048b4:	08004903 	.word	0x08004903
 80048b8:	08004903 	.word	0x08004903
 80048bc:	080048c9 	.word	0x080048c9
                     OS_FlagTaskRdy(p_tcb,                      /* Make task RTR, event(s) Rx'd                         */
 80048c0:	2200      	movs	r2, #0
 80048c2:	f7ff ff69 	bl	8004798 <OS_FlagTaskRdy>
 80048c6:	e7dd      	b.n	8004884 <OSFlagPost+0x94>
                 flags_rdy = (p_grp->Flags & p_tcb->FlagsPend);
 80048c8:	6a21      	ldr	r1, [r4, #32]
 80048ca:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
                 if (flags_rdy != 0u) {
 80048ce:	4019      	ands	r1, r3
 80048d0:	d0d8      	beq.n	8004884 <OSFlagPost+0x94>
                     OS_FlagTaskRdy(p_tcb,                      /* Make task RTR, event(s) Rx'd                         */
 80048d2:	2200      	movs	r2, #0
 80048d4:	f7ff ff60 	bl	8004798 <OS_FlagTaskRdy>
 80048d8:	e7d4      	b.n	8004884 <OSFlagPost+0x94>
                 flags_rdy = (OS_FLAGS)(~p_grp->Flags & p_tcb->FlagsPend);
 80048da:	6a22      	ldr	r2, [r4, #32]
 80048dc:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 80048e0:	ea23 0102 	bic.w	r1, r3, r2
                 if (flags_rdy == p_tcb->FlagsPend) {
 80048e4:	421a      	tst	r2, r3
 80048e6:	d1cd      	bne.n	8004884 <OSFlagPost+0x94>
                     OS_FlagTaskRdy(p_tcb,                      /* Make task RTR, event(s) Rx'd                         */
 80048e8:	2200      	movs	r2, #0
 80048ea:	f7ff ff55 	bl	8004798 <OS_FlagTaskRdy>
 80048ee:	e7c9      	b.n	8004884 <OSFlagPost+0x94>
                 flags_rdy = (OS_FLAGS)(~p_grp->Flags & p_tcb->FlagsPend);
 80048f0:	6a23      	ldr	r3, [r4, #32]
 80048f2:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
                 if (flags_rdy != 0u) {
 80048f6:	4399      	bics	r1, r3
 80048f8:	d0c4      	beq.n	8004884 <OSFlagPost+0x94>
                     OS_FlagTaskRdy(p_tcb,                      /* Make task RTR, event(s) Rx'd                         */
 80048fa:	2200      	movs	r2, #0
 80048fc:	f7ff ff4c 	bl	8004798 <OS_FlagTaskRdy>
 8004900:	e7c0      	b.n	8004884 <OSFlagPost+0x94>
                 CPU_CRITICAL_EXIT();
 8004902:	4640      	mov	r0, r8
 8004904:	f7fb fc72 	bl	80001ec <CPU_SR_Restore>
                *p_err = OS_ERR_FLAG_PEND_OPT;
 8004908:	f643 23ff 	movw	r3, #15103	@ 0x3aff
 800490c:	8033      	strh	r3, [r6, #0]
                 return (0u);
 800490e:	2400      	movs	r4, #0
 8004910:	e779      	b.n	8004806 <OSFlagPost+0x16>
    CPU_CRITICAL_EXIT();
 8004912:	4640      	mov	r0, r8
 8004914:	f7fb fc6a 	bl	80001ec <CPU_SR_Restore>
    if ((opt & OS_OPT_POST_NO_SCHED) == 0u) {
 8004918:	f415 4f00 	tst.w	r5, #32768	@ 0x8000
 800491c:	d008      	beq.n	8004930 <OSFlagPost+0x140>
    CPU_CRITICAL_ENTER();
 800491e:	2040      	movs	r0, #64	@ 0x40
 8004920:	f7fb fc56 	bl	80001d0 <CPU_SR_Save>
    flags_cur = p_grp->Flags;
 8004924:	6a24      	ldr	r4, [r4, #32]
    CPU_CRITICAL_EXIT();
 8004926:	f7fb fc61 	bl	80001ec <CPU_SR_Restore>
   *p_err     = OS_ERR_NONE;
 800492a:	2300      	movs	r3, #0
 800492c:	8033      	strh	r3, [r6, #0]
    return (flags_cur);
 800492e:	e76a      	b.n	8004806 <OSFlagPost+0x16>
        OSSched();
 8004930:	f7ff f8a8 	bl	8003a84 <OSSched>
 8004934:	e7f3      	b.n	800491e <OSFlagPost+0x12e>
 8004936:	bf00      	nop
 8004938:	20001ccd 	.word	0x20001ccd
 800493c:	47414c46 	.word	0x47414c46

08004940 <OS_MemInit>:
*/

void  OS_MemInit (OS_ERR  *p_err)
{
#if (OS_CFG_DBG_EN > 0u)
    OSMemDbgListPtr = (OS_MEM *)0;
 8004940:	2300      	movs	r3, #0
 8004942:	4a03      	ldr	r2, [pc, #12]	@ (8004950 <OS_MemInit+0x10>)
 8004944:	6013      	str	r3, [r2, #0]
    OSMemQty        = 0u;
 8004946:	4a03      	ldr	r2, [pc, #12]	@ (8004954 <OS_MemInit+0x14>)
 8004948:	8013      	strh	r3, [r2, #0]
#endif
   *p_err           = OS_ERR_NONE;
 800494a:	8003      	strh	r3, [r0, #0]
}
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	20001cb8 	.word	0x20001cb8
 8004954:	20001cb4 	.word	0x20001cb4

08004958 <OS_MsgPoolInit>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_MsgPoolInit (OS_ERR  *p_err)
{
 8004958:	b530      	push	{r4, r5, lr}
       *p_err = OS_ERR_MSG_POOL_EMPTY;
        return;
    }
#endif

    p_msg1 = OSCfg_MsgPoolBasePtr;
 800495a:	4b12      	ldr	r3, [pc, #72]	@ (80049a4 <OS_MsgPoolInit+0x4c>)
 800495c:	681d      	ldr	r5, [r3, #0]
    p_msg2 = OSCfg_MsgPoolBasePtr;
    p_msg2++;
 800495e:	f105 010c 	add.w	r1, r5, #12
    loops  = OSCfg_MsgPoolSize - 1u;
 8004962:	4b11      	ldr	r3, [pc, #68]	@ (80049a8 <OS_MsgPoolInit+0x50>)
 8004964:	f8b3 e000 	ldrh.w	lr, [r3]
 8004968:	f10e 3cff 	add.w	ip, lr, #4294967295
 800496c:	fa1f fc8c 	uxth.w	ip, ip
    p_msg1 = OSCfg_MsgPoolBasePtr;
 8004970:	462b      	mov	r3, r5
    for (i = 0u; i < loops; i++) {                              /* Init. list of free OS_MSGs                           */
 8004972:	2200      	movs	r2, #0
 8004974:	e007      	b.n	8004986 <OS_MsgPoolInit+0x2e>
        p_msg1->NextPtr = p_msg2;
 8004976:	6019      	str	r1, [r3, #0]
        p_msg1->MsgPtr  = (void *)0;
 8004978:	2400      	movs	r4, #0
 800497a:	605c      	str	r4, [r3, #4]
        p_msg1->MsgSize =         0u;
 800497c:	811c      	strh	r4, [r3, #8]
#if (OS_CFG_TS_EN > 0u)
        p_msg1->MsgTS   =         0u;
#endif
        p_msg1++;
 800497e:	330c      	adds	r3, #12
        p_msg2++;
 8004980:	310c      	adds	r1, #12
    for (i = 0u; i < loops; i++) {                              /* Init. list of free OS_MSGs                           */
 8004982:	3201      	adds	r2, #1
 8004984:	b292      	uxth	r2, r2
 8004986:	4562      	cmp	r2, ip
 8004988:	d3f5      	bcc.n	8004976 <OS_MsgPoolInit+0x1e>
    }
    p_msg1->NextPtr = (OS_MSG *)0;                              /* Last OS_MSG                                          */
 800498a:	2200      	movs	r2, #0
 800498c:	601a      	str	r2, [r3, #0]
    p_msg1->MsgPtr  = (void   *)0;
 800498e:	605a      	str	r2, [r3, #4]
    p_msg1->MsgSize =           0u;
 8004990:	811a      	strh	r2, [r3, #8]
#if (OS_CFG_TS_EN > 0u)
    p_msg1->MsgTS   =           0u;
#endif

    OSMsgPool.NextPtr    = OSCfg_MsgPoolBasePtr;
 8004992:	4b06      	ldr	r3, [pc, #24]	@ (80049ac <OS_MsgPoolInit+0x54>)
 8004994:	601d      	str	r5, [r3, #0]
    OSMsgPool.NbrFree    = OSCfg_MsgPoolSize;
 8004996:	f8a3 e004 	strh.w	lr, [r3, #4]
    OSMsgPool.NbrUsed    = 0u;
 800499a:	80da      	strh	r2, [r3, #6]
#if (OS_CFG_DBG_EN > 0u)
    OSMsgPool.NbrUsedMax = 0u;
 800499c:	811a      	strh	r2, [r3, #8]
#endif
   *p_err                = OS_ERR_NONE;
 800499e:	8002      	strh	r2, [r0, #0]
}
 80049a0:	bd30      	pop	{r4, r5, pc}
 80049a2:	bf00      	nop
 80049a4:	08005f5c 	.word	0x08005f5c
 80049a8:	08005f60 	.word	0x08005f60
 80049ac:	20001ca8 	.word	0x20001ca8

080049b0 <OS_MsgQFreeAll>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

OS_MSG_QTY  OS_MsgQFreeAll (OS_MSG_Q  *p_msg_q)
{
 80049b0:	4603      	mov	r3, r0
    OS_MSG      *p_msg;
    OS_MSG_QTY   qty;



    qty = p_msg_q->NbrEntries;                                  /* Get the number of OS_MSGs being freed                */
 80049b2:	8940      	ldrh	r0, [r0, #10]
    if (p_msg_q->NbrEntries > 0u) {
 80049b4:	b1c8      	cbz	r0, 80049ea <OS_MsgQFreeAll+0x3a>
{
 80049b6:	b410      	push	{r4}
        p_msg                   = p_msg_q->InPtr;               /* Point to end of message chain                        */
 80049b8:	6819      	ldr	r1, [r3, #0]
        p_msg->NextPtr          = OSMsgPool.NextPtr;
 80049ba:	4a0c      	ldr	r2, [pc, #48]	@ (80049ec <OS_MsgQFreeAll+0x3c>)
 80049bc:	6814      	ldr	r4, [r2, #0]
 80049be:	600c      	str	r4, [r1, #0]
        OSMsgPool.NextPtr       = p_msg_q->OutPtr;              /* Point to beginning of message chain                  */
 80049c0:	6859      	ldr	r1, [r3, #4]
 80049c2:	6011      	str	r1, [r2, #0]
        OSMsgPool.NbrUsed      -= p_msg_q->NbrEntries;          /* Update statistics for free list of messages          */
 80049c4:	f8b2 c006 	ldrh.w	ip, [r2, #6]
 80049c8:	8959      	ldrh	r1, [r3, #10]
 80049ca:	ebac 0c01 	sub.w	ip, ip, r1
 80049ce:	f8a2 c006 	strh.w	ip, [r2, #6]
        OSMsgPool.NbrFree      += p_msg_q->NbrEntries;
 80049d2:	f8b2 c004 	ldrh.w	ip, [r2, #4]
 80049d6:	4461      	add	r1, ip
 80049d8:	8091      	strh	r1, [r2, #4]
        p_msg_q->NbrEntries     =           0u;                 /* Flush the message queue                              */
 80049da:	2200      	movs	r2, #0
 80049dc:	815a      	strh	r2, [r3, #10]
#if (OS_CFG_DBG_EN > 0u)
        p_msg_q->NbrEntriesMax  =           0u;
 80049de:	819a      	strh	r2, [r3, #12]
#endif
        p_msg_q->InPtr          = (OS_MSG *)0;
 80049e0:	601a      	str	r2, [r3, #0]
        p_msg_q->OutPtr         = (OS_MSG *)0;
 80049e2:	605a      	str	r2, [r3, #4]
    }
    return (qty);
}
 80049e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	4770      	bx	lr
 80049ec:	20001ca8 	.word	0x20001ca8

080049f0 <OS_MsgQInit>:
*/

void  OS_MsgQInit (OS_MSG_Q    *p_msg_q,
                   OS_MSG_QTY   size)
{
    p_msg_q->NbrEntriesSize = size;
 80049f0:	8101      	strh	r1, [r0, #8]
    p_msg_q->NbrEntries     =           0u;
 80049f2:	2300      	movs	r3, #0
 80049f4:	8143      	strh	r3, [r0, #10]
#if (OS_CFG_DBG_EN > 0u)
    p_msg_q->NbrEntriesMax  =           0u;
 80049f6:	8183      	strh	r3, [r0, #12]
#endif
    p_msg_q->InPtr          = (OS_MSG *)0;
 80049f8:	6003      	str	r3, [r0, #0]
    p_msg_q->OutPtr         = (OS_MSG *)0;
 80049fa:	6043      	str	r3, [r0, #4]
}
 80049fc:	4770      	bx	lr
	...

08004a00 <OS_MutexDbgListAdd>:
*/

#if (OS_CFG_DBG_EN > 0u)
void  OS_MutexDbgListAdd (OS_MUTEX  *p_mutex)
{
    p_mutex->DbgNamePtr               = (CPU_CHAR *)((void *)" ");
 8004a00:	4b06      	ldr	r3, [pc, #24]	@ (8004a1c <OS_MutexDbgListAdd+0x1c>)
 8004a02:	61c3      	str	r3, [r0, #28]
    p_mutex->DbgPrevPtr               = (OS_MUTEX *)0;
 8004a04:	2300      	movs	r3, #0
 8004a06:	6143      	str	r3, [r0, #20]
    if (OSMutexDbgListPtr == (OS_MUTEX *)0) {
 8004a08:	4b05      	ldr	r3, [pc, #20]	@ (8004a20 <OS_MutexDbgListAdd+0x20>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	b123      	cbz	r3, 8004a18 <OS_MutexDbgListAdd+0x18>
        p_mutex->DbgNextPtr           = (OS_MUTEX *)0;
    } else {
        p_mutex->DbgNextPtr           =  OSMutexDbgListPtr;
 8004a0e:	6183      	str	r3, [r0, #24]
        OSMutexDbgListPtr->DbgPrevPtr =  p_mutex;
 8004a10:	6158      	str	r0, [r3, #20]
    }
    OSMutexDbgListPtr                 =  p_mutex;
 8004a12:	4b03      	ldr	r3, [pc, #12]	@ (8004a20 <OS_MutexDbgListAdd+0x20>)
 8004a14:	6018      	str	r0, [r3, #0]
}
 8004a16:	4770      	bx	lr
        p_mutex->DbgNextPtr           = (OS_MUTEX *)0;
 8004a18:	6183      	str	r3, [r0, #24]
 8004a1a:	e7fa      	b.n	8004a12 <OS_MutexDbgListAdd+0x12>
 8004a1c:	08005fa0 	.word	0x08005fa0
 8004a20:	20001ca4 	.word	0x20001ca4

08004a24 <OSMutexCreate>:
{
 8004a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a26:	4604      	mov	r4, r0
 8004a28:	460f      	mov	r7, r1
 8004a2a:	4615      	mov	r5, r2
    CPU_CRITICAL_ENTER();
 8004a2c:	2040      	movs	r0, #64	@ 0x40
 8004a2e:	f7fb fbcf 	bl	80001d0 <CPU_SR_Save>
 8004a32:	4606      	mov	r6, r0
    if (p_mutex->Type == OS_OBJ_TYPE_MUTEX) {
 8004a34:	6822      	ldr	r2, [r4, #0]
 8004a36:	4b10      	ldr	r3, [pc, #64]	@ (8004a78 <OSMutexCreate+0x54>)
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d017      	beq.n	8004a6c <OSMutexCreate+0x48>
    p_mutex->Type              =  OS_OBJ_TYPE_MUTEX;            /* Mark the data structure as a mutex                   */
 8004a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8004a78 <OSMutexCreate+0x54>)
 8004a3e:	6023      	str	r3, [r4, #0]
    p_mutex->NamePtr           =  p_name;
 8004a40:	6067      	str	r7, [r4, #4]
    p_mutex->MutexGrpNextPtr   = (OS_MUTEX *)0;
 8004a42:	2700      	movs	r7, #0
 8004a44:	6227      	str	r7, [r4, #32]
    p_mutex->OwnerTCBPtr       = (OS_TCB   *)0;
 8004a46:	6267      	str	r7, [r4, #36]	@ 0x24
    p_mutex->OwnerNestingCtr   =             0u;                /* Mutex is available                                   */
 8004a48:	f884 7028 	strb.w	r7, [r4, #40]	@ 0x28
    OS_PendListInit(&p_mutex->PendList);                        /* Initialize the waiting list                          */
 8004a4c:	f104 0008 	add.w	r0, r4, #8
 8004a50:	f7ff f8f8 	bl	8003c44 <OS_PendListInit>
    OS_MutexDbgListAdd(p_mutex);
 8004a54:	4620      	mov	r0, r4
 8004a56:	f7ff ffd3 	bl	8004a00 <OS_MutexDbgListAdd>
    OSMutexQty++;
 8004a5a:	4a08      	ldr	r2, [pc, #32]	@ (8004a7c <OSMutexCreate+0x58>)
 8004a5c:	8813      	ldrh	r3, [r2, #0]
 8004a5e:	3301      	adds	r3, #1
 8004a60:	8013      	strh	r3, [r2, #0]
    CPU_CRITICAL_EXIT();
 8004a62:	4630      	mov	r0, r6
 8004a64:	f7fb fbc2 	bl	80001ec <CPU_SR_Restore>
   *p_err = OS_ERR_NONE;
 8004a68:	802f      	strh	r7, [r5, #0]
}
 8004a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        CPU_CRITICAL_EXIT();
 8004a6c:	f7fb fbbe 	bl	80001ec <CPU_SR_Restore>
        *p_err = OS_ERR_OBJ_CREATED;
 8004a70:	f645 53c1 	movw	r3, #24001	@ 0x5dc1
 8004a74:	802b      	strh	r3, [r5, #0]
        return;
 8004a76:	e7f8      	b.n	8004a6a <OSMutexCreate+0x46>
 8004a78:	5854554d 	.word	0x5854554d
 8004a7c:	20001ca2 	.word	0x20001ca2

08004a80 <OS_MutexGrpAdd>:
************************************************************************************************************************
*/

void  OS_MutexGrpAdd (OS_TCB  *p_tcb, OS_MUTEX  *p_mutex)
{
    p_mutex->MutexGrpNextPtr = p_tcb->MutexGrpHeadPtr;      /* The mutex grp is not sorted add to head of list.       */
 8004a80:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004a82:	620b      	str	r3, [r1, #32]
    p_tcb->MutexGrpHeadPtr   = p_mutex;
 8004a84:	6401      	str	r1, [r0, #64]	@ 0x40
}
 8004a86:	4770      	bx	lr

08004a88 <OSMutexPend>:
{
 8004a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (OSRunning != OS_STATE_OS_RUNNING) {                     /* Is the kernel running?                               */
 8004a8a:	4b4d      	ldr	r3, [pc, #308]	@ (8004bc0 <OSMutexPend+0x138>)
 8004a8c:	f893 c000 	ldrb.w	ip, [r3]
 8004a90:	f1bc 0f01 	cmp.w	ip, #1
 8004a94:	d004      	beq.n	8004aa0 <OSMutexPend+0x18>
       *p_err = OS_ERR_OS_NOT_RUNNING;
 8004a96:	f645 6389 	movw	r3, #24201	@ 0x5e89
 8004a9a:	9a06      	ldr	r2, [sp, #24]
 8004a9c:	8013      	strh	r3, [r2, #0]
}
 8004a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004aa0:	4606      	mov	r6, r0
 8004aa2:	460d      	mov	r5, r1
 8004aa4:	4614      	mov	r4, r2
    if (p_mutex->Type != OS_OBJ_TYPE_MUTEX) {                   /* Make sure mutex was created                          */
 8004aa6:	6802      	ldr	r2, [r0, #0]
 8004aa8:	4b46      	ldr	r3, [pc, #280]	@ (8004bc4 <OSMutexPend+0x13c>)
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d004      	beq.n	8004ab8 <OSMutexPend+0x30>
       *p_err = OS_ERR_OBJ_TYPE;
 8004aae:	f645 53c4 	movw	r3, #24004	@ 0x5dc4
 8004ab2:	9a06      	ldr	r2, [sp, #24]
 8004ab4:	8013      	strh	r3, [r2, #0]
        return;
 8004ab6:	e7f2      	b.n	8004a9e <OSMutexPend+0x16>
    CPU_CRITICAL_ENTER();
 8004ab8:	2040      	movs	r0, #64	@ 0x40
 8004aba:	f7fb fb89 	bl	80001d0 <CPU_SR_Save>
 8004abe:	4607      	mov	r7, r0
    if (p_mutex->OwnerNestingCtr == 0u) {                       /* Resource available?                                  */
 8004ac0:	f896 3028 	ldrb.w	r3, [r6, #40]	@ 0x28
 8004ac4:	b34b      	cbz	r3, 8004b1a <OSMutexPend+0x92>
    if (OSTCBCurPtr == p_mutex->OwnerTCBPtr) {                  /* See if current task is already the owner of the mutex*/
 8004ac6:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004ac8:	493f      	ldr	r1, [pc, #252]	@ (8004bc8 <OSMutexPend+0x140>)
 8004aca:	6809      	ldr	r1, [r1, #0]
 8004acc:	4288      	cmp	r0, r1
 8004ace:	d034      	beq.n	8004b3a <OSMutexPend+0xb2>
    if ((opt & OS_OPT_PEND_NON_BLOCKING) != 0u) {               /* Caller wants to block if not available?              */
 8004ad0:	f414 4f00 	tst.w	r4, #32768	@ 0x8000
 8004ad4:	d146      	bne.n	8004b64 <OSMutexPend+0xdc>
        if (OSSchedLockNestingCtr > 0u) {                       /* Can't pend when the scheduler is locked              */
 8004ad6:	4b3d      	ldr	r3, [pc, #244]	@ (8004bcc <OSMutexPend+0x144>)
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d14a      	bne.n	8004b74 <OSMutexPend+0xec>
    if (p_tcb->Prio > OSTCBCurPtr->Prio) {                      /* See if mutex owner has a lower priority than current */
 8004ade:	f890 303b 	ldrb.w	r3, [r0, #59]	@ 0x3b
 8004ae2:	f891 103b 	ldrb.w	r1, [r1, #59]	@ 0x3b
 8004ae6:	428b      	cmp	r3, r1
 8004ae8:	d84c      	bhi.n	8004b84 <OSMutexPend+0xfc>
    OS_Pend((OS_PEND_OBJ *)((void *)p_mutex),                   /* Block task pending on Mutex                          */
 8004aea:	4c37      	ldr	r4, [pc, #220]	@ (8004bc8 <OSMutexPend+0x140>)
 8004aec:	462b      	mov	r3, r5
 8004aee:	2204      	movs	r2, #4
 8004af0:	6821      	ldr	r1, [r4, #0]
 8004af2:	4630      	mov	r0, r6
 8004af4:	f7ff fb2e 	bl	8004154 <OS_Pend>
    CPU_CRITICAL_EXIT();
 8004af8:	4638      	mov	r0, r7
 8004afa:	f7fb fb77 	bl	80001ec <CPU_SR_Restore>
    OSSched();                                                  /* Find the next highest priority task ready to run     */
 8004afe:	f7fe ffc1 	bl	8003a84 <OSSched>
    CPU_CRITICAL_ENTER();
 8004b02:	2040      	movs	r0, #64	@ 0x40
 8004b04:	f7fb fb64 	bl	80001d0 <CPU_SR_Save>
    switch (OSTCBCurPtr->PendStatus) {
 8004b08:	6823      	ldr	r3, [r4, #0]
 8004b0a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004b0e:	2b03      	cmp	r3, #3
 8004b10:	d850      	bhi.n	8004bb4 <OSMutexPend+0x12c>
 8004b12:	e8df f003 	tbb	[pc, r3]
 8004b16:	403a      	.short	0x403a
 8004b18:	454a      	.short	0x454a
        p_mutex->OwnerTCBPtr     = OSTCBCurPtr;                 /* Yes, caller may proceed                              */
 8004b1a:	4b2b      	ldr	r3, [pc, #172]	@ (8004bc8 <OSMutexPend+0x140>)
 8004b1c:	6818      	ldr	r0, [r3, #0]
 8004b1e:	6270      	str	r0, [r6, #36]	@ 0x24
        p_mutex->OwnerNestingCtr = 1u;
 8004b20:	2301      	movs	r3, #1
 8004b22:	f886 3028 	strb.w	r3, [r6, #40]	@ 0x28
        OS_MutexGrpAdd(OSTCBCurPtr, p_mutex);                   /* Add mutex to owner's group                           */
 8004b26:	4631      	mov	r1, r6
 8004b28:	f7ff ffaa 	bl	8004a80 <OS_MutexGrpAdd>
        CPU_CRITICAL_EXIT();
 8004b2c:	4638      	mov	r0, r7
 8004b2e:	f7fb fb5d 	bl	80001ec <CPU_SR_Restore>
       *p_err = OS_ERR_NONE;
 8004b32:	2300      	movs	r3, #0
 8004b34:	9a06      	ldr	r2, [sp, #24]
 8004b36:	8013      	strh	r3, [r2, #0]
        return;
 8004b38:	e7b1      	b.n	8004a9e <OSMutexPend+0x16>
        if (p_mutex->OwnerNestingCtr == (OS_NESTING_CTR)-1) {
 8004b3a:	2bff      	cmp	r3, #255	@ 0xff
 8004b3c:	d00a      	beq.n	8004b54 <OSMutexPend+0xcc>
        p_mutex->OwnerNestingCtr++;
 8004b3e:	3301      	adds	r3, #1
 8004b40:	f886 3028 	strb.w	r3, [r6, #40]	@ 0x28
        CPU_CRITICAL_EXIT();
 8004b44:	4638      	mov	r0, r7
 8004b46:	f7fb fb51 	bl	80001ec <CPU_SR_Restore>
       *p_err = OS_ERR_MUTEX_OWNER;                             /* Indicate that current task already owns the mutex    */
 8004b4a:	f245 7382 	movw	r3, #22402	@ 0x5782
 8004b4e:	9a06      	ldr	r2, [sp, #24]
 8004b50:	8013      	strh	r3, [r2, #0]
        return;
 8004b52:	e7a4      	b.n	8004a9e <OSMutexPend+0x16>
            CPU_CRITICAL_EXIT();
 8004b54:	4638      	mov	r0, r7
 8004b56:	f7fb fb49 	bl	80001ec <CPU_SR_Restore>
           *p_err = OS_ERR_MUTEX_OVF;
 8004b5a:	f245 7384 	movw	r3, #22404	@ 0x5784
 8004b5e:	9a06      	ldr	r2, [sp, #24]
 8004b60:	8013      	strh	r3, [r2, #0]
            return;
 8004b62:	e79c      	b.n	8004a9e <OSMutexPend+0x16>
        CPU_CRITICAL_EXIT();
 8004b64:	4638      	mov	r0, r7
 8004b66:	f7fb fb41 	bl	80001ec <CPU_SR_Restore>
       *p_err = OS_ERR_PEND_WOULD_BLOCK;                        /* No                                                   */
 8004b6a:	f246 13b0 	movw	r3, #25008	@ 0x61b0
 8004b6e:	9a06      	ldr	r2, [sp, #24]
 8004b70:	8013      	strh	r3, [r2, #0]
        return;
 8004b72:	e794      	b.n	8004a9e <OSMutexPend+0x16>
            CPU_CRITICAL_EXIT();
 8004b74:	4638      	mov	r0, r7
 8004b76:	f7fb fb39 	bl	80001ec <CPU_SR_Restore>
           *p_err = OS_ERR_SCHED_LOCKED;
 8004b7a:	f646 5363 	movw	r3, #28003	@ 0x6d63
 8004b7e:	9a06      	ldr	r2, [sp, #24]
 8004b80:	8013      	strh	r3, [r2, #0]
            return;
 8004b82:	e78c      	b.n	8004a9e <OSMutexPend+0x16>
        OS_TaskChangePrio(p_tcb, OSTCBCurPtr->Prio);
 8004b84:	f000 fbe2 	bl	800534c <OS_TaskChangePrio>
 8004b88:	e7af      	b.n	8004aea <OSMutexPend+0x62>
            *p_err = OS_ERR_NONE;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	9a06      	ldr	r2, [sp, #24]
 8004b8e:	8013      	strh	r3, [r2, #0]
    CPU_CRITICAL_EXIT();
 8004b90:	f7fb fb2c 	bl	80001ec <CPU_SR_Restore>
    OS_TRACE_MUTEX_PEND_EXIT(*p_err);
 8004b94:	e783      	b.n	8004a9e <OSMutexPend+0x16>
            *p_err = OS_ERR_PEND_ABORT;
 8004b96:	f246 13a9 	movw	r3, #25001	@ 0x61a9
 8004b9a:	9a06      	ldr	r2, [sp, #24]
 8004b9c:	8013      	strh	r3, [r2, #0]
             break;
 8004b9e:	e7f7      	b.n	8004b90 <OSMutexPend+0x108>
            *p_err = OS_ERR_TIMEOUT;
 8004ba0:	f247 23d9 	movw	r3, #29401	@ 0x72d9
 8004ba4:	9a06      	ldr	r2, [sp, #24]
 8004ba6:	8013      	strh	r3, [r2, #0]
             break;
 8004ba8:	e7f2      	b.n	8004b90 <OSMutexPend+0x108>
            *p_err = OS_ERR_OBJ_DEL;
 8004baa:	f645 53c2 	movw	r3, #24002	@ 0x5dc2
 8004bae:	9a06      	ldr	r2, [sp, #24]
 8004bb0:	8013      	strh	r3, [r2, #0]
             break;
 8004bb2:	e7ed      	b.n	8004b90 <OSMutexPend+0x108>
            *p_err = OS_ERR_STATUS_INVALID;
 8004bb4:	f646 632e 	movw	r3, #28206	@ 0x6e2e
 8004bb8:	9a06      	ldr	r2, [sp, #24]
 8004bba:	8013      	strh	r3, [r2, #0]
             break;
 8004bbc:	e7e8      	b.n	8004b90 <OSMutexPend+0x108>
 8004bbe:	bf00      	nop
 8004bc0:	20001ccd 	.word	0x20001ccd
 8004bc4:	5854554d 	.word	0x5854554d
 8004bc8:	200018e0 	.word	0x200018e0
 8004bcc:	20001b10 	.word	0x20001b10

08004bd0 <OS_MutexGrpRemove>:

void  OS_MutexGrpRemove (OS_TCB  *p_tcb, OS_MUTEX  *p_mutex)
{
    OS_MUTEX  **pp_mutex;

    pp_mutex = &p_tcb->MutexGrpHeadPtr;
 8004bd0:	3040      	adds	r0, #64	@ 0x40

    while(*pp_mutex != p_mutex) {
 8004bd2:	e001      	b.n	8004bd8 <OS_MutexGrpRemove+0x8>
        pp_mutex = &(*pp_mutex)->MutexGrpNextPtr;
 8004bd4:	f103 0020 	add.w	r0, r3, #32
    while(*pp_mutex != p_mutex) {
 8004bd8:	6803      	ldr	r3, [r0, #0]
 8004bda:	428b      	cmp	r3, r1
 8004bdc:	d1fa      	bne.n	8004bd4 <OS_MutexGrpRemove+0x4>
    }

    *pp_mutex = (*pp_mutex)->MutexGrpNextPtr;
 8004bde:	6a1b      	ldr	r3, [r3, #32]
 8004be0:	6003      	str	r3, [r0, #0]
}
 8004be2:	4770      	bx	lr

08004be4 <OS_MutexGrpPrioFindHighest>:
    OS_PRIO     prio;
    OS_TCB     *p_head;


    highest_prio = (OS_PRIO)(OS_CFG_PRIO_MAX - 1u);
    pp_mutex = &p_tcb->MutexGrpHeadPtr;
 8004be4:	f100 0340 	add.w	r3, r0, #64	@ 0x40
    highest_prio = (OS_PRIO)(OS_CFG_PRIO_MAX - 1u);
 8004be8:	201f      	movs	r0, #31

    while(*pp_mutex != (OS_MUTEX *)0) {
 8004bea:	e000      	b.n	8004bee <OS_MutexGrpPrioFindHighest+0xa>
            prio = p_head->Prio;
            if(prio < highest_prio) {
                highest_prio = prio;
            }
        }
        pp_mutex = &(*pp_mutex)->MutexGrpNextPtr;
 8004bec:	3320      	adds	r3, #32
    while(*pp_mutex != (OS_MUTEX *)0) {
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	b143      	cbz	r3, 8004c04 <OS_MutexGrpPrioFindHighest+0x20>
        p_head = (*pp_mutex)->PendList.HeadPtr;
 8004bf2:	689a      	ldr	r2, [r3, #8]
        if (p_head != (OS_TCB *)0) {
 8004bf4:	2a00      	cmp	r2, #0
 8004bf6:	d0f9      	beq.n	8004bec <OS_MutexGrpPrioFindHighest+0x8>
            prio = p_head->Prio;
 8004bf8:	f892 203b 	ldrb.w	r2, [r2, #59]	@ 0x3b
            if(prio < highest_prio) {
 8004bfc:	4290      	cmp	r0, r2
 8004bfe:	d9f5      	bls.n	8004bec <OS_MutexGrpPrioFindHighest+0x8>
                highest_prio = prio;
 8004c00:	4610      	mov	r0, r2
 8004c02:	e7f3      	b.n	8004bec <OS_MutexGrpPrioFindHighest+0x8>
    }

    return (highest_prio);
}
 8004c04:	4770      	bx	lr

08004c06 <OS_MutexGrpPostAll>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

void  OS_MutexGrpPostAll (OS_TCB  *p_tcb)
{
 8004c06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c08:	b083      	sub	sp, #12
 8004c0a:	4606      	mov	r6, r0
    CPU_TS         ts;
    OS_PEND_LIST  *p_pend_list;
    OS_TCB        *p_tcb_new;


    p_mutex = p_tcb->MutexGrpHeadPtr;
 8004c0c:	6c04      	ldr	r4, [r0, #64]	@ 0x40

    while(p_mutex != (OS_MUTEX *)0) {
 8004c0e:	e004      	b.n	8004c1a <OS_MutexGrpPostAll+0x14>
#endif
        OS_MutexGrpRemove(p_tcb,  p_mutex);                     /* Remove mutex from owner's group                      */

        p_pend_list = &p_mutex->PendList;
        if (p_pend_list->HeadPtr == (OS_TCB *)0) {              /* Any task waiting on mutex?                           */
            p_mutex->OwnerNestingCtr =           0u;            /* Decrement owner's nesting counter                    */
 8004c10:	2300      	movs	r3, #0
 8004c12:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
            p_mutex->OwnerTCBPtr     = (OS_TCB *)0;             /* No                                                   */
 8004c16:	6263      	str	r3, [r4, #36]	@ 0x24
{
 8004c18:	463c      	mov	r4, r7
    while(p_mutex != (OS_MUTEX *)0) {
 8004c1a:	b1bc      	cbz	r4, 8004c4c <OS_MutexGrpPostAll+0x46>
        p_mutex_next = p_mutex->MutexGrpNextPtr;
 8004c1c:	6a27      	ldr	r7, [r4, #32]
        OS_MutexGrpRemove(p_tcb,  p_mutex);                     /* Remove mutex from owner's group                      */
 8004c1e:	4621      	mov	r1, r4
 8004c20:	4630      	mov	r0, r6
 8004c22:	f7ff ffd5 	bl	8004bd0 <OS_MutexGrpRemove>
        if (p_pend_list->HeadPtr == (OS_TCB *)0) {              /* Any task waiting on mutex?                           */
 8004c26:	68a5      	ldr	r5, [r4, #8]
 8004c28:	2d00      	cmp	r5, #0
 8004c2a:	d0f1      	beq.n	8004c10 <OS_MutexGrpPostAll+0xa>
        } else {
                                                                /* Get TCB from head of pend list                       */
            p_tcb_new                = p_pend_list->HeadPtr;
            p_mutex->OwnerTCBPtr     = p_tcb;                   /* Give mutex to new owner                              */
 8004c2c:	6266      	str	r6, [r4, #36]	@ 0x24
            p_mutex->OwnerNestingCtr = 1u;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
            OS_MutexGrpAdd(p_tcb_new, p_mutex);
 8004c34:	4621      	mov	r1, r4
 8004c36:	4628      	mov	r0, r5
 8004c38:	f7ff ff22 	bl	8004a80 <OS_MutexGrpAdd>
                                                                /* Post to mutex                                        */
            OS_Post((OS_PEND_OBJ *)((void *)p_mutex),
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	9200      	str	r2, [sp, #0]
 8004c40:	4613      	mov	r3, r2
 8004c42:	4629      	mov	r1, r5
 8004c44:	4620      	mov	r0, r4
 8004c46:	f7ff f989 	bl	8003f5c <OS_Post>
 8004c4a:	e7e5      	b.n	8004c18 <OS_MutexGrpPostAll+0x12>
        }

        p_mutex = p_mutex_next;
    }

}
 8004c4c:	b003      	add	sp, #12
 8004c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004c50 <OS_PrioInit>:
{
    CPU_DATA  i;


                                                                /* Clear the bitmap table ... no task is ready          */
    for (i = 0u; i < OS_PRIO_TBL_SIZE; i++) {
 8004c50:	2300      	movs	r3, #0
 8004c52:	b103      	cbz	r3, 8004c56 <OS_PrioInit+0x6>
    }

#if (OS_CFG_TASK_IDLE_EN == 0u)
    OS_PrioInsert ((OS_PRIO)(OS_CFG_PRIO_MAX - 1u));            /* Insert what would be the idle task                   */
#endif
}
 8004c54:	4770      	bx	lr
         OSPrioTbl[i] = 0u;
 8004c56:	4a03      	ldr	r2, [pc, #12]	@ (8004c64 <OS_PrioInit+0x14>)
 8004c58:	2100      	movs	r1, #0
 8004c5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (i = 0u; i < OS_PRIO_TBL_SIZE; i++) {
 8004c5e:	3301      	adds	r3, #1
 8004c60:	e7f7      	b.n	8004c52 <OS_PrioInit+0x2>
 8004c62:	bf00      	nop
 8004c64:	20001c9c 	.word	0x20001c9c

08004c68 <OS_PrioGetHighest>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

OS_PRIO  OS_PrioGetHighest (void)
{
 8004c68:	b508      	push	{r3, lr}
#if   (OS_CFG_PRIO_MAX <= (CPU_CFG_DATA_SIZE * 8u))             /* Optimize for less than word size nbr of priorities   */
    return ((OS_PRIO)CPU_CntLeadZeros(OSPrioTbl[0]));
 8004c6a:	4b03      	ldr	r3, [pc, #12]	@ (8004c78 <OS_PrioGetHighest+0x10>)
 8004c6c:	6818      	ldr	r0, [r3, #0]
 8004c6e:	f7fb faca 	bl	8000206 <CPU_CntLeadZeros>
    }
    prio += (OS_PRIO)CPU_CntLeadZeros(*p_tbl);                  /* Find the position of the first bit set at the entry  */

    return (prio);
#endif
}
 8004c72:	b2c0      	uxtb	r0, r0
 8004c74:	bd08      	pop	{r3, pc}
 8004c76:	bf00      	nop
 8004c78:	20001c9c 	.word	0x20001c9c

08004c7c <OS_PrioInsert>:
*/

void  OS_PrioInsert (OS_PRIO  prio)
{
#if   (OS_CFG_PRIO_MAX <= (CPU_CFG_DATA_SIZE * 8u))             /* Optimize for less than word size nbr of priorities   */
    OSPrioTbl[0] |= (CPU_DATA)1u << (((CPU_CFG_DATA_SIZE * 8u) - 1u) - prio);
 8004c7c:	4903      	ldr	r1, [pc, #12]	@ (8004c8c <OS_PrioInsert+0x10>)
 8004c7e:	680b      	ldr	r3, [r1, #0]
 8004c80:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004c84:	40c2      	lsrs	r2, r0
 8004c86:	4313      	orrs	r3, r2
 8004c88:	600b      	str	r3, [r1, #0]

    ix             = (OS_PRIO)(prio /  (CPU_CFG_DATA_SIZE * 8u));
    bit_nbr        = (CPU_DATA)prio & ((CPU_CFG_DATA_SIZE * 8u) - 1u);
    OSPrioTbl[ix] |= (CPU_DATA)1u << (((CPU_CFG_DATA_SIZE * 8u) - 1u) - bit_nbr);
#endif
}
 8004c8a:	4770      	bx	lr
 8004c8c:	20001c9c 	.word	0x20001c9c

08004c90 <OS_PrioRemove>:
*/

void  OS_PrioRemove (OS_PRIO  prio)
{
#if   (OS_CFG_PRIO_MAX <= (CPU_CFG_DATA_SIZE * 8u))             /* Optimize for less than word size nbr of priorities   */
    OSPrioTbl[0] &= ~((CPU_DATA)1u << (((CPU_CFG_DATA_SIZE * 8u) - 1u) - prio));
 8004c90:	4904      	ldr	r1, [pc, #16]	@ (8004ca4 <OS_PrioRemove+0x14>)
 8004c92:	680b      	ldr	r3, [r1, #0]
 8004c94:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004c98:	40c2      	lsrs	r2, r0
 8004c9a:	ea23 0302 	bic.w	r3, r3, r2
 8004c9e:	600b      	str	r3, [r1, #0]

    ix             =   (OS_PRIO)(prio  /   (CPU_CFG_DATA_SIZE * 8u));
    bit_nbr        =   (CPU_DATA)prio  &  ((CPU_CFG_DATA_SIZE * 8u) - 1u);
    OSPrioTbl[ix] &= ~((CPU_DATA)  1u << (((CPU_CFG_DATA_SIZE * 8u) - 1u) - bit_nbr));
#endif
}
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	20001c9c 	.word	0x20001c9c

08004ca8 <OSStatReset>:
* Note(s)    : none
************************************************************************************************************************
*/

void  OSStatReset (OS_ERR  *p_err)
{
 8004ca8:	b538      	push	{r3, r4, r5, lr}
 8004caa:	4605      	mov	r5, r0
        OS_SAFETY_CRITICAL_EXCEPTION();
        return;
    }
#endif

    CPU_CRITICAL_ENTER();
 8004cac:	2040      	movs	r0, #64	@ 0x40
 8004cae:	f7fb fa8f 	bl	80001d0 <CPU_SR_Save>
#if (OS_CFG_STAT_TASK_EN > 0u)
    OSStatTaskCPUUsageMax = 0u;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8004d2c <OSStatReset+0x84>)
 8004cb6:	8013      	strh	r3, [r2, #0]
#if (OS_CFG_SCHED_LOCK_TIME_MEAS_EN > 0u)
    OSSchedLockTimeMax    = 0u;                                 /* Reset the maximum scheduler lock time                */
#endif

#if ((OS_MSG_EN > 0u) && (OS_CFG_DBG_EN > 0u))
    OSMsgPool.NbrUsedMax  = 0u;
 8004cb8:	4a1d      	ldr	r2, [pc, #116]	@ (8004d30 <OSStatReset+0x88>)
 8004cba:	8113      	strh	r3, [r2, #8]
#endif
    CPU_CRITICAL_EXIT();
 8004cbc:	f7fb fa96 	bl	80001ec <CPU_SR_Restore>

#if (OS_CFG_DBG_EN > 0u)
    CPU_CRITICAL_ENTER();
 8004cc0:	2040      	movs	r0, #64	@ 0x40
 8004cc2:	f7fb fa85 	bl	80001d0 <CPU_SR_Save>
    p_tcb = OSTaskDbgListPtr;
 8004cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8004d34 <OSStatReset+0x8c>)
 8004cc8:	681c      	ldr	r4, [r3, #0]
    CPU_CRITICAL_EXIT();
 8004cca:	f7fb fa8f 	bl	80001ec <CPU_SR_Restore>
    while (p_tcb != (OS_TCB *)0) {                              /* Reset per-Task statistics                            */
 8004cce:	e016      	b.n	8004cfe <OSStatReset+0x56>
        CPU_CRITICAL_ENTER();
 8004cd0:	2040      	movs	r0, #64	@ 0x40
 8004cd2:	f7fb fa7d 	bl	80001d0 <CPU_SR_Save>
        p_tcb->SchedLockTimeMax = 0u;
#endif

#if (OS_CFG_TASK_PROFILE_EN > 0u)
#if (OS_CFG_TASK_Q_EN > 0u)
        p_tcb->MsgQPendTimeMax  = 0u;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	67e3      	str	r3, [r4, #124]	@ 0x7c
#endif
        p_tcb->SemPendTimeMax   = 0u;
 8004cda:	f8c4 30ac 	str.w	r3, [r4, #172]	@ 0xac
        p_tcb->CtxSwCtr         = 0u;
 8004cde:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
        p_tcb->CPUUsage         = 0u;
 8004ce2:	f8a4 3090 	strh.w	r3, [r4, #144]	@ 0x90
        p_tcb->CPUUsageMax      = 0u;
 8004ce6:	f8a4 3092 	strh.w	r3, [r4, #146]	@ 0x92
        p_tcb->CyclesTotal      = 0u;
 8004cea:	f8c4 30a0 	str.w	r3, [r4, #160]	@ 0xa0
        p_tcb->CyclesTotalPrev  = 0u;
 8004cee:	f8c4 30a4 	str.w	r3, [r4, #164]	@ 0xa4
#endif
#endif

#if (OS_CFG_TASK_Q_EN > 0u)
        p_msg_q                 = &p_tcb->MsgQ;
        p_msg_q->NbrEntriesMax  = 0u;
 8004cf2:	f8a4 3074 	strh.w	r3, [r4, #116]	@ 0x74
#endif
        p_tcb                   = p_tcb->DbgNextPtr;
 8004cf6:	f8d4 40bc 	ldr.w	r4, [r4, #188]	@ 0xbc
        CPU_CRITICAL_EXIT();
 8004cfa:	f7fb fa77 	bl	80001ec <CPU_SR_Restore>
    while (p_tcb != (OS_TCB *)0) {                              /* Reset per-Task statistics                            */
 8004cfe:	2c00      	cmp	r4, #0
 8004d00:	d1e6      	bne.n	8004cd0 <OSStatReset+0x28>
    }
#endif

#if (OS_CFG_Q_EN > 0u) && (OS_CFG_DBG_EN > 0u)
    CPU_CRITICAL_ENTER();
 8004d02:	2040      	movs	r0, #64	@ 0x40
 8004d04:	f7fb fa64 	bl	80001d0 <CPU_SR_Save>
    p_q = OSQDbgListPtr;
 8004d08:	4b0b      	ldr	r3, [pc, #44]	@ (8004d38 <OSStatReset+0x90>)
 8004d0a:	681c      	ldr	r4, [r3, #0]
    CPU_CRITICAL_EXIT();
 8004d0c:	f7fb fa6e 	bl	80001ec <CPU_SR_Restore>
    while (p_q != (OS_Q *)0) {                                  /* Reset message queues statistics                      */
 8004d10:	e007      	b.n	8004d22 <OSStatReset+0x7a>
        CPU_CRITICAL_ENTER();
 8004d12:	2040      	movs	r0, #64	@ 0x40
 8004d14:	f7fb fa5c 	bl	80001d0 <CPU_SR_Save>
        p_msg_q                = &p_q->MsgQ;
        p_msg_q->NbrEntriesMax = 0u;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	85a3      	strh	r3, [r4, #44]	@ 0x2c
        p_q                    = p_q->DbgNextPtr;
 8004d1c:	69a4      	ldr	r4, [r4, #24]
        CPU_CRITICAL_EXIT();
 8004d1e:	f7fb fa65 	bl	80001ec <CPU_SR_Restore>
    while (p_q != (OS_Q *)0) {                                  /* Reset message queues statistics                      */
 8004d22:	2c00      	cmp	r4, #0
 8004d24:	d1f5      	bne.n	8004d12 <OSStatReset+0x6a>
    }
#endif


   *p_err = OS_ERR_NONE;
 8004d26:	2300      	movs	r3, #0
 8004d28:	802b      	strh	r3, [r5, #0]
}
 8004d2a:	bd38      	pop	{r3, r4, r5, pc}
 8004d2c:	20001afc 	.word	0x20001afc
 8004d30:	20001ca8 	.word	0x20001ca8
 8004d34:	20001a20 	.word	0x20001a20
 8004d38:	20001c98 	.word	0x20001c98

08004d3c <OS_StatTask>:
*              4) This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_StatTask (void  *p_arg)
{
 8004d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d3e:	b083      	sub	sp, #12
    CPU_SR_ALLOC();


    (void)p_arg;                                                /* Prevent compiler warning for not using 'p_arg'       */

    while (OSStatTaskRdy != OS_TRUE) {
 8004d40:	e007      	b.n	8004d52 <OS_StatTask+0x16>
        OSTimeDly(2u * OSCfg_StatTaskRate_Hz,                   /* Wait until statistic task is ready                   */
 8004d42:	4b80      	ldr	r3, [pc, #512]	@ (8004f44 <OS_StatTask+0x208>)
 8004d44:	6818      	ldr	r0, [r3, #0]
 8004d46:	f10d 0206 	add.w	r2, sp, #6
 8004d4a:	2100      	movs	r1, #0
 8004d4c:	0040      	lsls	r0, r0, #1
 8004d4e:	f000 fd83 	bl	8005858 <OSTimeDly>
    while (OSStatTaskRdy != OS_TRUE) {
 8004d52:	4b7d      	ldr	r3, [pc, #500]	@ (8004f48 <OS_StatTask+0x20c>)
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d1f3      	bne.n	8004d42 <OS_StatTask+0x6>
                  OS_OPT_TIME_DLY,
                  &err);
    }
    OSStatReset(&err);                                          /* Reset statistics                                     */
 8004d5a:	f10d 0006 	add.w	r0, sp, #6
 8004d5e:	f7ff ffa3 	bl	8004ca8 <OSStatReset>

    dly = (OS_TICK)0;                                           /* Compute statistic task sleep delay                   */
    if (OSCfg_TickRate_Hz > OSCfg_StatTaskRate_Hz) {
 8004d62:	4b7a      	ldr	r3, [pc, #488]	@ (8004f4c <OS_StatTask+0x210>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a77      	ldr	r2, [pc, #476]	@ (8004f44 <OS_StatTask+0x208>)
 8004d68:	6815      	ldr	r5, [r2, #0]
 8004d6a:	42ab      	cmp	r3, r5
 8004d6c:	d904      	bls.n	8004d78 <OS_StatTask+0x3c>
        dly = (OSCfg_TickRate_Hz / OSCfg_StatTaskRate_Hz);
 8004d6e:	fbb3 f5f5 	udiv	r5, r3, r5
    }
    if (dly == 0u) {
 8004d72:	2d00      	cmp	r5, #0
 8004d74:	f040 80c0 	bne.w	8004ef8 <OS_StatTask+0x1bc>
        dly =  (OSCfg_TickRate_Hz / 10u);
 8004d78:	4a75      	ldr	r2, [pc, #468]	@ (8004f50 <OS_StatTask+0x214>)
 8004d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d7e:	08dd      	lsrs	r5, r3, #3
 8004d80:	e0ba      	b.n	8004ef8 <OS_StatTask+0x1bc>
        CPU_CRITICAL_EXIT();

        if (OSStatTaskCtrMax > OSStatTaskCtrRun) {              /* Compute CPU Usage with best resolution               */
            if (OSStatTaskCtrMax < 400000u) {                   /* 1 to       400,000                                   */
                ctr_mult = 10000u;
                ctr_div  =     1u;
 8004d82:	2101      	movs	r1, #1
                ctr_mult = 10000u;
 8004d84:	f242 7010 	movw	r0, #10000	@ 0x2710
                ctr_div  =  1000u;
            } else {                                            /* 400,000,000 and up                                   */
                ctr_mult =     1u;
                ctr_div  = 10000u;
            }
            ctr_max            = OSStatTaskCtrMax / ctr_div;
 8004d88:	fbb2 f2f1 	udiv	r2, r2, r1
            OSStatTaskCPUUsage = (OS_CPU_USAGE)((OS_TICK)10000u - ((ctr_mult * OSStatTaskCtrRun) / ctr_max));
 8004d8c:	fb00 f303 	mul.w	r3, r0, r3
 8004d90:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d94:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 8004d98:	3310      	adds	r3, #16
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	4a6d      	ldr	r2, [pc, #436]	@ (8004f54 <OS_StatTask+0x218>)
 8004d9e:	8013      	strh	r3, [r2, #0]
            if (OSStatTaskCPUUsageMax < OSStatTaskCPUUsage) {
 8004da0:	4a6d      	ldr	r2, [pc, #436]	@ (8004f58 <OS_StatTask+0x21c>)
 8004da2:	8812      	ldrh	r2, [r2, #0]
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d910      	bls.n	8004dca <OS_StatTask+0x8e>
                OSStatTaskCPUUsageMax = OSStatTaskCPUUsage;
 8004da8:	4a6b      	ldr	r2, [pc, #428]	@ (8004f58 <OS_StatTask+0x21c>)
 8004daa:	8013      	strh	r3, [r2, #0]
 8004dac:	e00d      	b.n	8004dca <OS_StatTask+0x8e>
                ctr_div  =    10u;
 8004dae:	210a      	movs	r1, #10
                ctr_mult =  1000u;
 8004db0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004db4:	e7e8      	b.n	8004d88 <OS_StatTask+0x4c>
                ctr_div  =   100u;
 8004db6:	2164      	movs	r1, #100	@ 0x64
                ctr_mult =   100u;
 8004db8:	4608      	mov	r0, r1
 8004dba:	e7e5      	b.n	8004d88 <OS_StatTask+0x4c>
                ctr_div  = 10000u;
 8004dbc:	f242 7110 	movw	r1, #10000	@ 0x2710
                ctr_mult =     1u;
 8004dc0:	2001      	movs	r0, #1
 8004dc2:	e7e1      	b.n	8004d88 <OS_StatTask+0x4c>
            }
        } else {
            OSStatTaskCPUUsage = 0u;
 8004dc4:	4b63      	ldr	r3, [pc, #396]	@ (8004f54 <OS_StatTask+0x218>)
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	801a      	strh	r2, [r3, #0]
        }

        OSStatTaskHook();                                       /* Invoke user definable hook                           */
 8004dca:	f7fe fd6f 	bl	80038ac <OSStatTaskHook>

#if (OS_CFG_DBG_EN > 0u)
#if (OS_CFG_TASK_PROFILE_EN > 0u)
        cycles_total = 0u;

        CPU_CRITICAL_ENTER();
 8004dce:	2040      	movs	r0, #64	@ 0x40
 8004dd0:	f7fb f9fe 	bl	80001d0 <CPU_SR_Save>
        p_tcb = OSTaskDbgListPtr;
 8004dd4:	4b61      	ldr	r3, [pc, #388]	@ (8004f5c <OS_StatTask+0x220>)
 8004dd6:	681c      	ldr	r4, [r3, #0]
        CPU_CRITICAL_EXIT();
 8004dd8:	f7fb fa08 	bl	80001ec <CPU_SR_Restore>
        cycles_total = 0u;
 8004ddc:	2600      	movs	r6, #0
        while (p_tcb != (OS_TCB *)0) {                          /* ---------------- TOTAL CYCLES COUNT ---------------- */
 8004dde:	e015      	b.n	8004e0c <OS_StatTask+0xd0>
            CPU_CRITICAL_ENTER();
 8004de0:	2040      	movs	r0, #64	@ 0x40
 8004de2:	f7fb f9f5 	bl	80001d0 <CPU_SR_Save>
            p_tcb->CyclesTotalPrev = p_tcb->CyclesTotal;        /* Save accumulated # cycles into a temp variable       */
 8004de6:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8004dea:	f8c4 30a4 	str.w	r3, [r4, #164]	@ 0xa4
            p_tcb->CyclesTotal     = 0u;                        /* Reset total cycles for task for next run             */
 8004dee:	2300      	movs	r3, #0
 8004df0:	f8c4 30a0 	str.w	r3, [r4, #160]	@ 0xa0
            CPU_CRITICAL_EXIT();
 8004df4:	f7fb f9fa 	bl	80001ec <CPU_SR_Restore>

            cycles_total          += p_tcb->CyclesTotalPrev;    /* Perform sum of all task # cycles                     */
 8004df8:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8004dfc:	441e      	add	r6, r3

            CPU_CRITICAL_ENTER();
 8004dfe:	2040      	movs	r0, #64	@ 0x40
 8004e00:	f7fb f9e6 	bl	80001d0 <CPU_SR_Save>
            p_tcb                  = p_tcb->DbgNextPtr;
 8004e04:	f8d4 40bc 	ldr.w	r4, [r4, #188]	@ 0xbc
            CPU_CRITICAL_EXIT();
 8004e08:	f7fb f9f0 	bl	80001ec <CPU_SR_Restore>
        while (p_tcb != (OS_TCB *)0) {                          /* ---------------- TOTAL CYCLES COUNT ---------------- */
 8004e0c:	2c00      	cmp	r4, #0
 8004e0e:	d1e7      	bne.n	8004de0 <OS_StatTask+0xa4>
#endif


#if (OS_CFG_TASK_PROFILE_EN > 0u)
                                                                /* ------------ INDIVIDUAL TASK CPU USAGE ------------- */
        if (cycles_total > 0u) {                                /* 'cycles_total' scaling ...                           */
 8004e10:	b346      	cbz	r6, 8004e64 <OS_StatTask+0x128>
            if (cycles_total < 400000u) {                       /* 1 to       400,000                                   */
 8004e12:	4b53      	ldr	r3, [pc, #332]	@ (8004f60 <OS_StatTask+0x224>)
 8004e14:	429e      	cmp	r6, r3
 8004e16:	d90c      	bls.n	8004e32 <OS_StatTask+0xf6>
                cycles_mult = 10000u;
                cycles_div  =     1u;
            } else if (cycles_total <   4000000u) {             /* 400,000 to     4,000,000                             */
 8004e18:	4b52      	ldr	r3, [pc, #328]	@ (8004f64 <OS_StatTask+0x228>)
 8004e1a:	429e      	cmp	r6, r3
 8004e1c:	d917      	bls.n	8004e4e <OS_StatTask+0x112>
                cycles_mult =  1000u;
                cycles_div  =    10u;
            } else if (cycles_total <  40000000u) {             /* 4,000,000 to    40,000,000                           */
 8004e1e:	4b52      	ldr	r3, [pc, #328]	@ (8004f68 <OS_StatTask+0x22c>)
 8004e20:	429e      	cmp	r6, r3
 8004e22:	d318      	bcc.n	8004e56 <OS_StatTask+0x11a>
                cycles_mult =   100u;
                cycles_div  =   100u;
            } else if (cycles_total < 400000000u) {             /* 40,000,000 to   400,000,000                          */
 8004e24:	4b51      	ldr	r3, [pc, #324]	@ (8004f6c <OS_StatTask+0x230>)
 8004e26:	429e      	cmp	r6, r3
 8004e28:	d818      	bhi.n	8004e5c <OS_StatTask+0x120>
                cycles_mult =    10u;
 8004e2a:	230a      	movs	r3, #10
                cycles_div  =  1000u;
 8004e2c:	f44f 777a 	mov.w	r7, #1000	@ 0x3e8
 8004e30:	e002      	b.n	8004e38 <OS_StatTask+0xfc>
                cycles_mult = 10000u;
 8004e32:	f242 7310 	movw	r3, #10000	@ 0x2710
                cycles_div  =     1u;
 8004e36:	2701      	movs	r7, #1
            } else {                                            /* 400,000,000 and up                                   */
                cycles_mult =     1u;
                cycles_div  = 10000u;
            }
            cycles_max  = cycles_total / cycles_div;
 8004e38:	fbb6 f7f7 	udiv	r7, r6, r7
 8004e3c:	461e      	mov	r6, r3
        } else {
            cycles_mult = 0u;
            cycles_max  = 1u;
        }
#endif
        CPU_CRITICAL_ENTER();
 8004e3e:	2040      	movs	r0, #64	@ 0x40
 8004e40:	f7fb f9c6 	bl	80001d0 <CPU_SR_Save>
        p_tcb = OSTaskDbgListPtr;
 8004e44:	4b45      	ldr	r3, [pc, #276]	@ (8004f5c <OS_StatTask+0x220>)
 8004e46:	681c      	ldr	r4, [r3, #0]
        CPU_CRITICAL_EXIT();
 8004e48:	f7fb f9d0 	bl	80001ec <CPU_SR_Restore>
        while (p_tcb != (OS_TCB *)0) {
 8004e4c:	e01c      	b.n	8004e88 <OS_StatTask+0x14c>
                cycles_mult =  1000u;
 8004e4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
                cycles_div  =    10u;
 8004e52:	270a      	movs	r7, #10
 8004e54:	e7f0      	b.n	8004e38 <OS_StatTask+0xfc>
                cycles_mult =   100u;
 8004e56:	2364      	movs	r3, #100	@ 0x64
                cycles_div  =   100u;
 8004e58:	461f      	mov	r7, r3
 8004e5a:	e7ed      	b.n	8004e38 <OS_StatTask+0xfc>
                cycles_mult =     1u;
 8004e5c:	2301      	movs	r3, #1
                cycles_div  = 10000u;
 8004e5e:	f242 7710 	movw	r7, #10000	@ 0x2710
 8004e62:	e7e9      	b.n	8004e38 <OS_StatTask+0xfc>
            cycles_max  = 1u;
 8004e64:	2701      	movs	r7, #1
 8004e66:	e7ea      	b.n	8004e3e <OS_StatTask+0x102>
                p_tcb->CPUUsageMax = usage;
            }
#endif

#if (OS_CFG_STAT_TASK_STK_CHK_EN > 0u)
            OSTaskStkChk( p_tcb,                                /* Compute stack usage of active tasks only             */
 8004e68:	f10d 0306 	add.w	r3, sp, #6
 8004e6c:	f104 02b0 	add.w	r2, r4, #176	@ 0xb0
 8004e70:	f104 01b4 	add.w	r1, r4, #180	@ 0xb4
 8004e74:	4620      	mov	r0, r4
 8004e76:	f000 f8e7 	bl	8005048 <OSTaskStkChk>
                         &p_tcb->StkFree,
                         &p_tcb->StkUsed,
                         &err);
#endif

            CPU_CRITICAL_ENTER();
 8004e7a:	2040      	movs	r0, #64	@ 0x40
 8004e7c:	f7fb f9a8 	bl	80001d0 <CPU_SR_Save>
            p_tcb = p_tcb->DbgNextPtr;
 8004e80:	f8d4 40bc 	ldr.w	r4, [r4, #188]	@ 0xbc
            CPU_CRITICAL_EXIT();
 8004e84:	f7fb f9b2 	bl	80001ec <CPU_SR_Restore>
        while (p_tcb != (OS_TCB *)0) {
 8004e88:	b1a4      	cbz	r4, 8004eb4 <OS_StatTask+0x178>
            usage = (OS_CPU_USAGE)(cycles_mult * p_tcb->CyclesTotalPrev / cycles_max);
 8004e8a:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8004e8e:	fb06 f303 	mul.w	r3, r6, r3
 8004e92:	fbb3 f3f7 	udiv	r3, r3, r7
 8004e96:	b29b      	uxth	r3, r3
            if (usage > 10000u) {
 8004e98:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d900      	bls.n	8004ea2 <OS_StatTask+0x166>
                usage = 10000u;
 8004ea0:	4613      	mov	r3, r2
            p_tcb->CPUUsage = usage;
 8004ea2:	f8a4 3090 	strh.w	r3, [r4, #144]	@ 0x90
            if (p_tcb->CPUUsageMax < usage) {                   /* Detect peak CPU usage                                */
 8004ea6:	f8b4 2092 	ldrh.w	r2, [r4, #146]	@ 0x92
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d2dc      	bcs.n	8004e68 <OS_StatTask+0x12c>
                p_tcb->CPUUsageMax = usage;
 8004eae:	f8a4 3092 	strh.w	r3, [r4, #146]	@ 0x92
 8004eb2:	e7d9      	b.n	8004e68 <OS_StatTask+0x12c>

                                                                /*------------------ Check ISR Stack -------------------*/
#if (OS_CFG_STAT_TASK_STK_CHK_EN > 0u) && (OS_CFG_ISR_STK_SIZE > 0u)
        free_stk  = 0u;
#if (CPU_CFG_STK_GROWTH == CPU_STK_GROWTH_HI_TO_LO)
        p_stk     = OSCfg_ISRStkBasePtr;                        /*   Start at the lowest memory and go up               */
 8004eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8004f70 <OS_StatTask+0x234>)
 8004eb6:	681a      	ldr	r2, [r3, #0]
#if (OS_CFG_TASK_STK_REDZONE_EN > 0u)
        p_stk    += OS_CFG_TASK_STK_REDZONE_DEPTH;
        size_stk  = OSCfg_ISRStkSize - OS_CFG_TASK_STK_REDZONE_DEPTH;
#else
        size_stk  = OSCfg_ISRStkSize;
 8004eb8:	4b2e      	ldr	r3, [pc, #184]	@ (8004f74 <OS_StatTask+0x238>)
 8004eba:	6818      	ldr	r0, [r3, #0]
        free_stk  = 0u;
 8004ebc:	2300      	movs	r3, #0
#endif
        while ((*p_stk == 0u) && (free_stk < size_stk)) {       /*   Compute the number of zero entries on the stk      */
 8004ebe:	e001      	b.n	8004ec4 <OS_StatTask+0x188>
            p_stk++;
 8004ec0:	3204      	adds	r2, #4
            free_stk++;
 8004ec2:	3301      	adds	r3, #1
        while ((*p_stk == 0u) && (free_stk < size_stk)) {       /*   Compute the number of zero entries on the stk      */
 8004ec4:	6811      	ldr	r1, [r2, #0]
 8004ec6:	b909      	cbnz	r1, 8004ecc <OS_StatTask+0x190>
 8004ec8:	4283      	cmp	r3, r0
 8004eca:	d3f9      	bcc.n	8004ec0 <OS_StatTask+0x184>
        while ((*p_stk == 0u) && (free_stk < size_stk)) {       /*   Compute the number of zero entries on the stk      */
            free_stk++;
            p_stk--;
        }
#endif
        OSISRStkFree = free_stk;
 8004ecc:	4a2a      	ldr	r2, [pc, #168]	@ (8004f78 <OS_StatTask+0x23c>)
 8004ece:	6013      	str	r3, [r2, #0]
        OSISRStkUsed = OSCfg_ISRStkSize - free_stk;
 8004ed0:	1ac0      	subs	r0, r0, r3
 8004ed2:	4b2a      	ldr	r3, [pc, #168]	@ (8004f7c <OS_StatTask+0x240>)
 8004ed4:	6018      	str	r0, [r3, #0]
#endif

        if (OSStatResetFlag == OS_TRUE) {                       /* Check if need to reset statistics                    */
 8004ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8004f80 <OS_StatTask+0x244>)
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d106      	bne.n	8004eec <OS_StatTask+0x1b0>
            OSStatResetFlag  = OS_FALSE;
 8004ede:	4b28      	ldr	r3, [pc, #160]	@ (8004f80 <OS_StatTask+0x244>)
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	701a      	strb	r2, [r3, #0]
            OSStatReset(&err);
 8004ee4:	f10d 0006 	add.w	r0, sp, #6
 8004ee8:	f7ff fede 	bl	8004ca8 <OSStatReset>
        if (OSStatTaskTimeMax < OSStatTaskTime) {
            OSStatTaskTimeMax = OSStatTaskTime;
        }
#endif

        OSTimeDly(dly,
 8004eec:	f10d 0206 	add.w	r2, sp, #6
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	f000 fcb0 	bl	8005858 <OSTimeDly>
        CPU_CRITICAL_ENTER();                                   /* ---------------- OVERALL CPU USAGE ----------------- */
 8004ef8:	2040      	movs	r0, #64	@ 0x40
 8004efa:	f7fb f969 	bl	80001d0 <CPU_SR_Save>
        OSStatTaskCtrRun   = OSStatTaskCtr;                     /* Obtain the of the stat counter for the past .1 second*/
 8004efe:	4c21      	ldr	r4, [pc, #132]	@ (8004f84 <OS_StatTask+0x248>)
 8004f00:	4b21      	ldr	r3, [pc, #132]	@ (8004f88 <OS_StatTask+0x24c>)
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	6022      	str	r2, [r4, #0]
        OSStatTaskCtr      = 0u;                                /* Reset the stat counter for the next .1 second        */
 8004f06:	2200      	movs	r2, #0
 8004f08:	601a      	str	r2, [r3, #0]
        CPU_CRITICAL_EXIT();
 8004f0a:	f7fb f96f 	bl	80001ec <CPU_SR_Restore>
        if (OSStatTaskCtrMax > OSStatTaskCtrRun) {              /* Compute CPU Usage with best resolution               */
 8004f0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004f8c <OS_StatTask+0x250>)
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	6823      	ldr	r3, [r4, #0]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	f67f af55 	bls.w	8004dc4 <OS_StatTask+0x88>
            if (OSStatTaskCtrMax < 400000u) {                   /* 1 to       400,000                                   */
 8004f1a:	4911      	ldr	r1, [pc, #68]	@ (8004f60 <OS_StatTask+0x224>)
 8004f1c:	428a      	cmp	r2, r1
 8004f1e:	f67f af30 	bls.w	8004d82 <OS_StatTask+0x46>
            } else if (OSStatTaskCtrMax <   4000000u) {         /* 400,000 to     4,000,000                             */
 8004f22:	4910      	ldr	r1, [pc, #64]	@ (8004f64 <OS_StatTask+0x228>)
 8004f24:	428a      	cmp	r2, r1
 8004f26:	f67f af42 	bls.w	8004dae <OS_StatTask+0x72>
            } else if (OSStatTaskCtrMax <  40000000u) {         /* 4,000,000 to    40,000,000                           */
 8004f2a:	490f      	ldr	r1, [pc, #60]	@ (8004f68 <OS_StatTask+0x22c>)
 8004f2c:	428a      	cmp	r2, r1
 8004f2e:	f4ff af42 	bcc.w	8004db6 <OS_StatTask+0x7a>
            } else if (OSStatTaskCtrMax < 400000000u) {         /* 40,000,000 to   400,000,000                          */
 8004f32:	490e      	ldr	r1, [pc, #56]	@ (8004f6c <OS_StatTask+0x230>)
 8004f34:	428a      	cmp	r2, r1
 8004f36:	f63f af41 	bhi.w	8004dbc <OS_StatTask+0x80>
                ctr_div  =  1000u;
 8004f3a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
                ctr_mult =    10u;
 8004f3e:	200a      	movs	r0, #10
 8004f40:	e722      	b.n	8004d88 <OS_StatTask+0x4c>
 8004f42:	bf00      	nop
 8004f44:	08005f54 	.word	0x08005f54
 8004f48:	20001aec 	.word	0x20001aec
 8004f4c:	08005f40 	.word	0x08005f40
 8004f50:	cccccccd 	.word	0xcccccccd
 8004f54:	20001afe 	.word	0x20001afe
 8004f58:	20001afc 	.word	0x20001afc
 8004f5c:	20001a20 	.word	0x20001a20
 8004f60:	00061a7f 	.word	0x00061a7f
 8004f64:	003d08ff 	.word	0x003d08ff
 8004f68:	02625a00 	.word	0x02625a00
 8004f6c:	17d783ff 	.word	0x17d783ff
 8004f70:	08005f68 	.word	0x08005f68
 8004f74:	08005f64 	.word	0x08005f64
 8004f78:	20001cc8 	.word	0x20001cc8
 8004f7c:	20001cc4 	.word	0x20001cc4
 8004f80:	20001b00 	.word	0x20001b00
 8004f84:	20001af0 	.word	0x20001af0
 8004f88:	20001af8 	.word	0x20001af8
 8004f8c:	20001af4 	.word	0x20001af4

08004f90 <OS_StatTaskInit>:
************************************************************************************************************************
*/

void  OS_StatTaskInit (OS_ERR  *p_err)
{
    OSStatTaskCtr    = 0u;
 8004f90:	2300      	movs	r3, #0
 8004f92:	4a1e      	ldr	r2, [pc, #120]	@ (800500c <OS_StatTaskInit+0x7c>)
 8004f94:	6013      	str	r3, [r2, #0]
    OSStatTaskCtrRun = 0u;
 8004f96:	4a1e      	ldr	r2, [pc, #120]	@ (8005010 <OS_StatTaskInit+0x80>)
 8004f98:	6013      	str	r3, [r2, #0]
    OSStatTaskCtrMax = 0u;
 8004f9a:	4a1e      	ldr	r2, [pc, #120]	@ (8005014 <OS_StatTaskInit+0x84>)
 8004f9c:	6013      	str	r3, [r2, #0]
    OSStatTaskRdy    = OS_STATE_NOT_RDY;                        /* Statistic task is not ready                          */
 8004f9e:	4a1e      	ldr	r2, [pc, #120]	@ (8005018 <OS_StatTaskInit+0x88>)
 8004fa0:	7013      	strb	r3, [r2, #0]
    OSStatResetFlag  = OS_FALSE;
 8004fa2:	4a1e      	ldr	r2, [pc, #120]	@ (800501c <OS_StatTaskInit+0x8c>)
 8004fa4:	7013      	strb	r3, [r2, #0]

#if (OS_CFG_STAT_TASK_STK_CHK_EN > 0u) && (OS_CFG_ISR_STK_SIZE > 0u)
    OSISRStkFree     = 0u;
 8004fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8005020 <OS_StatTaskInit+0x90>)
 8004fa8:	6013      	str	r3, [r2, #0]
    OSISRStkUsed     = 0u;
 8004faa:	4a1e      	ldr	r2, [pc, #120]	@ (8005024 <OS_StatTaskInit+0x94>)
 8004fac:	6013      	str	r3, [r2, #0]
#endif
                                                                /* --------------- CREATE THE STAT TASK --------------- */
    if (OSCfg_StatTaskStkBasePtr == (CPU_STK *)0) {
 8004fae:	4b1e      	ldr	r3, [pc, #120]	@ (8005028 <OS_StatTaskInit+0x98>)
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	b182      	cbz	r2, 8004fd6 <OS_StatTaskInit+0x46>
       *p_err = OS_ERR_STAT_STK_INVALID;
        return;
    }

    if (OSCfg_StatTaskStkSize < OSCfg_StkSizeMin) {
 8004fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800502c <OS_StatTaskInit+0x9c>)
 8004fb6:	6819      	ldr	r1, [r3, #0]
 8004fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8005030 <OS_StatTaskInit+0xa0>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4299      	cmp	r1, r3
 8004fbe:	d30e      	bcc.n	8004fde <OS_StatTaskInit+0x4e>
{
 8004fc0:	b510      	push	{r4, lr}
 8004fc2:	b08a      	sub	sp, #40	@ 0x28
       *p_err = OS_ERR_STAT_STK_SIZE_INVALID;
        return;
    }

    if (OSCfg_StatTaskPrio >= (OS_CFG_PRIO_MAX - 1u)) {
 8004fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8005034 <OS_StatTaskInit+0xa4>)
 8004fc6:	781c      	ldrb	r4, [r3, #0]
 8004fc8:	2c1e      	cmp	r4, #30
 8004fca:	d90c      	bls.n	8004fe6 <OS_StatTaskInit+0x56>
       *p_err = OS_ERR_STAT_PRIO_INVALID;
 8004fcc:	f646 632a 	movw	r3, #28202	@ 0x6e2a
 8004fd0:	8003      	strh	r3, [r0, #0]
                  0u,
                  0u,
                 (void       *)0,
                 (OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR),
                  p_err);
}
 8004fd2:	b00a      	add	sp, #40	@ 0x28
 8004fd4:	bd10      	pop	{r4, pc}
       *p_err = OS_ERR_STAT_STK_INVALID;
 8004fd6:	f646 632b 	movw	r3, #28203	@ 0x6e2b
 8004fda:	8003      	strh	r3, [r0, #0]
        return;
 8004fdc:	4770      	bx	lr
       *p_err = OS_ERR_STAT_STK_SIZE_INVALID;
 8004fde:	f646 632c 	movw	r3, #28204	@ 0x6e2c
 8004fe2:	8003      	strh	r3, [r0, #0]
        return;
 8004fe4:	4770      	bx	lr
    OSTaskCreate(&OSStatTaskTCB,
 8004fe6:	9008      	str	r0, [sp, #32]
 8004fe8:	2303      	movs	r3, #3
 8004fea:	9307      	str	r3, [sp, #28]
 8004fec:	2300      	movs	r3, #0
 8004fee:	9306      	str	r3, [sp, #24]
 8004ff0:	9305      	str	r3, [sp, #20]
 8004ff2:	9304      	str	r3, [sp, #16]
 8004ff4:	9103      	str	r1, [sp, #12]
 8004ff6:	4910      	ldr	r1, [pc, #64]	@ (8005038 <OS_StatTaskInit+0xa8>)
 8004ff8:	6809      	ldr	r1, [r1, #0]
 8004ffa:	9102      	str	r1, [sp, #8]
 8004ffc:	9201      	str	r2, [sp, #4]
 8004ffe:	9400      	str	r4, [sp, #0]
 8005000:	4a0e      	ldr	r2, [pc, #56]	@ (800503c <OS_StatTaskInit+0xac>)
 8005002:	490f      	ldr	r1, [pc, #60]	@ (8005040 <OS_StatTaskInit+0xb0>)
 8005004:	480f      	ldr	r0, [pc, #60]	@ (8005044 <OS_StatTaskInit+0xb4>)
 8005006:	f000 f905 	bl	8005214 <OSTaskCreate>
 800500a:	e7e2      	b.n	8004fd2 <OS_StatTaskInit+0x42>
 800500c:	20001af8 	.word	0x20001af8
 8005010:	20001af0 	.word	0x20001af0
 8005014:	20001af4 	.word	0x20001af4
 8005018:	20001aec 	.word	0x20001aec
 800501c:	20001b00 	.word	0x20001b00
 8005020:	20001cc8 	.word	0x20001cc8
 8005024:	20001cc4 	.word	0x20001cc4
 8005028:	08005f50 	.word	0x08005f50
 800502c:	08005f48 	.word	0x08005f48
 8005030:	08005f44 	.word	0x08005f44
 8005034:	08005f58 	.word	0x08005f58
 8005038:	08005f4c 	.word	0x08005f4c
 800503c:	08004d3d 	.word	0x08004d3d
 8005040:	08006100 	.word	0x08006100
 8005044:	20001a28 	.word	0x20001a28

08005048 <OSTaskStkChk>:
#if (OS_CFG_STAT_TASK_STK_CHK_EN > 0u)
void  OSTaskStkChk (OS_TCB        *p_tcb,
                    CPU_STK_SIZE  *p_free,
                    CPU_STK_SIZE  *p_used,
                    OS_ERR        *p_err)
{
 8005048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800504c:	4605      	mov	r5, r0
 800504e:	4688      	mov	r8, r1
 8005050:	4617      	mov	r7, r2
 8005052:	461e      	mov	r6, r3
       *p_err = OS_ERR_PTR_INVALID;
        return;
    }
#endif

    CPU_CRITICAL_ENTER();
 8005054:	2040      	movs	r0, #64	@ 0x40
 8005056:	f7fb f8bb 	bl	80001d0 <CPU_SR_Save>
    if (p_tcb == (OS_TCB *)0) {                                 /* Check the stack of the current task?                 */
 800505a:	b165      	cbz	r5, 8005076 <OSTaskStkChk+0x2e>
        p_tcb = OSTCBCurPtr;                                    /* Yes                                                  */
    }

    if (p_tcb->StkPtr == (CPU_STK *)0) {                        /* Make sure task exist                                 */
 800505c:	682b      	ldr	r3, [r5, #0]
 800505e:	b16b      	cbz	r3, 800507c <OSTaskStkChk+0x34>
       *p_used = 0u;
       *p_err  = OS_ERR_TASK_NOT_EXIST;
        return;
    }

    if ((p_tcb->Opt & OS_OPT_TASK_STK_CHK) == 0u) {             /* Make sure stack checking option is set               */
 8005060:	f8b5 3048 	ldrh.w	r3, [r5, #72]	@ 0x48
 8005064:	f013 0f01 	tst.w	r3, #1
 8005068:	d012      	beq.n	8005090 <OSTaskStkChk+0x48>
       *p_err  = OS_ERR_TASK_OPT;
        return;
    }

#if (CPU_CFG_STK_GROWTH == CPU_STK_GROWTH_HI_TO_LO)
    p_stk = p_tcb->StkBasePtr;                                  /* Start at the lowest memory and go up                 */
 800506a:	6a2c      	ldr	r4, [r5, #32]
#if (OS_CFG_TASK_STK_REDZONE_EN > 0u)
    p_stk -= OS_CFG_TASK_STK_REDZONE_DEPTH;
#endif
#endif

    stk_size = p_tcb->StkSize;
 800506c:	6c6d      	ldr	r5, [r5, #68]	@ 0x44
    CPU_CRITICAL_EXIT();
 800506e:	f7fb f8bd 	bl	80001ec <CPU_SR_Restore>

    free_stk = 0u;
 8005072:	2000      	movs	r0, #0
                                                                /* Compute the number of zero entries on the stk        */
#if (CPU_CFG_STK_GROWTH == CPU_STK_GROWTH_HI_TO_LO)
    while ((free_stk  < stk_size) &&
 8005074:	e018      	b.n	80050a8 <OSTaskStkChk+0x60>
        p_tcb = OSTCBCurPtr;                                    /* Yes                                                  */
 8005076:	4b13      	ldr	r3, [pc, #76]	@ (80050c4 <OSTaskStkChk+0x7c>)
 8005078:	681d      	ldr	r5, [r3, #0]
 800507a:	e7ef      	b.n	800505c <OSTaskStkChk+0x14>
        CPU_CRITICAL_EXIT();
 800507c:	f7fb f8b6 	bl	80001ec <CPU_SR_Restore>
       *p_free = 0u;
 8005080:	2300      	movs	r3, #0
 8005082:	f8c8 3000 	str.w	r3, [r8]
       *p_used = 0u;
 8005086:	603b      	str	r3, [r7, #0]
       *p_err  = OS_ERR_TASK_NOT_EXIST;
 8005088:	f247 1352 	movw	r3, #29010	@ 0x7152
 800508c:	8033      	strh	r3, [r6, #0]
        return;
 800508e:	e016      	b.n	80050be <OSTaskStkChk+0x76>
        CPU_CRITICAL_EXIT();
 8005090:	f7fb f8ac 	bl	80001ec <CPU_SR_Restore>
       *p_free = 0u;
 8005094:	2300      	movs	r3, #0
 8005096:	f8c8 3000 	str.w	r3, [r8]
       *p_used = 0u;
 800509a:	603b      	str	r3, [r7, #0]
       *p_err  = OS_ERR_TASK_OPT;
 800509c:	f247 1354 	movw	r3, #29012	@ 0x7154
 80050a0:	8033      	strh	r3, [r6, #0]
        return;
 80050a2:	e00c      	b.n	80050be <OSTaskStkChk+0x76>
           (*p_stk   ==       0u)) {
        p_stk++;
 80050a4:	3404      	adds	r4, #4
        free_stk++;
 80050a6:	3001      	adds	r0, #1
    while ((free_stk  < stk_size) &&
 80050a8:	42a8      	cmp	r0, r5
 80050aa:	d202      	bcs.n	80050b2 <OSTaskStkChk+0x6a>
 80050ac:	6823      	ldr	r3, [r4, #0]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0f8      	beq.n	80050a4 <OSTaskStkChk+0x5c>
           (*p_stk   ==       0u)) {
        free_stk++;
        p_stk--;
    }
#endif
   *p_free = free_stk;
 80050b2:	f8c8 0000 	str.w	r0, [r8]
   *p_used = (stk_size - free_stk);                             /* Compute number of entries used on the stack          */
 80050b6:	1a2d      	subs	r5, r5, r0
 80050b8:	603d      	str	r5, [r7, #0]
   *p_err  = OS_ERR_NONE;
 80050ba:	2300      	movs	r3, #0
 80050bc:	8033      	strh	r3, [r6, #0]
}
 80050be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050c2:	bf00      	nop
 80050c4:	200018e0 	.word	0x200018e0

080050c8 <OS_TaskDbgListAdd>:
*/

#if (OS_CFG_DBG_EN > 0u)
void  OS_TaskDbgListAdd (OS_TCB  *p_tcb)
{
    p_tcb->DbgPrevPtr                = (OS_TCB *)0;
 80050c8:	2300      	movs	r3, #0
 80050ca:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
    if (OSTaskDbgListPtr == (OS_TCB *)0) {
 80050ce:	4b06      	ldr	r3, [pc, #24]	@ (80050e8 <OS_TaskDbgListAdd+0x20>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	b133      	cbz	r3, 80050e2 <OS_TaskDbgListAdd+0x1a>
        p_tcb->DbgNextPtr            = (OS_TCB *)0;
    } else {
        p_tcb->DbgNextPtr            =  OSTaskDbgListPtr;
 80050d4:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
        OSTaskDbgListPtr->DbgPrevPtr =  p_tcb;
 80050d8:	f8c3 00b8 	str.w	r0, [r3, #184]	@ 0xb8
    }
    OSTaskDbgListPtr                 =  p_tcb;
 80050dc:	4b02      	ldr	r3, [pc, #8]	@ (80050e8 <OS_TaskDbgListAdd+0x20>)
 80050de:	6018      	str	r0, [r3, #0]
}
 80050e0:	4770      	bx	lr
        p_tcb->DbgNextPtr            = (OS_TCB *)0;
 80050e2:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
 80050e6:	e7f9      	b.n	80050dc <OS_TaskDbgListAdd+0x14>
 80050e8:	20001a20 	.word	0x20001a20

080050ec <OS_TaskDbgListRemove>:
{
    OS_TCB  *p_tcb_next;
    OS_TCB  *p_tcb_prev;


    p_tcb_prev = p_tcb->DbgPrevPtr;
 80050ec:	f8d0 20b8 	ldr.w	r2, [r0, #184]	@ 0xb8
    p_tcb_next = p_tcb->DbgNextPtr;
 80050f0:	f8d0 30bc 	ldr.w	r3, [r0, #188]	@ 0xbc

    if (p_tcb_prev == (OS_TCB *)0) {
 80050f4:	b152      	cbz	r2, 800510c <OS_TaskDbgListRemove+0x20>
        if (p_tcb_next != (OS_TCB *)0) {
            p_tcb_next->DbgPrevPtr = (OS_TCB *)0;
        }
        p_tcb->DbgNextPtr = (OS_TCB *)0;

    } else if (p_tcb_next == (OS_TCB *)0) {
 80050f6:	b19b      	cbz	r3, 8005120 <OS_TaskDbgListRemove+0x34>
        p_tcb_prev->DbgNextPtr = (OS_TCB *)0;
        p_tcb->DbgPrevPtr      = (OS_TCB *)0;

    } else {
        p_tcb_prev->DbgNextPtr =  p_tcb_next;
 80050f8:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc
        p_tcb_next->DbgPrevPtr =  p_tcb_prev;
 80050fc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        p_tcb->DbgNextPtr      = (OS_TCB *)0;
 8005100:	2300      	movs	r3, #0
 8005102:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
        p_tcb->DbgPrevPtr      = (OS_TCB *)0;
 8005106:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
    }
}
 800510a:	4770      	bx	lr
        OSTaskDbgListPtr = p_tcb_next;
 800510c:	4a07      	ldr	r2, [pc, #28]	@ (800512c <OS_TaskDbgListRemove+0x40>)
 800510e:	6013      	str	r3, [r2, #0]
        if (p_tcb_next != (OS_TCB *)0) {
 8005110:	b113      	cbz	r3, 8005118 <OS_TaskDbgListRemove+0x2c>
            p_tcb_next->DbgPrevPtr = (OS_TCB *)0;
 8005112:	2200      	movs	r2, #0
 8005114:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        p_tcb->DbgNextPtr = (OS_TCB *)0;
 8005118:	2300      	movs	r3, #0
 800511a:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
 800511e:	4770      	bx	lr
        p_tcb_prev->DbgNextPtr = (OS_TCB *)0;
 8005120:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc
        p_tcb->DbgPrevPtr      = (OS_TCB *)0;
 8005124:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	20001a20 	.word	0x20001a20

08005130 <OS_TaskInit>:
*/

void  OS_TaskInit (OS_ERR  *p_err)
{
#if (OS_CFG_DBG_EN > 0u)
    OSTaskDbgListPtr = (OS_TCB *)0;
 8005130:	2300      	movs	r3, #0
 8005132:	4a04      	ldr	r2, [pc, #16]	@ (8005144 <OS_TaskInit+0x14>)
 8005134:	6013      	str	r3, [r2, #0]
#endif

    OSTaskQty        = 0u;                                      /* Clear the number of tasks                            */
 8005136:	4a04      	ldr	r2, [pc, #16]	@ (8005148 <OS_TaskInit+0x18>)
 8005138:	8013      	strh	r3, [r2, #0]

#if ((OS_CFG_TASK_PROFILE_EN > 0u) || (OS_CFG_DBG_EN > 0u))
    OSTaskCtxSwCtr   = 0u;                                      /* Clear the context switch counter                     */
 800513a:	4a04      	ldr	r2, [pc, #16]	@ (800514c <OS_TaskInit+0x1c>)
 800513c:	6013      	str	r3, [r2, #0]
#endif

   *p_err            = OS_ERR_NONE;
 800513e:	8003      	strh	r3, [r0, #0]
}
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	20001a20 	.word	0x20001a20
 8005148:	20001a1e 	.word	0x20001a1e
 800514c:	20001a24 	.word	0x20001a24

08005150 <OS_TaskInitTCB>:
* Note(s)    : This function is INTERNAL to uC/OS-III and your application should not call it.
************************************************************************************************************************
*/

void  OS_TaskInitTCB (OS_TCB  *p_tcb)
{
 8005150:	b538      	push	{r3, r4, r5, lr}
 8005152:	4604      	mov	r4, r0
#if defined(OS_CFG_TLS_TBL_SIZE) && (OS_CFG_TLS_TBL_SIZE > 0u)
    OS_TLS_ID   id;
#endif


    p_tcb->StkPtr               = (CPU_STK          *)0;
 8005154:	2500      	movs	r5, #0
 8005156:	6005      	str	r5, [r0, #0]
    p_tcb->StkLimitPtr          = (CPU_STK          *)0;
 8005158:	6085      	str	r5, [r0, #8]

    p_tcb->ExtPtr               = (void             *)0;
 800515a:	6045      	str	r5, [r0, #4]

    p_tcb->NextPtr              = (OS_TCB           *)0;
 800515c:	6105      	str	r5, [r0, #16]
    p_tcb->PrevPtr              = (OS_TCB           *)0;
 800515e:	6145      	str	r5, [r0, #20]

#if (OS_CFG_TICK_EN > 0u)
    p_tcb->TickNextPtr          = (OS_TCB           *)0;
 8005160:	6185      	str	r5, [r0, #24]
    p_tcb->TickPrevPtr          = (OS_TCB           *)0;
 8005162:	61c5      	str	r5, [r0, #28]
#endif

#if (OS_CFG_DBG_EN > 0u)
    p_tcb->NamePtr              = (CPU_CHAR *)((void *)"?Task");
 8005164:	4b29      	ldr	r3, [pc, #164]	@ (800520c <OS_TaskInitTCB+0xbc>)
 8005166:	60c3      	str	r3, [r0, #12]
#endif

#if ((OS_CFG_DBG_EN > 0u) || (OS_CFG_STAT_TASK_STK_CHK_EN > 0u))
    p_tcb->StkBasePtr           = (CPU_STK          *)0;
 8005168:	6205      	str	r5, [r0, #32]
#endif

#if (OS_CFG_DBG_EN > 0u)
    p_tcb->TaskEntryAddr        = (OS_TASK_PTR       )0;
 800516a:	6245      	str	r5, [r0, #36]	@ 0x24
    p_tcb->TaskEntryArg         = (void             *)0;
 800516c:	6285      	str	r5, [r0, #40]	@ 0x28
#if (OS_CFG_TS_EN > 0u)
    p_tcb->TS                   =                     0u;
#endif

#if (OS_MSG_EN > 0u)
    p_tcb->MsgPtr               = (void             *)0;
 800516e:	6605      	str	r5, [r0, #96]	@ 0x60
    p_tcb->MsgSize              =                     0u;
 8005170:	f8a0 5064 	strh.w	r5, [r0, #100]	@ 0x64
#endif

#if (OS_CFG_TASK_Q_EN > 0u)
    OS_MsgQInit(&p_tcb->MsgQ,
 8005174:	4629      	mov	r1, r5
 8005176:	3068      	adds	r0, #104	@ 0x68
 8005178:	f7ff fc3a 	bl	80049f0 <OS_MsgQInit>
                 0u);
#if (OS_CFG_TASK_PROFILE_EN > 0u)
    p_tcb->MsgQPendTime         =                     0u;
 800517c:	67a5      	str	r5, [r4, #120]	@ 0x78
    p_tcb->MsgQPendTimeMax      =                     0u;
 800517e:	67e5      	str	r5, [r4, #124]	@ 0x7c
#endif
#endif

#if (OS_CFG_FLAG_EN > 0u)
    p_tcb->FlagsPend            =                     0u;
 8005180:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
    p_tcb->FlagsOpt             =                     0u;
 8005184:	f8a4 508c 	strh.w	r5, [r4, #140]	@ 0x8c
    p_tcb->FlagsRdy             =                     0u;
 8005188:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
#endif

#if (OS_CFG_TASK_REG_TBL_SIZE > 0u)
    for (reg_id = 0u; reg_id < OS_CFG_TASK_REG_TBL_SIZE; reg_id++) {
 800518c:	2d00      	cmp	r5, #0
 800518e:	d035      	beq.n	80051fc <OS_TaskInitTCB+0xac>
    for (id = 0u; id < OS_CFG_TLS_TBL_SIZE; id++) {
        p_tcb->TLS_Tbl[id]      =                     0u;
    }
#endif

    p_tcb->SemCtr               =                     0u;
 8005190:	2300      	movs	r3, #0
 8005192:	64e3      	str	r3, [r4, #76]	@ 0x4c
#if (OS_CFG_TASK_PROFILE_EN > 0u)
    p_tcb->SemPendTime          =                     0u;
 8005194:	f8c4 30a8 	str.w	r3, [r4, #168]	@ 0xa8
    p_tcb->SemPendTimeMax       =                     0u;
 8005198:	f8c4 30ac 	str.w	r3, [r4, #172]	@ 0xac
#endif

#if ((OS_CFG_DBG_EN > 0u) || (OS_CFG_STAT_TASK_STK_CHK_EN > 0u))
    p_tcb->StkSize              =                     0u;
 800519c:	6463      	str	r3, [r4, #68]	@ 0x44
#endif


#if (OS_CFG_TASK_SUSPEND_EN > 0u)
    p_tcb->SuspendCtr           =                     0u;
 800519e:	f884 308e 	strb.w	r3, [r4, #142]	@ 0x8e
#endif

#if (OS_CFG_STAT_TASK_STK_CHK_EN > 0u)
    p_tcb->StkFree              =                     0u;
 80051a2:	f8c4 30b4 	str.w	r3, [r4, #180]	@ 0xb4
    p_tcb->StkUsed              =                     0u;
 80051a6:	f8c4 30b0 	str.w	r3, [r4, #176]	@ 0xb0
#endif

    p_tcb->Opt                  =                     0u;
 80051aa:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48

#if (OS_CFG_TICK_EN > 0u)
    p_tcb->TickRemain           =                     0u;
 80051ae:	6523      	str	r3, [r4, #80]	@ 0x50
    p_tcb->TickCtrPrev          =                     0u;
 80051b0:	6563      	str	r3, [r4, #84]	@ 0x54
#endif

#if (OS_CFG_SCHED_ROUND_ROBIN_EN > 0u)
    p_tcb->TimeQuanta           =                     0u;
 80051b2:	65a3      	str	r3, [r4, #88]	@ 0x58
    p_tcb->TimeQuantaCtr        =                     0u;
 80051b4:	65e3      	str	r3, [r4, #92]	@ 0x5c
#endif

#if (OS_CFG_TASK_PROFILE_EN > 0u)
    p_tcb->CPUUsage             =                     0u;
 80051b6:	f8a4 3090 	strh.w	r3, [r4, #144]	@ 0x90
    p_tcb->CPUUsageMax          =                     0u;
 80051ba:	f8a4 3092 	strh.w	r3, [r4, #146]	@ 0x92
    p_tcb->CtxSwCtr             =                     0u;
 80051be:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
    p_tcb->CyclesDelta          =                     0u;
 80051c2:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
#if (OS_CFG_TS_EN > 0u)
    p_tcb->CyclesStart          =  OS_TS_GET();                 /* Read the current timestamp and save                  */
#else
    p_tcb->CyclesStart          =                     0u;
 80051c6:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
#endif
    p_tcb->CyclesTotal          =                     0u;
 80051ca:	f8c4 30a0 	str.w	r3, [r4, #160]	@ 0xa0
#endif
#if (OS_CFG_SCHED_LOCK_TIME_MEAS_EN > 0u)
    p_tcb->SchedLockTimeMax     =                     0u;
#endif

    p_tcb->PendNextPtr          = (OS_TCB           *)0;
 80051ce:	62e3      	str	r3, [r4, #44]	@ 0x2c
    p_tcb->PendPrevPtr          = (OS_TCB           *)0;
 80051d0:	6323      	str	r3, [r4, #48]	@ 0x30
    p_tcb->PendObjPtr           = (OS_PEND_OBJ      *)0;
 80051d2:	6363      	str	r3, [r4, #52]	@ 0x34
    p_tcb->PendOn               =  OS_TASK_PEND_ON_NOTHING;
 80051d4:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
    p_tcb->PendStatus           =  OS_STATUS_PEND_OK;
 80051d8:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
    p_tcb->TaskState            =  OS_TASK_STATE_RDY;
 80051dc:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a

    p_tcb->Prio                 =  OS_PRIO_INIT;
 80051e0:	2220      	movs	r2, #32
 80051e2:	f884 203b 	strb.w	r2, [r4, #59]	@ 0x3b
#if (OS_CFG_MUTEX_EN > 0u)
    p_tcb->BasePrio             =  OS_PRIO_INIT;
 80051e6:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
    p_tcb->MutexGrpHeadPtr      = (OS_MUTEX         *)0;
 80051ea:	6423      	str	r3, [r4, #64]	@ 0x40
#endif

#if (OS_CFG_DBG_EN > 0u)
    p_tcb->DbgPrevPtr           = (OS_TCB           *)0;
 80051ec:	f8c4 30b8 	str.w	r3, [r4, #184]	@ 0xb8
    p_tcb->DbgNextPtr           = (OS_TCB           *)0;
 80051f0:	f8c4 30bc 	str.w	r3, [r4, #188]	@ 0xbc
    p_tcb->DbgNamePtr           = (CPU_CHAR *)((void *)" ");
 80051f4:	4b06      	ldr	r3, [pc, #24]	@ (8005210 <OS_TaskInitTCB+0xc0>)
 80051f6:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0
#endif
}
 80051fa:	bd38      	pop	{r3, r4, r5, pc}
        p_tcb->RegTbl[reg_id]   =                     0u;
 80051fc:	f105 0320 	add.w	r3, r5, #32
 8005200:	2200      	movs	r2, #0
 8005202:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    for (reg_id = 0u; reg_id < OS_CFG_TASK_REG_TBL_SIZE; reg_id++) {
 8005206:	3501      	adds	r5, #1
 8005208:	b2ed      	uxtb	r5, r5
 800520a:	e7bf      	b.n	800518c <OS_TaskInitTCB+0x3c>
 800520c:	08006114 	.word	0x08006114
 8005210:	08005fa0 	.word	0x08005fa0

08005214 <OSTaskCreate>:
{
 8005214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005218:	b085      	sub	sp, #20
 800521a:	4604      	mov	r4, r0
 800521c:	9103      	str	r1, [sp, #12]
 800521e:	4616      	mov	r6, r2
 8005220:	461d      	mov	r5, r3
 8005222:	f89d b038 	ldrb.w	fp, [sp, #56]	@ 0x38
 8005226:	f8dd 803c 	ldr.w	r8, [sp, #60]	@ 0x3c
 800522a:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 800522c:	f8bd a054 	ldrh.w	sl, [sp, #84]	@ 0x54
    if (prio == (OS_CFG_PRIO_MAX - 1u)) {
 8005230:	f1bb 0f1f 	cmp.w	fp, #31
 8005234:	d109      	bne.n	800524a <OSTaskCreate+0x36>
        if (p_tcb != &OSIdleTaskTCB) {
 8005236:	4b41      	ldr	r3, [pc, #260]	@ (800533c <OSTaskCreate+0x128>)
 8005238:	4298      	cmp	r0, r3
 800523a:	d006      	beq.n	800524a <OSTaskCreate+0x36>
           *p_err = OS_ERR_PRIO_INVALID;                        /* Not allowed to use same priority as idle task        */
 800523c:	f246 2373 	movw	r3, #25203	@ 0x6273
 8005240:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005242:	8013      	strh	r3, [r2, #0]
}
 8005244:	b005      	add	sp, #20
 8005246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    OS_TaskInitTCB(p_tcb);                                      /* Initialize the TCB to default values                 */
 800524a:	4620      	mov	r0, r4
 800524c:	f7ff ff80 	bl	8005150 <OS_TaskInitTCB>
   *p_err = OS_ERR_NONE;
 8005250:	2300      	movs	r3, #0
 8005252:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005254:	8013      	strh	r3, [r2, #0]
    if (((opt & OS_OPT_TASK_STK_CHK) != 0u) ||                  /* See if stack checking has been enabled               */
 8005256:	f01a 0f03 	tst.w	sl, #3
 800525a:	d002      	beq.n	8005262 <OSTaskCreate+0x4e>
        if ((opt & OS_OPT_TASK_STK_CLR) != 0u) {
 800525c:	f01a 0f02 	tst.w	sl, #2
 8005260:	d152      	bne.n	8005308 <OSTaskCreate+0xf4>
    p_stk_limit = p_stk_base + stk_limit;
 8005262:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005264:	eb08 0983 	add.w	r9, r8, r3, lsl #2
    p_sp = OSTaskStkInit(p_task,
 8005268:	f8cd a004 	str.w	sl, [sp, #4]
 800526c:	9700      	str	r7, [sp, #0]
 800526e:	464b      	mov	r3, r9
 8005270:	4642      	mov	r2, r8
 8005272:	4629      	mov	r1, r5
 8005274:	4630      	mov	r0, r6
 8005276:	f7fe fb1d 	bl	80038b4 <OSTaskStkInit>
    if (p_sp < p_stk_base) {
 800527a:	4580      	cmp	r8, r0
 800527c:	d847      	bhi.n	800530e <OSTaskCreate+0xfa>
    p_tcb->TaskEntryAddr = p_task;                              /* Save task entry point address                        */
 800527e:	6266      	str	r6, [r4, #36]	@ 0x24
    p_tcb->TaskEntryArg  = p_arg;                               /* Save task entry argument                             */
 8005280:	62a5      	str	r5, [r4, #40]	@ 0x28
    p_tcb->NamePtr       = p_name;                              /* Save task name                                       */
 8005282:	9b03      	ldr	r3, [sp, #12]
 8005284:	60e3      	str	r3, [r4, #12]
    p_tcb->Prio          = prio;                                /* Save the task's priority                             */
 8005286:	f884 b03b 	strb.w	fp, [r4, #59]	@ 0x3b
    p_tcb->BasePrio      = prio;                                /* Set the base priority                                */
 800528a:	f884 b03c 	strb.w	fp, [r4, #60]	@ 0x3c
    p_tcb->StkPtr        = p_sp;                                /* Save the new top-of-stack pointer                    */
 800528e:	6020      	str	r0, [r4, #0]
    p_tcb->StkLimitPtr   = p_stk_limit;                         /* Save the stack limit pointer                         */
 8005290:	f8c4 9008 	str.w	r9, [r4, #8]
    p_tcb->TimeQuanta    = time_quanta;                         /* Save the #ticks for time slice (0 means not sliced)  */
 8005294:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005296:	65a3      	str	r3, [r4, #88]	@ 0x58
    if (time_quanta == 0u) {
 8005298:	2b00      	cmp	r3, #0
 800529a:	d13d      	bne.n	8005318 <OSTaskCreate+0x104>
        p_tcb->TimeQuantaCtr = OSSchedRoundRobinDfltTimeQuanta;
 800529c:	4b28      	ldr	r3, [pc, #160]	@ (8005340 <OSTaskCreate+0x12c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	65e3      	str	r3, [r4, #92]	@ 0x5c
    p_tcb->ExtPtr        = p_ext;                               /* Save pointer to TCB extension                        */
 80052a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80052a4:	6063      	str	r3, [r4, #4]
    p_tcb->StkBasePtr    = p_stk_base;                          /* Save pointer to the base address of the stack        */
 80052a6:	f8c4 8020 	str.w	r8, [r4, #32]
    p_tcb->StkSize       = stk_size;                            /* Save the stack size (in number of CPU_STK elements)  */
 80052aa:	6467      	str	r7, [r4, #68]	@ 0x44
    p_tcb->Opt           = opt;                                 /* Save task options                                    */
 80052ac:	f8a4 a048 	strh.w	sl, [r4, #72]	@ 0x48
    for (reg_nbr = 0u; reg_nbr < OS_CFG_TASK_REG_TBL_SIZE; reg_nbr++) {
 80052b0:	2300      	movs	r3, #0
 80052b2:	b3a3      	cbz	r3, 800531e <OSTaskCreate+0x10a>
    OS_MsgQInit(&p_tcb->MsgQ,                                   /* Initialize the task's message queue                  */
 80052b4:	f8bd 1048 	ldrh.w	r1, [sp, #72]	@ 0x48
 80052b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80052bc:	f7ff fb98 	bl	80049f0 <OS_MsgQInit>
    OSTaskCreateHook(p_tcb);                                    /* Call user defined hook                               */
 80052c0:	4620      	mov	r0, r4
 80052c2:	f7fe faf4 	bl	80038ae <OSTaskCreateHook>
    CPU_CRITICAL_ENTER();
 80052c6:	2040      	movs	r0, #64	@ 0x40
 80052c8:	f7fa ff82 	bl	80001d0 <CPU_SR_Save>
 80052cc:	4605      	mov	r5, r0
    OS_PrioInsert(p_tcb->Prio);
 80052ce:	f894 003b 	ldrb.w	r0, [r4, #59]	@ 0x3b
 80052d2:	f7ff fcd3 	bl	8004c7c <OS_PrioInsert>
    OS_RdyListInsertTail(p_tcb);
 80052d6:	4620      	mov	r0, r4
 80052d8:	f7fe fdf6 	bl	8003ec8 <OS_RdyListInsertTail>
    OS_TaskDbgListAdd(p_tcb);
 80052dc:	4620      	mov	r0, r4
 80052de:	f7ff fef3 	bl	80050c8 <OS_TaskDbgListAdd>
    OSTaskQty++;                                                /* Increment the #tasks counter                         */
 80052e2:	4a18      	ldr	r2, [pc, #96]	@ (8005344 <OSTaskCreate+0x130>)
 80052e4:	8813      	ldrh	r3, [r2, #0]
 80052e6:	3301      	adds	r3, #1
 80052e8:	8013      	strh	r3, [r2, #0]
    if (OSRunning != OS_STATE_OS_RUNNING) {                     /* Return if multitasking has not started               */
 80052ea:	4b17      	ldr	r3, [pc, #92]	@ (8005348 <OSTaskCreate+0x134>)
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d01d      	beq.n	800532e <OSTaskCreate+0x11a>
        CPU_CRITICAL_EXIT();
 80052f2:	4628      	mov	r0, r5
 80052f4:	f7fa ff7a 	bl	80001ec <CPU_SR_Restore>
        return;
 80052f8:	e7a4      	b.n	8005244 <OSTaskCreate+0x30>
               *p_sp = 0u;                                      /* Clear from bottom of stack and up!                   */
 80052fa:	2100      	movs	r1, #0
 80052fc:	f842 1b04 	str.w	r1, [r2], #4
            for (i = 0u; i < stk_size; i++) {                   /* Stack grows from HIGH to LOW memory                  */
 8005300:	3301      	adds	r3, #1
 8005302:	42bb      	cmp	r3, r7
 8005304:	d3f9      	bcc.n	80052fa <OSTaskCreate+0xe6>
 8005306:	e7ac      	b.n	8005262 <OSTaskCreate+0x4e>
            p_sp = p_stk_base;
 8005308:	4642      	mov	r2, r8
            for (i = 0u; i < stk_size; i++) {                   /* Stack grows from HIGH to LOW memory                  */
 800530a:	2300      	movs	r3, #0
 800530c:	e7f9      	b.n	8005302 <OSTaskCreate+0xee>
       *p_err = OS_ERR_STK_OVF;
 800530e:	f646 6332 	movw	r3, #28210	@ 0x6e32
 8005312:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005314:	8013      	strh	r3, [r2, #0]
        return;
 8005316:	e795      	b.n	8005244 <OSTaskCreate+0x30>
        p_tcb->TimeQuantaCtr = time_quanta;
 8005318:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800531a:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800531c:	e7c1      	b.n	80052a2 <OSTaskCreate+0x8e>
        p_tcb->RegTbl[reg_nbr] = 0u;
 800531e:	f103 0220 	add.w	r2, r3, #32
 8005322:	2100      	movs	r1, #0
 8005324:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (reg_nbr = 0u; reg_nbr < OS_CFG_TASK_REG_TBL_SIZE; reg_nbr++) {
 8005328:	3301      	adds	r3, #1
 800532a:	b2db      	uxtb	r3, r3
 800532c:	e7c1      	b.n	80052b2 <OSTaskCreate+0x9e>
    CPU_CRITICAL_EXIT();
 800532e:	4628      	mov	r0, r5
 8005330:	f7fa ff5c 	bl	80001ec <CPU_SR_Restore>
    OSSched();
 8005334:	f7fe fba6 	bl	8003a84 <OSSched>
 8005338:	e784      	b.n	8005244 <OSTaskCreate+0x30>
 800533a:	bf00      	nop
 800533c:	20001cd0 	.word	0x20001cd0
 8005340:	20001b0c 	.word	0x20001b0c
 8005344:	20001a1e 	.word	0x20001a1e
 8005348:	20001ccd 	.word	0x20001ccd

0800534c <OS_TaskChangePrio>:
************************************************************************************************************************
*/

void  OS_TaskChangePrio(OS_TCB  *p_tcb,
                        OS_PRIO  prio_new)
{
 800534c:	b570      	push	{r4, r5, r6, lr}
 800534e:	4604      	mov	r4, r0
 8005350:	460d      	mov	r5, r1
 8005352:	e01a      	b.n	800538a <OS_TaskChangePrio+0x3e>
#if (OS_CFG_MUTEX_EN > 0u)
        prio_cur    =  p_tcb->Prio;
#endif
        switch (p_tcb->TaskState) {
            case OS_TASK_STATE_RDY:
                 OS_RdyListRemove(p_tcb);                       /* Remove from current priority                         */
 8005354:	4620      	mov	r0, r4
 8005356:	f7fe fe65 	bl	8004024 <OS_RdyListRemove>
                 p_tcb->Prio = prio_new;                        /* Set new task priority                                */
 800535a:	f884 503b 	strb.w	r5, [r4, #59]	@ 0x3b
                 OS_PrioInsert(p_tcb->Prio);
 800535e:	4628      	mov	r0, r5
 8005360:	f7ff fc8c 	bl	8004c7c <OS_PrioInsert>
                 if (p_tcb == OSTCBCurPtr) {
 8005364:	4b32      	ldr	r3, [pc, #200]	@ (8005430 <OS_TaskChangePrio+0xe4>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	42a3      	cmp	r3, r4
 800536a:	d004      	beq.n	8005376 <OS_TaskChangePrio+0x2a>
                     OS_RdyListInsertHead(p_tcb);
                 } else {
                     OS_RdyListInsertTail(p_tcb);
 800536c:	4620      	mov	r0, r4
 800536e:	f7fe fdab 	bl	8003ec8 <OS_RdyListInsertTail>
        p_tcb_owner = (OS_TCB *)0;
 8005372:	2400      	movs	r4, #0
 8005374:	e007      	b.n	8005386 <OS_TaskChangePrio+0x3a>
                     OS_RdyListInsertHead(p_tcb);
 8005376:	4620      	mov	r0, r4
 8005378:	f7fe fd78 	bl	8003e6c <OS_RdyListInsertHead>
        p_tcb_owner = (OS_TCB *)0;
 800537c:	2400      	movs	r4, #0
 800537e:	e002      	b.n	8005386 <OS_TaskChangePrio+0x3a>
                 break;

            case OS_TASK_STATE_DLY:                             /* Nothing to do except change the priority in the OS_TCB*/
            case OS_TASK_STATE_SUSPENDED:
            case OS_TASK_STATE_DLY_SUSPENDED:
                 p_tcb->Prio = prio_new;                        /* Set new task priority                                */
 8005380:	f884 503b 	strb.w	r5, [r4, #59]	@ 0x3b
        p_tcb_owner = (OS_TCB *)0;
 8005384:	2400      	movs	r4, #0

            default:
                 return;
        }
        p_tcb = p_tcb_owner;
    } while (p_tcb != (OS_TCB *)0);
 8005386:	2c00      	cmp	r4, #0
 8005388:	d050      	beq.n	800542c <OS_TaskChangePrio+0xe0>
        prio_cur    =  p_tcb->Prio;
 800538a:	f894 603b 	ldrb.w	r6, [r4, #59]	@ 0x3b
        switch (p_tcb->TaskState) {
 800538e:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 8005392:	2b07      	cmp	r3, #7
 8005394:	d84a      	bhi.n	800542c <OS_TaskChangePrio+0xe0>
 8005396:	a201      	add	r2, pc, #4	@ (adr r2, 800539c <OS_TaskChangePrio+0x50>)
 8005398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800539c:	08005355 	.word	0x08005355
 80053a0:	08005381 	.word	0x08005381
 80053a4:	080053bd 	.word	0x080053bd
 80053a8:	080053bd 	.word	0x080053bd
 80053ac:	08005381 	.word	0x08005381
 80053b0:	08005381 	.word	0x08005381
 80053b4:	080053bd 	.word	0x080053bd
 80053b8:	080053bd 	.word	0x080053bd
                 p_tcb->Prio = prio_new;                        /* Set new task priority                                */
 80053bc:	f884 503b 	strb.w	r5, [r4, #59]	@ 0x3b
                 switch (p_tcb->PendOn) {                       /* What to do depends on what we are pending on         */
 80053c0:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80053c4:	2b04      	cmp	r3, #4
 80053c6:	d00d      	beq.n	80053e4 <OS_TaskChangePrio+0x98>
 80053c8:	d908      	bls.n	80053dc <OS_TaskChangePrio+0x90>
 80053ca:	3b05      	subs	r3, #5
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d82a      	bhi.n	8005428 <OS_TaskChangePrio+0xdc>
                          OS_PendListChangePrio(p_tcb);
 80053d2:	4620      	mov	r0, r4
 80053d4:	f7fe fc83 	bl	8003cde <OS_PendListChangePrio>
        p_tcb_owner = (OS_TCB *)0;
 80053d8:	2400      	movs	r4, #0
                          break;
 80053da:	e7d4      	b.n	8005386 <OS_TaskChangePrio+0x3a>
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d0f8      	beq.n	80053d2 <OS_TaskChangePrio+0x86>
 80053e0:	2400      	movs	r4, #0
 80053e2:	e7d0      	b.n	8005386 <OS_TaskChangePrio+0x3a>
                          OS_PendListChangePrio(p_tcb);
 80053e4:	4620      	mov	r0, r4
 80053e6:	f7fe fc7a 	bl	8003cde <OS_PendListChangePrio>
                          p_tcb_owner = ((OS_MUTEX *)((void *)p_tcb->PendObjPtr))->OwnerTCBPtr;
 80053ea:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80053ec:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
                          if (prio_cur > prio_new) {            /* Are we increasing the priority?                      */
 80053ee:	42b5      	cmp	r5, r6
 80053f0:	d305      	bcc.n	80053fe <OS_TaskChangePrio+0xb2>
                              if (p_tcb_owner->Prio == prio_cur) { /* No, is it required to check for a lower prio?     */
 80053f2:	f894 303b 	ldrb.w	r3, [r4, #59]	@ 0x3b
 80053f6:	42b3      	cmp	r3, r6
 80053f8:	d007      	beq.n	800540a <OS_TaskChangePrio+0xbe>
                                  p_tcb_owner = (OS_TCB *)0;
 80053fa:	2400      	movs	r4, #0
 80053fc:	e7c3      	b.n	8005386 <OS_TaskChangePrio+0x3a>
                              if (p_tcb_owner->Prio <= prio_new) { /* Yes, do we need to give this prio to the owner?   */
 80053fe:	f894 303b 	ldrb.w	r3, [r4, #59]	@ 0x3b
 8005402:	42ab      	cmp	r3, r5
 8005404:	d8bf      	bhi.n	8005386 <OS_TaskChangePrio+0x3a>
                                  p_tcb_owner = (OS_TCB *)0;
 8005406:	2400      	movs	r4, #0
 8005408:	e7bd      	b.n	8005386 <OS_TaskChangePrio+0x3a>
                                  prio_new = OS_MutexGrpPrioFindHighest(p_tcb_owner);
 800540a:	4620      	mov	r0, r4
 800540c:	f7ff fbea 	bl	8004be4 <OS_MutexGrpPrioFindHighest>
                                  prio_new = (prio_new > p_tcb_owner->BasePrio) ? p_tcb_owner->BasePrio : prio_new;
 8005410:	f894 503c 	ldrb.w	r5, [r4, #60]	@ 0x3c
 8005414:	4285      	cmp	r5, r0
 8005416:	bf28      	it	cs
 8005418:	4605      	movcs	r5, r0
 800541a:	b2ed      	uxtb	r5, r5
                                  if (prio_new == p_tcb_owner->Prio) {
 800541c:	f894 303b 	ldrb.w	r3, [r4, #59]	@ 0x3b
 8005420:	42ab      	cmp	r3, r5
 8005422:	d1b0      	bne.n	8005386 <OS_TaskChangePrio+0x3a>
                                      p_tcb_owner = (OS_TCB *)0;
 8005424:	2400      	movs	r4, #0
 8005426:	e7ae      	b.n	8005386 <OS_TaskChangePrio+0x3a>
 8005428:	2400      	movs	r4, #0
 800542a:	e7ac      	b.n	8005386 <OS_TaskChangePrio+0x3a>
}
 800542c:	bd70      	pop	{r4, r5, r6, pc}
 800542e:	bf00      	nop
 8005430:	200018e0 	.word	0x200018e0

08005434 <OSTaskDel>:
{
 8005434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005438:	460d      	mov	r5, r1
    if (OSRunning != OS_STATE_OS_RUNNING) {                     /* Is the kernel running?                               */
 800543a:	4b4b      	ldr	r3, [pc, #300]	@ (8005568 <OSTaskDel+0x134>)
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	2b01      	cmp	r3, #1
 8005440:	d004      	beq.n	800544c <OSTaskDel+0x18>
       *p_err = OS_ERR_OS_NOT_RUNNING;
 8005442:	f645 6389 	movw	r3, #24201	@ 0x5e89
 8005446:	800b      	strh	r3, [r1, #0]
}
 8005448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800544c:	4604      	mov	r4, r0
    if (p_tcb == &OSIdleTaskTCB) {                              /* Not allowed to delete the idle task                  */
 800544e:	4b47      	ldr	r3, [pc, #284]	@ (800556c <OSTaskDel+0x138>)
 8005450:	4298      	cmp	r0, r3
 8005452:	d00e      	beq.n	8005472 <OSTaskDel+0x3e>
    if (p_tcb == (OS_TCB *)0) {                                 /* Delete 'Self'?                                       */
 8005454:	b188      	cbz	r0, 800547a <OSTaskDel+0x46>
    CPU_CRITICAL_ENTER();
 8005456:	2040      	movs	r0, #64	@ 0x40
 8005458:	f7fa feba 	bl	80001d0 <CPU_SR_Save>
 800545c:	4606      	mov	r6, r0
    switch (p_tcb->TaskState) {
 800545e:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 8005462:	2b07      	cmp	r3, #7
 8005464:	d87a      	bhi.n	800555c <OSTaskDel+0x128>
 8005466:	e8df f003 	tbb	[pc, r3]
 800546a:	3410      	.short	0x3410
 800546c:	34133838 	.word	0x34133838
 8005470:	3838      	.short	0x3838
       *p_err = OS_ERR_TASK_DEL_IDLE;
 8005472:	f247 134c 	movw	r3, #29004	@ 0x714c
 8005476:	800b      	strh	r3, [r1, #0]
        return;
 8005478:	e7e6      	b.n	8005448 <OSTaskDel+0x14>
        CPU_CRITICAL_ENTER();
 800547a:	2040      	movs	r0, #64	@ 0x40
 800547c:	f7fa fea8 	bl	80001d0 <CPU_SR_Save>
        p_tcb  = OSTCBCurPtr;                                   /* Yes.                                                 */
 8005480:	4b3b      	ldr	r3, [pc, #236]	@ (8005570 <OSTaskDel+0x13c>)
 8005482:	681c      	ldr	r4, [r3, #0]
        CPU_CRITICAL_EXIT();
 8005484:	f7fa feb2 	bl	80001ec <CPU_SR_Restore>
 8005488:	e7e5      	b.n	8005456 <OSTaskDel+0x22>
             OS_RdyListRemove(p_tcb);
 800548a:	4620      	mov	r0, r4
 800548c:	f7fe fdca 	bl	8004024 <OS_RdyListRemove>
    if(p_tcb->MutexGrpHeadPtr != (OS_MUTEX *)0) {
 8005490:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005492:	b113      	cbz	r3, 800549a <OSTaskDel+0x66>
        OS_MutexGrpPostAll(p_tcb);
 8005494:	4620      	mov	r0, r4
 8005496:	f7ff fbb6 	bl	8004c06 <OS_MutexGrpPostAll>
    (void)OS_MsgQFreeAll(&p_tcb->MsgQ);                         /* Free task's message queue messages                   */
 800549a:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800549e:	f7ff fa87 	bl	80049b0 <OS_MsgQFreeAll>
    OSTaskDelHook(p_tcb);                                       /* Call user defined hook                               */
 80054a2:	4620      	mov	r0, r4
 80054a4:	f7fe fa04 	bl	80038b0 <OSTaskDelHook>
    OS_TaskDbgListRemove(p_tcb);
 80054a8:	4620      	mov	r0, r4
 80054aa:	f7ff fe1f 	bl	80050ec <OS_TaskDbgListRemove>
    OSTaskQty--;                                                /* One less task being managed                          */
 80054ae:	4a31      	ldr	r2, [pc, #196]	@ (8005574 <OSTaskDel+0x140>)
 80054b0:	8813      	ldrh	r3, [r2, #0]
 80054b2:	3b01      	subs	r3, #1
 80054b4:	8013      	strh	r3, [r2, #0]
    OS_TaskInitTCB(p_tcb);                                      /* Initialize the TCB to default values                 */
 80054b6:	4620      	mov	r0, r4
 80054b8:	f7ff fe4a 	bl	8005150 <OS_TaskInitTCB>
    p_tcb->TaskState = (OS_STATE)OS_TASK_STATE_DEL;             /* Indicate that the task was deleted                   */
 80054bc:	23ff      	movs	r3, #255	@ 0xff
 80054be:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
   *p_err = OS_ERR_NONE;                                        /* See Note #1.                                         */
 80054c2:	2300      	movs	r3, #0
 80054c4:	802b      	strh	r3, [r5, #0]
    CPU_CRITICAL_EXIT();
 80054c6:	4630      	mov	r0, r6
 80054c8:	f7fa fe90 	bl	80001ec <CPU_SR_Restore>
    OSSched();                                                  /* Find new highest priority task                       */
 80054cc:	f7fe fada 	bl	8003a84 <OSSched>
 80054d0:	e7ba      	b.n	8005448 <OSTaskDel+0x14>
             OS_TickListRemove(p_tcb);
 80054d2:	4620      	mov	r0, r4
 80054d4:	f000 f994 	bl	8005800 <OS_TickListRemove>
             break;
 80054d8:	e7da      	b.n	8005490 <OSTaskDel+0x5c>
             switch (p_tcb->PendOn) {                           /* See what we are pending on                           */
 80054da:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80054de:	2b04      	cmp	r3, #4
 80054e0:	d014      	beq.n	800550c <OSTaskDel+0xd8>
 80054e2:	d907      	bls.n	80054f4 <OSTaskDel+0xc0>
 80054e4:	3b05      	subs	r3, #5
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d805      	bhi.n	80054f8 <OSTaskDel+0xc4>
                      OS_PendListRemove(p_tcb);
 80054ec:	4620      	mov	r0, r4
 80054ee:	f7fe fbd8 	bl	8003ca2 <OS_PendListRemove>
                      break;
 80054f2:	e001      	b.n	80054f8 <OSTaskDel+0xc4>
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d0f9      	beq.n	80054ec <OSTaskDel+0xb8>
             if ((p_tcb->TaskState == OS_TASK_STATE_PEND_TIMEOUT) ||
 80054f8:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 80054fc:	2b03      	cmp	r3, #3
 80054fe:	d001      	beq.n	8005504 <OSTaskDel+0xd0>
 8005500:	2b07      	cmp	r3, #7
 8005502:	d1c5      	bne.n	8005490 <OSTaskDel+0x5c>
                 OS_TickListRemove(p_tcb);
 8005504:	4620      	mov	r0, r4
 8005506:	f000 f97b 	bl	8005800 <OS_TickListRemove>
 800550a:	e7c1      	b.n	8005490 <OSTaskDel+0x5c>
                      p_tcb_owner = ((OS_MUTEX *)((void *)p_tcb->PendObjPtr))->OwnerTCBPtr;
 800550c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800550e:	6a5f      	ldr	r7, [r3, #36]	@ 0x24
                      prio_new = p_tcb_owner->Prio;
 8005510:	f897 803b 	ldrb.w	r8, [r7, #59]	@ 0x3b
                      OS_PendListRemove(p_tcb);
 8005514:	4620      	mov	r0, r4
 8005516:	f7fe fbc4 	bl	8003ca2 <OS_PendListRemove>
                      if ((p_tcb_owner->Prio != p_tcb_owner->BasePrio) &&
 800551a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800551e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8005522:	4293      	cmp	r3, r2
 8005524:	d003      	beq.n	800552e <OSTaskDel+0xfa>
                          (p_tcb_owner->Prio == p_tcb->Prio)) { /* Has the owner inherited a priority?                  */
 8005526:	f894 203b 	ldrb.w	r2, [r4, #59]	@ 0x3b
                      if ((p_tcb_owner->Prio != p_tcb_owner->BasePrio) &&
 800552a:	4293      	cmp	r3, r2
 800552c:	d00b      	beq.n	8005546 <OSTaskDel+0x112>
                      p_tcb->PendOn = OS_TASK_PEND_ON_NOTHING;
 800552e:	2300      	movs	r3, #0
 8005530:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
                      if (prio_new != p_tcb_owner->Prio) {
 8005534:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005538:	4543      	cmp	r3, r8
 800553a:	d0dd      	beq.n	80054f8 <OSTaskDel+0xc4>
                          OS_TaskChangePrio(p_tcb_owner, prio_new);
 800553c:	4641      	mov	r1, r8
 800553e:	4638      	mov	r0, r7
 8005540:	f7ff ff04 	bl	800534c <OS_TaskChangePrio>
 8005544:	e7d8      	b.n	80054f8 <OSTaskDel+0xc4>
                          prio_new = OS_MutexGrpPrioFindHighest(p_tcb_owner);
 8005546:	4638      	mov	r0, r7
 8005548:	f7ff fb4c 	bl	8004be4 <OS_MutexGrpPrioFindHighest>
                          prio_new = (prio_new > p_tcb_owner->BasePrio) ? p_tcb_owner->BasePrio : prio_new;
 800554c:	f897 803c 	ldrb.w	r8, [r7, #60]	@ 0x3c
 8005550:	4580      	cmp	r8, r0
 8005552:	bf28      	it	cs
 8005554:	4680      	movcs	r8, r0
 8005556:	fa5f f888 	uxtb.w	r8, r8
 800555a:	e7e8      	b.n	800552e <OSTaskDel+0xfa>
            CPU_CRITICAL_EXIT();
 800555c:	f7fa fe46 	bl	80001ec <CPU_SR_Restore>
           *p_err = OS_ERR_STATE_INVALID;
 8005560:	f646 632d 	movw	r3, #28205	@ 0x6e2d
 8005564:	802b      	strh	r3, [r5, #0]
            return;
 8005566:	e76f      	b.n	8005448 <OSTaskDel+0x14>
 8005568:	20001ccd 	.word	0x20001ccd
 800556c:	20001cd0 	.word	0x20001cd0
 8005570:	200018e0 	.word	0x200018e0
 8005574:	20001a1e 	.word	0x20001a1e

08005578 <OS_TaskReturn>:
{
 8005578:	b500      	push	{lr}
 800557a:	b083      	sub	sp, #12
    OSTaskReturnHook(OSTCBCurPtr);                              /* Call hook to let user decide on what to do           */
 800557c:	4b05      	ldr	r3, [pc, #20]	@ (8005594 <OS_TaskReturn+0x1c>)
 800557e:	6818      	ldr	r0, [r3, #0]
 8005580:	f7fe f997 	bl	80038b2 <OSTaskReturnHook>
    OSTaskDel((OS_TCB *)0,                                      /* Delete task if it accidentally returns!              */
 8005584:	f10d 0106 	add.w	r1, sp, #6
 8005588:	2000      	movs	r0, #0
 800558a:	f7ff ff53 	bl	8005434 <OSTaskDel>
}
 800558e:	b003      	add	sp, #12
 8005590:	f85d fb04 	ldr.w	pc, [sp], #4
 8005594:	200018e0 	.word	0x200018e0

08005598 <OS_TickListUpdate>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

static  void  OS_TickListUpdate (OS_TICK  ticks)
{
 8005598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

#if (OS_CFG_DBG_EN > 0u)
    nbr_updated = 0u;
#endif
    p_list      = &OSTickList;
    p_tcb       = p_list->TCB_Ptr;
 800559a:	4b41      	ldr	r3, [pc, #260]	@ (80056a0 <OS_TickListUpdate+0x108>)
 800559c:	681c      	ldr	r4, [r3, #0]
    if (p_tcb != (OS_TCB *)0) {
 800559e:	2c00      	cmp	r4, #0
 80055a0:	d07c      	beq.n	800569c <OS_TickListUpdate+0x104>
 80055a2:	4606      	mov	r6, r0
        if (p_tcb->TickRemain <= ticks) {
 80055a4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80055a6:	4283      	cmp	r3, r0
 80055a8:	d804      	bhi.n	80055b4 <OS_TickListUpdate+0x1c>
            ticks              = ticks - p_tcb->TickRemain;
 80055aa:	1ac6      	subs	r6, r0, r3
            p_tcb->TickRemain  = 0u;
 80055ac:	2300      	movs	r3, #0
 80055ae:	6523      	str	r3, [r4, #80]	@ 0x50
                     p_tcb->TaskState = OS_TASK_STATE_SUSPENDED;
                     break;

                default:
#if (OS_CFG_MUTEX_EN > 0u)
                     p_tcb_owner = (OS_TCB *)0;
 80055b0:	2500      	movs	r5, #0
 80055b2:	e019      	b.n	80055e8 <OS_TickListUpdate+0x50>
            p_tcb->TickRemain -= ticks;
 80055b4:	1a1b      	subs	r3, r3, r0
 80055b6:	6523      	str	r3, [r4, #80]	@ 0x50
 80055b8:	e7fa      	b.n	80055b0 <OS_TickListUpdate+0x18>
                     p_tcb->TaskState = OS_TASK_STATE_RDY;
 80055ba:	2300      	movs	r3, #0
 80055bc:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
                     OS_RdyListInsert(p_tcb);                            /* Insert the task in the ready list                    */
 80055c0:	4620      	mov	r0, r4
 80055c2:	f7fe fcb5 	bl	8003f30 <OS_RdyListInsert>
                     }
#endif
                     break;
            }

            p_list->TCB_Ptr = p_tcb->TickNextPtr;
 80055c6:	69a4      	ldr	r4, [r4, #24]
 80055c8:	4b35      	ldr	r3, [pc, #212]	@ (80056a0 <OS_TickListUpdate+0x108>)
 80055ca:	601c      	str	r4, [r3, #0]
            p_tcb           = p_list->TCB_Ptr;                           /* Get 'p_tcb' again for loop                           */
            if (p_tcb == (OS_TCB *)0) {
 80055cc:	2c00      	cmp	r4, #0
 80055ce:	d05d      	beq.n	800568c <OS_TickListUpdate+0xf4>
                p_list->NbrEntries = 0u;
#endif
                break;
            } else {
#if (OS_CFG_DBG_EN > 0u)
                p_list->NbrEntries--;
 80055d0:	4a33      	ldr	r2, [pc, #204]	@ (80056a0 <OS_TickListUpdate+0x108>)
 80055d2:	8893      	ldrh	r3, [r2, #4]
 80055d4:	3b01      	subs	r3, #1
 80055d6:	8093      	strh	r3, [r2, #4]
#endif
                p_tcb->TickPrevPtr = (OS_TCB *)0;
 80055d8:	2300      	movs	r3, #0
 80055da:	61e3      	str	r3, [r4, #28]
                if (p_tcb->TickRemain <= ticks) {
 80055dc:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80055de:	42b3      	cmp	r3, r6
 80055e0:	d859      	bhi.n	8005696 <OS_TickListUpdate+0xfe>
                    ticks              = ticks - p_tcb->TickRemain;
 80055e2:	1af6      	subs	r6, r6, r3
                    p_tcb->TickRemain  = 0u;
 80055e4:	2300      	movs	r3, #0
 80055e6:	6523      	str	r3, [r4, #80]	@ 0x50
        while (p_tcb->TickRemain == 0u) {
 80055e8:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d150      	bne.n	8005690 <OS_TickListUpdate+0xf8>
            nbr_updated++;
 80055ee:	3501      	adds	r5, #1
 80055f0:	b2ad      	uxth	r5, r5
            switch (p_tcb->TaskState) {
 80055f2:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d0df      	beq.n	80055ba <OS_TickListUpdate+0x22>
 80055fa:	2b05      	cmp	r3, #5
 80055fc:	d034      	beq.n	8005668 <OS_TickListUpdate+0xd0>
                     if (p_tcb->PendOn == OS_TASK_PEND_ON_MUTEX) {
 80055fe:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8005602:	2b04      	cmp	r3, #4
 8005604:	d034      	beq.n	8005670 <OS_TickListUpdate+0xd8>
                     p_tcb_owner = (OS_TCB *)0;
 8005606:	2700      	movs	r7, #0
                     p_tcb->MsgPtr  = (void *)0;
 8005608:	2300      	movs	r3, #0
 800560a:	6623      	str	r3, [r4, #96]	@ 0x60
                     p_tcb->MsgSize = 0u;
 800560c:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
                     OS_PendListRemove(p_tcb);                           /* Remove task from pend list                           */
 8005610:	4620      	mov	r0, r4
 8005612:	f7fe fb46 	bl	8003ca2 <OS_PendListRemove>
                     switch (p_tcb->TaskState) {
 8005616:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 800561a:	2b03      	cmp	r3, #3
 800561c:	d02b      	beq.n	8005676 <OS_TickListUpdate+0xde>
 800561e:	2b07      	cmp	r3, #7
 8005620:	d030      	beq.n	8005684 <OS_TickListUpdate+0xec>
                     p_tcb->PendStatus = OS_STATUS_PEND_TIMEOUT;         /* Indicate pend timed out                              */
 8005622:	2303      	movs	r3, #3
 8005624:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
                     p_tcb->PendOn     = OS_TASK_PEND_ON_NOTHING;        /* Indicate no longer pending                           */
 8005628:	2300      	movs	r3, #0
 800562a:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
                     if (p_tcb_owner != (OS_TCB *)0) {
 800562e:	2f00      	cmp	r7, #0
 8005630:	d0c9      	beq.n	80055c6 <OS_TickListUpdate+0x2e>
                         if ((p_tcb_owner->Prio != p_tcb_owner->BasePrio) &&
 8005632:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005636:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800563a:	4293      	cmp	r3, r2
 800563c:	d0c3      	beq.n	80055c6 <OS_TickListUpdate+0x2e>
                             (p_tcb_owner->Prio == p_tcb->Prio)) {       /* Has the owner inherited a priority?                  */
 800563e:	f894 203b 	ldrb.w	r2, [r4, #59]	@ 0x3b
                         if ((p_tcb_owner->Prio != p_tcb_owner->BasePrio) &&
 8005642:	4293      	cmp	r3, r2
 8005644:	d1bf      	bne.n	80055c6 <OS_TickListUpdate+0x2e>
                             prio_new = OS_MutexGrpPrioFindHighest(p_tcb_owner);
 8005646:	4638      	mov	r0, r7
 8005648:	f7ff facc 	bl	8004be4 <OS_MutexGrpPrioFindHighest>
                             prio_new = (prio_new > p_tcb_owner->BasePrio) ? p_tcb_owner->BasePrio : prio_new;
 800564c:	f897 103c 	ldrb.w	r1, [r7, #60]	@ 0x3c
 8005650:	4281      	cmp	r1, r0
 8005652:	bf28      	it	cs
 8005654:	4601      	movcs	r1, r0
 8005656:	b2c9      	uxtb	r1, r1
                             if (prio_new != p_tcb_owner->Prio) {
 8005658:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800565c:	428b      	cmp	r3, r1
 800565e:	d0b2      	beq.n	80055c6 <OS_TickListUpdate+0x2e>
                                 OS_TaskChangePrio(p_tcb_owner, prio_new);
 8005660:	4638      	mov	r0, r7
 8005662:	f7ff fe73 	bl	800534c <OS_TaskChangePrio>
 8005666:	e7ae      	b.n	80055c6 <OS_TickListUpdate+0x2e>
                     p_tcb->TaskState = OS_TASK_STATE_SUSPENDED;
 8005668:	2304      	movs	r3, #4
 800566a:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
                     break;
 800566e:	e7aa      	b.n	80055c6 <OS_TickListUpdate+0x2e>
                         p_tcb_owner = (OS_TCB *)((OS_MUTEX *)((void *)p_tcb->PendObjPtr))->OwnerTCBPtr;
 8005670:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005672:	6a5f      	ldr	r7, [r3, #36]	@ 0x24
 8005674:	e7c8      	b.n	8005608 <OS_TickListUpdate+0x70>
                              OS_RdyListInsert(p_tcb);                   /* Insert the task in the ready list                    */
 8005676:	4620      	mov	r0, r4
 8005678:	f7fe fc5a 	bl	8003f30 <OS_RdyListInsert>
                              p_tcb->TaskState  = OS_TASK_STATE_RDY;
 800567c:	2300      	movs	r3, #0
 800567e:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
                              break;
 8005682:	e7ce      	b.n	8005622 <OS_TickListUpdate+0x8a>
                              p_tcb->TaskState  = OS_TASK_STATE_SUSPENDED;
 8005684:	2304      	movs	r3, #4
 8005686:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
                              break;
 800568a:	e7ca      	b.n	8005622 <OS_TickListUpdate+0x8a>
                p_list->NbrEntries = 0u;
 800568c:	2200      	movs	r2, #0
 800568e:	809a      	strh	r2, [r3, #4]
                }
            }
        }
    }
#if (OS_CFG_DBG_EN > 0u)
    p_list->NbrUpdated = nbr_updated;
 8005690:	4b03      	ldr	r3, [pc, #12]	@ (80056a0 <OS_TickListUpdate+0x108>)
 8005692:	80dd      	strh	r5, [r3, #6]
#endif
}
 8005694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                    p_tcb->TickRemain -= ticks;
 8005696:	1b9b      	subs	r3, r3, r6
 8005698:	6523      	str	r3, [r4, #80]	@ 0x50
 800569a:	e7a5      	b.n	80055e8 <OS_TickListUpdate+0x50>
    nbr_updated = 0u;
 800569c:	2500      	movs	r5, #0
 800569e:	e7f7      	b.n	8005690 <OS_TickListUpdate+0xf8>
 80056a0:	20001a10 	.word	0x20001a10

080056a4 <OS_TickInit>:
    *p_err                = OS_ERR_NONE;
 80056a4:	2300      	movs	r3, #0
 80056a6:	8003      	strh	r3, [r0, #0]
    OSTickCtr             = 0u;                               /* Clear the tick counter                               */
 80056a8:	4a03      	ldr	r2, [pc, #12]	@ (80056b8 <OS_TickInit+0x14>)
 80056aa:	6013      	str	r3, [r2, #0]
    OSTickList.TCB_Ptr    = (OS_TCB *)0;
 80056ac:	4a03      	ldr	r2, [pc, #12]	@ (80056bc <OS_TickInit+0x18>)
 80056ae:	6013      	str	r3, [r2, #0]
    OSTickList.NbrEntries = 0u;
 80056b0:	8093      	strh	r3, [r2, #4]
    OSTickList.NbrUpdated = 0u;
 80056b2:	80d3      	strh	r3, [r2, #6]
}
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	20001a18 	.word	0x20001a18
 80056bc:	20001a10 	.word	0x20001a10

080056c0 <OS_TickUpdate>:
{
 80056c0:	b538      	push	{r3, r4, r5, lr}
 80056c2:	4604      	mov	r4, r0
    CPU_CRITICAL_ENTER();
 80056c4:	2040      	movs	r0, #64	@ 0x40
 80056c6:	f7fa fd83 	bl	80001d0 <CPU_SR_Save>
 80056ca:	4605      	mov	r5, r0
    OSTickCtr += ticks;                                         /* Keep track of the number of ticks                    */
 80056cc:	4a05      	ldr	r2, [pc, #20]	@ (80056e4 <OS_TickUpdate+0x24>)
 80056ce:	6813      	ldr	r3, [r2, #0]
 80056d0:	4423      	add	r3, r4
 80056d2:	6013      	str	r3, [r2, #0]
    OS_TickListUpdate(ticks);
 80056d4:	4620      	mov	r0, r4
 80056d6:	f7ff ff5f 	bl	8005598 <OS_TickListUpdate>
    CPU_CRITICAL_EXIT();
 80056da:	4628      	mov	r0, r5
 80056dc:	f7fa fd86 	bl	80001ec <CPU_SR_Restore>
}
 80056e0:	bd38      	pop	{r3, r4, r5, pc}
 80056e2:	bf00      	nop
 80056e4:	20001a18 	.word	0x20001a18

080056e8 <OS_TickListInsert>:
{
 80056e8:	b570      	push	{r4, r5, r6, lr}
    delta = (time + tick_base) - (OSTickCtr + elapsed);         /* How many ticks until our delay expires?              */
 80056ea:	4413      	add	r3, r2
 80056ec:	4a27      	ldr	r2, [pc, #156]	@ (800578c <OS_TickListInsert+0xa4>)
 80056ee:	6814      	ldr	r4, [r2, #0]
 80056f0:	eb01 0c04 	add.w	ip, r1, r4
    if (delta == 0u) {
 80056f4:	ebb3 020c 	subs.w	r2, r3, ip
 80056f8:	d014      	beq.n	8005724 <OS_TickListInsert+0x3c>
    if (p_list->TCB_Ptr == (OS_TCB *)0) {                       /* Is the list empty?                                   */
 80056fa:	4c25      	ldr	r4, [pc, #148]	@ (8005790 <OS_TickListInsert+0xa8>)
 80056fc:	6824      	ldr	r4, [r4, #0]
 80056fe:	b1ac      	cbz	r4, 800572c <OS_TickListInsert+0x44>
    p_list->NbrEntries++;                                       /* Update debug counter to reflect the new entry.       */
 8005700:	4d23      	ldr	r5, [pc, #140]	@ (8005790 <OS_TickListInsert+0xa8>)
 8005702:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 8005706:	f10e 0e01 	add.w	lr, lr, #1
 800570a:	f8a5 e004 	strh.w	lr, [r5, #4]
    remain = p_tcb2->TickRemain - elapsed;                      /* How many ticks until the head's delay expires?       */
 800570e:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8005710:	eba5 0e01 	sub.w	lr, r5, r1
    if ((delta               <   remain) &&                     /* If our entry is the new head of the tick list    ... */
 8005714:	4572      	cmp	r2, lr
 8005716:	d201      	bcs.n	800571c <OS_TickListInsert+0x34>
 8005718:	69e6      	ldr	r6, [r4, #28]
 800571a:	b186      	cbz	r6, 800573e <OS_TickListInsert+0x56>
    delta  -= remain;                                           /* Make delta relative to the head.                     */
 800571c:	1b49      	subs	r1, r1, r5
 800571e:	4411      	add	r1, r2
    p_tcb2  = p_tcb1->TickNextPtr;
 8005720:	69a3      	ldr	r3, [r4, #24]
    while ((p_tcb2 !=        (OS_TCB *)0) &&                    /* Find the appropriate position in the delta list.     */
 8005722:	e01c      	b.n	800575e <OS_TickListInsert+0x76>
        p_tcb->TickRemain = 0u;
 8005724:	2300      	movs	r3, #0
 8005726:	6503      	str	r3, [r0, #80]	@ 0x50
        return (OS_FALSE);
 8005728:	4618      	mov	r0, r3
 800572a:	e027      	b.n	800577c <OS_TickListInsert+0x94>
        p_tcb->TickRemain   = delta;                            /* Yes, Store time in TCB                               */
 800572c:	6502      	str	r2, [r0, #80]	@ 0x50
        p_tcb->TickNextPtr  = (OS_TCB *)0;
 800572e:	2300      	movs	r3, #0
 8005730:	6183      	str	r3, [r0, #24]
        p_tcb->TickPrevPtr  = (OS_TCB *)0;
 8005732:	61c3      	str	r3, [r0, #28]
        p_list->TCB_Ptr     = p_tcb;                            /* Point to TCB of task to place in the list            */
 8005734:	4b16      	ldr	r3, [pc, #88]	@ (8005790 <OS_TickListInsert+0xa8>)
 8005736:	6018      	str	r0, [r3, #0]
        p_list->NbrEntries  = 1u;                               /* List contains 1 entry                                */
 8005738:	2001      	movs	r0, #1
 800573a:	8098      	strh	r0, [r3, #4]
        return (OS_TRUE);
 800573c:	e01e      	b.n	800577c <OS_TickListInsert+0x94>
        p_tcb->TickRemain    =  delta;                          /* ... the delta is equivalent to the full delay    ... */
 800573e:	6502      	str	r2, [r0, #80]	@ 0x50
        p_tcb2->TickRemain   =  remain - delta;                 /* ... the previous head's delta is now relative to it. */
 8005740:	ebac 0303 	sub.w	r3, ip, r3
 8005744:	4473      	add	r3, lr
 8005746:	6523      	str	r3, [r4, #80]	@ 0x50
        p_tcb->TickPrevPtr   = (OS_TCB *)0;
 8005748:	2300      	movs	r3, #0
 800574a:	61c3      	str	r3, [r0, #28]
        p_tcb->TickNextPtr   =  p_tcb2;
 800574c:	6184      	str	r4, [r0, #24]
        p_tcb2->TickPrevPtr  =  p_tcb;
 800574e:	61e0      	str	r0, [r4, #28]
        p_list->TCB_Ptr      =  p_tcb;
 8005750:	4b0f      	ldr	r3, [pc, #60]	@ (8005790 <OS_TickListInsert+0xa8>)
 8005752:	6018      	str	r0, [r3, #0]
        return (OS_TRUE);
 8005754:	2001      	movs	r0, #1
 8005756:	e011      	b.n	800577c <OS_TickListInsert+0x94>
        delta  -= p_tcb2->TickRemain;
 8005758:	1a89      	subs	r1, r1, r2
        p_tcb1  = p_tcb2;
 800575a:	461c      	mov	r4, r3
        p_tcb2  = p_tcb2->TickNextPtr;
 800575c:	699b      	ldr	r3, [r3, #24]
    while ((p_tcb2 !=        (OS_TCB *)0) &&                    /* Find the appropriate position in the delta list.     */
 800575e:	b113      	cbz	r3, 8005766 <OS_TickListInsert+0x7e>
           (delta  >= p_tcb2->TickRemain)) {
 8005760:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
    while ((p_tcb2 !=        (OS_TCB *)0) &&                    /* Find the appropriate position in the delta list.     */
 8005762:	428a      	cmp	r2, r1
 8005764:	d9f8      	bls.n	8005758 <OS_TickListInsert+0x70>
    if (p_tcb2 != (OS_TCB *)0) {                                /* Our entry is not the last element in the list.       */
 8005766:	b153      	cbz	r3, 800577e <OS_TickListInsert+0x96>
        p_tcb1               = p_tcb2->TickPrevPtr;
 8005768:	69dc      	ldr	r4, [r3, #28]
        p_tcb->TickRemain    = delta;                           /* Store remaining time                                 */
 800576a:	6501      	str	r1, [r0, #80]	@ 0x50
        p_tcb->TickPrevPtr   = p_tcb1;
 800576c:	61c4      	str	r4, [r0, #28]
        p_tcb->TickNextPtr   = p_tcb2;
 800576e:	6183      	str	r3, [r0, #24]
        p_tcb2->TickRemain  -= delta;                           /* Reduce time of next entry in the list                */
 8005770:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005772:	1a52      	subs	r2, r2, r1
 8005774:	651a      	str	r2, [r3, #80]	@ 0x50
        p_tcb2->TickPrevPtr  = p_tcb;
 8005776:	61d8      	str	r0, [r3, #28]
        p_tcb1->TickNextPtr  = p_tcb;
 8005778:	61a0      	str	r0, [r4, #24]
    return (OS_TRUE);
 800577a:	2001      	movs	r0, #1
}
 800577c:	bd70      	pop	{r4, r5, r6, pc}
        p_tcb->TickRemain    = delta;
 800577e:	6501      	str	r1, [r0, #80]	@ 0x50
        p_tcb->TickPrevPtr   = p_tcb1;
 8005780:	61c4      	str	r4, [r0, #28]
        p_tcb->TickNextPtr   = (OS_TCB *)0;
 8005782:	2300      	movs	r3, #0
 8005784:	6183      	str	r3, [r0, #24]
        p_tcb1->TickNextPtr  = p_tcb;
 8005786:	61a0      	str	r0, [r4, #24]
    return (OS_TRUE);
 8005788:	2001      	movs	r0, #1
 800578a:	e7f7      	b.n	800577c <OS_TickListInsert+0x94>
 800578c:	20001a18 	.word	0x20001a18
 8005790:	20001a10 	.word	0x20001a10

08005794 <OS_TickListInsertDly>:
{
 8005794:	b538      	push	{r3, r4, r5, lr}
 8005796:	4604      	mov	r4, r0
 8005798:	461d      	mov	r5, r3
    if (opt == OS_OPT_TIME_MATCH) {                             /* MATCH to absolute tick ctr value mode                */
 800579a:	2a04      	cmp	r2, #4
 800579c:	d026      	beq.n	80057ec <OS_TickListInsertDly+0x58>
    } else if (opt == OS_OPT_TIME_PERIODIC) {                   /* PERIODIC mode.                                       */
 800579e:	2a08      	cmp	r2, #8
 80057a0:	d00c      	beq.n	80057bc <OS_TickListInsertDly+0x28>
        tick_base = OSTickCtr;
 80057a2:	4b16      	ldr	r3, [pc, #88]	@ (80057fc <OS_TickListInsertDly+0x68>)
 80057a4:	681a      	ldr	r2, [r3, #0]
    valid_dly = OS_TickListInsert(p_tcb, elapsed, tick_base, time);
 80057a6:	460b      	mov	r3, r1
 80057a8:	2100      	movs	r1, #0
 80057aa:	4620      	mov	r0, r4
 80057ac:	f7ff ff9c 	bl	80056e8 <OS_TickListInsert>
    if (valid_dly == OS_TRUE) {
 80057b0:	2801      	cmp	r0, #1
 80057b2:	d01d      	beq.n	80057f0 <OS_TickListInsertDly+0x5c>
       *p_err = OS_ERR_TIME_ZERO_DLY;
 80057b4:	f247 237e 	movw	r3, #29310	@ 0x727e
 80057b8:	802b      	strh	r3, [r5, #0]
}
 80057ba:	bd38      	pop	{r3, r4, r5, pc}
        if (time == 0u) {
 80057bc:	b191      	cbz	r1, 80057e4 <OS_TickListInsertDly+0x50>
        tick_base = p_tcb->TickCtrPrev;
 80057be:	6d42      	ldr	r2, [r0, #84]	@ 0x54
        base_offset = OSTickCtr - tick_base;
 80057c0:	4b0e      	ldr	r3, [pc, #56]	@ (80057fc <OS_TickListInsertDly+0x68>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	1a9b      	subs	r3, r3, r2
        if (base_offset >= time) {                              /* If our task missed the last period, move         ... */
 80057c6:	4299      	cmp	r1, r3
 80057c8:	d808      	bhi.n	80057dc <OS_TickListInsertDly+0x48>
            tick_base += time * (base_offset / time);           /* ... tick_base up to the next one.                    */
 80057ca:	fbb3 f0f1 	udiv	r0, r3, r1
 80057ce:	fb01 f000 	mul.w	r0, r1, r0
 80057d2:	4402      	add	r2, r0
            if ((base_offset % time) != 0u) {
 80057d4:	4283      	cmp	r3, r0
 80057d6:	d000      	beq.n	80057da <OS_TickListInsertDly+0x46>
                tick_base += time;                              /* Account for rounding errors with integer division    */
 80057d8:	440a      	add	r2, r1
            p_tcb->TickCtrPrev = tick_base;                     /* Adjust the periodic tick base                        */
 80057da:	6562      	str	r2, [r4, #84]	@ 0x54
        p_tcb->TickCtrPrev += time;                             /* Update for the next time we perform a periodic dly.  */
 80057dc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80057de:	440b      	add	r3, r1
 80057e0:	6563      	str	r3, [r4, #84]	@ 0x54
 80057e2:	e7e0      	b.n	80057a6 <OS_TickListInsertDly+0x12>
           *p_err = OS_ERR_TIME_ZERO_DLY;                       /* Infinite frequency is invalid.                       */
 80057e4:	f247 237e 	movw	r3, #29310	@ 0x727e
 80057e8:	802b      	strh	r3, [r5, #0]
            return;
 80057ea:	e7e6      	b.n	80057ba <OS_TickListInsertDly+0x26>
        tick_base = 0u;                                         /* tick_base + time == time                             */
 80057ec:	2200      	movs	r2, #0
 80057ee:	e7da      	b.n	80057a6 <OS_TickListInsertDly+0x12>
        p_tcb->TaskState = OS_TASK_STATE_DLY;
 80057f0:	2301      	movs	r3, #1
 80057f2:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
       *p_err            = OS_ERR_NONE;
 80057f6:	2300      	movs	r3, #0
 80057f8:	802b      	strh	r3, [r5, #0]
 80057fa:	e7de      	b.n	80057ba <OS_TickListInsertDly+0x26>
 80057fc:	20001a18 	.word	0x20001a18

08005800 <OS_TickListRemove>:
    p_tcb1 = p_tcb->TickPrevPtr;
 8005800:	69c2      	ldr	r2, [r0, #28]
    p_tcb2 = p_tcb->TickNextPtr;
 8005802:	6983      	ldr	r3, [r0, #24]
    if (p_tcb1 == (OS_TCB *)0) {
 8005804:	b17a      	cbz	r2, 8005826 <OS_TickListRemove+0x26>
        p_tcb1->TickNextPtr = p_tcb2;
 8005806:	6193      	str	r3, [r2, #24]
        if (p_tcb2 != (OS_TCB *)0) {
 8005808:	b123      	cbz	r3, 8005814 <OS_TickListRemove+0x14>
            p_tcb2->TickPrevPtr  = p_tcb1;
 800580a:	61da      	str	r2, [r3, #28]
            p_tcb2->TickRemain  += p_tcb->TickRemain;            /* Add back the ticks to the delta list                 */
 800580c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800580e:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8005810:	440a      	add	r2, r1
 8005812:	651a      	str	r2, [r3, #80]	@ 0x50
        p_tcb->TickPrevPtr       = (OS_TCB *)0;
 8005814:	2300      	movs	r3, #0
 8005816:	61c3      	str	r3, [r0, #28]
        p_list->NbrEntries--;
 8005818:	490e      	ldr	r1, [pc, #56]	@ (8005854 <OS_TickListRemove+0x54>)
 800581a:	888a      	ldrh	r2, [r1, #4]
 800581c:	3a01      	subs	r2, #1
 800581e:	808a      	strh	r2, [r1, #4]
        p_tcb->TickNextPtr       = (OS_TCB *)0;
 8005820:	6183      	str	r3, [r0, #24]
        p_tcb->TickRemain        =           0u;
 8005822:	6503      	str	r3, [r0, #80]	@ 0x50
 8005824:	4770      	bx	lr
        if (p_tcb2 == (OS_TCB *)0) {                            /* Remove the ONLY entry in the list?                   */
 8005826:	b183      	cbz	r3, 800584a <OS_TickListRemove+0x4a>
{
 8005828:	b410      	push	{r4}
            p_tcb2->TickPrevPtr  = (OS_TCB *)0;
 800582a:	2200      	movs	r2, #0
 800582c:	61da      	str	r2, [r3, #28]
            p_tcb2->TickRemain  += p_tcb->TickRemain;           /* Add back the ticks to the delta                      */
 800582e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005830:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8005832:	4421      	add	r1, r4
 8005834:	6519      	str	r1, [r3, #80]	@ 0x50
            p_list->TCB_Ptr      = p_tcb2;
 8005836:	4907      	ldr	r1, [pc, #28]	@ (8005854 <OS_TickListRemove+0x54>)
 8005838:	600b      	str	r3, [r1, #0]
            p_list->NbrEntries--;
 800583a:	888b      	ldrh	r3, [r1, #4]
 800583c:	3b01      	subs	r3, #1
 800583e:	808b      	strh	r3, [r1, #4]
            p_tcb->TickNextPtr          = (OS_TCB *)0;
 8005840:	6182      	str	r2, [r0, #24]
            p_tcb->TickRemain           =           0u;
 8005842:	6502      	str	r2, [r0, #80]	@ 0x50
}
 8005844:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005848:	4770      	bx	lr
            p_list->TCB_Ptr      = (OS_TCB *)0;
 800584a:	4a02      	ldr	r2, [pc, #8]	@ (8005854 <OS_TickListRemove+0x54>)
 800584c:	6013      	str	r3, [r2, #0]
            p_list->NbrEntries   =           0u;
 800584e:	8093      	strh	r3, [r2, #4]
            p_tcb->TickRemain    =           0u;
 8005850:	6503      	str	r3, [r0, #80]	@ 0x50
 8005852:	4770      	bx	lr
 8005854:	20001a10 	.word	0x20001a10

08005858 <OSTimeDly>:
*/

void  OSTimeDly (OS_TICK   dly,
                 OS_OPT    opt,
                 OS_ERR   *p_err)
{
 8005858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800585a:	4614      	mov	r4, r2
        return;
    }
#endif

#if (OS_CFG_INVALID_OS_CALLS_CHK_EN > 0u)
    if (OSRunning != OS_STATE_OS_RUNNING) {                     /* Is the kernel running?                               */
 800585c:	4b1b      	ldr	r3, [pc, #108]	@ (80058cc <OSTimeDly+0x74>)
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	2b01      	cmp	r3, #1
 8005862:	d003      	beq.n	800586c <OSTimeDly+0x14>
       *p_err = OS_ERR_OS_NOT_RUNNING;
 8005864:	f645 6389 	movw	r3, #24201	@ 0x5e89
 8005868:	8013      	strh	r3, [r2, #0]
    OS_RdyListRemove(OSTCBCurPtr);                              /* Remove current task from ready list                  */
    CPU_CRITICAL_EXIT();
    OSSched();                                                  /* Find next task to run!                               */
#endif
#endif
}
 800586a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800586c:	4606      	mov	r6, r0
 800586e:	460d      	mov	r5, r1
    if (OSSchedLockNestingCtr > 0u) {                           /* Can't delay when the scheduler is locked             */
 8005870:	4b17      	ldr	r3, [pc, #92]	@ (80058d0 <OSTimeDly+0x78>)
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	b95b      	cbnz	r3, 800588e <OSTimeDly+0x36>
    switch (opt) {
 8005876:	2908      	cmp	r1, #8
 8005878:	d805      	bhi.n	8005886 <OSTimeDly+0x2e>
 800587a:	f240 1315 	movw	r3, #277	@ 0x115
 800587e:	40cb      	lsrs	r3, r1
 8005880:	f013 0f01 	tst.w	r3, #1
 8005884:	d107      	bne.n	8005896 <OSTimeDly+0x3e>
            *p_err = OS_ERR_OPT_INVALID;
 8005886:	f645 6325 	movw	r3, #24101	@ 0x5e25
 800588a:	8023      	strh	r3, [r4, #0]
             return;
 800588c:	e7ed      	b.n	800586a <OSTimeDly+0x12>
       *p_err = OS_ERR_SCHED_LOCKED;
 800588e:	f646 5363 	movw	r3, #28003	@ 0x6d63
 8005892:	8013      	strh	r3, [r2, #0]
        return;
 8005894:	e7e9      	b.n	800586a <OSTimeDly+0x12>
    CPU_CRITICAL_ENTER();
 8005896:	2040      	movs	r0, #64	@ 0x40
 8005898:	f7fa fc9a 	bl	80001d0 <CPU_SR_Save>
 800589c:	4607      	mov	r7, r0
    OS_TickListInsertDly(OSTCBCurPtr,
 800589e:	4623      	mov	r3, r4
 80058a0:	462a      	mov	r2, r5
 80058a2:	4631      	mov	r1, r6
 80058a4:	480b      	ldr	r0, [pc, #44]	@ (80058d4 <OSTimeDly+0x7c>)
 80058a6:	6800      	ldr	r0, [r0, #0]
 80058a8:	f7ff ff74 	bl	8005794 <OS_TickListInsertDly>
    if (*p_err != OS_ERR_NONE) {
 80058ac:	8823      	ldrh	r3, [r4, #0]
 80058ae:	b94b      	cbnz	r3, 80058c4 <OSTimeDly+0x6c>
    OS_RdyListRemove(OSTCBCurPtr);                              /* Remove current task from ready list                  */
 80058b0:	4b08      	ldr	r3, [pc, #32]	@ (80058d4 <OSTimeDly+0x7c>)
 80058b2:	6818      	ldr	r0, [r3, #0]
 80058b4:	f7fe fbb6 	bl	8004024 <OS_RdyListRemove>
    CPU_CRITICAL_EXIT();
 80058b8:	4638      	mov	r0, r7
 80058ba:	f7fa fc97 	bl	80001ec <CPU_SR_Restore>
    OSSched();                                                  /* Find next task to run!                               */
 80058be:	f7fe f8e1 	bl	8003a84 <OSSched>
 80058c2:	e7d2      	b.n	800586a <OSTimeDly+0x12>
         CPU_CRITICAL_EXIT();
 80058c4:	4638      	mov	r0, r7
 80058c6:	f7fa fc91 	bl	80001ec <CPU_SR_Restore>
         return;
 80058ca:	e7ce      	b.n	800586a <OSTimeDly+0x12>
 80058cc:	20001ccd 	.word	0x20001ccd
 80058d0:	20001b10 	.word	0x20001b10
 80058d4:	200018e0 	.word	0x200018e0

080058d8 <OSTimeDlyHMSM>:
                     CPU_INT16U   minutes,
                     CPU_INT16U   seconds,
                     CPU_INT32U   milli,
                     OS_OPT       opt,
                     OS_ERR      *p_err)
{
 80058d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058da:	9c07      	ldr	r4, [sp, #28]
        return;
    }
#endif

#if (OS_CFG_INVALID_OS_CALLS_CHK_EN > 0u)
    if (OSRunning != OS_STATE_OS_RUNNING) {                     /* Is the kernel running?                               */
 80058dc:	4d29      	ldr	r5, [pc, #164]	@ (8005984 <OSTimeDlyHMSM+0xac>)
 80058de:	f895 e000 	ldrb.w	lr, [r5]
 80058e2:	f1be 0f01 	cmp.w	lr, #1
 80058e6:	d003      	beq.n	80058f0 <OSTimeDlyHMSM+0x18>
       *p_err = OS_ERR_OS_NOT_RUNNING;
 80058e8:	f645 6389 	movw	r3, #24201	@ 0x5e89
 80058ec:	8023      	strh	r3, [r4, #0]

    OS_RdyListRemove(OSTCBCurPtr);                              /* Remove current task from ready list                  */
    CPU_CRITICAL_EXIT();
    OSSched();                                                  /* Find next task to run!                               */
#endif
}
 80058ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (OSSchedLockNestingCtr > 0u) {                           /* Can't delay when the scheduler is locked             */
 80058f0:	4d25      	ldr	r5, [pc, #148]	@ (8005988 <OSTimeDlyHMSM+0xb0>)
 80058f2:	782d      	ldrb	r5, [r5, #0]
 80058f4:	b97d      	cbnz	r5, 8005916 <OSTimeDlyHMSM+0x3e>
    opt_time = opt & OS_OPT_TIME_MASK;                          /* Retrieve time options only.                          */
 80058f6:	f8bd 5018 	ldrh.w	r5, [sp, #24]
 80058fa:	f005 050e 	and.w	r5, r5, #14
    switch (opt_time) {
 80058fe:	2d08      	cmp	r5, #8
 8005900:	d805      	bhi.n	800590e <OSTimeDlyHMSM+0x36>
 8005902:	f240 1615 	movw	r6, #277	@ 0x115
 8005906:	40ee      	lsrs	r6, r5
 8005908:	f016 0f01 	tst.w	r6, #1
 800590c:	d107      	bne.n	800591e <OSTimeDlyHMSM+0x46>
            *p_err = OS_ERR_OPT_INVALID;
 800590e:	f645 6325 	movw	r3, #24101	@ 0x5e25
 8005912:	8023      	strh	r3, [r4, #0]
             return;
 8005914:	e7eb      	b.n	80058ee <OSTimeDlyHMSM+0x16>
       *p_err = OS_ERR_SCHED_LOCKED;
 8005916:	f646 5363 	movw	r3, #28003	@ 0x6d63
 800591a:	8023      	strh	r3, [r4, #0]
        return;
 800591c:	e7e7      	b.n	80058ee <OSTimeDlyHMSM+0x16>
    tick_rate = OSCfg_TickRate_Hz;
 800591e:	4e1b      	ldr	r6, [pc, #108]	@ (800598c <OSTimeDlyHMSM+0xb4>)
 8005920:	6837      	ldr	r7, [r6, #0]
    ticks     = ((((OS_TICK)hours * (OS_TICK)3600u) + ((OS_TICK)minutes * (OS_TICK)60u) + (OS_TICK)seconds) * tick_rate)
 8005922:	ebc1 1c01 	rsb	ip, r1, r1, lsl #4
 8005926:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800592a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800592e:	fb01 c000 	mla	r0, r1, r0, ip
 8005932:	4402      	add	r2, r0
              + ((tick_rate * ((OS_TICK)milli + ((OS_TICK)500u / tick_rate))) / (OS_TICK)1000u);
 8005934:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8005938:	fbb6 f6f7 	udiv	r6, r6, r7
 800593c:	441e      	add	r6, r3
 800593e:	fb07 f606 	mul.w	r6, r7, r6
 8005942:	4b13      	ldr	r3, [pc, #76]	@ (8005990 <OSTimeDlyHMSM+0xb8>)
 8005944:	fba3 3606 	umull	r3, r6, r3, r6
 8005948:	09b6      	lsrs	r6, r6, #6
    ticks     = ((((OS_TICK)hours * (OS_TICK)3600u) + ((OS_TICK)minutes * (OS_TICK)60u) + (OS_TICK)seconds) * tick_rate)
 800594a:	fb07 6602 	mla	r6, r7, r2, r6
    CPU_CRITICAL_ENTER();
 800594e:	2040      	movs	r0, #64	@ 0x40
 8005950:	f7fa fc3e 	bl	80001d0 <CPU_SR_Save>
 8005954:	4607      	mov	r7, r0
    OS_TickListInsertDly(OSTCBCurPtr,
 8005956:	4623      	mov	r3, r4
 8005958:	462a      	mov	r2, r5
 800595a:	4631      	mov	r1, r6
 800595c:	480d      	ldr	r0, [pc, #52]	@ (8005994 <OSTimeDlyHMSM+0xbc>)
 800595e:	6800      	ldr	r0, [r0, #0]
 8005960:	f7ff ff18 	bl	8005794 <OS_TickListInsertDly>
    if (*p_err != OS_ERR_NONE) {
 8005964:	8823      	ldrh	r3, [r4, #0]
 8005966:	b94b      	cbnz	r3, 800597c <OSTimeDlyHMSM+0xa4>
    OS_RdyListRemove(OSTCBCurPtr);                              /* Remove current task from ready list                  */
 8005968:	4b0a      	ldr	r3, [pc, #40]	@ (8005994 <OSTimeDlyHMSM+0xbc>)
 800596a:	6818      	ldr	r0, [r3, #0]
 800596c:	f7fe fb5a 	bl	8004024 <OS_RdyListRemove>
    CPU_CRITICAL_EXIT();
 8005970:	4638      	mov	r0, r7
 8005972:	f7fa fc3b 	bl	80001ec <CPU_SR_Restore>
    OSSched();                                                  /* Find next task to run!                               */
 8005976:	f7fe f885 	bl	8003a84 <OSSched>
 800597a:	e7b8      	b.n	80058ee <OSTimeDlyHMSM+0x16>
         CPU_CRITICAL_EXIT();
 800597c:	4638      	mov	r0, r7
 800597e:	f7fa fc35 	bl	80001ec <CPU_SR_Restore>
         return;
 8005982:	e7b4      	b.n	80058ee <OSTimeDlyHMSM+0x16>
 8005984:	20001ccd 	.word	0x20001ccd
 8005988:	20001b10 	.word	0x20001b10
 800598c:	08005f40 	.word	0x08005f40
 8005990:	10624dd3 	.word	0x10624dd3
 8005994:	200018e0 	.word	0x200018e0

08005998 <OSTimeTick>:
* Note(s)    : none
************************************************************************************************************************
*/

void  OSTimeTick (void)
{
 8005998:	b508      	push	{r3, lr}
    if (OSRunning != OS_STATE_OS_RUNNING) {
 800599a:	4b0a      	ldr	r3, [pc, #40]	@ (80059c4 <OSTimeTick+0x2c>)
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d000      	beq.n	80059a4 <OSTimeTick+0xc>
#endif

#if (OS_CFG_TICK_EN > 0u)
    OS_TickUpdate(1u);                                          /* Update from the ISR                                  */
#endif
}
 80059a2:	bd08      	pop	{r3, pc}
    OSTimeTickHook();                                           /* Call user definable hook                             */
 80059a4:	f7fd ffe8 	bl	8003978 <OSTimeTickHook>
    OS_SchedRoundRobin(&OSRdyList[OSPrioCur]);                  /* Update quanta ctr for the task which just ran        */
 80059a8:	4b07      	ldr	r3, [pc, #28]	@ (80059c8 <OSTimeTick+0x30>)
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80059b0:	009a      	lsls	r2, r3, #2
 80059b2:	4806      	ldr	r0, [pc, #24]	@ (80059cc <OSTimeTick+0x34>)
 80059b4:	4410      	add	r0, r2
 80059b6:	f7fe fb71 	bl	800409c <OS_SchedRoundRobin>
    OS_TickUpdate(1u);                                          /* Update from the ISR                                  */
 80059ba:	2001      	movs	r0, #1
 80059bc:	f7ff fe80 	bl	80056c0 <OS_TickUpdate>
 80059c0:	e7ef      	b.n	80059a2 <OSTimeTick+0xa>
 80059c2:	bf00      	nop
 80059c4:	20001ccd 	.word	0x20001ccd
 80059c8:	20001ca1 	.word	0x20001ca1
 80059cc:	20001b14 	.word	0x20001b14

080059d0 <OS_TmrLock>:
* Note(s)    : 1) These functions are INTERNAL to uC/OS-III and your application MUST NOT call them.
************************************************************************************************************************
*/

static  void  OS_TmrLock (void)
{
 80059d0:	b500      	push	{lr}
 80059d2:	b085      	sub	sp, #20
    OS_ERR  err;


    OSMutexPend(&OSTmrMutex, 0u, OS_OPT_PEND_BLOCKING, (CPU_TS *)0, &err);
 80059d4:	f10d 030e 	add.w	r3, sp, #14
 80059d8:	9300      	str	r3, [sp, #0]
 80059da:	2300      	movs	r3, #0
 80059dc:	461a      	mov	r2, r3
 80059de:	4619      	mov	r1, r3
 80059e0:	4802      	ldr	r0, [pc, #8]	@ (80059ec <OS_TmrLock+0x1c>)
 80059e2:	f7ff f851 	bl	8004a88 <OSMutexPend>
}
 80059e6:	b005      	add	sp, #20
 80059e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80059ec:	200019b4 	.word	0x200019b4

080059f0 <OS_TmrCondCreate>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

static  void  OS_TmrCondCreate (void)
{
 80059f0:	b510      	push	{r4, lr}
    CPU_SR_ALLOC();


    CPU_CRITICAL_ENTER();
 80059f2:	2040      	movs	r0, #64	@ 0x40
 80059f4:	f7fa fbec 	bl	80001d0 <CPU_SR_Save>
 80059f8:	4604      	mov	r4, r0
#if (OS_OBJ_TYPE_REQ > 0u)
    OSTmrCond.Type  = OS_OBJ_TYPE_COND;                         /* Mark the data structure as a condition variable.     */
 80059fa:	4806      	ldr	r0, [pc, #24]	@ (8005a14 <OS_TmrCondCreate+0x24>)
 80059fc:	4b06      	ldr	r3, [pc, #24]	@ (8005a18 <OS_TmrCondCreate+0x28>)
 80059fe:	6003      	str	r3, [r0, #0]
#endif
    OSTmrCond.Mutex = &OSTmrMutex;                              /* Bind the timer mutex to the condition variable.      */
 8005a00:	4b06      	ldr	r3, [pc, #24]	@ (8005a1c <OS_TmrCondCreate+0x2c>)
 8005a02:	6203      	str	r3, [r0, #32]
    OS_PendListInit(&OSTmrCond.PendList);                       /* Initialize the waiting list                          */
 8005a04:	3008      	adds	r0, #8
 8005a06:	f7fe f91d 	bl	8003c44 <OS_PendListInit>
    CPU_CRITICAL_EXIT();
 8005a0a:	4620      	mov	r0, r4
 8005a0c:	f7fa fbee 	bl	80001ec <CPU_SR_Restore>
}
 8005a10:	bd10      	pop	{r4, pc}
 8005a12:	bf00      	nop
 8005a14:	200019e0 	.word	0x200019e0
 8005a18:	444e4f43 	.word	0x444e4f43
 8005a1c:	200019b4 	.word	0x200019b4

08005a20 <OS_TmrCondSignal>:
* Note(s)    : 1) This function is INTERNAL to uC/OS-III and your application MUST NOT call it.
************************************************************************************************************************
*/

static  void  OS_TmrCondSignal (void)
{
 8005a20:	b510      	push	{r4, lr}
 8005a22:	b082      	sub	sp, #8
    OS_PEND_LIST  *p_pend_list;
    CPU_TS         ts;
    CPU_SR_ALLOC();


    CPU_CRITICAL_ENTER();
 8005a24:	2040      	movs	r0, #64	@ 0x40
 8005a26:	f7fa fbd3 	bl	80001d0 <CPU_SR_Save>
 8005a2a:	4604      	mov	r4, r0
    ts             = 0u;
#endif

    p_pend_list    = &OSTmrCond.PendList;

    if (p_pend_list->HeadPtr == (OS_TCB *)0) {                  /* Timer task waiting on cond?                          */
 8005a2c:	4b08      	ldr	r3, [pc, #32]	@ (8005a50 <OS_TmrCondSignal+0x30>)
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	b15b      	cbz	r3, 8005a4a <OS_TmrCondSignal+0x2a>
        CPU_CRITICAL_EXIT();
        return;                                                 /* No, nothing to signal.                               */
    } else {
                                                                /* Yes, signal the timer task.                          */
        OS_Post((OS_PEND_OBJ *)((void *)&OSTmrCond),
 8005a32:	2200      	movs	r2, #0
 8005a34:	9200      	str	r2, [sp, #0]
 8005a36:	4613      	mov	r3, r2
 8005a38:	4906      	ldr	r1, [pc, #24]	@ (8005a54 <OS_TmrCondSignal+0x34>)
 8005a3a:	4805      	ldr	r0, [pc, #20]	@ (8005a50 <OS_TmrCondSignal+0x30>)
 8005a3c:	f7fe fa8e 	bl	8003f5c <OS_Post>
                                (void *) 0,
                                         0u,
                                         ts);
    }

    CPU_CRITICAL_EXIT();
 8005a40:	4620      	mov	r0, r4
 8005a42:	f7fa fbd3 	bl	80001ec <CPU_SR_Restore>
}
 8005a46:	b002      	add	sp, #8
 8005a48:	bd10      	pop	{r4, pc}
        CPU_CRITICAL_EXIT();
 8005a4a:	f7fa fbcf 	bl	80001ec <CPU_SR_Restore>
        return;                                                 /* No, nothing to signal.                               */
 8005a4e:	e7fa      	b.n	8005a46 <OS_TmrCondSignal+0x26>
 8005a50:	200019e0 	.word	0x200019e0
 8005a54:	200018ec 	.word	0x200018ec

08005a58 <OS_TmrCondWait>:
{
 8005a58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	4605      	mov	r5, r0
    CPU_CRITICAL_ENTER();
 8005a5e:	2040      	movs	r0, #64	@ 0x40
 8005a60:	f7fa fbb6 	bl	80001d0 <CPU_SR_Save>
 8005a64:	4604      	mov	r4, r0
    OS_MutexGrpRemove(&OSTmrTaskTCB, &OSTmrMutex);
 8005a66:	4e2f      	ldr	r6, [pc, #188]	@ (8005b24 <OS_TmrCondWait+0xcc>)
 8005a68:	492f      	ldr	r1, [pc, #188]	@ (8005b28 <OS_TmrCondWait+0xd0>)
 8005a6a:	4630      	mov	r0, r6
 8005a6c:	f7ff f8b0 	bl	8004bd0 <OS_MutexGrpRemove>
    if (OSTmrTaskTCB.Prio != OSTmrTaskTCB.BasePrio) {           /* Restore our original prio.                           */
 8005a70:	f896 203b 	ldrb.w	r2, [r6, #59]	@ 0x3b
 8005a74:	f896 303c 	ldrb.w	r3, [r6, #60]	@ 0x3c
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d003      	beq.n	8005a84 <OS_TmrCondWait+0x2c>
        OSTmrTaskTCB.Prio          = OSTmrTaskTCB.BasePrio;
 8005a7c:	f886 303b 	strb.w	r3, [r6, #59]	@ 0x3b
        OSPrioCur                  = OSTmrTaskTCB.BasePrio;
 8005a80:	4a2a      	ldr	r2, [pc, #168]	@ (8005b2c <OS_TmrCondWait+0xd4>)
 8005a82:	7013      	strb	r3, [r2, #0]
    if (p_pend_list->HeadPtr == (OS_TCB *)0) {                  /* Any task waiting on mutex?                           */
 8005a84:	4b28      	ldr	r3, [pc, #160]	@ (8005b28 <OS_TmrCondWait+0xd0>)
 8005a86:	689e      	ldr	r6, [r3, #8]
 8005a88:	2e00      	cmp	r6, #0
 8005a8a:	d035      	beq.n	8005af8 <OS_TmrCondWait+0xa0>
        OSTmrMutex.OwnerTCBPtr     = p_tcb;
 8005a8c:	4f26      	ldr	r7, [pc, #152]	@ (8005b28 <OS_TmrCondWait+0xd0>)
 8005a8e:	627e      	str	r6, [r7, #36]	@ 0x24
        OSTmrMutex.OwnerNestingCtr =           1u;
 8005a90:	2301      	movs	r3, #1
 8005a92:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        OS_MutexGrpAdd(p_tcb, &OSTmrMutex);
 8005a96:	4639      	mov	r1, r7
 8005a98:	4630      	mov	r0, r6
 8005a9a:	f7fe fff1 	bl	8004a80 <OS_MutexGrpAdd>
        OS_Post((OS_PEND_OBJ *)((void *)&OSTmrMutex),
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	9200      	str	r2, [sp, #0]
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	4631      	mov	r1, r6
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	f7fe fa58 	bl	8003f5c <OS_Post>
    OS_Pend((OS_PEND_OBJ *)((void *)&OSTmrCond),                /* Pend on the condition variable.                      */
 8005aac:	462b      	mov	r3, r5
 8005aae:	2203      	movs	r2, #3
 8005ab0:	491c      	ldr	r1, [pc, #112]	@ (8005b24 <OS_TmrCondWait+0xcc>)
 8005ab2:	481f      	ldr	r0, [pc, #124]	@ (8005b30 <OS_TmrCondWait+0xd8>)
 8005ab4:	f7fe fb4e 	bl	8004154 <OS_Pend>
    CPU_CRITICAL_EXIT();
 8005ab8:	4620      	mov	r0, r4
 8005aba:	f7fa fb97 	bl	80001ec <CPU_SR_Restore>
    OSSched();
 8005abe:	f7fd ffe1 	bl	8003a84 <OSSched>
    CPU_CRITICAL_ENTER();                                       /* Either we timed out, or were signaled.               */
 8005ac2:	2040      	movs	r0, #64	@ 0x40
 8005ac4:	f7fa fb84 	bl	80001d0 <CPU_SR_Save>
 8005ac8:	4604      	mov	r4, r0
    if (OSTmrMutex.OwnerTCBPtr == (OS_TCB *)0) {                /* Can we grab the mutex?                               */
 8005aca:	4b17      	ldr	r3, [pc, #92]	@ (8005b28 <OS_TmrCondWait+0xd0>)
 8005acc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005ace:	b1c0      	cbz	r0, 8005b02 <OS_TmrCondWait+0xaa>
        if (p_tcb->Prio > OSTmrTaskTCB.Prio) {                  /* See if mutex owner has a lower priority than TmrTask.*/
 8005ad0:	f890 303b 	ldrb.w	r3, [r0, #59]	@ 0x3b
 8005ad4:	4a13      	ldr	r2, [pc, #76]	@ (8005b24 <OS_TmrCondWait+0xcc>)
 8005ad6:	f892 103b 	ldrb.w	r1, [r2, #59]	@ 0x3b
 8005ada:	428b      	cmp	r3, r1
 8005adc:	d81f      	bhi.n	8005b1e <OS_TmrCondWait+0xc6>
        OS_Pend((OS_PEND_OBJ *)((void *)&OSTmrMutex),           /* Block TmrTask until it gets the Mutex.               */
 8005ade:	2300      	movs	r3, #0
 8005ae0:	2204      	movs	r2, #4
 8005ae2:	4910      	ldr	r1, [pc, #64]	@ (8005b24 <OS_TmrCondWait+0xcc>)
 8005ae4:	4810      	ldr	r0, [pc, #64]	@ (8005b28 <OS_TmrCondWait+0xd0>)
 8005ae6:	f7fe fb35 	bl	8004154 <OS_Pend>
        CPU_CRITICAL_EXIT();
 8005aea:	4620      	mov	r0, r4
 8005aec:	f7fa fb7e 	bl	80001ec <CPU_SR_Restore>
        OSSched();
 8005af0:	f7fd ffc8 	bl	8003a84 <OSSched>
}
 8005af4:	b003      	add	sp, #12
 8005af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        OSTmrMutex.OwnerTCBPtr     = (OS_TCB *)0;               /* No                                                   */
 8005af8:	2200      	movs	r2, #0
 8005afa:	625a      	str	r2, [r3, #36]	@ 0x24
        OSTmrMutex.OwnerNestingCtr =           0u;
 8005afc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8005b00:	e7d4      	b.n	8005aac <OS_TmrCondWait+0x54>
        OS_MutexGrpAdd(&OSTmrTaskTCB, &OSTmrMutex);             /* Yes, no-one else pending.                            */
 8005b02:	461d      	mov	r5, r3
 8005b04:	4e07      	ldr	r6, [pc, #28]	@ (8005b24 <OS_TmrCondWait+0xcc>)
 8005b06:	4619      	mov	r1, r3
 8005b08:	4630      	mov	r0, r6
 8005b0a:	f7fe ffb9 	bl	8004a80 <OS_MutexGrpAdd>
        OSTmrMutex.OwnerTCBPtr     = &OSTmrTaskTCB;
 8005b0e:	626e      	str	r6, [r5, #36]	@ 0x24
        OSTmrMutex.OwnerNestingCtr = 1u;
 8005b10:	2301      	movs	r3, #1
 8005b12:	f885 3028 	strb.w	r3, [r5, #40]	@ 0x28
        CPU_CRITICAL_EXIT();
 8005b16:	4620      	mov	r0, r4
 8005b18:	f7fa fb68 	bl	80001ec <CPU_SR_Restore>
 8005b1c:	e7ea      	b.n	8005af4 <OS_TmrCondWait+0x9c>
            OS_TaskChangePrio(p_tcb, OSTmrTaskTCB.Prio);
 8005b1e:	f7ff fc15 	bl	800534c <OS_TaskChangePrio>
 8005b22:	e7dc      	b.n	8005ade <OS_TmrCondWait+0x86>
 8005b24:	200018ec 	.word	0x200018ec
 8005b28:	200019b4 	.word	0x200019b4
 8005b2c:	20001ca1 	.word	0x20001ca1
 8005b30:	200019e0 	.word	0x200019e0

08005b34 <OS_TmrInit>:
{
 8005b34:	b510      	push	{r4, lr}
 8005b36:	b08a      	sub	sp, #40	@ 0x28
 8005b38:	4604      	mov	r4, r0
    OSTmrQty             =           0u;                        /* Keep track of the number of timers created           */
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	4a23      	ldr	r2, [pc, #140]	@ (8005bcc <OS_TmrInit+0x98>)
 8005b3e:	8013      	strh	r3, [r2, #0]
    OSTmrDbgListPtr      = (OS_TMR *)0;
 8005b40:	4a23      	ldr	r2, [pc, #140]	@ (8005bd0 <OS_TmrInit+0x9c>)
 8005b42:	6013      	str	r3, [r2, #0]
    OSTmrListPtr         = (OS_TMR *)0;                         /* Create an empty timer list                           */
 8005b44:	4a23      	ldr	r2, [pc, #140]	@ (8005bd4 <OS_TmrInit+0xa0>)
 8005b46:	6013      	str	r3, [r2, #0]
    OSTmrListEntries     =           0u;
 8005b48:	4a23      	ldr	r2, [pc, #140]	@ (8005bd8 <OS_TmrInit+0xa4>)
 8005b4a:	8013      	strh	r3, [r2, #0]
    OSTmrToTicksMult = OSCfg_TickRate_Hz / OSCfg_TmrTaskRate_Hz;
 8005b4c:	4b23      	ldr	r3, [pc, #140]	@ (8005bdc <OS_TmrInit+0xa8>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a23      	ldr	r2, [pc, #140]	@ (8005be0 <OS_TmrInit+0xac>)
 8005b52:	6812      	ldr	r2, [r2, #0]
 8005b54:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b58:	4a22      	ldr	r2, [pc, #136]	@ (8005be4 <OS_TmrInit+0xb0>)
 8005b5a:	6013      	str	r3, [r2, #0]
    OSMutexCreate(&OSTmrMutex,                                  /* Use a mutex to protect the timers                    */
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	4922      	ldr	r1, [pc, #136]	@ (8005be8 <OS_TmrInit+0xb4>)
 8005b60:	4822      	ldr	r0, [pc, #136]	@ (8005bec <OS_TmrInit+0xb8>)
 8005b62:	f7fe ff5f 	bl	8004a24 <OSMutexCreate>
    if (*p_err != OS_ERR_NONE) {
 8005b66:	8823      	ldrh	r3, [r4, #0]
 8005b68:	b10b      	cbz	r3, 8005b6e <OS_TmrInit+0x3a>
}
 8005b6a:	b00a      	add	sp, #40	@ 0x28
 8005b6c:	bd10      	pop	{r4, pc}
    OS_TmrCondCreate();
 8005b6e:	f7ff ff3f 	bl	80059f0 <OS_TmrCondCreate>
    if (OSCfg_TmrTaskStkBasePtr == (CPU_STK *)0) {
 8005b72:	4b1f      	ldr	r3, [pc, #124]	@ (8005bf0 <OS_TmrInit+0xbc>)
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	b16a      	cbz	r2, 8005b94 <OS_TmrInit+0x60>
    if (OSCfg_TmrTaskStkSize < OSCfg_StkSizeMin) {
 8005b78:	4b1e      	ldr	r3, [pc, #120]	@ (8005bf4 <OS_TmrInit+0xc0>)
 8005b7a:	6819      	ldr	r1, [r3, #0]
 8005b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8005bf8 <OS_TmrInit+0xc4>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4299      	cmp	r1, r3
 8005b82:	d30b      	bcc.n	8005b9c <OS_TmrInit+0x68>
    if (OSCfg_TmrTaskPrio >= (OS_CFG_PRIO_MAX - 1u)) {
 8005b84:	4b1d      	ldr	r3, [pc, #116]	@ (8005bfc <OS_TmrInit+0xc8>)
 8005b86:	7818      	ldrb	r0, [r3, #0]
 8005b88:	281e      	cmp	r0, #30
 8005b8a:	d90b      	bls.n	8005ba4 <OS_TmrInit+0x70>
       *p_err = OS_ERR_TMR_PRIO_INVALID;
 8005b8c:	f247 3346 	movw	r3, #29510	@ 0x7346
 8005b90:	8023      	strh	r3, [r4, #0]
        return;
 8005b92:	e7ea      	b.n	8005b6a <OS_TmrInit+0x36>
       *p_err = OS_ERR_TMR_STK_INVALID;
 8005b94:	f247 3347 	movw	r3, #29511	@ 0x7347
 8005b98:	8023      	strh	r3, [r4, #0]
        return;
 8005b9a:	e7e6      	b.n	8005b6a <OS_TmrInit+0x36>
       *p_err = OS_ERR_TMR_STK_SIZE_INVALID;
 8005b9c:	f247 3348 	movw	r3, #29512	@ 0x7348
 8005ba0:	8023      	strh	r3, [r4, #0]
        return;
 8005ba2:	e7e2      	b.n	8005b6a <OS_TmrInit+0x36>
    OSTaskCreate(&OSTmrTaskTCB,
 8005ba4:	9408      	str	r4, [sp, #32]
 8005ba6:	230b      	movs	r3, #11
 8005ba8:	9307      	str	r3, [sp, #28]
 8005baa:	2300      	movs	r3, #0
 8005bac:	9306      	str	r3, [sp, #24]
 8005bae:	9305      	str	r3, [sp, #20]
 8005bb0:	9304      	str	r3, [sp, #16]
 8005bb2:	9103      	str	r1, [sp, #12]
 8005bb4:	4912      	ldr	r1, [pc, #72]	@ (8005c00 <OS_TmrInit+0xcc>)
 8005bb6:	6809      	ldr	r1, [r1, #0]
 8005bb8:	9102      	str	r1, [sp, #8]
 8005bba:	9201      	str	r2, [sp, #4]
 8005bbc:	9000      	str	r0, [sp, #0]
 8005bbe:	4a11      	ldr	r2, [pc, #68]	@ (8005c04 <OS_TmrInit+0xd0>)
 8005bc0:	4911      	ldr	r1, [pc, #68]	@ (8005c08 <OS_TmrInit+0xd4>)
 8005bc2:	4812      	ldr	r0, [pc, #72]	@ (8005c0c <OS_TmrInit+0xd8>)
 8005bc4:	f7ff fb26 	bl	8005214 <OSTaskCreate>
 8005bc8:	e7cf      	b.n	8005b6a <OS_TmrInit+0x36>
 8005bca:	bf00      	nop
 8005bcc:	200019b0 	.word	0x200019b0
 8005bd0:	20001a0c 	.word	0x20001a0c
 8005bd4:	20001a04 	.word	0x20001a04
 8005bd8:	20001a08 	.word	0x20001a08
 8005bdc:	08005f40 	.word	0x08005f40
 8005be0:	08005f38 	.word	0x08005f38
 8005be4:	200018e4 	.word	0x200018e4
 8005be8:	0800611c 	.word	0x0800611c
 8005bec:	200019b4 	.word	0x200019b4
 8005bf0:	08005f34 	.word	0x08005f34
 8005bf4:	08005f2c 	.word	0x08005f2c
 8005bf8:	08005f44 	.word	0x08005f44
 8005bfc:	08005f3c 	.word	0x08005f3c
 8005c00:	08005f30 	.word	0x08005f30
 8005c04:	08005d51 	.word	0x08005d51
 8005c08:	0800612c 	.word	0x0800612c
 8005c0c:	200018ec 	.word	0x200018ec

08005c10 <OS_TmrLink>:
{
 8005c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (OSTmrListPtr == (OS_TMR *)0) {                          /* Is the list empty?                                   */
 8005c12:	4b23      	ldr	r3, [pc, #140]	@ (8005ca0 <OS_TmrLink+0x90>)
 8005c14:	681c      	ldr	r4, [r3, #0]
 8005c16:	b184      	cbz	r4, 8005c3a <OS_TmrLink+0x2a>
    OSTmrListEntries++;
 8005c18:	4a22      	ldr	r2, [pc, #136]	@ (8005ca4 <OS_TmrLink+0x94>)
 8005c1a:	8813      	ldrh	r3, [r2, #0]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	8013      	strh	r3, [r2, #0]
    delta = (time + p_tmr->Remain) - OSTmrTaskTickBase;
 8005c20:	6983      	ldr	r3, [r0, #24]
 8005c22:	440b      	add	r3, r1
 8005c24:	4a20      	ldr	r2, [pc, #128]	@ (8005ca8 <OS_TmrLink+0x98>)
 8005c26:	6816      	ldr	r6, [r2, #0]
 8005c28:	1b9a      	subs	r2, r3, r6
    remain = p_tmr2->Remain;
 8005c2a:	69a5      	ldr	r5, [r4, #24]
    if ((delta           <     remain) &&
 8005c2c:	42aa      	cmp	r2, r5
 8005c2e:	d201      	bcs.n	8005c34 <OS_TmrLink+0x24>
 8005c30:	6967      	ldr	r7, [r4, #20]
 8005c32:	b17f      	cbz	r7, 8005c54 <OS_TmrLink+0x44>
    delta  -= remain;                                           /* Make delta relative to the current head.             */
 8005c34:	1b52      	subs	r2, r2, r5
    p_tmr2  = p_tmr1->NextPtr;
 8005c36:	6923      	ldr	r3, [r4, #16]
    while ((p_tmr2 !=        (OS_TMR *)0) &&                    /* Find the appropriate position in the delta list.     */
 8005c38:	e01d      	b.n	8005c76 <OS_TmrLink+0x66>
        p_tmr->NextPtr    = (OS_TMR *)0;                        /* Yes, this is the first entry                         */
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	6103      	str	r3, [r0, #16]
        p_tmr->PrevPtr    = (OS_TMR *)0;
 8005c3e:	6143      	str	r3, [r0, #20]
        OSTmrListPtr      = p_tmr;
 8005c40:	4b17      	ldr	r3, [pc, #92]	@ (8005ca0 <OS_TmrLink+0x90>)
 8005c42:	6018      	str	r0, [r3, #0]
        OSTmrListEntries  = 1u;
 8005c44:	4b17      	ldr	r3, [pc, #92]	@ (8005ca4 <OS_TmrLink+0x94>)
 8005c46:	2201      	movs	r2, #1
 8005c48:	801a      	strh	r2, [r3, #0]
        OSTmrTaskTickBase = time;
 8005c4a:	4b17      	ldr	r3, [pc, #92]	@ (8005ca8 <OS_TmrLink+0x98>)
 8005c4c:	6019      	str	r1, [r3, #0]
        OS_TmrCondSignal();
 8005c4e:	f7ff fee7 	bl	8005a20 <OS_TmrCondSignal>
        return;
 8005c52:	e01e      	b.n	8005c92 <OS_TmrLink+0x82>
        p_tmr2->Remain    =  remain - delta;
 8005c54:	1af3      	subs	r3, r6, r3
 8005c56:	442b      	add	r3, r5
 8005c58:	61a3      	str	r3, [r4, #24]
        p_tmr->PrevPtr    = (OS_TMR *)0;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	6143      	str	r3, [r0, #20]
        p_tmr->NextPtr    =  p_tmr2;
 8005c5e:	6104      	str	r4, [r0, #16]
        p_tmr2->PrevPtr   =  p_tmr;
 8005c60:	6160      	str	r0, [r4, #20]
        OSTmrListPtr      =  p_tmr;
 8005c62:	4b0f      	ldr	r3, [pc, #60]	@ (8005ca0 <OS_TmrLink+0x90>)
 8005c64:	6018      	str	r0, [r3, #0]
        OSTmrTaskTickBase = time;
 8005c66:	4b10      	ldr	r3, [pc, #64]	@ (8005ca8 <OS_TmrLink+0x98>)
 8005c68:	6019      	str	r1, [r3, #0]
        OS_TmrCondSignal();
 8005c6a:	f7ff fed9 	bl	8005a20 <OS_TmrCondSignal>
        return;
 8005c6e:	e010      	b.n	8005c92 <OS_TmrLink+0x82>
        delta  -= p_tmr2->Remain;                               /* Update our delta as we traverse the list.            */
 8005c70:	1a52      	subs	r2, r2, r1
        p_tmr1  = p_tmr2;
 8005c72:	461c      	mov	r4, r3
        p_tmr2  = p_tmr2->NextPtr;
 8005c74:	691b      	ldr	r3, [r3, #16]
    while ((p_tmr2 !=        (OS_TMR *)0) &&                    /* Find the appropriate position in the delta list.     */
 8005c76:	b113      	cbz	r3, 8005c7e <OS_TmrLink+0x6e>
           (delta  >= p_tmr2->Remain)) {
 8005c78:	6999      	ldr	r1, [r3, #24]
    while ((p_tmr2 !=        (OS_TMR *)0) &&                    /* Find the appropriate position in the delta list.     */
 8005c7a:	4291      	cmp	r1, r2
 8005c7c:	d9f8      	bls.n	8005c70 <OS_TmrLink+0x60>
    if (p_tmr2 != (OS_TMR *)0) {                                /* Our entry is not the last element in the list.       */
 8005c7e:	b14b      	cbz	r3, 8005c94 <OS_TmrLink+0x84>
        p_tmr1           = p_tmr2->PrevPtr;
 8005c80:	695c      	ldr	r4, [r3, #20]
        p_tmr->Remain    = delta;                               /* Store remaining time                                 */
 8005c82:	6182      	str	r2, [r0, #24]
        p_tmr->PrevPtr   = p_tmr1;
 8005c84:	6144      	str	r4, [r0, #20]
        p_tmr->NextPtr   = p_tmr2;
 8005c86:	6103      	str	r3, [r0, #16]
        p_tmr2->Remain  -= delta;                               /* Reduce time of next entry in the list                */
 8005c88:	6999      	ldr	r1, [r3, #24]
 8005c8a:	1a89      	subs	r1, r1, r2
 8005c8c:	6199      	str	r1, [r3, #24]
        p_tmr2->PrevPtr  = p_tmr;
 8005c8e:	6158      	str	r0, [r3, #20]
        p_tmr1->NextPtr  = p_tmr;
 8005c90:	6120      	str	r0, [r4, #16]
}
 8005c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        p_tmr->Remain    = delta;
 8005c94:	6182      	str	r2, [r0, #24]
        p_tmr->PrevPtr   = p_tmr1;
 8005c96:	6144      	str	r4, [r0, #20]
        p_tmr->NextPtr   = (OS_TMR *)0;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	6103      	str	r3, [r0, #16]
        p_tmr1->NextPtr  = p_tmr;
 8005c9c:	6120      	str	r0, [r4, #16]
 8005c9e:	e7f8      	b.n	8005c92 <OS_TmrLink+0x82>
 8005ca0:	20001a04 	.word	0x20001a04
 8005ca4:	20001a08 	.word	0x20001a08
 8005ca8:	200018e8 	.word	0x200018e8

08005cac <OS_TmrUnlink>:
{
 8005cac:	b538      	push	{r3, r4, r5, lr}
 8005cae:	4604      	mov	r4, r0
    p_tmr1                          = p_tmr->PrevPtr;
 8005cb0:	6943      	ldr	r3, [r0, #20]
    p_tmr2                          = p_tmr->NextPtr;
 8005cb2:	6905      	ldr	r5, [r0, #16]
    if (p_tmr1 == (OS_TMR *)0) {
 8005cb4:	b17b      	cbz	r3, 8005cd6 <OS_TmrUnlink+0x2a>
        OSTmrListEntries--;
 8005cb6:	4923      	ldr	r1, [pc, #140]	@ (8005d44 <OS_TmrUnlink+0x98>)
 8005cb8:	880a      	ldrh	r2, [r1, #0]
 8005cba:	3a01      	subs	r2, #1
 8005cbc:	800a      	strh	r2, [r1, #0]
        p_tmr1->NextPtr             = p_tmr2;
 8005cbe:	611d      	str	r5, [r3, #16]
        if (p_tmr2 != (OS_TMR *)0) {
 8005cc0:	b125      	cbz	r5, 8005ccc <OS_TmrUnlink+0x20>
            p_tmr2->PrevPtr         = p_tmr1;
 8005cc2:	616b      	str	r3, [r5, #20]
            p_tmr2->Remain         += p_tmr->Remain;            /* Add back the ticks to the delta list                 */
 8005cc4:	69ab      	ldr	r3, [r5, #24]
 8005cc6:	6982      	ldr	r2, [r0, #24]
 8005cc8:	4413      	add	r3, r2
 8005cca:	61ab      	str	r3, [r5, #24]
        p_tmr->PrevPtr              = (OS_TMR *)0;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	6163      	str	r3, [r4, #20]
        p_tmr->NextPtr              = (OS_TMR *)0;
 8005cd0:	6123      	str	r3, [r4, #16]
        p_tmr->Remain               =           0u;
 8005cd2:	61a3      	str	r3, [r4, #24]
}
 8005cd4:	bd38      	pop	{r3, r4, r5, pc}
        if (p_tmr2 == (OS_TMR *)0) {                            /* Remove the ONLY entry in the list?                   */
 8005cd6:	b185      	cbz	r5, 8005cfa <OS_TmrUnlink+0x4e>
            OSTmrListEntries--;
 8005cd8:	4a1a      	ldr	r2, [pc, #104]	@ (8005d44 <OS_TmrUnlink+0x98>)
 8005cda:	8813      	ldrh	r3, [r2, #0]
 8005cdc:	3b01      	subs	r3, #1
 8005cde:	8013      	strh	r3, [r2, #0]
            elapsed                 = time - OSTmrTaskTickBase;
 8005ce0:	4b19      	ldr	r3, [pc, #100]	@ (8005d48 <OS_TmrUnlink+0x9c>)
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	1a8a      	subs	r2, r1, r2
            p_tmr2->PrevPtr         = (OS_TMR *)0;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	616b      	str	r3, [r5, #20]
            p_tmr2->Remain         += p_tmr->Remain;            /* Add back the ticks to the delta                      */
 8005cea:	69ab      	ldr	r3, [r5, #24]
 8005cec:	6980      	ldr	r0, [r0, #24]
 8005cee:	4403      	add	r3, r0
 8005cf0:	61ab      	str	r3, [r5, #24]
            OSTmrListPtr            = p_tmr2;
 8005cf2:	4b16      	ldr	r3, [pc, #88]	@ (8005d4c <OS_TmrUnlink+0xa0>)
 8005cf4:	601d      	str	r5, [r3, #0]
    p_tmr2                          = p_tmr->NextPtr;
 8005cf6:	462b      	mov	r3, r5
            while ((elapsed >           0u) &&
 8005cf8:	e00d      	b.n	8005d16 <OS_TmrUnlink+0x6a>
            OSTmrListPtr            = (OS_TMR *)0;
 8005cfa:	4a14      	ldr	r2, [pc, #80]	@ (8005d4c <OS_TmrUnlink+0xa0>)
 8005cfc:	6013      	str	r3, [r2, #0]
            OSTmrListEntries        = 0u;
 8005cfe:	4a11      	ldr	r2, [pc, #68]	@ (8005d44 <OS_TmrUnlink+0x98>)
 8005d00:	8013      	strh	r3, [r2, #0]
            p_tmr->Remain           = 0u;
 8005d02:	6183      	str	r3, [r0, #24]
            OSTmrTaskTickBase       = time;
 8005d04:	4b10      	ldr	r3, [pc, #64]	@ (8005d48 <OS_TmrUnlink+0x9c>)
 8005d06:	6019      	str	r1, [r3, #0]
            OS_TmrCondSignal();
 8005d08:	f7ff fe8a 	bl	8005a20 <OS_TmrCondSignal>
 8005d0c:	e7e2      	b.n	8005cd4 <OS_TmrUnlink+0x28>
                    p_tmr2->Remain -= elapsed;
 8005d0e:	1a80      	subs	r0, r0, r2
 8005d10:	6198      	str	r0, [r3, #24]
                    elapsed         = 0u;
 8005d12:	2200      	movs	r2, #0
                p_tmr2              = p_tmr1->NextPtr;
 8005d14:	691b      	ldr	r3, [r3, #16]
            while ((elapsed >           0u) &&
 8005d16:	b13a      	cbz	r2, 8005d28 <OS_TmrUnlink+0x7c>
 8005d18:	b133      	cbz	r3, 8005d28 <OS_TmrUnlink+0x7c>
                if (elapsed > p_tmr2->Remain) {
 8005d1a:	6998      	ldr	r0, [r3, #24]
 8005d1c:	4290      	cmp	r0, r2
 8005d1e:	d2f6      	bcs.n	8005d0e <OS_TmrUnlink+0x62>
                    elapsed        -= p_tmr2->Remain;
 8005d20:	1a12      	subs	r2, r2, r0
                    p_tmr2->Remain  = 0u;
 8005d22:	2000      	movs	r0, #0
 8005d24:	6198      	str	r0, [r3, #24]
 8005d26:	e7f5      	b.n	8005d14 <OS_TmrUnlink+0x68>
            if ((OSTmrListPtr->Remain != p_tmr->Remain) ||      /* Reload if new head has a different delay         ... */
 8005d28:	69ab      	ldr	r3, [r5, #24]
 8005d2a:	69a2      	ldr	r2, [r4, #24]
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d100      	bne.n	8005d32 <OS_TmrUnlink+0x86>
 8005d30:	b91b      	cbnz	r3, 8005d3a <OS_TmrUnlink+0x8e>
                OSTmrTaskTickBase   = time;
 8005d32:	4b05      	ldr	r3, [pc, #20]	@ (8005d48 <OS_TmrUnlink+0x9c>)
 8005d34:	6019      	str	r1, [r3, #0]
                OS_TmrCondSignal();
 8005d36:	f7ff fe73 	bl	8005a20 <OS_TmrCondSignal>
            p_tmr->NextPtr          = (OS_TMR *)0;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	6123      	str	r3, [r4, #16]
            p_tmr->Remain           =           0u;
 8005d3e:	61a3      	str	r3, [r4, #24]
 8005d40:	e7c8      	b.n	8005cd4 <OS_TmrUnlink+0x28>
 8005d42:	bf00      	nop
 8005d44:	20001a08 	.word	0x20001a08
 8005d48:	200018e8 	.word	0x200018e8
 8005d4c:	20001a04 	.word	0x20001a04

08005d50 <OS_TmrTask>:
{
 8005d50:	b510      	push	{r4, lr}
    OS_TmrLock();
 8005d52:	f7ff fe3d 	bl	80059d0 <OS_TmrLock>
 8005d56:	e005      	b.n	8005d64 <OS_TmrTask+0x14>
            timeout                = 0u;
 8005d58:	2000      	movs	r0, #0
        OS_TmrCondWait(timeout);                                /* Suspend the timer task until it needs to process ... */
 8005d5a:	f7ff fe7d 	bl	8005a58 <OS_TmrCondWait>
        if (OSTmrListPtr == (OS_TMR *)0) {                      /* Suppresses static analyzer warnings.                 */
 8005d5e:	4b2a      	ldr	r3, [pc, #168]	@ (8005e08 <OS_TmrTask+0xb8>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	b92b      	cbnz	r3, 8005d70 <OS_TmrTask+0x20>
        if (OSTmrListPtr == (OS_TMR *)0) {
 8005d64:	4b28      	ldr	r3, [pc, #160]	@ (8005e08 <OS_TmrTask+0xb8>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d0f5      	beq.n	8005d58 <OS_TmrTask+0x8>
            timeout                = OSTmrListPtr->Remain;
 8005d6c:	6998      	ldr	r0, [r3, #24]
 8005d6e:	e7f4      	b.n	8005d5a <OS_TmrTask+0xa>
        CPU_CRITICAL_ENTER();
 8005d70:	2040      	movs	r0, #64	@ 0x40
 8005d72:	f7fa fa2d 	bl	80001d0 <CPU_SR_Save>
        time                       = OSTickCtr;
 8005d76:	4b25      	ldr	r3, [pc, #148]	@ (8005e0c <OS_TmrTask+0xbc>)
 8005d78:	681c      	ldr	r4, [r3, #0]
        CPU_CRITICAL_EXIT();
 8005d7a:	f7fa fa37 	bl	80001ec <CPU_SR_Restore>
        elapsed                    = time - OSTmrTaskTickBase;
 8005d7e:	4b24      	ldr	r3, [pc, #144]	@ (8005e10 <OS_TmrTask+0xc0>)
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	1aa2      	subs	r2, r4, r2
        OSTmrTaskTickBase          = time;
 8005d84:	601c      	str	r4, [r3, #0]
        p_tmr = OSTmrListPtr;
 8005d86:	4b20      	ldr	r3, [pc, #128]	@ (8005e08 <OS_TmrTask+0xb8>)
 8005d88:	681c      	ldr	r4, [r3, #0]
 8005d8a:	4623      	mov	r3, r4
        while ((elapsed !=          0u) &&
 8005d8c:	e003      	b.n	8005d96 <OS_TmrTask+0x46>
                p_tmr->Remain     -= elapsed;
 8005d8e:	1a89      	subs	r1, r1, r2
 8005d90:	6199      	str	r1, [r3, #24]
                elapsed            = 0u;
 8005d92:	2200      	movs	r2, #0
            p_tmr                  = p_tmr->NextPtr;
 8005d94:	691b      	ldr	r3, [r3, #16]
        while ((elapsed !=          0u) &&
 8005d96:	b16a      	cbz	r2, 8005db4 <OS_TmrTask+0x64>
 8005d98:	b163      	cbz	r3, 8005db4 <OS_TmrTask+0x64>
            if (elapsed > p_tmr->Remain) {
 8005d9a:	6999      	ldr	r1, [r3, #24]
 8005d9c:	4291      	cmp	r1, r2
 8005d9e:	d2f6      	bcs.n	8005d8e <OS_TmrTask+0x3e>
                elapsed           -= p_tmr->Remain;
 8005da0:	1a52      	subs	r2, r2, r1
                p_tmr->Remain      = 0u;
 8005da2:	2100      	movs	r1, #0
 8005da4:	6199      	str	r1, [r3, #24]
 8005da6:	e7f5      	b.n	8005d94 <OS_TmrTask+0x44>
            if (p_tmr->State == OS_TMR_STATE_TIMEOUT) {
 8005da8:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
 8005dac:	2b04      	cmp	r3, #4
 8005dae:	d010      	beq.n	8005dd2 <OS_TmrTask+0x82>
            p_tmr                  = OSTmrListPtr;
 8005db0:	4b15      	ldr	r3, [pc, #84]	@ (8005e08 <OS_TmrTask+0xb8>)
 8005db2:	681c      	ldr	r4, [r3, #0]
        while ((p_tmr         != (OS_TMR *)0) &&
 8005db4:	2c00      	cmp	r4, #0
 8005db6:	d0d5      	beq.n	8005d64 <OS_TmrTask+0x14>
               (p_tmr->Remain ==          0u)) {
 8005db8:	69a3      	ldr	r3, [r4, #24]
        while ((p_tmr         != (OS_TMR *)0) &&
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1d2      	bne.n	8005d64 <OS_TmrTask+0x14>
            p_tmr->State           = OS_TMR_STATE_TIMEOUT;
 8005dbe:	2304      	movs	r3, #4
 8005dc0:	f884 3026 	strb.w	r3, [r4, #38]	@ 0x26
            p_fnct                 = p_tmr->CallbackPtr;
 8005dc4:	68a3      	ldr	r3, [r4, #8]
            if (p_fnct != (OS_TMR_CALLBACK_PTR)0u) {
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d0ee      	beq.n	8005da8 <OS_TmrTask+0x58>
                (*p_fnct)(p_tmr, p_tmr->CallbackPtrArg);
 8005dca:	68e1      	ldr	r1, [r4, #12]
 8005dcc:	4620      	mov	r0, r4
 8005dce:	4798      	blx	r3
 8005dd0:	e7ea      	b.n	8005da8 <OS_TmrTask+0x58>
                OS_TmrUnlink(p_tmr, OSTmrTaskTickBase);
 8005dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8005e10 <OS_TmrTask+0xc0>)
 8005dd4:	6819      	ldr	r1, [r3, #0]
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	f7ff ff68 	bl	8005cac <OS_TmrUnlink>
                if (p_tmr->Opt == OS_OPT_TMR_PERIODIC) {
 8005ddc:	8ca3      	ldrh	r3, [r4, #36]	@ 0x24
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d007      	beq.n	8005df2 <OS_TmrTask+0xa2>
                    p_tmr->PrevPtr = (OS_TMR *)0;
 8005de2:	2300      	movs	r3, #0
 8005de4:	6163      	str	r3, [r4, #20]
                    p_tmr->NextPtr = (OS_TMR *)0;
 8005de6:	6123      	str	r3, [r4, #16]
                    p_tmr->Remain  = 0u;
 8005de8:	61a3      	str	r3, [r4, #24]
                    p_tmr->State   = OS_TMR_STATE_COMPLETED;
 8005dea:	2303      	movs	r3, #3
 8005dec:	f884 3026 	strb.w	r3, [r4, #38]	@ 0x26
 8005df0:	e7de      	b.n	8005db0 <OS_TmrTask+0x60>
                    p_tmr->State   = OS_TMR_STATE_RUNNING;
 8005df2:	f884 3026 	strb.w	r3, [r4, #38]	@ 0x26
                    p_tmr->Remain  = p_tmr->Period;
 8005df6:	6a23      	ldr	r3, [r4, #32]
 8005df8:	61a3      	str	r3, [r4, #24]
                    OS_TmrLink(p_tmr, OSTmrTaskTickBase);
 8005dfa:	4b05      	ldr	r3, [pc, #20]	@ (8005e10 <OS_TmrTask+0xc0>)
 8005dfc:	6819      	ldr	r1, [r3, #0]
 8005dfe:	4620      	mov	r0, r4
 8005e00:	f7ff ff06 	bl	8005c10 <OS_TmrLink>
 8005e04:	e7d4      	b.n	8005db0 <OS_TmrTask+0x60>
 8005e06:	bf00      	nop
 8005e08:	20001a04 	.word	0x20001a04
 8005e0c:	20001a18 	.word	0x20001a18
 8005e10:	200018e8 	.word	0x200018e8

08005e14 <memset>:
 8005e14:	4402      	add	r2, r0
 8005e16:	4603      	mov	r3, r0
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d100      	bne.n	8005e1e <memset+0xa>
 8005e1c:	4770      	bx	lr
 8005e1e:	f803 1b01 	strb.w	r1, [r3], #1
 8005e22:	e7f9      	b.n	8005e18 <memset+0x4>

08005e24 <__libc_init_array>:
 8005e24:	b570      	push	{r4, r5, r6, lr}
 8005e26:	4d0d      	ldr	r5, [pc, #52]	@ (8005e5c <__libc_init_array+0x38>)
 8005e28:	4c0d      	ldr	r4, [pc, #52]	@ (8005e60 <__libc_init_array+0x3c>)
 8005e2a:	1b64      	subs	r4, r4, r5
 8005e2c:	10a4      	asrs	r4, r4, #2
 8005e2e:	2600      	movs	r6, #0
 8005e30:	42a6      	cmp	r6, r4
 8005e32:	d109      	bne.n	8005e48 <__libc_init_array+0x24>
 8005e34:	4d0b      	ldr	r5, [pc, #44]	@ (8005e64 <__libc_init_array+0x40>)
 8005e36:	4c0c      	ldr	r4, [pc, #48]	@ (8005e68 <__libc_init_array+0x44>)
 8005e38:	f000 f818 	bl	8005e6c <_init>
 8005e3c:	1b64      	subs	r4, r4, r5
 8005e3e:	10a4      	asrs	r4, r4, #2
 8005e40:	2600      	movs	r6, #0
 8005e42:	42a6      	cmp	r6, r4
 8005e44:	d105      	bne.n	8005e52 <__libc_init_array+0x2e>
 8005e46:	bd70      	pop	{r4, r5, r6, pc}
 8005e48:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e4c:	4798      	blx	r3
 8005e4e:	3601      	adds	r6, #1
 8005e50:	e7ee      	b.n	8005e30 <__libc_init_array+0xc>
 8005e52:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e56:	4798      	blx	r3
 8005e58:	3601      	adds	r6, #1
 8005e5a:	e7f2      	b.n	8005e42 <__libc_init_array+0x1e>
 8005e5c:	0800614c 	.word	0x0800614c
 8005e60:	0800614c 	.word	0x0800614c
 8005e64:	0800614c 	.word	0x0800614c
 8005e68:	08006150 	.word	0x08006150

08005e6c <_init>:
 8005e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6e:	bf00      	nop
 8005e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e72:	bc08      	pop	{r3}
 8005e74:	469e      	mov	lr, r3
 8005e76:	4770      	bx	lr

08005e78 <_fini>:
 8005e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e7a:	bf00      	nop
 8005e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e7e:	bc08      	pop	{r3}
 8005e80:	469e      	mov	lr, r3
 8005e82:	4770      	bx	lr
