module TopModule2 (
    input wire clk,
    input wire iclk,
    input wire [31:0] a,
    input wire [31:0] b,
    input  wire reset ,
    input wire resetReg,
    output wire [63:0] result
);
wire [31:0] mulA;
wire [31:0] mulB;
wire [63:0] mulResult;

register #(.N(32)) R0(.clk(clk),.reset(resetReg),.reg_in(a),.reg_out(mulA));
register #(.N(32)) R1(.clk(clk),.reset(resetReg),.reg_in(b),.reg_out(mulB));


simpleMultiplier M0(.a(mulA),.b(mulB),.result(mulResult));

register #(.N(64)) R2(.clk(clk),.reset(resetReg),.reg_in(mulResult),.reg_out(result));
    
endmodule

// verilog multiplier top module