of_match_device	,	F_48
sdhci_priv	,	F_11
of_match_ptr	,	F_49
supply	,	V_94
sdhci_runtime_suspend_host	,	F_79
SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN	,	V_32
dev	,	V_9
pm_runtime_put_autosuspend	,	F_63
sdhci_pxav3_remove	,	F_68
err_mbus_win	,	V_107
SDHCI_CTRL_VDD_180	,	V_80
mv_conf_mbus_windows	,	F_1
gpio_is_valid	,	F_52
err_cd_req	,	V_121
PXA_FLAG_CARD_PERMANENT	,	V_111
"%s uhs = %d, ctrl_2 = %04X\n"	,	L_10
sdhci_pltfm_host	,	V_27
SDCE_MISC_INT_EN	,	V_65
pxav3_gen_init_74_clocks	,	F_26
"core"	,	L_14
armada_38x_quirks	,	F_10
host_caps	,	V_116
SDHCI_WINDOW_BASE	,	F_8
SDCLK_SEL	,	V_58
size	,	V_18
of_node	,	V_26
SDHCI_CAPABILITIES_1	,	V_37
GFP_KERNEL	,	V_98
MMC_POWER_ON	,	V_62
err_of_parse	,	V_109
device	,	V_97
"failed to allocate card detect gpio\n"	,	L_16
uhs	,	V_70
pdata	,	V_49
"conf-sdio3"	,	L_4
"conf-sdio3 register not found: disabling SDR50 and DDR50 modes.\nConsider updating your dtb\n"	,	L_5
"io"	,	L_12
mbus_dram_target_info	,	V_3
device_node	,	V_24
reg_val	,	V_86
SDHCI_MAX_WIN_NUM	,	V_14
pm_runtime_mark_last_busy	,	F_75
of_property_read_u32	,	F_41
SD_CE_ATA_2	,	V_64
MMC_TIMING_UHS_DDR50	,	V_84
MMC_TIMING_UHS_SDR25	,	V_76
SDHCI_CTRL_UHS_SDR50	,	V_79
sdhci_pxav3_runtime_suspend	,	F_78
devm_ioremap_resource	,	F_15
u8	,	T_2
sdhci_pxav3_resume	,	F_76
i	,	V_5
regs	,	V_6
pm_runtime_get_sync	,	F_70
cs	,	V_17
clk_io	,	V_103
MAX_WAIT_COUNT	,	V_68
sdhci_remove_host	,	F_71
of_property_read_bool	,	F_19
MMC_CAP_1_8V_DDR	,	V_43
"%s: slot-&gt;power_mode = %d,"	,	L_7
platform_device	,	V_1
SDHCI_CAN_VDD_180	,	V_41
MMC_TIMING_UHS_SDR12	,	V_74
err_clk_get	,	V_104
__iomem	,	T_1
SDHCI_SUPPORT_SDR104	,	V_45
dev_dbg	,	F_27
MMC_CAP_8_BIT_DATA	,	V_114
sdhci_pxav3_suspend	,	F_72
SDHCI_SUPPORT_SDR50	,	V_39
ret	,	V_101
res	,	V_8
mmc_gpio_request_cd	,	F_53
pm_runtime_get_noresume	,	F_54
pm_runtime_set_autosuspend_delay	,	F_56
count	,	V_60
ioremap	,	F_4
SDHCI_HOST_CONTROL2	,	V_72
"cannot map mbus registers\n"	,	L_3
MMC_TIMING_MMC_HS	,	V_89
"no mbus dram info\n"	,	L_1
PXA_FLAG_SD_8_BIT_CAPABLE_SLOT	,	V_113
MMC_CAP_NONREMOVABLE	,	V_112
vmmc	,	V_95
platform_get_resource	,	F_3
iounmap	,	F_9
mmc	,	V_42
SDHCI_CTRL_UHS_SDR12	,	V_75
dev_err	,	F_2
caps	,	V_34
MMC_PM_WAKE_SDIO_IRQ	,	V_124
caps1	,	V_36
pxav3_set_power	,	F_34
caps2	,	V_118
PXAV3_RPM_DELAY_MS	,	V_122
pm_runtime_put_noidle	,	F_65
power_mode	,	V_59
sdhci_pxa_platdata	,	V_48
SDCLK_DELAY_MASK	,	V_56
SD_CFG_FIFO_PARAM	,	V_66
ctrl_2	,	V_71
sdhci_pxav3_of_match	,	V_108
of_device_id	,	V_99
SDCE_MISC_INT	,	V_69
sdhci_writew	,	F_33
mask	,	V_47
sdhci_pltfm_init	,	F_43
SDHCI_CTRL_UHS_SDR25	,	V_77
devm_clk_get	,	F_44
mmc_of_parse	,	F_50
mmc_host	,	V_92
start	,	V_12
clk_disable_unprepare	,	F_66
pxav3_set_uhs_signaling	,	F_29
"74 clock interrupt not cleared\n"	,	L_9
mv_mbus_dram_info	,	F_47
base	,	V_21
"failed to add host\n"	,	L_17
quirks	,	V_31
ENOMEM	,	V_13
SDIO3_CONF_CLK_INV	,	V_87
dev_get_drvdata	,	F_73
"ios-&gt;power_mode = %d\n"	,	L_8
MMC_TIMING_UHS_SDR104	,	V_81
sdhci_pxav3_probe	,	F_42
"failed to get io clock\n"	,	L_13
SDCLK_DELAY_SHIFT	,	V_57
dram	,	V_4
tmp	,	V_53
of_device_is_compatible	,	F_46
pltfm_host	,	V_28
lock	,	V_96
quirks2	,	V_115
to_platform_device	,	F_21
sdhci_host	,	V_22
sdhci_pltfm_priv	,	F_12
sdhci_reset	,	F_23
clk	,	V_105
SDCFG_GEN_PAD_CLK_ON	,	V_67
SDHCI_SUPPORT_DDR50	,	V_40
__func__	,	V_63
sdhci_resume_host	,	F_77
mmc_dev	,	F_22
sdhci_suspend_host	,	F_74
SDHCI_CAN_VDD_330	,	V_44
SDIO3_CONF_SD_FB_CLK	,	V_88
sdhci_pxav3_runtime_resume	,	F_80
flags	,	V_110
pwr	,	V_93
mmc_regulator_set_ocr	,	F_37
pxa	,	V_30
pm_runtime_disable	,	F_64
u16	,	T_3
clk_prepare_enable	,	F_45
spin_unlock_irq	,	F_36
ioaddr	,	V_54
sdhci_get_of_property	,	F_51
sdhci_pltfm_free	,	F_67
EINVAL	,	V_10
"marvell,armada-380-sdhci"	,	L_15
vdd	,	V_91
err_add_host	,	V_123
udelay	,	F_28
SDHCI_USE_SDR50_TUNING	,	V_46
mbus_attr	,	V_19
mode	,	V_90
pdev	,	V_2
num_cs	,	V_15
"no-1-8-v"	,	L_6
u32	,	T_4
sdhci_set_power	,	F_35
host	,	V_23
spin_lock_irq	,	F_38
ext_cd_gpio	,	V_120
"cannot get mbus registers\n"	,	L_2
SDHCI_CTRL_UHS_MASK	,	V_73
host_caps2	,	V_117
resource	,	V_7
SDHCI_CTRL_UHS_SDR104	,	V_82
clk_core	,	V_106
PTR_ERR	,	F_17
SD_CLOCK_BURST_SIZE_SETUP	,	V_55
sdhci_pxav3_pdata	,	V_102
pm_suspend_ignore_children	,	F_59
pxav3_get_mmc_pdata	,	F_39
sdio3_conf_reg	,	V_38
MMC_TIMING_MMC_DDR52	,	V_83
platform_set_drvdata	,	F_61
devm_kzalloc	,	F_40
pm_caps	,	V_119
np	,	V_25
SDHCI_QUIRK_MISSING_CAPS	,	V_33
pxav3_reset	,	F_20
platform_get_drvdata	,	F_69
SDHCI_RESET_ALL	,	V_51
SDHCI_CAPABILITIES	,	V_35
pm_runtime_set_active	,	F_55
SDHCI_WINDOW_CTRL	,	F_7
readw	,	F_24
"mrvl,clk-delay-cycles"	,	L_11
sdhci_runtime_resume_host	,	F_81
mbus_dram_target_id	,	V_20
mbus_dram_window	,	V_16
IORESOURCE_MEM	,	V_11
pm_runtime_enable	,	F_58
writel	,	F_6
platform_get_resource_byname	,	F_14
sdhci_pxa	,	V_29
match	,	V_100
dev_warn	,	F_18
sdhci_add_host	,	F_60
writeb	,	F_32
pm_runtime_use_autosuspend	,	F_57
writew	,	F_25
MMC_TIMING_UHS_SDR50	,	V_78
resource_size	,	F_5
sdhci_readw	,	F_30
MMC_POWER_UP	,	V_61
readb	,	F_31
sdhci_readl	,	F_13
device_init_wakeup	,	F_62
platform_data	,	V_50
clk_delay_cycles	,	V_52
SDHCI_CTRL_UHS_DDR50	,	V_85
IS_ERR	,	F_16
