<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\impl\gwsynthesis\DVP.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVP\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 27 21:34:22 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>41219</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>27950</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>13</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>49</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>31</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>Base</td>
<td>5.880</td>
<td>170.068
<td>0.000</td>
<td>2.940</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>3</td>
<td>cmos_vsync</td>
<td>Base</td>
<td>10000.000</td>
<td>0.100
<td>0.000</td>
<td>5000.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>4</td>
<td>tmds_clk_p_1</td>
<td>Base</td>
<td>2.693</td>
<td>371.333
<td>0.000</td>
<td>1.347</td>
<td></td>
<td></td>
<td>tmds_clk_p_1 </td>
</tr>
<tr>
<td>5</td>
<td>HDMI_clk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>HDMI_clk </td>
</tr>
<tr>
<td>6</td>
<td>clk_74_25</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk </td>
<td>clk</td>
<td>video_clk </td>
</tr>
<tr>
<td>7</td>
<td>mem_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk </td>
<td>clk</td>
<td>memory_clk </td>
</tr>
<tr>
<td>8</td>
<td>clk_x1</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>memory_clk </td>
<td>mem_clk</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>9</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>10</td>
<td>vi_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>AHBVI/vi_clk_s/F </td>
</tr>
<tr>
<td>11</td>
<td>DVI_RX/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>0.539</td>
<td>1856.665
<td>0.000</td>
<td>0.269</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>12</td>
<td>HDMI_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.703</td>
<td>370.000
<td>0.000</td>
<td>1.351</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>HDMI_PLL/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>13</td>
<td>SYS_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>SYS_PLL/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>81.273(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>170.068(MHz)</td>
<td>392.204(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tmds_clk_p_1</td>
<td>371.333(MHz)</td>
<td style="color: #FF0000;" class = "error">349.421(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>HDMI_clk</td>
<td>74.250(MHz)</td>
<td>87.479(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_74_25</td>
<td>74.250(MHz)</td>
<td>81.931(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>mem_clk</td>
<td>400.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_x1</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">98.458(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>103.029(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>vi_clk</td>
<td>100.000(MHz)</td>
<td>150.971(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of DVI_RX/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of HDMI_PLL/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of SYS_PLL/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmds_clk_p_1</td>
<td>Setup</td>
<td>-0.443</td>
<td>6</td>
</tr>
<tr>
<td>tmds_clk_p_1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HDMI_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HDMI_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_74_25</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_74_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Setup</td>
<td>-1.064</td>
<td>10</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HDMI_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HDMI_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.139</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk_x1:[R]</td>
<td>0.036</td>
<td>-0.017</td>
<td>3.091</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.382</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1/D</td>
<td>HDMI_clk:[R]</td>
<td>clk_x1:[R]</td>
<td>0.036</td>
<td>0.009</td>
<td>2.307</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.722</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.599</td>
<td>4.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.722</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.599</td>
<td>4.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.124</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_4_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.581</td>
<td>3.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.986</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.581</td>
<td>3.503</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.930</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_7_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.567</td>
<td>3.433</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.923</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_6_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.581</td>
<td>3.439</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.844</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>3.511</td>
<td>7.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.737</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_7_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.596</td>
<td>3.269</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.696</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>3.520</td>
<td>7.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.637</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_5_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.587</td>
<td>3.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.592</td>
<td>DVI_RX/dvi2rgb_inst/db_r_6_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.572</td>
<td>3.099</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.575</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_5_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.581</td>
<td>3.091</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.538</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_6_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.587</td>
<td>3.060</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.535</td>
<td>DVI_RX/dvi2rgb_inst/db_r_5_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.572</td>
<td>3.041</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.501</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>3.539</td>
<td>6.863</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.437</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.068</td>
<td>-2.292</td>
<td>2.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.421</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.068</td>
<td>-2.266</td>
<td>2.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.386</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>3.517</td>
<td>6.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.364</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_4_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.581</td>
<td>2.880</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.348</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.036</td>
<td>-2.568</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.286</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>3.515</td>
<td>6.673</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.277</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>3.520</td>
<td>6.659</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.276</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.068</td>
<td>-2.282</td>
<td>2.527</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.458</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.963</td>
<td>0.565</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.768</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1/D</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.119</td>
<td>0.333</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.763</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1/D</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.114</td>
<td>0.333</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.763</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1/D</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.114</td>
<td>0.333</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.720</td>
<td>DVI_RX/dvi2rgb_inst/de_r_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.349</td>
<td>0.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.688</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1/D</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.114</td>
<td>0.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.680</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1/D</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.106</td>
<td>0.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.651</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1/D</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.128</td>
<td>0.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.601</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.333</td>
<td>0.780</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.599</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1/D</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.116</td>
<td>0.565</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.589</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1/D</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.111</td>
<td>0.504</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.542</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.348</td>
<td>0.853</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.533</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.324</td>
<td>0.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.484</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.345</td>
<td>0.908</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.464</td>
<td>DVI_RX/dvi2rgb_inst/db_r_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.115</td>
<td>0.711</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.444</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.339</td>
<td>0.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.438</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.339</td>
<td>0.949</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.398</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.349</td>
<td>0.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.381</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.343</td>
<td>1.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.373</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.336</td>
<td>1.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.362</td>
<td>DVI_RX/dvi2rgb_inst/de_r_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.366</td>
<td>1.052</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.327</td>
<td>DVI_RX/dvi2rgb_inst/db_r_4_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.115</td>
<td>0.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.298</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.336</td>
<td>1.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.203</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>clk:[R]</td>
<td>0.004</td>
<td>-1.320</td>
<td>1.165</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.178</td>
<td>DVI_RX/dvi2rgb_inst/de_r_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/D</td>
<td>HDMI_clk:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.119</td>
<td>1.001</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.609</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
<td>vi_clk:[R]</td>
<td>clk_x1:[F]</td>
<td>5.000</td>
<td>2.929</td>
<td>1.135</td>
</tr>
<tr>
<td>2</td>
<td>0.609</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
<td>vi_clk:[R]</td>
<td>clk_x1:[F]</td>
<td>5.000</td>
<td>2.929</td>
<td>1.135</td>
</tr>
<tr>
<td>3</td>
<td>1.894</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.372</td>
<td>3.398</td>
</tr>
<tr>
<td>4</td>
<td>2.067</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.332</td>
<td>3.185</td>
</tr>
<tr>
<td>5</td>
<td>2.163</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.323</td>
<td>3.080</td>
</tr>
<tr>
<td>6</td>
<td>2.253</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_6_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.511</td>
<td>2.910</td>
</tr>
<tr>
<td>7</td>
<td>2.268</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.332</td>
<td>2.984</td>
</tr>
<tr>
<td>8</td>
<td>2.373</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.332</td>
<td>2.879</td>
</tr>
<tr>
<td>9</td>
<td>2.462</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.494</td>
<td>2.684</td>
</tr>
<tr>
<td>10</td>
<td>2.462</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.494</td>
<td>2.684</td>
</tr>
<tr>
<td>11</td>
<td>2.462</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.494</td>
<td>2.684</td>
</tr>
<tr>
<td>12</td>
<td>2.462</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.494</td>
<td>2.684</td>
</tr>
<tr>
<td>13</td>
<td>2.472</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.503</td>
<td>2.684</td>
</tr>
<tr>
<td>14</td>
<td>2.472</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.503</td>
<td>2.684</td>
</tr>
<tr>
<td>15</td>
<td>2.523</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.332</td>
<td>2.729</td>
</tr>
<tr>
<td>16</td>
<td>2.564</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.512</td>
<td>2.601</td>
</tr>
<tr>
<td>17</td>
<td>2.568</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.516</td>
<td>2.601</td>
</tr>
<tr>
<td>18</td>
<td>2.568</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.516</td>
<td>2.601</td>
</tr>
<tr>
<td>19</td>
<td>2.603</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_3_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.323</td>
<td>2.640</td>
</tr>
<tr>
<td>20</td>
<td>2.618</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.342</td>
<td>2.644</td>
</tr>
<tr>
<td>21</td>
<td>2.663</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.503</td>
<td>2.493</td>
</tr>
<tr>
<td>22</td>
<td>2.663</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_7_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.503</td>
<td>2.493</td>
</tr>
<tr>
<td>23</td>
<td>2.680</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_3_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.520</td>
<td>2.493</td>
</tr>
<tr>
<td>24</td>
<td>2.680</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_5_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.520</td>
<td>2.493</td>
</tr>
<tr>
<td>25</td>
<td>2.680</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1/CLEAR</td>
<td>vi_clk:[F]</td>
<td>vi_clk:[R]</td>
<td>5.000</td>
<td>-0.520</td>
<td>2.493</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.538</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.161</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.538</td>
<td>0.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.955</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.550</td>
<td>0.577</td>
</tr>
<tr>
<td>4</td>
<td>0.310</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.107</td>
<td>1.399</td>
</tr>
<tr>
<td>5</td>
<td>0.310</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.107</td>
<td>1.399</td>
</tr>
<tr>
<td>6</td>
<td>0.310</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.107</td>
<td>1.399</td>
</tr>
<tr>
<td>7</td>
<td>0.310</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.107</td>
<td>1.399</td>
</tr>
<tr>
<td>8</td>
<td>0.314</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.111</td>
<td>1.407</td>
</tr>
<tr>
<td>9</td>
<td>0.314</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.111</td>
<td>1.407</td>
</tr>
<tr>
<td>10</td>
<td>0.314</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.111</td>
<td>1.407</td>
</tr>
<tr>
<td>11</td>
<td>0.314</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.111</td>
<td>1.407</td>
</tr>
<tr>
<td>12</td>
<td>0.314</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.111</td>
<td>1.407</td>
</tr>
<tr>
<td>13</td>
<td>0.314</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.111</td>
<td>1.407</td>
</tr>
<tr>
<td>14</td>
<td>0.318</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.107</td>
<td>1.407</td>
</tr>
<tr>
<td>15</td>
<td>0.318</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.107</td>
<td>1.407</td>
</tr>
<tr>
<td>16</td>
<td>0.318</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.107</td>
<td>1.407</td>
</tr>
<tr>
<td>17</td>
<td>0.318</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.107</td>
<td>1.407</td>
</tr>
<tr>
<td>18</td>
<td>0.318</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.107</td>
<td>1.407</td>
</tr>
<tr>
<td>19</td>
<td>0.385</td>
<td>AHBVI/CAM/cmos_start_config_s1/Q</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/txr_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.340</td>
</tr>
<tr>
<td>20</td>
<td>0.401</td>
<td>AHBVI/CAM/cmos_start_config_s1/Q</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/start_s5/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>0.349</td>
</tr>
<tr>
<td>21</td>
<td>0.404</td>
<td>AHBVI/CAM/cmos_start_config_s1/Q</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/read_s5/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.349</td>
</tr>
<tr>
<td>22</td>
<td>0.404</td>
<td>AHBVI/CAM/cmos_start_config_s1/Q</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/write_s5/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.349</td>
</tr>
<tr>
<td>23</td>
<td>0.407</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.114</td>
<td>1.503</td>
</tr>
<tr>
<td>24</td>
<td>0.502</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.128</td>
<td>1.613</td>
</tr>
<tr>
<td>25</td>
<td>0.502</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>vi_clk:[R]</td>
<td>0.000</td>
<td>-1.128</td>
<td>1.613</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.233</td>
<td>0.017</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2</td>
</tr>
<tr>
<td>2</td>
<td>-0.199</td>
<td>0.051</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>-0.199</td>
<td>0.051</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>-0.199</td>
<td>0.051</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>-0.199</td>
<td>0.051</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>-0.199</td>
<td>0.051</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>-0.193</td>
<td>0.057</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>-0.193</td>
<td>0.057</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>-0.193</td>
<td>0.057</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>-0.193</td>
<td>0.057</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>tmds_clk_p_1</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2336.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2333.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.616</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/CLK</td>
</tr>
<tr>
<td>2333.998</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/vs_r_s0/Q</td>
</tr>
<tr>
<td>2335.341</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C105[1][A]</td>
<td>AHBDMA/n4_s1/I0</td>
</tr>
<tr>
<td>2335.629</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C105[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/n4_s1/F</td>
</tr>
<tr>
<td>2336.707</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C105[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2333.668</td>
<td>3.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C105[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>2333.634</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td>2333.570</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C105[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 9.341%; route: 2.420, 78.285%; tC2Q: 0.382, 12.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.668, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2335.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2333.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.616</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/CLK</td>
</tr>
<tr>
<td>2333.998</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/vs_r_s0/Q</td>
</tr>
<tr>
<td>2335.341</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C105[1][A]</td>
<td>AHBDMA/n4_s1/I0</td>
</tr>
<tr>
<td>2335.629</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C105[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/n4_s1/F</td>
</tr>
<tr>
<td>2335.923</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C105[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2333.642</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C105[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1/CLK</td>
</tr>
<tr>
<td>2333.607</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1</td>
</tr>
<tr>
<td>2333.543</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C105[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 12.514%; route: 1.636, 70.910%; tC2Q: 0.382, 16.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2337.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.616</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/CLK</td>
</tr>
<tr>
<td>2333.998</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/vs_r_s0/Q</td>
</tr>
<tr>
<td>2335.341</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C105[1][A]</td>
<td>AHBDMA/n4_s1/I0</td>
</tr>
<tr>
<td>2335.629</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C105[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/n4_s1/F</td>
</tr>
<tr>
<td>2337.583</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/I1</td>
</tr>
<tr>
<td>2337.872</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/F</td>
</tr>
<tr>
<td>2337.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.251</td>
<td>6.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>2336.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td>2336.152</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.577, 13.568%; route: 3.296, 77.445%; tC2Q: 0.382, 8.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.251, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2337.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.616</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/vs_r_s0/CLK</td>
</tr>
<tr>
<td>2333.998</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/vs_r_s0/Q</td>
</tr>
<tr>
<td>2335.341</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C105[1][A]</td>
<td>AHBDMA/n4_s1/I0</td>
</tr>
<tr>
<td>2335.629</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R68C105[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/n4_s1/F</td>
</tr>
<tr>
<td>2337.872</td>
<td>2.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.251</td>
<td>6.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/CLK</td>
</tr>
<tr>
<td>2336.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td>2336.152</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C105[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 6.784%; route: 3.585, 84.229%; tC2Q: 0.382, 8.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.251, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2337.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.606</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_4_s0/CLK</td>
</tr>
<tr>
<td>2333.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[0][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_4_s0/Q</td>
</tr>
<tr>
<td>2336.958</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>AHBVI/vi_data_12_s/I0</td>
</tr>
<tr>
<td>2337.246</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_12_s/F</td>
</tr>
<tr>
<td>2337.246</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.223</td>
<td>6.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/CLK</td>
</tr>
<tr>
<td>2336.188</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
<tr>
<td>2336.125</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 7.933%; route: 2.969, 81.559%; tC2Q: 0.382, 10.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.223, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2337.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.606</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_3_s0/CLK</td>
</tr>
<tr>
<td>2333.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[0][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_3_s0/Q</td>
</tr>
<tr>
<td>2336.541</td>
<td>2.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][B]</td>
<td>AHBVI/vi_data_11_s/I0</td>
</tr>
<tr>
<td>2337.109</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][B]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_11_s/F</td>
</tr>
<tr>
<td>2337.109</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.223</td>
<td>6.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLK</td>
</tr>
<tr>
<td>2336.188</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
<tr>
<td>2336.125</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C111[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.567, 16.203%; route: 2.553, 72.877%; tC2Q: 0.382, 10.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.223, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2337.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.620</td>
<td>3.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[0][A]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_7_s0/CLK</td>
</tr>
<tr>
<td>2334.003</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[0][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_7_s0/Q</td>
</tr>
<tr>
<td>2336.764</td>
<td>2.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][B]</td>
<td>AHBVI/vi_data_15_s/I0</td>
</tr>
<tr>
<td>2337.053</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][B]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_15_s/F</td>
</tr>
<tr>
<td>2337.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.223</td>
<td>6.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>2336.188</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0</td>
</tr>
<tr>
<td>2336.125</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C111[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.656, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 8.412%; route: 2.761, 80.444%; tC2Q: 0.382, 11.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.223, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2337.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.606</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_6_s0/CLK</td>
</tr>
<tr>
<td>2333.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[1][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_6_s0/Q</td>
</tr>
<tr>
<td>2336.538</td>
<td>2.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][A]</td>
<td>AHBVI/vi_data_14_s/I0</td>
</tr>
<tr>
<td>2337.045</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][A]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_14_s/F</td>
</tr>
<tr>
<td>2337.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.223</td>
<td>6.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>2336.188</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td>2336.125</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 14.758%; route: 2.549, 74.119%; tC2Q: 0.382, 11.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.223, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.464</td>
<td>8.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>59.846</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R43C134[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>61.219</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/I0</td>
</tr>
<tr>
<td>61.510</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/F</td>
</tr>
<tr>
<td>62.380</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/I2</td>
</tr>
<tr>
<td>62.959</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R47C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/F</td>
</tr>
<tr>
<td>63.929</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s21/I3</td>
</tr>
<tr>
<td>64.476</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C132[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s21/F</td>
</tr>
<tr>
<td>64.651</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C132[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s22/I0</td>
</tr>
<tr>
<td>65.219</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C132[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s22/F</td>
</tr>
<tr>
<td>65.600</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s17/I3</td>
</tr>
<tr>
<td>65.919</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s17/F</td>
</tr>
<tr>
<td>66.125</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C130[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s14/I3</td>
</tr>
<tr>
<td>66.699</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C130[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s14/F</td>
</tr>
<tr>
<td>66.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C130[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.953</td>
<td>5.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C130[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0/CLK</td>
</tr>
<tr>
<td>65.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0</td>
</tr>
<tr>
<td>65.854</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C130[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.511</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 14.423%; route: 8.099, 85.577%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 39.772%; route: 3.975, 54.941%; tC2Q: 0.382, 5.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.465%; route: 5.271, 88.535%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2336.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.591</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][A]</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_7_s0/CLK</td>
</tr>
<tr>
<td>2333.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dg_r_7_s0/Q</td>
</tr>
<tr>
<td>2336.352</td>
<td>2.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][A]</td>
<td>AHBVI/vi_data_10_s/I0</td>
</tr>
<tr>
<td>2336.860</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][A]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_10_s/F</td>
</tr>
<tr>
<td>2336.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.223</td>
<td>6.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/CLK</td>
</tr>
<tr>
<td>2336.188</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
<tr>
<td>2336.125</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C111[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 15.526%; route: 2.379, 72.772%; tC2Q: 0.382, 11.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.223, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.464</td>
<td>8.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>59.846</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R43C134[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>61.219</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/I0</td>
</tr>
<tr>
<td>61.510</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/F</td>
</tr>
<tr>
<td>62.380</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/I2</td>
</tr>
<tr>
<td>62.959</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R47C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/F</td>
</tr>
<tr>
<td>63.929</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s21/I3</td>
</tr>
<tr>
<td>64.476</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C132[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s21/F</td>
</tr>
<tr>
<td>65.074</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C133[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/I0</td>
</tr>
<tr>
<td>65.621</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C133[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/F</td>
</tr>
<tr>
<td>65.624</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C133[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s15/I2</td>
</tr>
<tr>
<td>66.080</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C133[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s15/F</td>
</tr>
<tr>
<td>66.253</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12/I3</td>
</tr>
<tr>
<td>66.541</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12/F</td>
</tr>
<tr>
<td>66.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.944</td>
<td>5.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/CLK</td>
</tr>
<tr>
<td>65.909</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
<tr>
<td>65.845</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C133[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 14.423%; route: 8.099, 85.577%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.710, 38.290%; route: 3.985, 56.305%; tC2Q: 0.382, 5.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.483%; route: 5.261, 88.517%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2336.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.591</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_5_s0/CLK</td>
</tr>
<tr>
<td>2333.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dg_r_5_s0/Q</td>
</tr>
<tr>
<td>2336.182</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][A]</td>
<td>AHBVI/vi_data_8_s/I0</td>
</tr>
<tr>
<td>2336.750</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][A]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_8_s/F</td>
</tr>
<tr>
<td>2336.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.214</td>
<td>6.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/CLK</td>
</tr>
<tr>
<td>2336.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
<tr>
<td>2336.115</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C112[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.567, 17.966%; route: 2.209, 69.925%; tC2Q: 0.382, 12.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.214, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2336.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/db_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.610</td>
<td>3.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td>DVI_RX/dvi2rgb_inst/db_r_6_s0/CLK</td>
</tr>
<tr>
<td>2333.992</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/db_r_6_s0/Q</td>
</tr>
<tr>
<td>2336.201</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[2][A]</td>
<td>AHBVI/vi_data_3_s/I0</td>
</tr>
<tr>
<td>2336.708</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C111[2][A]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_3_s/F</td>
</tr>
<tr>
<td>2336.708</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.217</td>
<td>6.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>2336.182</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td>2336.119</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.646, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 16.378%; route: 2.209, 71.279%; tC2Q: 0.382, 12.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.217, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2336.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.606</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_5_s0/CLK</td>
</tr>
<tr>
<td>2333.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_5_s0/Q</td>
</tr>
<tr>
<td>2336.409</td>
<td>2.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][B]</td>
<td>AHBVI/vi_data_13_s/I0</td>
</tr>
<tr>
<td>2336.698</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][B]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_13_s/F</td>
</tr>
<tr>
<td>2336.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.223</td>
<td>6.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/CLK</td>
</tr>
<tr>
<td>2336.188</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
<tr>
<td>2336.125</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C111[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 9.341%; route: 2.420, 78.285%; tC2Q: 0.382, 12.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.223, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2336.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.591</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][B]</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_6_s0/CLK</td>
</tr>
<tr>
<td>2333.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dg_r_6_s0/Q</td>
</tr>
<tr>
<td>2336.143</td>
<td>2.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][B]</td>
<td>AHBVI/vi_data_9_s/I0</td>
</tr>
<tr>
<td>2336.651</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][B]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_9_s/F</td>
</tr>
<tr>
<td>2336.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.214</td>
<td>6.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/CLK</td>
</tr>
<tr>
<td>2336.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
<tr>
<td>2336.115</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C112[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 16.585%; route: 2.170, 70.915%; tC2Q: 0.382, 12.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.214, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2336.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/db_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.610</td>
<td>3.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/db_r_5_s0/CLK</td>
</tr>
<tr>
<td>2333.992</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/db_r_5_s0/Q</td>
</tr>
<tr>
<td>2336.144</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][B]</td>
<td>AHBVI/vi_data_2_s/I0</td>
</tr>
<tr>
<td>2336.651</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][B]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_2_s/F</td>
</tr>
<tr>
<td>2336.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.217</td>
<td>6.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>2336.182</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td>2336.119</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C111[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.646, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 16.687%; route: 2.151, 70.736%; tC2Q: 0.382, 12.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.217, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.464</td>
<td>8.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>59.846</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R43C134[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>61.219</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/I0</td>
</tr>
<tr>
<td>61.510</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/F</td>
</tr>
<tr>
<td>62.380</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/I2</td>
</tr>
<tr>
<td>62.959</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R47C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/F</td>
</tr>
<tr>
<td>64.140</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C133[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s15/I2</td>
</tr>
<tr>
<td>64.596</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R44C133[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s15/F</td>
</tr>
<tr>
<td>65.748</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/I0</td>
</tr>
<tr>
<td>66.326</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/F</td>
</tr>
<tr>
<td>66.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.924</td>
<td>5.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/CLK</td>
</tr>
<tr>
<td>65.889</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td>65.826</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 14.423%; route: 8.099, 85.577%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 27.760%; route: 4.575, 66.667%; tC2Q: 0.382, 5.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.520%; route: 5.242, 88.480%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>665.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.574</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_6_s0/CLK</td>
</tr>
<tr>
<td>663.957</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[1][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_6_s0/Q</td>
</tr>
<tr>
<td>666.272</td>
<td>2.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>665.934</td>
<td>5.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>665.899</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td>665.835</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C135[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.315, 85.820%; tC2Q: 0.382, 14.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.502%; route: 5.251, 88.498%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>665.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.574</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_4_s0/CLK</td>
</tr>
<tr>
<td>663.957</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[0][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_4_s0/Q</td>
</tr>
<tr>
<td>666.230</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>665.908</td>
<td>5.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/CLK</td>
</tr>
<tr>
<td>665.873</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td>665.809</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.266</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 85.600%; tC2Q: 0.382, 14.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.552%; route: 5.225, 88.448%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.464</td>
<td>8.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>59.846</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R43C134[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>61.219</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/I0</td>
</tr>
<tr>
<td>61.510</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/F</td>
</tr>
<tr>
<td>62.380</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/I2</td>
</tr>
<tr>
<td>62.959</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R47C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/F</td>
</tr>
<tr>
<td>63.929</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s21/I3</td>
</tr>
<tr>
<td>64.476</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C132[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s21/F</td>
</tr>
<tr>
<td>65.074</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C133[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s13/I0</td>
</tr>
<tr>
<td>65.652</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C133[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s13/F</td>
</tr>
<tr>
<td>65.655</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C133[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/I1</td>
</tr>
<tr>
<td>66.234</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C133[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/F</td>
</tr>
<tr>
<td>66.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C133[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.946</td>
<td>5.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C133[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/CLK</td>
</tr>
<tr>
<td>65.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td>65.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C133[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.517</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 14.423%; route: 8.099, 85.577%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.575, 38.035%; route: 3.813, 56.315%; tC2Q: 0.382, 5.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.264, 88.522%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2336.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.610</td>
<td>3.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][B]</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_4_s0/CLK</td>
</tr>
<tr>
<td>2333.992</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dg_r_4_s0/Q</td>
</tr>
<tr>
<td>2336.201</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C111[2][A]</td>
<td>AHBVI/vi_data_7_s/I0</td>
</tr>
<tr>
<td>2336.490</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C111[2][A]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_7_s/F</td>
</tr>
<tr>
<td>2336.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C111[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.227</td>
<td>6.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>2336.192</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td>2336.128</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.646, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 10.026%; route: 2.209, 76.693%; tC2Q: 0.382, 13.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.227, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2336.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2336.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2329.964</td>
<td>2329.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>2329.964</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2333.610</td>
<td>3.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][A]</td>
<td>DVI_RX/dvi2rgb_inst/dg_r_3_s0/CLK</td>
</tr>
<tr>
<td>2333.992</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C129[3][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dg_r_3_s0/Q</td>
</tr>
<tr>
<td>2335.953</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[1][A]</td>
<td>AHBVI/vi_data_6_s/I0</td>
</tr>
<tr>
<td>2336.461</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C112[1][A]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_6_s/F</td>
</tr>
<tr>
<td>2336.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2330.000</td>
<td>2330.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>2330.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2336.214</td>
<td>6.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>2336.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td>2336.115</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C112[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.568</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.646, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 17.799%; route: 1.961, 68.786%; tC2Q: 0.382, 13.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.214, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.464</td>
<td>8.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>59.846</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R43C134[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>61.219</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/I0</td>
</tr>
<tr>
<td>61.510</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/F</td>
</tr>
<tr>
<td>62.380</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/I2</td>
</tr>
<tr>
<td>62.959</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R47C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/F</td>
</tr>
<tr>
<td>63.929</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s13/I1</td>
</tr>
<tr>
<td>64.503</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R43C132[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s13/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C133[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/I3</td>
</tr>
<tr>
<td>65.396</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C133[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/F</td>
</tr>
<tr>
<td>65.569</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/I2</td>
</tr>
<tr>
<td>66.136</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C133[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/F</td>
</tr>
<tr>
<td>66.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C133[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.949</td>
<td>5.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/CLK</td>
</tr>
<tr>
<td>65.914</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td>65.850</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.515</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 14.423%; route: 8.099, 85.577%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 37.748%; route: 3.771, 56.519%; tC2Q: 0.382, 5.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.473%; route: 5.266, 88.527%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.464</td>
<td>8.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C134[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/CLK</td>
</tr>
<tr>
<td>59.846</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R43C134[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0/Q</td>
</tr>
<tr>
<td>61.219</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/I0</td>
</tr>
<tr>
<td>61.510</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R45C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12/F</td>
</tr>
<tr>
<td>62.380</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/I2</td>
</tr>
<tr>
<td>62.959</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R47C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18/F</td>
</tr>
<tr>
<td>64.294</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C133[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s20/I2</td>
</tr>
<tr>
<td>64.801</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C133[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s20/F</td>
</tr>
<tr>
<td>64.974</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s15/I2</td>
</tr>
<tr>
<td>65.541</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C133[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s15/F</td>
</tr>
<tr>
<td>65.544</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s13/I1</td>
</tr>
<tr>
<td>66.122</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s13/F</td>
</tr>
<tr>
<td>66.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.944</td>
<td>5.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0/CLK</td>
</tr>
<tr>
<td>65.909</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0</td>
</tr>
<tr>
<td>65.845</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 14.423%; route: 8.099, 85.577%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.524, 37.901%; route: 3.753, 56.354%; tC2Q: 0.382, 5.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.483%; route: 5.261, 88.517%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>665.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.574</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_5_s0/CLK</td>
</tr>
<tr>
<td>663.957</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_5_s0/Q</td>
</tr>
<tr>
<td>666.102</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C134[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>665.924</td>
<td>5.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C134[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
<tr>
<td>665.889</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td>665.826</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C134[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 84.866%; tC2Q: 0.382, 15.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.520%; route: 5.242, 88.480%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>102.774</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C126[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1/CLK</td>
</tr>
<tr>
<td>102.918</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C126[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1/Q</td>
</tr>
<tr>
<td>103.133</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1340_s1/I2</td>
</tr>
<tr>
<td>103.339</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C127[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1340_s1/F</td>
</tr>
<tr>
<td>103.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C127[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.737</td>
<td>3.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>104.772</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>104.797</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.351%; route: 2.099, 75.649%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 36.460%; route: 0.215, 38.053%; tC2Q: 0.144, 25.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 28.522%; route: 3.386, 71.478%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.402</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R49C105[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1/Q</td>
</tr>
<tr>
<td>1.735</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.521</td>
<td>2.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1/CLK</td>
</tr>
<tr>
<td>2.556</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1</td>
</tr>
<tr>
<td>2.503</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C106[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.521, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.403</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1/CLK</td>
</tr>
<tr>
<td>1.547</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C105[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1</td>
</tr>
<tr>
<td>2.499</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.517, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C105[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1/CLK</td>
</tr>
<tr>
<td>1.551</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C105[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1/Q</td>
</tr>
<tr>
<td>1.740</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.521</td>
<td>2.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1/CLK</td>
</tr>
<tr>
<td>2.556</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1</td>
</tr>
<tr>
<td>2.503</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C106[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.521, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/de_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.402</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C132[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/de_r_s0/CLK</td>
</tr>
<tr>
<td>4001.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R50C132[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/de_r_s0/Q</td>
</tr>
<tr>
<td>4002.078</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.754</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>4002.789</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>4002.802</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C135[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.349</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.532, 78.698%; tC2Q: 0.144, 21.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.524%; route: 2.079, 75.476%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.403</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C106[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1/CLK</td>
</tr>
<tr>
<td>1.547</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C106[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1/Q</td>
</tr>
<tr>
<td>1.811</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C105[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C105[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1</td>
</tr>
<tr>
<td>2.499</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C105[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 64.706%; tC2Q: 0.144, 35.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.517, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C105[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.551</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C105[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C104[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.513</td>
<td>2.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C104[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1/CLK</td>
</tr>
<tr>
<td>2.548</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1</td>
</tr>
<tr>
<td>2.495</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C104[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 64.706%; tC2Q: 0.144, 35.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.513, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.402</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C106[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C106[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1/Q</td>
</tr>
<tr>
<td>1.927</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C106[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.530</td>
<td>2.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C106[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1/CLK</td>
</tr>
<tr>
<td>2.565</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1</td>
</tr>
<tr>
<td>2.578</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C106[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 72.571%; tC2Q: 0.144, 27.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.530, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.414</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C125[0][B]</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/CLK</td>
</tr>
<tr>
<td>4001.558</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C125[0][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/Q</td>
</tr>
<tr>
<td>4002.194</td>
<td>0.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.750</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>4002.785</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>4002.798</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.636, 81.538%; tC2Q: 0.144, 18.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.559%; route: 2.075, 75.441%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C106[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0/CLK</td>
</tr>
<tr>
<td>1.553</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C106[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0/Q</td>
</tr>
<tr>
<td>1.974</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[3][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1</td>
</tr>
<tr>
<td>2.573</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C106[3][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 74.513%; tC2Q: 0.144, 25.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.406</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1</td>
</tr>
<tr>
<td>2.499</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 71.429%; tC2Q: 0.144, 28.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.517, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.394</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[3][B]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_2_s0/CLK</td>
</tr>
<tr>
<td>4001.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C131[3][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_2_s0/Q</td>
</tr>
<tr>
<td>4002.247</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.746</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>4002.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td>4002.793</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 83.118%; tC2Q: 0.144, 16.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.604%; route: 2.070, 75.396%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.410</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C124[3][A]</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0/CLK</td>
</tr>
<tr>
<td>4001.554</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C124[3][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0/Q</td>
</tr>
<tr>
<td>4002.249</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.738</td>
<td>2.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>4002.772</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td>4002.785</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C133[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.414, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 82.837%; tC2Q: 0.144, 17.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.676%; route: 2.062, 75.324%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.402</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_5_s0/CLK</td>
</tr>
<tr>
<td>4001.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_5_s0/Q</td>
</tr>
<tr>
<td>4002.310</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C134[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.750</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C134[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
<tr>
<td>4002.785</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td>4002.798</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C134[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.764, 84.141%; tC2Q: 0.144, 15.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.559%; route: 2.075, 75.441%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/db_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C129[1][B]</td>
<td>DVI_RX/dvi2rgb_inst/db_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.554</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C129[1][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/db_r_3_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][B]</td>
<td>AHBVI/vi_data_0_s/I0</td>
</tr>
<tr>
<td>2.121</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C111[0][B]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_0_s/F</td>
</tr>
<tr>
<td>2.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C111[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td>2.585</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C111[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 21.519%; route: 0.414, 58.228%; tC2Q: 0.144, 20.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.394</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][B]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_0_s0/CLK</td>
</tr>
<tr>
<td>4001.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C131[2][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_0_s0/Q</td>
</tr>
<tr>
<td>4002.337</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.738</td>
<td>2.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/CLK</td>
</tr>
<tr>
<td>4002.772</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td>4002.785</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C133[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 84.730%; tC2Q: 0.144, 15.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.676%; route: 2.062, 75.324%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.394</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[3][A]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_1_s0/CLK</td>
</tr>
<tr>
<td>4001.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C131[3][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_1_s0/Q</td>
</tr>
<tr>
<td>4002.343</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.738</td>
<td>2.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/CLK</td>
</tr>
<tr>
<td>4002.772</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td>4002.785</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C133[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.398, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 84.826%; tC2Q: 0.144, 15.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.676%; route: 2.062, 75.324%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.402</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[1][B]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_6_s0/CLK</td>
</tr>
<tr>
<td>4001.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[1][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_6_s0/Q</td>
</tr>
<tr>
<td>4002.400</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.754</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>4002.789</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td>4002.802</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C135[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.349</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 85.571%; tC2Q: 0.144, 14.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.524%; route: 2.079, 75.476%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.407</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[0][A]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_7_s0/CLK</td>
</tr>
<tr>
<td>4001.551</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[0][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_7_s0/Q</td>
</tr>
<tr>
<td>4002.417</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.754</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
<tr>
<td>4002.789</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td>4002.802</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C135[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 85.743%; tC2Q: 0.144, 14.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.524%; route: 2.079, 75.476%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.402</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_3_s0/CLK</td>
</tr>
<tr>
<td>4001.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[0][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_3_s0/Q</td>
</tr>
<tr>
<td>4002.412</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
<tr>
<td>4002.776</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td>4002.789</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C134[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 85.743%; tC2Q: 0.144, 14.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/de_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.402</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C132[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/de_r_s0/CLK</td>
</tr>
<tr>
<td>4001.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R50C132[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/de_r_s0/Q</td>
</tr>
<tr>
<td>4002.454</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C136[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>4002.807</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>4002.820</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.908, 86.312%; tC2Q: 0.144, 13.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/db_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C129[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/db_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.554</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C129[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/db_r_4_s0/Q</td>
</tr>
<tr>
<td>2.052</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][A]</td>
<td>AHBVI/vi_data_1_s/I0</td>
</tr>
<tr>
<td>2.258</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C111[1][A]</td>
<td style=" background: #97FFFF;">AHBVI/vi_data_1_s/F</td>
</tr>
<tr>
<td>2.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C111[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td>2.585</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C111[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 24.292%; route: 0.498, 58.726%; tC2Q: 0.144, 16.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.402</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][B]</td>
<td>DVI_RX/dvi2rgb_inst/dr_r_4_s0/CLK</td>
</tr>
<tr>
<td>4001.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C130[0][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/dr_r_4_s0/Q</td>
</tr>
<tr>
<td>4002.487</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.741</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/CLK</td>
</tr>
<tr>
<td>4002.776</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td>4002.789</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C134[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 86.728%; tC2Q: 0.144, 13.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.640%; route: 2.066, 75.360%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.414</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C125[2][B]</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/CLK</td>
</tr>
<tr>
<td>4001.558</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C125[2][B]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/Q</td>
</tr>
<tr>
<td>4002.579</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4002.738</td>
<td>2.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/CLK</td>
</tr>
<tr>
<td>4002.772</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td>4002.785</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 87.639%; tC2Q: 0.144, 12.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.676%; route: 2.062, 75.324%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX/dvi2rgb_inst/de_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HDMI_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HDMI_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.406</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C132[1][A]</td>
<td>DVI_RX/dvi2rgb_inst/de_r_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R50C132[1][A]</td>
<td style=" font-weight:bold;">DVI_RX/dvi2rgb_inst/de_r_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>AHBVI/vi_de_s/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td style=" background: #97FFFF;">AHBVI/vi_de_s/F</td>
</tr>
<tr>
<td>2.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
<tr>
<td>2.585</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 24.775%; route: 0.609, 60.839%; tC2Q: 0.144, 14.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>6.251</td>
<td>6.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>6.618</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R43C105[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>7.386</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.322</td>
<td>3.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.287</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>7.994</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.251, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.768, 67.621%; tC2Q: 0.368, 32.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.322, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>6.251</td>
<td>6.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>6.618</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R43C105[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>7.386</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.322</td>
<td>3.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>8.287</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>7.994</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C105[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.929</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.251, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.768, 67.621%; tC2Q: 0.368, 32.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.322, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.322</td>
<td>3.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.764</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.719</td>
<td>2.955</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[18][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.693</td>
<td>3.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.613</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.955, 86.976%; tC2Q: 0.442, 13.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.693, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.322</td>
<td>3.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.764</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.507</td>
<td>2.743</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.743, 86.107%; tC2Q: 0.442, 13.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.322</td>
<td>3.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.764</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.402</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[23][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.645</td>
<td>3.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>13.565</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.638, 85.633%; tC2Q: 0.442, 14.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.645, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.622</td>
<td>2.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C105[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.222</td>
<td>6.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_6_s1/CLK</td>
</tr>
<tr>
<td>15.874</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.468, 84.795%; tC2Q: 0.442, 15.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.222, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.322</td>
<td>3.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.764</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.306</td>
<td>2.541</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[19][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.541, 85.170%; tC2Q: 0.442, 14.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.322</td>
<td>3.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.764</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.201</td>
<td>2.436</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.436, 84.629%; tC2Q: 0.442, 15.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.395</td>
<td>2.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C105[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.205</td>
<td>6.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C105[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1/CLK</td>
</tr>
<tr>
<td>15.858</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C105[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 83.514%; tC2Q: 0.442, 16.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.205, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.395</td>
<td>2.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C105[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.205</td>
<td>6.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1/CLK</td>
</tr>
<tr>
<td>15.858</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 83.514%; tC2Q: 0.442, 16.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.205, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.395</td>
<td>2.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C105[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.205</td>
<td>6.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C105[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1/CLK</td>
</tr>
<tr>
<td>15.858</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C105[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 83.514%; tC2Q: 0.442, 16.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.205, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.395</td>
<td>2.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.205</td>
<td>6.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1/CLK</td>
</tr>
<tr>
<td>15.858</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 83.514%; tC2Q: 0.442, 16.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.205, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.395</td>
<td>2.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C106[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.215</td>
<td>6.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1/CLK</td>
</tr>
<tr>
<td>15.867</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C106[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 83.514%; tC2Q: 0.442, 16.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.215, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.395</td>
<td>2.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C106[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.215</td>
<td>6.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1/CLK</td>
</tr>
<tr>
<td>15.867</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C106[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.242, 83.514%; tC2Q: 0.442, 16.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.215, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.322</td>
<td>3.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.764</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.051</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[19][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.286, 83.784%; tC2Q: 0.442, 16.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.312</td>
<td>2.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.223</td>
<td>6.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s1/CLK</td>
</tr>
<tr>
<td>15.876</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.158, 82.985%; tC2Q: 0.442, 17.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.223, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.312</td>
<td>2.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.227</td>
<td>6.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C105[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s1/CLK</td>
</tr>
<tr>
<td>15.879</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C105[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.158, 82.985%; tC2Q: 0.442, 17.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.227, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.312</td>
<td>2.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.227</td>
<td>6.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1/CLK</td>
</tr>
<tr>
<td>15.879</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.158, 82.985%; tC2Q: 0.442, 17.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.227, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.322</td>
<td>3.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.764</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.962</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[21][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_3_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.645</td>
<td>3.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[21][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>13.565</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[21][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 83.239%; tC2Q: 0.442, 16.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.645, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.322</td>
<td>3.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.764</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.966</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[19][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.663</td>
<td>3.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 83.262%; tC2Q: 0.442, 16.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.663, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.204</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.215</td>
<td>6.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>15.867</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.050, 82.249%; tC2Q: 0.442, 17.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.215, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.204</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C106[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.215</td>
<td>6.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_7_s1/CLK</td>
</tr>
<tr>
<td>15.867</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C106[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.050, 82.249%; tC2Q: 0.442, 17.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.215, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.204</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C106[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.231</td>
<td>6.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C106[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_3_s1/CLK</td>
</tr>
<tr>
<td>15.884</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C106[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.050, 82.249%; tC2Q: 0.442, 17.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.231, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.204</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C106[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.231</td>
<td>6.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C106[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_5_s1/CLK</td>
</tr>
<tr>
<td>15.884</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C106[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.050, 82.249%; tC2Q: 0.442, 17.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.231, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>10.711</td>
<td>5.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C106[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.154</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R43C106[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.204</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C106[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>16.231</td>
<td>6.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C106[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1/CLK</td>
</tr>
<tr>
<td>15.884</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C106[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.050, 82.249%; tC2Q: 0.442, 17.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.231, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>53.187</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>53.345</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>65</td>
<td>R42C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>53.546</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.725</td>
<td>3.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>54.760</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>54.707</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 21.262%; route: 2.509, 78.738%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.202, 56.111%; tC2Q: 0.158, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 28.593%; route: 3.374, 71.407%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>53.187</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>53.345</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>65</td>
<td>R42C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>53.546</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.725</td>
<td>3.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>54.760</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>54.707</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 21.262%; route: 2.509, 78.738%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.202, 56.111%; tC2Q: 0.158, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 28.593%; route: 3.374, 71.407%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>53.187</td>
<td>2.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>53.345</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>65</td>
<td>R42C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>53.763</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C127[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>226</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.737</td>
<td>3.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>54.772</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>54.719</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 21.262%; route: 2.509, 78.738%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 72.617%; tC2Q: 0.158, 27.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 28.522%; route: 3.386, 71.478%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.817</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0</td>
</tr>
<tr>
<td>2.507</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C112[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 89.707%; tC2Q: 0.144, 10.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.817</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td>2.507</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C112[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 89.707%; tC2Q: 0.144, 10.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.817</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
<tr>
<td>2.507</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C112[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 89.707%; tC2Q: 0.144, 10.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.817</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
<tr>
<td>2.507</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C112[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 89.707%; tC2Q: 0.144, 10.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.529</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0/CLK</td>
</tr>
<tr>
<td>2.564</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
<tr>
<td>2.511</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C111[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.529, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.529</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0/CLK</td>
</tr>
<tr>
<td>2.564</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
<tr>
<td>2.511</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C111[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.529, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.529</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0/CLK</td>
</tr>
<tr>
<td>2.564</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
<tr>
<td>2.511</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.529, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.529</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0/CLK</td>
</tr>
<tr>
<td>2.564</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
<tr>
<td>2.511</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C111[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.529, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.529</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>2.564</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
<tr>
<td>2.511</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.529, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.529</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>2.564</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0</td>
</tr>
<tr>
<td>2.511</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C111[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.529, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td>2.507</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C111[0][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td>2.507</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C111[1][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td>2.507</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C111[1][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td>2.507</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/CLK</td>
</tr>
<tr>
<td>2.560</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
<tr>
<td>2.507</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 89.765%; tC2Q: 0.144, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.525, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBVI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.775</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][A]</td>
<td>AHBVI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R56C121[1][A]</td>
<td style=" font-weight:bold;">AHBVI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[0][B]</td>
<td style=" font-weight:bold;">AHBVI/CAM/i2c_config/i2c_master_top_m0/txr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.783</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[0][B]</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>2.730</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C119[0][B]</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.340%; route: 2.100, 75.660%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 57.647%; tC2Q: 0.144, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.270%; route: 2.108, 75.730%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBVI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/start_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.775</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][A]</td>
<td>AHBVI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R56C121[1][A]</td>
<td style=" font-weight:bold;">AHBVI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.124</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[0][A]</td>
<td style=" font-weight:bold;">AHBVI/CAM/i2c_config/i2c_master_top_m0/start_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.776</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[0][A]</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/start_s5/CLK</td>
</tr>
<tr>
<td>2.723</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C120[0][A]</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/start_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.340%; route: 2.100, 75.660%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.205, 58.739%; tC2Q: 0.144, 41.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.336%; route: 2.100, 75.664%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBVI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.775</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][A]</td>
<td>AHBVI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R56C121[1][A]</td>
<td style=" font-weight:bold;">AHBVI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.124</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C121[1][B]</td>
<td style=" font-weight:bold;">AHBVI/CAM/i2c_config/i2c_master_top_m0/read_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.773</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C121[1][B]</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>2.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C121[1][B]</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/read_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.340%; route: 2.100, 75.660%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.205, 58.739%; tC2Q: 0.144, 41.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.356%; route: 2.098, 75.644%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBVI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.775</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][A]</td>
<td>AHBVI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R56C121[1][A]</td>
<td style=" font-weight:bold;">AHBVI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.124</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C121[1][A]</td>
<td style=" font-weight:bold;">AHBVI/CAM/i2c_config/i2c_master_top_m0/write_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>318</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.773</td>
<td>2.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C121[1][A]</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>2.720</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C121[1][A]</td>
<td>AHBVI/CAM/i2c_config/i2c_master_top_m0/write_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.340%; route: 2.100, 75.660%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.205, 58.739%; tC2Q: 0.144, 41.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.356%; route: 2.098, 75.644%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C111[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.531</td>
<td>2.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td>2.513</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C111[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.359, 90.419%; tC2Q: 0.144, 9.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.531, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.030</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.546</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/CLK</td>
</tr>
<tr>
<td>2.581</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td>2.528</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C105[2][B]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.469, 91.073%; tC2Q: 0.144, 8.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.546, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vi_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6216</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C76[3][A]</td>
<td>AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>415</td>
<td>R53C76[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.030</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R48C111[1][B]</td>
<td>AHBVI/vi_clk_s/F</td>
</tr>
<tr>
<td>2.546</td>
<td>2.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>2.581</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td>2.528</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C105[2][A]</td>
<td>AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.469, 91.073%; tC2Q: 0.144, 8.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.546, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.995</td>
<td>2.312</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>2.024</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>3.012</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.199</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.051</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.940</td>
<td>2.257</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>2.024</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.991</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.199</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.051</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.940</td>
<td>2.257</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>2.024</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.991</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.199</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.051</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.940</td>
<td>2.257</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>2.024</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.991</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.199</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.051</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.940</td>
<td>2.257</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>2.024</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.991</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.199</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.051</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.940</td>
<td>2.257</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>2.024</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.991</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.193</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.930</td>
<td>2.248</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>2.024</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.987</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.193</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.930</td>
<td>2.248</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>2.024</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.987</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.193</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.930</td>
<td>2.248</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>2.024</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.987</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.193</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.930</td>
<td>2.248</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>tmds_clk_p_1</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>2.024</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.987</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6216</td>
<td>dma_clk</td>
<td>-0.157</td>
<td>3.746</td>
</tr>
<tr>
<td>743</td>
<td>Align_sta[1]</td>
<td>5.208</td>
<td>5.038</td>
</tr>
<tr>
<td>698</td>
<td>HDMI_clk</td>
<td>-3.139</td>
<td>3.800</td>
</tr>
<tr>
<td>415</td>
<td>init_calib_complete</td>
<td>0.880</td>
<td>5.868</td>
</tr>
<tr>
<td>360</td>
<td>phase_flag_359_19</td>
<td>5.654</td>
<td>3.500</td>
</tr>
<tr>
<td>345</td>
<td>eye_calib_start_rr</td>
<td>4.204</td>
<td>4.885</td>
</tr>
<tr>
<td>337</td>
<td>ddr_init_internal_rr</td>
<td>5.035</td>
<td>3.971</td>
</tr>
<tr>
<td>322</td>
<td>eye_calib_start_rr[0]</td>
<td>3.898</td>
<td>5.149</td>
</tr>
<tr>
<td>318</td>
<td>clk_d</td>
<td>5.279</td>
<td>5.305</td>
</tr>
<tr>
<td>292</td>
<td>dqsts1</td>
<td>5.274</td>
<td>3.710</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R54C75</td>
<td>72.22%</td>
</tr>
<tr>
<td>R65C105</td>
<td>72.22%</td>
</tr>
<tr>
<td>R68C66</td>
<td>72.22%</td>
</tr>
<tr>
<td>R62C105</td>
<td>70.83%</td>
</tr>
<tr>
<td>R44C134</td>
<td>68.06%</td>
</tr>
<tr>
<td>R48C65</td>
<td>68.06%</td>
</tr>
<tr>
<td>R49C94</td>
<td>66.67%</td>
</tr>
<tr>
<td>R63C105</td>
<td>66.67%</td>
</tr>
<tr>
<td>R59C136</td>
<td>66.67%</td>
</tr>
<tr>
<td>R52C133</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 5.88 -waveform {0 2.94} [get_ports {cmos_pclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 10000 -waveform {0 5000} [get_ports {cmos_vsync}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name tmds_clk_p_1 -period 2.693 -waveform {0 1.3465} [get_ports {tmds_clk_p_1}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name HDMI_clk -period 13.468 -waveform {0 6.734} [get_nets {HDMI_clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_74_25 -source [get_ports {clk}] -master_clock clk -divide_by 200 -multiply_by 297 [get_nets {video_clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name mem_clk -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 8 [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_x1 -source [get_nets {memory_clk}] -master_clock mem_clk -divide_by 4 -multiply_by 1 [get_pins {AHBDMA/DDR3MI/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {tmds_clk_p_1}] -group [get_clocks {HDMI_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
