// Seed: 3402719040
`define pp_0 0
`timescale 1ps / 1 ps
module module_0 ();
  assign id_0 = 1'h0;
  logic id_3 = id_0 && id_1;
endmodule
