
---------- Begin Simulation Statistics ----------
final_tick                               260199919375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2453                       # Simulator instruction rate (inst/s)
host_mem_usage                               26138656                       # Number of bytes of host memory used
host_op_rate                                     2512                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                107271.52                       # Real time elapsed on the host
host_tick_rate                                 466160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   263111339                       # Number of instructions simulated
sim_ops                                     269471401                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050006                       # Number of seconds simulated
sim_ticks                                 50005706250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.101502                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  381688                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               470630                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4433                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24385                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            515055                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              49638                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           59289                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9651                       # Number of indirect misses.
system.cpu.branchPred.lookups                  876125                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  147103                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7039                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5810957                       # Number of instructions committed
system.cpu.committedOps                       6207937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.517213                       # CPI: cycles per instruction
system.cpu.discardedOps                         78075                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4268953                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            790719                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           354701                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7815055                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.397265                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4299                       # number of quiesce instructions executed
system.cpu.numCycles                         14627414                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4299                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4728736     76.17%     76.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                  17767      0.29%     76.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.46% # Class of committed instruction
system.cpu.op_class_0::MemRead                 886405     14.28%     90.74% # Class of committed instruction
system.cpu.op_class_0::MemWrite                575029      9.26%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6207937                       # Class of committed instruction
system.cpu.quiesceCycles                     65381737                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6812359                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          283                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34727                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1983851                       # Transaction distribution
system.membus.trans_dist::ReadResp            1999796                       # Transaction distribution
system.membus.trans_dist::WriteReq            1204720                       # Transaction distribution
system.membus.trans_dist::WriteResp           1204720                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3348                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13925                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1480                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1481                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12048                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3897                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        35991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        35991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       101623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6291652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6291652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6429266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       771072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       771072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        26816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       531648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        96076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       689424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    201331756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    201331756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               202792252                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3209802                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000100                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010015                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3209480     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     322      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3209802                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8728855825                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            85477874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35795981                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17137624                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           77719749                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12300772993                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           60245250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2494464                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2494464                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4154792                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4154792                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43148                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       250104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       377080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12623872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12808192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13298512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        96076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4000796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      6032412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    201981952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    204931072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    211782520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22500654751                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         14734025                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          764                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18146948192                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11641256000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1703936                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       243712                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5242282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19658556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3931711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5242282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34074831                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5242282                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3931711                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9173993                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5242282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19658556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9173993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9173993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43248824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3931711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9173993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13105704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3931711                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1351846                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5283557                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3931711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13105704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1351846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18389261                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1979490                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1979490                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1166336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1166336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61564                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6219776                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         8192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6291652                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    199032832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    201331756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3934607                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3934607    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3934607                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9486167450                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11063743000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     97488680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    101420840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1986960                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2034716                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4021676                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24372170                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24495050                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       496740                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        63612                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       560352                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1949551107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39317113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39317113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2028185333                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39734665                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40689676                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80424342                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1989285773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80006789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39317113                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2108609675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     72417280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    205389824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     74514432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    129564672                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    204079104                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2263040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     35119104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18628608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4048896                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22677504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35385402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2623762003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1448180326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4107327731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1490118580                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2590997742                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4081116323                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35385402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4113880583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4039178069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8188444054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       771072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        26816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       797888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       771072                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       771072                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12048                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          419                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12467                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15419680                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       536259                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15955939                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15419680                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15419680                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15419680                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       536259                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15955939                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    126615552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         317376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127003628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       214272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     72417280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        74859776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1978368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1984449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3348                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1131520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1169684                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2532022073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1351846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6346796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2539782707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4284951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39317113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1448180326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5242282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1497024672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4284951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39379106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3980202399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5242282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1351846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6346796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4036807379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3109841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000298436000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3006                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3006                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3571665                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1242930                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1984448                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1169684                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1984448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1169684                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            123991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            123998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           123958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             73101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            73091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73083                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65027611850                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9921680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            117116431850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32770.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59020.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3777                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1850790                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1088127                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1984444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1169684                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1744627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 195626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 186060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10592                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       215112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.392949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.845424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.705330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5593      2.60%      2.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5168      2.40%      5.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3182      1.48%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3626      1.69%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3569      1.66%      9.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3648      1.70%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2779      1.29%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3533      1.64%     14.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184014     85.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       215112                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     660.131737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    901.411505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1878     62.48%     62.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.07%     62.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.03%     62.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            8      0.27%     62.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.07%     62.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           14      0.47%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          292      9.71%     73.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            8      0.27%     73.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.07%     73.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.03%     73.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          791     26.31%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3006                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     389.117099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     84.035868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.207337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1771     58.92%     58.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            70      2.33%     61.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      0.90%     62.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.10%     62.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.10%     62.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.20%     62.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.47%     63.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.23%     63.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.03%     63.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.10%     63.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.10%     63.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     63.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     63.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     63.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     63.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     63.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.10%     63.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     63.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            4      0.13%     63.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           87      2.89%     66.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          997     33.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3006                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              126997504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74859904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127003564                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             74859776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2539.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1497.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2539.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1497.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50004693500                       # Total gap between requests
system.mem_ctrls.avgGap                      15853.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3100                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    126612544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       313152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       215360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     72416320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61992.925057427827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2531961919.845897674561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1351845.720607135911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6262325.312123754062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4306708.496892792173                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39317112.934486351907                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1448161128.611197233200                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5242281.724598180503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1978368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3348                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1131520                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      5380890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116683235500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    207206445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    220609015                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17970913900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28258469480                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 938672862450                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5120743145                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     86788.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58979.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    195477.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44495.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5367656.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    919872.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    829568.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1250181.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         106147066.274993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         74087672.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3609087487.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1625593354.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1005085445.887456                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     243156880.800009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7141900690.762669                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.821714                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12278891815                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35024689560                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8598                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4299                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9505960.397767                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2643542.541185                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.02%      0.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4298     99.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12465375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4299                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    219333795625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40866123750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1787063                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1787063                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1787063                       # number of overall hits
system.cpu.icache.overall_hits::total         1787063                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12048                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12048                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12048                       # number of overall misses
system.cpu.icache.overall_misses::total         12048                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    520855625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    520855625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    520855625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    520855625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1799111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1799111                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1799111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1799111                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006697                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006697                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006697                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006697                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43231.708582                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43231.708582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43231.708582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43231.708582                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12048                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12048                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12048                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12048                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    502232875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    502232875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    502232875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    502232875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006697                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006697                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006697                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006697                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41685.995601                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41685.995601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41685.995601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41685.995601                       # average overall mshr miss latency
system.cpu.icache.replacements                  11895                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1787063                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1787063                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12048                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12048                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    520855625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    520855625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1799111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1799111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43231.708582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43231.708582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    502232875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    502232875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006697                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006697                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41685.995601                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41685.995601                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           429.828489                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23478680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11895                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1973.827659                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   429.828489                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.839509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.839509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3610270                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3610270                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1413702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1413702                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1413702                       # number of overall hits
system.cpu.dcache.overall_hits::total         1413702                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6675                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6675                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6675                       # number of overall misses
system.cpu.dcache.overall_misses::total          6675                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    497658000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    497658000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    497658000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    497658000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1420377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1420377                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1420377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1420377                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74555.505618                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74555.505618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74555.505618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74555.505618                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3348                       # number of writebacks
system.cpu.dcache.writebacks::total              3348                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1298                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1298                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5377                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5377                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42745                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42745                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    401650125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    401650125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    401650125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    401650125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     94654625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     94654625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003786                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003786                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74697.810117                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74697.810117                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74697.810117                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74697.810117                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.402269                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.402269                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5378                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       880690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          880690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    299334500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    299334500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       884596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       884596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76634.536610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76634.536610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    293038250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    293038250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     94654625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94654625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75195.855787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75195.855787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21704.798211                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21704.798211                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       533012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         533012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    198323500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    198323500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       535781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       535781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71622.788010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71622.788010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38384                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38384                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    108611875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    108611875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002762                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002762                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73386.402027                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73386.402027                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              696054                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5378                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.426181                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5686886                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5686886                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260199919375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               260201696250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2453                       # Simulator instruction rate (inst/s)
host_mem_usage                               26138656                       # Number of bytes of host memory used
host_op_rate                                     2512                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                107273.24                       # Real time elapsed on the host
host_tick_rate                                 466169                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   263112604                       # Number of instructions simulated
sim_ops                                     269472959                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050007                       # Number of seconds simulated
sim_ticks                                 50007483125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.089285                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  381757                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               470786                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4433                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24406                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            515096                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              49638                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           59289                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9651                       # Number of indirect misses.
system.cpu.branchPred.lookups                  876360                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  147167                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7039                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5812222                       # Number of instructions committed
system.cpu.committedOps                       6209495                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.517154                       # CPI: cycles per instruction
system.cpu.discardedOps                         78126                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4269808                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            791077                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           354830                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7816225                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.397274                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4299                       # number of quiesce instructions executed
system.cpu.numCycles                         14630257                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4299                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4729645     76.17%     76.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                  17768      0.29%     76.45% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.45% # Class of committed instruction
system.cpu.op_class_0::MemRead                 886758     14.28%     90.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                575323      9.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6209495                       # Class of committed instruction
system.cpu.quiesceCycles                     65381737                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6814032                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34752                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1983851                       # Transaction distribution
system.membus.trans_dist::ReadResp            1999809                       # Transaction distribution
system.membus.trans_dist::WriteReq            1204720                       # Transaction distribution
system.membus.trans_dist::WriteResp           1204720                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3351                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13934                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1480                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1481                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12050                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3908                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        35996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        35996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        68048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       101656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6291652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6291652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6429304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       771200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       771200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        26880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       532480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        96076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       690320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    201331756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    201331756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               202793276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3209815                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000101                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010031                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3209492     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     323      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3209815                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8728896575                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            85477874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35802731                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17137624                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           77782999                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12300772993                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           60255250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2494464                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2494464                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4154792                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4154792                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43148                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        68048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       250104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       377080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12623872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12808192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13298512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        96076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4000796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      6032412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    201981952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    204931072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    211782520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22500654751                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         14734025                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          764                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18146948192                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11641256000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1703936                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       243712                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5242095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19657858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3931572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5242095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34073620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5242095                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3931572                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9173667                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5242095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19657858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9173667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9173667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43247288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3931572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9173667                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13105239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3931572                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1351798                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5283369                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3931572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13105239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1351798                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18388608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1979490                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1979490                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1166336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1166336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61564                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6219776                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         8192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6291652                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    199032832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    201331756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3934607                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3934607    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3934607                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9486167450                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11063743000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     97492424                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    101424584                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1987036                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2034716                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4021752                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24373106                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24495986                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       496759                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        63612                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       560371                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1949556704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39315716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39315716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2028188136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39734773                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40688230                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80423004                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1989291478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80003946                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39315716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2108611140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     72417280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    205389824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     74514432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    129564672                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    204079104                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2263040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     35119104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18628608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4048896                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22677504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35384144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2623668775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1448128869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4107181789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1490065633                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2590905679                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4080971312                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35384144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4113734408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4039034548                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8188153101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       771200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        26880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       798080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       771200                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       771200                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12050                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          420                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12470                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15421692                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       537520                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15959212                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15421692                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15421692                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15421692                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       537520                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15959212                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    126615552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         318016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127004268                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       214464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     72417280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        74859968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1978368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1984459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3351                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1131520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1169687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2531932105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1351798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6359368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2539705261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4288638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39315716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1448128869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5242095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1496975319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4288638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39377707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3980060974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5242095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1351798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6359368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4036680580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3109841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000298436000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3006                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3006                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3571688                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1242930                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1984458                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1169687                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1984458                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1169687                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            124218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            123993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            123998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           123958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             73101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            73091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73083                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65027701850                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9921730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            117116784350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32770.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59020.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3777                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1850796                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1088127                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1984454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1169687                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1744627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 195626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 186060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10592                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       215113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.389181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.837810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.711228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5593      2.60%      2.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5169      2.40%      5.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3182      1.48%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3626      1.69%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3569      1.66%      9.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3648      1.70%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2779      1.29%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3533      1.64%     14.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184014     85.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       215113                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     660.131737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    901.411505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1878     62.48%     62.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.07%     62.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.03%     62.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            8      0.27%     62.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.07%     62.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           14      0.47%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          292      9.71%     73.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            8      0.27%     73.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.07%     73.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.03%     73.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          791     26.31%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3006                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     389.117099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     84.035868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.207337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1771     58.92%     58.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            70      2.33%     61.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      0.90%     62.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.10%     62.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.10%     62.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.20%     62.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.47%     63.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.23%     63.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.03%     63.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.10%     63.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.10%     63.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     63.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     63.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     63.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     63.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     63.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.10%     63.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     63.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            4      0.13%     63.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           87      2.89%     66.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          997     33.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3006                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              126998144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74859904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127004204                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             74859968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2539.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1496.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2539.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1496.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50007253125                       # Total gap between requests
system.mem_ctrls.avgGap                      15854.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3100                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    126612544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       313792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       215360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     72416320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61990.722313521750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2531871953.713726997375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1351797.686578732450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6274900.882646651007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4306555.470141950063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39315715.911667369306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1448109672.286171436310                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5242095.454888982698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1978368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3351                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1131520                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      5380890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116683235500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    207206445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    220961515                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17970913900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28258469480                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 938672862450                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5120743145                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     86788.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58979.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    195477.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44476.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5362851.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    919872.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    829568.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1250181.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         106149039.974993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         74088016.799995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3609105675                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1625593354.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1005133457.924956                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     243156880.800009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7141969208.400168                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.818010                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12278891815                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35026466435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8598                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4299                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9505960.397767                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2643542.541185                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.02%      0.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4298     99.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12465375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4299                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    219335572500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40866123750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1787496                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1787496                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1787496                       # number of overall hits
system.cpu.icache.overall_hits::total         1787496                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12050                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12050                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12050                       # number of overall misses
system.cpu.icache.overall_misses::total         12050                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    520941875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    520941875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    520941875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    520941875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1799546                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1799546                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1799546                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1799546                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006696                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006696                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006696                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006696                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43231.690871                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43231.690871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43231.690871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43231.690871                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12050                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12050                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12050                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12050                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    502316125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    502316125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    502316125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    502316125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006696                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006696                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006696                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006696                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41685.985477                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41685.985477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41685.985477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41685.985477                       # average overall mshr miss latency
system.cpu.icache.replacements                  11896                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1787496                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1787496                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12050                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12050                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    520941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    520941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1799546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1799546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43231.690871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43231.690871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12050                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12050                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    502316125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    502316125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006696                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006696                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41685.985477                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41685.985477                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           429.828565                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            75601558                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12328                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6132.507949                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   429.828565                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.839509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.839509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3611142                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3611142                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1414356                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1414356                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1414356                       # number of overall hits
system.cpu.dcache.overall_hits::total         1414356                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6686                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6686                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6686                       # number of overall misses
system.cpu.dcache.overall_misses::total          6686                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    498394250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    498394250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    498394250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    498394250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421042                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421042                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421042                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421042                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004705                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004705                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004705                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004705                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74542.962908                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74542.962908                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74542.962908                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74542.962908                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3351                       # number of writebacks
system.cpu.dcache.writebacks::total              3351                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1298                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1298                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        42745                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        42745                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    402369875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    402369875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    402369875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    402369875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     94654625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     94654625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003792                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003792                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003792                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74678.892910                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74678.892910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74678.892910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74678.892910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.402269                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.402269                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5389                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       881050                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          881050                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3917                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3917                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    300070750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    300070750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       884967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       884967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76607.288741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76607.288741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3908                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3908                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    293758000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    293758000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     94654625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     94654625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004416                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004416                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75168.372569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75168.372569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21704.798211                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21704.798211                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       533306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         533306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    198323500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    198323500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       536075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       536075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71622.788010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71622.788010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        38384                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        38384                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    108611875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    108611875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002761                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002761                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73386.402027                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73386.402027                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1438129                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5901                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            243.709371                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5689557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5689557                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260201696250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
