// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        CGRA_NumTiles_shapes_values_load,
        shape_idx_load,
        surrTile,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] CGRA_NumTiles_shapes_values_load;
input  [4:0] shape_idx_load;
input  [3:0] surrTile;
output  [0:0] ap_return;

reg ap_idle;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
wire   [0:0] icmp_ln454_fu_118_p2;
reg   [0:0] icmp_ln453_reg_139;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [8:0] allocated_tiles_shapes_values_address0;
reg    allocated_tiles_shapes_values_ce0;
wire   [3:0] allocated_tiles_shapes_values_q0;
reg   [0:0] merge_reg_73;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln453_fu_93_p2;
wire   [3:0] j_12_fu_99_p2;
reg   [3:0] j_12_reg_143;
reg   [0:0] ap_phi_mux_merge_phi_fu_77_p4;
wire   [63:0] zext_ln454_fu_113_p1;
reg   [3:0] j_10_fu_38;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_j;
wire   [8:0] tmp_s_fu_105_p3;
reg   [0:0] ap_return_preg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_return_preg = 1'd0;
#0 ap_done_reg = 1'b0;
end

runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg #(
    .DataWidth( 4 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
allocated_tiles_shapes_values_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(allocated_tiles_shapes_values_address0),
    .ce0(allocated_tiles_shapes_values_ce0),
    .q0(allocated_tiles_shapes_values_q0)
);

runOne_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln453_reg_139 == 1'd0) | (icmp_ln454_fu_118_p2 == 1'd1)))) begin
            ap_return_preg <= ap_phi_mux_merge_phi_fu_77_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        j_10_fu_38 <= 4'd0;
    end else if (((icmp_ln453_reg_139 == 1'd1) & (icmp_ln454_fu_118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_10_fu_38 <= j_12_reg_143;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln453_reg_139 == 1'd1) & (icmp_ln454_fu_118_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        merge_reg_73 <= 1'd0;
    end else if (((icmp_ln453_fu_93_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        merge_reg_73 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        icmp_ln453_reg_139 <= icmp_ln453_fu_93_p2;
        j_12_reg_143 <= j_12_fu_99_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        allocated_tiles_shapes_values_ce0 = 1'b1;
    end else begin
        allocated_tiles_shapes_values_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln453_reg_139 == 1'd0) | (icmp_ln454_fu_118_p2 == 1'd1)))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln453_reg_139 == 1'd1) & (icmp_ln454_fu_118_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_merge_phi_fu_77_p4 = 1'd0;
    end else begin
        ap_phi_mux_merge_phi_fu_77_p4 = merge_reg_73;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln453_reg_139 == 1'd0) | (icmp_ln454_fu_118_p2 == 1'd1)))) begin
        ap_return = ap_phi_mux_merge_phi_fu_77_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_j = 4'd0;
    end else begin
        ap_sig_allocacmp_j = j_10_fu_38;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign allocated_tiles_shapes_values_address0 = zext_ln454_fu_113_p1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign icmp_ln453_fu_93_p2 = ((ap_sig_allocacmp_j < CGRA_NumTiles_shapes_values_load) ? 1'b1 : 1'b0);

assign icmp_ln454_fu_118_p2 = ((surrTile == allocated_tiles_shapes_values_q0) ? 1'b1 : 1'b0);

assign j_12_fu_99_p2 = (ap_sig_allocacmp_j + 4'd1);

assign tmp_s_fu_105_p3 = {{shape_idx_load}, {ap_sig_allocacmp_j}};

assign zext_ln454_fu_113_p1 = tmp_s_fu_105_p3;

endmodule //runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4
