
DISPLAY_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000129ac  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000058b0  08012b70  08012b70  00013b70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018420  08018420  0001a1f8  2**0
                  CONTENTS
  4 .ARM          00000008  08018420  08018420  00019420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018428  08018428  0001a1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018428  08018428  00019428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801842c  0801842c  0001942c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08018430  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b04  200001f8  08018628  0001a1f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cfc  08018628  0001acfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a1f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025e5d  00000000  00000000  0001a228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047ac  00000000  00000000  00040085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002208  00000000  00000000  00044838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a93  00000000  00000000  00046a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000304bb  00000000  00000000  000484d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000299bb  00000000  00000000  0007898e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00129c41  00000000  00000000  000a2349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001cbf8a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a434  00000000  00000000  001cbfd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001d6404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08012b54 	.word	0x08012b54

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001fc 	.word	0x200001fc
 80001fc:	08012b54 	.word	0x08012b54

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96a 	b.w	8000f64 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	460c      	mov	r4, r1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d14e      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb4:	4694      	mov	ip, r2
 8000cb6:	458c      	cmp	ip, r1
 8000cb8:	4686      	mov	lr, r0
 8000cba:	fab2 f282 	clz	r2, r2
 8000cbe:	d962      	bls.n	8000d86 <__udivmoddi4+0xde>
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0320 	rsb	r3, r2, #32
 8000cc6:	4091      	lsls	r1, r2
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	4319      	orrs	r1, r3
 8000cd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f f68c 	uxth.w	r6, ip
 8000cde:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb04 f106 	mul.w	r1, r4, r6
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cfe:	f080 8112 	bcs.w	8000f26 <__udivmoddi4+0x27e>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 810f 	bls.w	8000f26 <__udivmoddi4+0x27e>
 8000d08:	3c02      	subs	r4, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	fa1f f38e 	uxth.w	r3, lr
 8000d12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d16:	fb07 1110 	mls	r1, r7, r0, r1
 8000d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1e:	fb00 f606 	mul.w	r6, r0, r6
 8000d22:	429e      	cmp	r6, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x94>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2e:	f080 80fc 	bcs.w	8000f2a <__udivmoddi4+0x282>
 8000d32:	429e      	cmp	r6, r3
 8000d34:	f240 80f9 	bls.w	8000f2a <__udivmoddi4+0x282>
 8000d38:	4463      	add	r3, ip
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d42:	2100      	movs	r1, #0
 8000d44:	b11d      	cbz	r5, 8000d4e <__udivmoddi4+0xa6>
 8000d46:	40d3      	lsrs	r3, r2
 8000d48:	2200      	movs	r2, #0
 8000d4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d905      	bls.n	8000d62 <__udivmoddi4+0xba>
 8000d56:	b10d      	cbz	r5, 8000d5c <__udivmoddi4+0xb4>
 8000d58:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e7f5      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d62:	fab3 f183 	clz	r1, r3
 8000d66:	2900      	cmp	r1, #0
 8000d68:	d146      	bne.n	8000df8 <__udivmoddi4+0x150>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d302      	bcc.n	8000d74 <__udivmoddi4+0xcc>
 8000d6e:	4290      	cmp	r0, r2
 8000d70:	f0c0 80f0 	bcc.w	8000f54 <__udivmoddi4+0x2ac>
 8000d74:	1a86      	subs	r6, r0, r2
 8000d76:	eb64 0303 	sbc.w	r3, r4, r3
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	2d00      	cmp	r5, #0
 8000d7e:	d0e6      	beq.n	8000d4e <__udivmoddi4+0xa6>
 8000d80:	e9c5 6300 	strd	r6, r3, [r5]
 8000d84:	e7e3      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	f040 8090 	bne.w	8000eac <__udivmoddi4+0x204>
 8000d8c:	eba1 040c 	sub.w	r4, r1, ip
 8000d90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	2101      	movs	r1, #1
 8000d9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb08 4416 	mls	r4, r8, r6, r4
 8000da6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000daa:	fb07 f006 	mul.w	r0, r7, r6
 8000dae:	4298      	cmp	r0, r3
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x11c>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x11a>
 8000dbc:	4298      	cmp	r0, r3
 8000dbe:	f200 80cd 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000dc2:	4626      	mov	r6, r4
 8000dc4:	1a1c      	subs	r4, r3, r0
 8000dc6:	fa1f f38e 	uxth.w	r3, lr
 8000dca:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dce:	fb08 4410 	mls	r4, r8, r0, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb00 f707 	mul.w	r7, r0, r7
 8000dda:	429f      	cmp	r7, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x148>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x146>
 8000de8:	429f      	cmp	r7, r3
 8000dea:	f200 80b0 	bhi.w	8000f4e <__udivmoddi4+0x2a6>
 8000dee:	4620      	mov	r0, r4
 8000df0:	1bdb      	subs	r3, r3, r7
 8000df2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df6:	e7a5      	b.n	8000d44 <__udivmoddi4+0x9c>
 8000df8:	f1c1 0620 	rsb	r6, r1, #32
 8000dfc:	408b      	lsls	r3, r1
 8000dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000e02:	431f      	orrs	r7, r3
 8000e04:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e08:	fa04 f301 	lsl.w	r3, r4, r1
 8000e0c:	ea43 030c 	orr.w	r3, r3, ip
 8000e10:	40f4      	lsrs	r4, r6
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	0c38      	lsrs	r0, r7, #16
 8000e18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e1c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e20:	fa1f fc87 	uxth.w	ip, r7
 8000e24:	fb00 441e 	mls	r4, r0, lr, r4
 8000e28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e2c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e30:	45a1      	cmp	r9, r4
 8000e32:	fa02 f201 	lsl.w	r2, r2, r1
 8000e36:	d90a      	bls.n	8000e4e <__udivmoddi4+0x1a6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	f080 8084 	bcs.w	8000f4a <__udivmoddi4+0x2a2>
 8000e42:	45a1      	cmp	r9, r4
 8000e44:	f240 8081 	bls.w	8000f4a <__udivmoddi4+0x2a2>
 8000e48:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e4c:	443c      	add	r4, r7
 8000e4e:	eba4 0409 	sub.w	r4, r4, r9
 8000e52:	fa1f f983 	uxth.w	r9, r3
 8000e56:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e5a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e62:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e66:	45a4      	cmp	ip, r4
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x1d2>
 8000e6a:	193c      	adds	r4, r7, r4
 8000e6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e70:	d267      	bcs.n	8000f42 <__udivmoddi4+0x29a>
 8000e72:	45a4      	cmp	ip, r4
 8000e74:	d965      	bls.n	8000f42 <__udivmoddi4+0x29a>
 8000e76:	3b02      	subs	r3, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e7e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e82:	eba4 040c 	sub.w	r4, r4, ip
 8000e86:	429c      	cmp	r4, r3
 8000e88:	46ce      	mov	lr, r9
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	d351      	bcc.n	8000f32 <__udivmoddi4+0x28a>
 8000e8e:	d04e      	beq.n	8000f2e <__udivmoddi4+0x286>
 8000e90:	b155      	cbz	r5, 8000ea8 <__udivmoddi4+0x200>
 8000e92:	ebb8 030e 	subs.w	r3, r8, lr
 8000e96:	eb64 040c 	sbc.w	r4, r4, ip
 8000e9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	431e      	orrs	r6, r3
 8000ea2:	40cc      	lsrs	r4, r1
 8000ea4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	e750      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f103 	lsr.w	r1, r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ebc:	4094      	lsls	r4, r2
 8000ebe:	430c      	orrs	r4, r1
 8000ec0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ec4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ec8:	fa1f f78c 	uxth.w	r7, ip
 8000ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ed0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ed4:	0c23      	lsrs	r3, r4, #16
 8000ed6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eda:	fb00 f107 	mul.w	r1, r0, r7
 8000ede:	4299      	cmp	r1, r3
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x24c>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eea:	d22c      	bcs.n	8000f46 <__udivmoddi4+0x29e>
 8000eec:	4299      	cmp	r1, r3
 8000eee:	d92a      	bls.n	8000f46 <__udivmoddi4+0x29e>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b2a4      	uxth	r4, r4
 8000ef8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000efc:	fb08 3311 	mls	r3, r8, r1, r3
 8000f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f04:	fb01 f307 	mul.w	r3, r1, r7
 8000f08:	42a3      	cmp	r3, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x276>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f14:	d213      	bcs.n	8000f3e <__udivmoddi4+0x296>
 8000f16:	42a3      	cmp	r3, r4
 8000f18:	d911      	bls.n	8000f3e <__udivmoddi4+0x296>
 8000f1a:	3902      	subs	r1, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	1ae4      	subs	r4, r4, r3
 8000f20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f24:	e739      	b.n	8000d9a <__udivmoddi4+0xf2>
 8000f26:	4604      	mov	r4, r0
 8000f28:	e6f0      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e706      	b.n	8000d3c <__udivmoddi4+0x94>
 8000f2e:	45c8      	cmp	r8, r9
 8000f30:	d2ae      	bcs.n	8000e90 <__udivmoddi4+0x1e8>
 8000f32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f3a:	3801      	subs	r0, #1
 8000f3c:	e7a8      	b.n	8000e90 <__udivmoddi4+0x1e8>
 8000f3e:	4631      	mov	r1, r6
 8000f40:	e7ed      	b.n	8000f1e <__udivmoddi4+0x276>
 8000f42:	4603      	mov	r3, r0
 8000f44:	e799      	b.n	8000e7a <__udivmoddi4+0x1d2>
 8000f46:	4630      	mov	r0, r6
 8000f48:	e7d4      	b.n	8000ef4 <__udivmoddi4+0x24c>
 8000f4a:	46d6      	mov	lr, sl
 8000f4c:	e77f      	b.n	8000e4e <__udivmoddi4+0x1a6>
 8000f4e:	4463      	add	r3, ip
 8000f50:	3802      	subs	r0, #2
 8000f52:	e74d      	b.n	8000df0 <__udivmoddi4+0x148>
 8000f54:	4606      	mov	r6, r0
 8000f56:	4623      	mov	r3, r4
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e70f      	b.n	8000d7c <__udivmoddi4+0xd4>
 8000f5c:	3e02      	subs	r6, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	e730      	b.n	8000dc4 <__udivmoddi4+0x11c>
 8000f62:	bf00      	nop

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <initTempHumSensor>:
#include "TempHumSensor.h"

// i2c handler
static I2C_HandleTypeDef* hi2c;

void initTempHumSensor(I2C_HandleTypeDef* hi2c_in) {
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	hi2c = hi2c_in;
 8000f70:	4a04      	ldr	r2, [pc, #16]	@ (8000f84 <initTempHumSensor+0x1c>)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6013      	str	r3, [r2, #0]
}
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	20000214 	.word	0x20000214

08000f88 <req_measurements>:

// send command to sensor
void req_measurements() {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af02      	add	r7, sp, #8
	uint8_t buf[2] = {CMD_MSB, CMD_LSB};
 8000f8e:	f640 532c 	movw	r3, #3372	@ 0xd2c
 8000f92:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(hi2c, SAD_W, buf, 2, 1000);
 8000f94:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <req_measurements+0x28>)
 8000f96:	6818      	ldr	r0, [r3, #0]
 8000f98:	1d3a      	adds	r2, r7, #4
 8000f9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	2188      	movs	r1, #136	@ 0x88
 8000fa4:	f007 fa50 	bl	8008448 <HAL_I2C_Master_Transmit>
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000214 	.word	0x20000214

08000fb4 <read_raw_measurements>:

// send read request to sensor
// sensor will pull clock down until measurements are done
TempHumRaw_t read_raw_measurements() {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af02      	add	r7, sp, #8
	TempHumRaw_t data;
	uint8_t buf[6];
	HAL_I2C_Master_Receive(hi2c, SAD_R, buf, 6, 1000);
 8000fba:	4b14      	ldr	r3, [pc, #80]	@ (800100c <read_raw_measurements+0x58>)
 8000fbc:	6818      	ldr	r0, [r3, #0]
 8000fbe:	463a      	mov	r2, r7
 8000fc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2306      	movs	r3, #6
 8000fc8:	2189      	movs	r1, #137	@ 0x89
 8000fca:	f007 fb55 	bl	8008678 <HAL_I2C_Master_Receive>
	data.temp = buf[0] << 8 | buf[1];
 8000fce:	783b      	ldrb	r3, [r7, #0]
 8000fd0:	021b      	lsls	r3, r3, #8
 8000fd2:	b21a      	sxth	r2, r3
 8000fd4:	787b      	ldrb	r3, [r7, #1]
 8000fd6:	b21b      	sxth	r3, r3
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	b21b      	sxth	r3, r3
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	813b      	strh	r3, [r7, #8]
	data.hum = buf[3] << 8 | buf[4];
 8000fe0:	78fb      	ldrb	r3, [r7, #3]
 8000fe2:	021b      	lsls	r3, r3, #8
 8000fe4:	b21a      	sxth	r2, r3
 8000fe6:	793b      	ldrb	r3, [r7, #4]
 8000fe8:	b21b      	sxth	r3, r3
 8000fea:	4313      	orrs	r3, r2
 8000fec:	b21b      	sxth	r3, r3
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	817b      	strh	r3, [r7, #10]
	return data;
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	89ba      	ldrh	r2, [r7, #12]
 8000ffa:	f362 030f 	bfi	r3, r2, #0, #16
 8000ffe:	89fa      	ldrh	r2, [r7, #14]
 8001000:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001004:	4618      	mov	r0, r3
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000214 	.word	0x20000214

08001010 <get_temp_hum>:

// get converted values
TempHum_t get_temp_hum() {
 8001010:	b580      	push	{r7, lr}
 8001012:	b08a      	sub	sp, #40	@ 0x28
 8001014:	af00      	add	r7, sp, #0
	TempHumRaw_t raw_data;
	TempHum_t conv_data;
	req_measurements();
 8001016:	f7ff ffb7 	bl	8000f88 <req_measurements>
	raw_data = read_raw_measurements();
 800101a:	f7ff ffcb 	bl	8000fb4 <read_raw_measurements>
 800101e:	4603      	mov	r3, r0
 8001020:	617b      	str	r3, [r7, #20]
	int32_t casted_temp = (uint32_t)(raw_data.temp);
 8001022:	8abb      	ldrh	r3, [r7, #20]
 8001024:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t casted_hum = (uint32_t)(raw_data.hum);
 8001026:	8afb      	ldrh	r3, [r7, #22]
 8001028:	623b      	str	r3, [r7, #32]
	conv_data.temp = -45.0f + 315.0f * ((float)casted_temp/65535.0f);
 800102a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800102c:	ee07 3a90 	vmov	s15, r3
 8001030:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001034:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001098 <get_temp_hum+0x88>
 8001038:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800103c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800109c <get_temp_hum+0x8c>
 8001040:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001044:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80010a0 <get_temp_hum+0x90>
 8001048:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800104c:	edc7 7a03 	vstr	s15, [r7, #12]
	conv_data.hum = 100.0f * ((float)casted_hum/65535.0f);
 8001050:	6a3b      	ldr	r3, [r7, #32]
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800105a:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001098 <get_temp_hum+0x88>
 800105e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001062:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80010a4 <get_temp_hum+0x94>
 8001066:	ee67 7a87 	vmul.f32	s15, s15, s14
 800106a:	edc7 7a04 	vstr	s15, [r7, #16]
	return conv_data;
 800106e:	f107 0318 	add.w	r3, r7, #24
 8001072:	f107 020c 	add.w	r2, r7, #12
 8001076:	e892 0003 	ldmia.w	r2, {r0, r1}
 800107a:	e883 0003 	stmia.w	r3, {r0, r1}
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	ee07 2a10 	vmov	s14, r2
 8001086:	ee07 3a90 	vmov	s15, r3
}
 800108a:	eeb0 0a47 	vmov.f32	s0, s14
 800108e:	eef0 0a67 	vmov.f32	s1, s15
 8001092:	3728      	adds	r7, #40	@ 0x28
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	477fff00 	.word	0x477fff00
 800109c:	439d8000 	.word	0x439d8000
 80010a0:	42340000 	.word	0x42340000
 80010a4:	42c80000 	.word	0x42c80000

080010a8 <JOYSTICK_INIT>:

#include "joystick.h"

	//Write a byte value to a spot in the Joystick
	I2C_HandleTypeDef Hi2c1;
	void JOYSTICK_INIT(I2C_HandleTypeDef hi2c1){
 80010a8:	b084      	sub	sp, #16
 80010aa:	b580      	push	{r7, lr}
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	f107 0c08 	add.w	ip, r7, #8
 80010b2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
		Hi2c1 = hi2c1;
 80010b6:	4b07      	ldr	r3, [pc, #28]	@ (80010d4 <JOYSTICK_INIT+0x2c>)
 80010b8:	4618      	mov	r0, r3
 80010ba:	f107 0308 	add.w	r3, r7, #8
 80010be:	2254      	movs	r2, #84	@ 0x54
 80010c0:	4619      	mov	r1, r3
 80010c2:	f00f fdc0 	bl	8010c46 <memcpy>
	}
 80010c6:	bf00      	nop
 80010c8:	46bd      	mov	sp, r7
 80010ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010ce:	b004      	add	sp, #16
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	2000021c 	.word	0x2000021c

080010d8 <readRegister>:
      return(1);
  }

  //Reads from a given location from the Joystick
  uint8_t readRegister(uint8_t reg)
  {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08a      	sub	sp, #40	@ 0x28
 80010dc:	af02      	add	r7, sp, #8
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
	  uint8_t buf[10] = {reg};
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	811a      	strh	r2, [r3, #8]
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	753b      	strb	r3, [r7, #20]
	  uint8_t buf0[10] = {};
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	f107 030c 	add.w	r3, r7, #12
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	809a      	strh	r2, [r3, #4]
	  ret = HAL_I2C_Master_Transmit(&Hi2c1, JOYSTICK_ADDRESS, &buf[0], 1, 1000);
 8001100:	f107 0214 	add.w	r2, r7, #20
 8001104:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	2301      	movs	r3, #1
 800110c:	2140      	movs	r1, #64	@ 0x40
 800110e:	4810      	ldr	r0, [pc, #64]	@ (8001150 <readRegister+0x78>)
 8001110:	f007 f99a 	bl	8008448 <HAL_I2C_Master_Transmit>
 8001114:	4603      	mov	r3, r0
 8001116:	461a      	mov	r2, r3
 8001118:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <readRegister+0x7c>)
 800111a:	701a      	strb	r2, [r3, #0]
	  ret = HAL_I2C_Master_Receive(&Hi2c1, JOYSTICK_ADDRESS, &buf0[0], 1, 1000);
 800111c:	f107 0208 	add.w	r2, r7, #8
 8001120:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2301      	movs	r3, #1
 8001128:	2140      	movs	r1, #64	@ 0x40
 800112a:	4809      	ldr	r0, [pc, #36]	@ (8001150 <readRegister+0x78>)
 800112c:	f007 faa4 	bl	8008678 <HAL_I2C_Master_Receive>
 8001130:	4603      	mov	r3, r0
 8001132:	461a      	mov	r2, r3
 8001134:	4b07      	ldr	r3, [pc, #28]	@ (8001154 <readRegister+0x7c>)
 8001136:	701a      	strb	r2, [r3, #0]

    if (ret != 0)
 8001138:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <readRegister+0x7c>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <readRegister+0x6c>
    {
      //Serial.println("No ack!");
      return (0); //Device failed to ack
 8001140:	2300      	movs	r3, #0
 8001142:	e000      	b.n	8001146 <readRegister+0x6e>
    }
    return buf0[0];
 8001144:	7a3b      	ldrb	r3, [r7, #8]
  }
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	2000021c 	.word	0x2000021c
 8001154:	20000218 	.word	0x20000218

08001158 <getHorizontal>:
  //Returns the 10-bit ADC value of the joystick horizontal position
  uint16_t getHorizontal()
  {
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
    uint16_t X_MSB = readRegister(JOYSTICK_X_MSB);
 800115e:	2003      	movs	r0, #3
 8001160:	f7ff ffba 	bl	80010d8 <readRegister>
 8001164:	4603      	mov	r3, r0
 8001166:	80fb      	strh	r3, [r7, #6]
    uint16_t X_LSB = readRegister(JOYSTICK_X_LSB);
 8001168:	2004      	movs	r0, #4
 800116a:	f7ff ffb5 	bl	80010d8 <readRegister>
 800116e:	4603      	mov	r3, r0
 8001170:	80bb      	strh	r3, [r7, #4]
    return ((X_MSB<<8) | X_LSB)>>6; //MSB has the 8 MSB bits and LSB only has 2 bits
 8001172:	88fb      	ldrh	r3, [r7, #6]
 8001174:	021a      	lsls	r2, r3, #8
 8001176:	88bb      	ldrh	r3, [r7, #4]
 8001178:	4313      	orrs	r3, r2
 800117a:	119b      	asrs	r3, r3, #6
 800117c:	b29b      	uxth	r3, r3
  }
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <getVertical>:
  //Returns the 10-bit ADC value of the joystick vertical position
  uint16_t getVertical()
  {
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
    uint16_t Y_MSB = readRegister(JOYSTICK_Y_MSB);
 800118c:	2005      	movs	r0, #5
 800118e:	f7ff ffa3 	bl	80010d8 <readRegister>
 8001192:	4603      	mov	r3, r0
 8001194:	80fb      	strh	r3, [r7, #6]
    uint16_t Y_LSB = readRegister(JOYSTICK_Y_LSB);
 8001196:	2006      	movs	r0, #6
 8001198:	f7ff ff9e 	bl	80010d8 <readRegister>
 800119c:	4603      	mov	r3, r0
 800119e:	80bb      	strh	r3, [r7, #4]
    return ((Y_MSB<<8) | Y_LSB)>>6; //MSB has the 8 MSB bits and LSB only has 2 bits
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	021a      	lsls	r2, r3, #8
 80011a4:	88bb      	ldrh	r3, [r7, #4]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	119b      	asrs	r3, r3, #6
 80011aa:	b29b      	uxth	r3, r3
  }
 80011ac:	4618      	mov	r0, r3
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <threshold>:
  // 2: Right
  // 3: Up
  // 4: Down
  // 0: Center
  // Range: 0 to 2044
  uint8_t threshold(){
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
	  uint16_t horizontal = getHorizontal();
 80011ba:	f7ff ffcd 	bl	8001158 <getHorizontal>
 80011be:	4603      	mov	r3, r0
 80011c0:	80fb      	strh	r3, [r7, #6]
	  uint16_t vertical = getVertical();
 80011c2:	f7ff ffe0 	bl	8001186 <getVertical>
 80011c6:	4603      	mov	r3, r0
 80011c8:	80bb      	strh	r3, [r7, #4]

	  // Perspective: Pin connections closest to you
	  // (0,0) is upper left, (1023, 1023) is lower right
	  // (0, 514) is left
	  // (512, 1023) is down
	  uint8_t lr = vertical > 250 && vertical < 750 ? 1 : 0;
 80011ca:	88bb      	ldrh	r3, [r7, #4]
 80011cc:	2bfa      	cmp	r3, #250	@ 0xfa
 80011ce:	d906      	bls.n	80011de <threshold+0x2a>
 80011d0:	88bb      	ldrh	r3, [r7, #4]
 80011d2:	f240 22ed 	movw	r2, #749	@ 0x2ed
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d801      	bhi.n	80011de <threshold+0x2a>
 80011da:	2301      	movs	r3, #1
 80011dc:	e000      	b.n	80011e0 <threshold+0x2c>
 80011de:	2300      	movs	r3, #0
 80011e0:	70fb      	strb	r3, [r7, #3]
	  if (horizontal < 250 && lr) {
 80011e2:	88fb      	ldrh	r3, [r7, #6]
 80011e4:	2bf9      	cmp	r3, #249	@ 0xf9
 80011e6:	d804      	bhi.n	80011f2 <threshold+0x3e>
 80011e8:	78fb      	ldrb	r3, [r7, #3]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <threshold+0x3e>
		  return 1;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e00a      	b.n	8001208 <threshold+0x54>
	  } else if (horizontal > 750 && lr){
 80011f2:	88fb      	ldrh	r3, [r7, #6]
 80011f4:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d904      	bls.n	8001206 <threshold+0x52>
 80011fc:	78fb      	ldrb	r3, [r7, #3]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <threshold+0x52>
		  return 2;
 8001202:	2302      	movs	r3, #2
 8001204:	e000      	b.n	8001208 <threshold+0x54>
	  }
	  return 0;
 8001206:	2300      	movs	r3, #0
  }
 8001208:	4618      	mov	r0, r3
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <RowChecker>:
#include "keypad.h"
#include "stm32l4xx_hal.h"
#include "lcd.h"

// Checks every row while a single column is pulled down
int RowChecker() {
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
    int val = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	607b      	str	r3, [r7, #4]
    val = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == GPIO_PIN_RESET ? 1 : val;
 800121a:	2120      	movs	r1, #32
 800121c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001220:	f007 f824 	bl	800826c <HAL_GPIO_ReadPin>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <RowChecker+0x1e>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	e000      	b.n	8001230 <RowChecker+0x20>
 800122e:	2301      	movs	r3, #1
 8001230:	607b      	str	r3, [r7, #4]
    val = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_RESET ? 2 : val;
 8001232:	2140      	movs	r1, #64	@ 0x40
 8001234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001238:	f007 f818 	bl	800826c <HAL_GPIO_ReadPin>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <RowChecker+0x36>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	e000      	b.n	8001248 <RowChecker+0x38>
 8001246:	2302      	movs	r3, #2
 8001248:	607b      	str	r3, [r7, #4]
    val = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_RESET ? 3 : val;
 800124a:	2180      	movs	r1, #128	@ 0x80
 800124c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001250:	f007 f80c 	bl	800826c <HAL_GPIO_ReadPin>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <RowChecker+0x4e>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	e000      	b.n	8001260 <RowChecker+0x50>
 800125e:	2303      	movs	r3, #3
 8001260:	607b      	str	r3, [r7, #4]
    val = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_14) == GPIO_PIN_RESET ? 4 : val;
 8001262:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001266:	4807      	ldr	r0, [pc, #28]	@ (8001284 <RowChecker+0x74>)
 8001268:	f007 f800 	bl	800826c <HAL_GPIO_ReadPin>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <RowChecker+0x66>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	e000      	b.n	8001278 <RowChecker+0x68>
 8001276:	2304      	movs	r3, #4
 8001278:	607b      	str	r3, [r7, #4]
    //	  	return row_return;
    return val;
 800127a:	687b      	ldr	r3, [r7, #4]
  }
 800127c:	4618      	mov	r0, r3
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	48000c00 	.word	0x48000c00

08001288 <keypad_init>:
//		}
//		return 0;
//	}


void keypad_init(){
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
	// Setting all the pins to high impedence
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 800128c:	2201      	movs	r2, #1
 800128e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001292:	480b      	ldr	r0, [pc, #44]	@ (80012c0 <keypad_init+0x38>)
 8001294:	f007 f802 	bl	800829c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 1);
 8001298:	2201      	movs	r2, #1
 800129a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800129e:	4809      	ldr	r0, [pc, #36]	@ (80012c4 <keypad_init+0x3c>)
 80012a0:	f006 fffc 	bl	800829c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 80012a4:	2201      	movs	r2, #1
 80012a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012aa:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <keypad_init+0x38>)
 80012ac:	f006 fff6 	bl	800829c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 1);
 80012b0:	2201      	movs	r2, #1
 80012b2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012b6:	4803      	ldr	r0, [pc, #12]	@ (80012c4 <keypad_init+0x3c>)
 80012b8:	f006 fff0 	bl	800829c <HAL_GPIO_WritePin>
}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	48001000 	.word	0x48001000
 80012c4:	48001400 	.word	0x48001400

080012c8 <KeyPadReturn>:


	//Processes the row (val) and col values to get the number associated with that row and col
	//weightSel is used to determine if Weight (1) or Age (0) is being input
  uint8_t KeyPadReturn(int row, int col, int weightSel) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af02      	add	r7, sp, #8
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	60b9      	str	r1, [r7, #8]
 80012d2:	607a      	str	r2, [r7, #4]
	  // Count of currently input characters
	static uint8_t weightCounter = 0;
	// 1-based indexing, row 0 is nothing
	// col 4 are letters
    if (row == 0 || col == 4) {
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d002      	beq.n	80012e0 <KeyPadReturn+0x18>
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	2b04      	cmp	r3, #4
 80012de:	d101      	bne.n	80012e4 <KeyPadReturn+0x1c>
      return 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	e0bc      	b.n	800145e <KeyPadReturn+0x196>
    }
    HAL_Delay(10);
 80012e4:	200a      	movs	r0, #10
 80012e6:	f005 fbc5 	bl	8006a74 <HAL_Delay>
    // After delay, only exits while loop once key is released
    while (row == RowChecker()) {
 80012ea:	bf00      	nop
 80012ec:	f7ff ff90 	bl	8001210 <RowChecker>
 80012f0:	4602      	mov	r2, r0
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d0f9      	beq.n	80012ec <KeyPadReturn+0x24>
    }
    HAL_Delay(10);
 80012f8:	200a      	movs	r0, #10
 80012fa:	f005 fbbb 	bl	8006a74 <HAL_Delay>
    uint8_t ASCII_Value = ASCII_Keypad_Lookup[row - 1][col - 1];
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	1e5a      	subs	r2, r3, #1
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	3b01      	subs	r3, #1
 8001306:	4958      	ldr	r1, [pc, #352]	@ (8001468 <KeyPadReturn+0x1a0>)
 8001308:	0092      	lsls	r2, r2, #2
 800130a:	440a      	add	r2, r1
 800130c:	4413      	add	r3, r2
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	74fb      	strb	r3, [r7, #19]
    // Check if '#' is pressed
    if (ASCII_Value == 0x23) {
 8001312:	7cfb      	ldrb	r3, [r7, #19]
 8001314:	2b23      	cmp	r3, #35	@ 0x23
 8001316:	d13c      	bne.n	8001392 <KeyPadReturn+0xca>
    	// Go to main display
      if (weightCounter == 0) {
 8001318:	4b54      	ldr	r3, [pc, #336]	@ (800146c <KeyPadReturn+0x1a4>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d101      	bne.n	8001324 <KeyPadReturn+0x5c>
        // If there is no value for weight, just return
        return 0;
 8001320:	2300      	movs	r3, #0
 8001322:	e09c      	b.n	800145e <KeyPadReturn+0x196>
      for (uint8_t i = 0; i < weightCounter; i++) {
        // print the values here
        //printf("%x ", ASCII_Weight[i]);
      }
      printf("\n");*/
      if(weightSel){
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d006      	beq.n	8001338 <KeyPadReturn+0x70>
          	ASCII_Weight[weightCounter] = '\0';
 800132a:	4b50      	ldr	r3, [pc, #320]	@ (800146c <KeyPadReturn+0x1a4>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	461a      	mov	r2, r3
 8001330:	4b4f      	ldr	r3, [pc, #316]	@ (8001470 <KeyPadReturn+0x1a8>)
 8001332:	2100      	movs	r1, #0
 8001334:	5499      	strb	r1, [r3, r2]
 8001336:	e027      	b.n	8001388 <KeyPadReturn+0xc0>
      }
      else{
    	  ASCII_Age[weightCounter] = '\0';
 8001338:	4b4c      	ldr	r3, [pc, #304]	@ (800146c <KeyPadReturn+0x1a4>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	461a      	mov	r2, r3
 800133e:	4b4d      	ldr	r3, [pc, #308]	@ (8001474 <KeyPadReturn+0x1ac>)
 8001340:	2100      	movs	r1, #0
 8001342:	5499      	strb	r1, [r3, r2]
    	  age = 0;
 8001344:	4b4c      	ldr	r3, [pc, #304]	@ (8001478 <KeyPadReturn+0x1b0>)
 8001346:	2200      	movs	r2, #0
 8001348:	701a      	strb	r2, [r3, #0]
//    	  for (size_t i = weightCounter - 1; i <= 0; i++) {
//    		  age += ASCII_Age[i] * ;
//    	  }
    	  int i = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	617b      	str	r3, [r7, #20]
    	  while (ASCII_Age[i] != '\0') {
 800134e:	e015      	b.n	800137c <KeyPadReturn+0xb4>
    		  age *= 10;
 8001350:	4b49      	ldr	r3, [pc, #292]	@ (8001478 <KeyPadReturn+0x1b0>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	461a      	mov	r2, r3
 8001356:	0092      	lsls	r2, r2, #2
 8001358:	4413      	add	r3, r2
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	b2da      	uxtb	r2, r3
 800135e:	4b46      	ldr	r3, [pc, #280]	@ (8001478 <KeyPadReturn+0x1b0>)
 8001360:	701a      	strb	r2, [r3, #0]
    		  age += ASCII_Age[i++] - 48;
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	1c5a      	adds	r2, r3, #1
 8001366:	617a      	str	r2, [r7, #20]
 8001368:	4a42      	ldr	r2, [pc, #264]	@ (8001474 <KeyPadReturn+0x1ac>)
 800136a:	5cd3      	ldrb	r3, [r2, r3]
 800136c:	3b30      	subs	r3, #48	@ 0x30
 800136e:	b2da      	uxtb	r2, r3
 8001370:	4b41      	ldr	r3, [pc, #260]	@ (8001478 <KeyPadReturn+0x1b0>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	4413      	add	r3, r2
 8001376:	b2da      	uxtb	r2, r3
 8001378:	4b3f      	ldr	r3, [pc, #252]	@ (8001478 <KeyPadReturn+0x1b0>)
 800137a:	701a      	strb	r2, [r3, #0]
    	  while (ASCII_Age[i] != '\0') {
 800137c:	4a3d      	ldr	r2, [pc, #244]	@ (8001474 <KeyPadReturn+0x1ac>)
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	4413      	add	r3, r2
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d1e3      	bne.n	8001350 <KeyPadReturn+0x88>
    	  }
      }
      weightCounter = 0;
 8001388:	4b38      	ldr	r3, [pc, #224]	@ (800146c <KeyPadReturn+0x1a4>)
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
      // Wipe screen
      //LCD_Fill(50, 56, 50 + 26*3, 50+28, C_BLACK);
      return 1;
 800138e:	2301      	movs	r3, #1
 8001390:	e065      	b.n	800145e <KeyPadReturn+0x196>
    } else if (ASCII_Value == 0x2A || weightCounter == max_digits - 2) {
 8001392:	7cfb      	ldrb	r3, [r7, #19]
 8001394:	2b2a      	cmp	r3, #42	@ 0x2a
 8001396:	d006      	beq.n	80013a6 <KeyPadReturn+0xde>
 8001398:	4b34      	ldr	r3, [pc, #208]	@ (800146c <KeyPadReturn+0x1a4>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	2305      	movs	r3, #5
 80013a0:	3b02      	subs	r3, #2
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d118      	bne.n	80013d8 <KeyPadReturn+0x110>
    	// Wipe screen
    	if(weightSel){
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d008      	beq.n	80013be <KeyPadReturn+0xf6>
    		LCD_Fill(105, 5, 170, 5+28, C_BLACK);
 80013ac:	2300      	movs	r3, #0
 80013ae:	9300      	str	r3, [sp, #0]
 80013b0:	2321      	movs	r3, #33	@ 0x21
 80013b2:	22aa      	movs	r2, #170	@ 0xaa
 80013b4:	2105      	movs	r1, #5
 80013b6:	2069      	movs	r0, #105	@ 0x69
 80013b8:	f000 fb2c 	bl	8001a14 <LCD_Fill>
 80013bc:	e007      	b.n	80013ce <KeyPadReturn+0x106>
    	}
    	else{
    		LCD_Fill(80, 5, 170, 5+28, C_BLACK);
 80013be:	2300      	movs	r3, #0
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	2321      	movs	r3, #33	@ 0x21
 80013c4:	22aa      	movs	r2, #170	@ 0xaa
 80013c6:	2105      	movs	r1, #5
 80013c8:	2050      	movs	r0, #80	@ 0x50
 80013ca:	f000 fb23 	bl	8001a14 <LCD_Fill>
    	}
      // Reset if '*' is the input
      // Other if statement:
      // -2: there is a ++ at the end, and need a spot for #
      // Reset if max digits have been reached
      weightCounter = 0;
 80013ce:	4b27      	ldr	r3, [pc, #156]	@ (800146c <KeyPadReturn+0x1a4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	701a      	strb	r2, [r3, #0]
      return 0;
 80013d4:	2300      	movs	r3, #0
 80013d6:	e042      	b.n	800145e <KeyPadReturn+0x196>
    }
    //printf("ASCII value: %x\n", ASCII_Value);


    if(weightSel){
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d01c      	beq.n	8001418 <KeyPadReturn+0x150>
    	ASCII_Weight[weightCounter] = ASCII_Value;
 80013de:	4b23      	ldr	r3, [pc, #140]	@ (800146c <KeyPadReturn+0x1a4>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	4619      	mov	r1, r3
 80013e4:	4a22      	ldr	r2, [pc, #136]	@ (8001470 <KeyPadReturn+0x1a8>)
 80013e6:	7cfb      	ldrb	r3, [r7, #19]
 80013e8:	5453      	strb	r3, [r2, r1]
    	LCD_PutChar(105 + weightCounter*20, 5, ASCII_Value, DEFAULT_FONT, C_GREEN, C_BLACK);
 80013ea:	4b20      	ldr	r3, [pc, #128]	@ (800146c <KeyPadReturn+0x1a4>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	461a      	mov	r2, r3
 80013f0:	0092      	lsls	r2, r2, #2
 80013f2:	4413      	add	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	3369      	adds	r3, #105	@ 0x69
 80013fa:	b298      	uxth	r0, r3
 80013fc:	7cfa      	ldrb	r2, [r7, #19]
 80013fe:	2300      	movs	r3, #0
 8001400:	9301      	str	r3, [sp, #4]
 8001402:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001406:	9300      	str	r3, [sp, #0]
 8001408:	4b1c      	ldr	r3, [pc, #112]	@ (800147c <KeyPadReturn+0x1b4>)
 800140a:	2105      	movs	r1, #5
 800140c:	f000 fbc8 	bl	8001ba0 <LCD_PutChar>
    	UG_FontSetTransparency(1);
 8001410:	2001      	movs	r0, #1
 8001412:	f003 ffdb 	bl	80053cc <UG_FontSetTransparency>
 8001416:	e01b      	b.n	8001450 <KeyPadReturn+0x188>
    }
    else{
    	ASCII_Age[weightCounter] = ASCII_Value;
 8001418:	4b14      	ldr	r3, [pc, #80]	@ (800146c <KeyPadReturn+0x1a4>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	4619      	mov	r1, r3
 800141e:	4a15      	ldr	r2, [pc, #84]	@ (8001474 <KeyPadReturn+0x1ac>)
 8001420:	7cfb      	ldrb	r3, [r7, #19]
 8001422:	5453      	strb	r3, [r2, r1]
    	LCD_PutChar(80 + weightCounter*20, 5, ASCII_Value, DEFAULT_FONT, C_GREEN, C_BLACK);
 8001424:	4b11      	ldr	r3, [pc, #68]	@ (800146c <KeyPadReturn+0x1a4>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	461a      	mov	r2, r3
 800142a:	0092      	lsls	r2, r2, #2
 800142c:	4413      	add	r3, r2
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	b29b      	uxth	r3, r3
 8001432:	3350      	adds	r3, #80	@ 0x50
 8001434:	b298      	uxth	r0, r3
 8001436:	7cfa      	ldrb	r2, [r7, #19]
 8001438:	2300      	movs	r3, #0
 800143a:	9301      	str	r3, [sp, #4]
 800143c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	4b0e      	ldr	r3, [pc, #56]	@ (800147c <KeyPadReturn+0x1b4>)
 8001444:	2105      	movs	r1, #5
 8001446:	f000 fbab 	bl	8001ba0 <LCD_PutChar>
    	UG_FontSetTransparency(1);
 800144a:	2001      	movs	r0, #1
 800144c:	f003 ffbe 	bl	80053cc <UG_FontSetTransparency>

    }

    weightCounter++;
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <KeyPadReturn+0x1a4>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	3301      	adds	r3, #1
 8001456:	b2da      	uxtb	r2, r3
 8001458:	4b04      	ldr	r3, [pc, #16]	@ (800146c <KeyPadReturn+0x1a4>)
 800145a:	701a      	strb	r2, [r3, #0]
    return 0;
 800145c:	2300      	movs	r3, #0
  }
 800145e:	4618      	mov	r0, r3
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000000 	.word	0x20000000
 800146c:	2000027e 	.word	0x2000027e
 8001470:	20000270 	.word	0x20000270
 8001474:	20000278 	.word	0x20000278
 8001478:	2000027d 	.word	0x2000027d
 800147c:	08012be8 	.word	0x08012be8

08001480 <running>:



  void running(){
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af02      	add	r7, sp, #8
	  uint8_t finished = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	71fb      	strb	r3, [r7, #7]
	  int val = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	603b      	str	r3, [r7, #0]
	  //Gathers Weight data
	  LCD_PutStr(5, 5, "Weight: ", DEFAULT_FONT, C_GREEN, C_BLACK);
 800148e:	2300      	movs	r3, #0
 8001490:	9301      	str	r3, [sp, #4]
 8001492:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001496:	9300      	str	r3, [sp, #0]
 8001498:	4b79      	ldr	r3, [pc, #484]	@ (8001680 <running+0x200>)
 800149a:	4a7a      	ldr	r2, [pc, #488]	@ (8001684 <running+0x204>)
 800149c:	2105      	movs	r1, #5
 800149e:	2005      	movs	r0, #5
 80014a0:	f000 fb9b 	bl	8001bda <LCD_PutStr>
  while (!finished) {
 80014a4:	e060      	b.n	8001568 <running+0xe8>
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 0);
 80014a6:	2200      	movs	r2, #0
 80014a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014ac:	4876      	ldr	r0, [pc, #472]	@ (8001688 <running+0x208>)
 80014ae:	f006 fef5 	bl	800829c <HAL_GPIO_WritePin>
      val = RowChecker();
 80014b2:	f7ff fead 	bl	8001210 <RowChecker>
 80014b6:	6038      	str	r0, [r7, #0]
      finished = KeyPadReturn(val, 4, 1);
 80014b8:	2201      	movs	r2, #1
 80014ba:	2104      	movs	r1, #4
 80014bc:	6838      	ldr	r0, [r7, #0]
 80014be:	f7ff ff03 	bl	80012c8 <KeyPadReturn>
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 1);
 80014c6:	2201      	movs	r2, #1
 80014c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014cc:	486e      	ldr	r0, [pc, #440]	@ (8001688 <running+0x208>)
 80014ce:	f006 fee5 	bl	800829c <HAL_GPIO_WritePin>
      if (finished) break;
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d14b      	bne.n	8001570 <running+0xf0>

      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 80014d8:	2200      	movs	r2, #0
 80014da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014de:	486b      	ldr	r0, [pc, #428]	@ (800168c <running+0x20c>)
 80014e0:	f006 fedc 	bl	800829c <HAL_GPIO_WritePin>
      val = RowChecker();
 80014e4:	f7ff fe94 	bl	8001210 <RowChecker>
 80014e8:	6038      	str	r0, [r7, #0]
      finished = KeyPadReturn(val, 3, 1);
 80014ea:	2201      	movs	r2, #1
 80014ec:	2103      	movs	r1, #3
 80014ee:	6838      	ldr	r0, [r7, #0]
 80014f0:	f7ff feea 	bl	80012c8 <KeyPadReturn>
 80014f4:	4603      	mov	r3, r0
 80014f6:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 80014f8:	2201      	movs	r2, #1
 80014fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014fe:	4863      	ldr	r0, [pc, #396]	@ (800168c <running+0x20c>)
 8001500:	f006 fecc 	bl	800829c <HAL_GPIO_WritePin>
      if (finished) break;
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d134      	bne.n	8001574 <running+0xf4>

      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 800150a:	2200      	movs	r2, #0
 800150c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001510:	485e      	ldr	r0, [pc, #376]	@ (800168c <running+0x20c>)
 8001512:	f006 fec3 	bl	800829c <HAL_GPIO_WritePin>
      val = RowChecker();
 8001516:	f7ff fe7b 	bl	8001210 <RowChecker>
 800151a:	6038      	str	r0, [r7, #0]
      finished = KeyPadReturn(val, 2, 1);
 800151c:	2201      	movs	r2, #1
 800151e:	2102      	movs	r1, #2
 8001520:	6838      	ldr	r0, [r7, #0]
 8001522:	f7ff fed1 	bl	80012c8 <KeyPadReturn>
 8001526:	4603      	mov	r3, r0
 8001528:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 800152a:	2201      	movs	r2, #1
 800152c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001530:	4856      	ldr	r0, [pc, #344]	@ (800168c <running+0x20c>)
 8001532:	f006 feb3 	bl	800829c <HAL_GPIO_WritePin>
      if (finished) break;
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d11d      	bne.n	8001578 <running+0xf8>

      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 0);
 800153c:	2200      	movs	r2, #0
 800153e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001542:	4851      	ldr	r0, [pc, #324]	@ (8001688 <running+0x208>)
 8001544:	f006 feaa 	bl	800829c <HAL_GPIO_WritePin>
      val = RowChecker();
 8001548:	f7ff fe62 	bl	8001210 <RowChecker>
 800154c:	6038      	str	r0, [r7, #0]
      finished = KeyPadReturn(val, 1, 1);
 800154e:	2201      	movs	r2, #1
 8001550:	2101      	movs	r1, #1
 8001552:	6838      	ldr	r0, [r7, #0]
 8001554:	f7ff feb8 	bl	80012c8 <KeyPadReturn>
 8001558:	4603      	mov	r3, r0
 800155a:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 1);
 800155c:	2201      	movs	r2, #1
 800155e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001562:	4849      	ldr	r0, [pc, #292]	@ (8001688 <running+0x208>)
 8001564:	f006 fe9a 	bl	800829c <HAL_GPIO_WritePin>
  while (!finished) {
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d09b      	beq.n	80014a6 <running+0x26>
 800156e:	e004      	b.n	800157a <running+0xfa>
      if (finished) break;
 8001570:	bf00      	nop
 8001572:	e002      	b.n	800157a <running+0xfa>
      if (finished) break;
 8001574:	bf00      	nop
 8001576:	e000      	b.n	800157a <running+0xfa>
      if (finished) break;
 8001578:	bf00      	nop

      /* USER CODE END WHILE */

      /* USER CODE BEGIN 3 */
    }
  	  finished = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	71fb      	strb	r3, [r7, #7]
  	  LCD_Fill(5, 5, 170, 5+28, C_BLACK);
 800157e:	2300      	movs	r3, #0
 8001580:	9300      	str	r3, [sp, #0]
 8001582:	2321      	movs	r3, #33	@ 0x21
 8001584:	22aa      	movs	r2, #170	@ 0xaa
 8001586:	2105      	movs	r1, #5
 8001588:	2005      	movs	r0, #5
 800158a:	f000 fa43 	bl	8001a14 <LCD_Fill>
  	  //Gathers Age data
  	  LCD_PutStr(5, 5, "Age: ", DEFAULT_FONT, C_GREEN, C_BLACK);
 800158e:	2300      	movs	r3, #0
 8001590:	9301      	str	r3, [sp, #4]
 8001592:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	4b39      	ldr	r3, [pc, #228]	@ (8001680 <running+0x200>)
 800159a:	4a3d      	ldr	r2, [pc, #244]	@ (8001690 <running+0x210>)
 800159c:	2105      	movs	r1, #5
 800159e:	2005      	movs	r0, #5
 80015a0:	f000 fb1b 	bl	8001bda <LCD_PutStr>
  	while (!finished) {
 80015a4:	e060      	b.n	8001668 <running+0x1e8>
  	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 0);
 80015a6:	2200      	movs	r2, #0
 80015a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015ac:	4836      	ldr	r0, [pc, #216]	@ (8001688 <running+0x208>)
 80015ae:	f006 fe75 	bl	800829c <HAL_GPIO_WritePin>
  	      val = RowChecker();
 80015b2:	f7ff fe2d 	bl	8001210 <RowChecker>
 80015b6:	6038      	str	r0, [r7, #0]
  	      finished = KeyPadReturn(val, 4, 0);
 80015b8:	2200      	movs	r2, #0
 80015ba:	2104      	movs	r1, #4
 80015bc:	6838      	ldr	r0, [r7, #0]
 80015be:	f7ff fe83 	bl	80012c8 <KeyPadReturn>
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
  	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 1);
 80015c6:	2201      	movs	r2, #1
 80015c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015cc:	482e      	ldr	r0, [pc, #184]	@ (8001688 <running+0x208>)
 80015ce:	f006 fe65 	bl	800829c <HAL_GPIO_WritePin>
  	      if (finished) return;
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d14b      	bne.n	8001670 <running+0x1f0>

  	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 80015d8:	2200      	movs	r2, #0
 80015da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015de:	482b      	ldr	r0, [pc, #172]	@ (800168c <running+0x20c>)
 80015e0:	f006 fe5c 	bl	800829c <HAL_GPIO_WritePin>
  	      val = RowChecker();
 80015e4:	f7ff fe14 	bl	8001210 <RowChecker>
 80015e8:	6038      	str	r0, [r7, #0]
  	      finished = KeyPadReturn(val, 3, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2103      	movs	r1, #3
 80015ee:	6838      	ldr	r0, [r7, #0]
 80015f0:	f7ff fe6a 	bl	80012c8 <KeyPadReturn>
 80015f4:	4603      	mov	r3, r0
 80015f6:	71fb      	strb	r3, [r7, #7]
  	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 80015f8:	2201      	movs	r2, #1
 80015fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015fe:	4823      	ldr	r0, [pc, #140]	@ (800168c <running+0x20c>)
 8001600:	f006 fe4c 	bl	800829c <HAL_GPIO_WritePin>
  	      if (finished) return;
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d134      	bne.n	8001674 <running+0x1f4>

  	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001610:	481e      	ldr	r0, [pc, #120]	@ (800168c <running+0x20c>)
 8001612:	f006 fe43 	bl	800829c <HAL_GPIO_WritePin>
  	      val = RowChecker();
 8001616:	f7ff fdfb 	bl	8001210 <RowChecker>
 800161a:	6038      	str	r0, [r7, #0]
  	      finished = KeyPadReturn(val, 2, 0);
 800161c:	2200      	movs	r2, #0
 800161e:	2102      	movs	r1, #2
 8001620:	6838      	ldr	r0, [r7, #0]
 8001622:	f7ff fe51 	bl	80012c8 <KeyPadReturn>
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
  	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 800162a:	2201      	movs	r2, #1
 800162c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001630:	4816      	ldr	r0, [pc, #88]	@ (800168c <running+0x20c>)
 8001632:	f006 fe33 	bl	800829c <HAL_GPIO_WritePin>
  	      if (finished) return;
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d11d      	bne.n	8001678 <running+0x1f8>

  	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 0);
 800163c:	2200      	movs	r2, #0
 800163e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001642:	4811      	ldr	r0, [pc, #68]	@ (8001688 <running+0x208>)
 8001644:	f006 fe2a 	bl	800829c <HAL_GPIO_WritePin>
  	      val = RowChecker();
 8001648:	f7ff fde2 	bl	8001210 <RowChecker>
 800164c:	6038      	str	r0, [r7, #0]
  	      finished = KeyPadReturn(val, 1, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	2101      	movs	r1, #1
 8001652:	6838      	ldr	r0, [r7, #0]
 8001654:	f7ff fe38 	bl	80012c8 <KeyPadReturn>
 8001658:	4603      	mov	r3, r0
 800165a:	71fb      	strb	r3, [r7, #7]
  	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 1);
 800165c:	2201      	movs	r2, #1
 800165e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001662:	4809      	ldr	r0, [pc, #36]	@ (8001688 <running+0x208>)
 8001664:	f006 fe1a 	bl	800829c <HAL_GPIO_WritePin>
  	while (!finished) {
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d09b      	beq.n	80015a6 <running+0x126>
 800166e:	e004      	b.n	800167a <running+0x1fa>
  	      if (finished) return;
 8001670:	bf00      	nop
 8001672:	e002      	b.n	800167a <running+0x1fa>
  	      if (finished) return;
 8001674:	bf00      	nop
 8001676:	e000      	b.n	800167a <running+0x1fa>
  	      if (finished) return;
 8001678:	bf00      	nop
  	}

  }
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	08012be8 	.word	0x08012be8
 8001684:	08012b70 	.word	0x08012b70
 8001688:	48001400 	.word	0x48001400
 800168c:	48001000 	.word	0x48001000
 8001690:	08012b7c 	.word	0x08012b7c

08001694 <setSPI_Size>:
 * @brief Sets SPI interface word size (0=8bit, 1=16 bit)
 * @param none
 * @return none
 */

static void setSPI_Size(int8_t size){
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
  if(config.spi_sz!=size){
 800169e:	4b1a      	ldr	r3, [pc, #104]	@ (8001708 <setSPI_Size+0x74>)
 80016a0:	f993 3000 	ldrsb.w	r3, [r3]
 80016a4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d027      	beq.n	80016fc <setSPI_Size+0x68>
    __HAL_SPI_DISABLE(&LCD_HANDLE);
 80016ac:	4b17      	ldr	r3, [pc, #92]	@ (800170c <setSPI_Size+0x78>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	4b16      	ldr	r3, [pc, #88]	@ (800170c <setSPI_Size+0x78>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80016ba:	601a      	str	r2, [r3, #0]
    config.spi_sz=size;
 80016bc:	4a12      	ldr	r2, [pc, #72]	@ (8001708 <setSPI_Size+0x74>)
 80016be:	79fb      	ldrb	r3, [r7, #7]
 80016c0:	7013      	strb	r3, [r2, #0]
    if(size==mode_16bit){
 80016c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d10c      	bne.n	80016e4 <setSPI_Size+0x50>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 80016ca:	4b10      	ldr	r3, [pc, #64]	@ (800170c <setSPI_Size+0x78>)
 80016cc:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80016d0:	60da      	str	r2, [r3, #12]
      LCD_HANDLE.Instance->CR1 |= SPI_CR1_CRCL;//BR was DFF
 80016d2:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <setSPI_Size+0x78>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <setSPI_Size+0x78>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80016e0:	601a      	str	r2, [r3, #0]
    else{
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
      LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_CRCL);//BR was DFF
    }
  }
}
 80016e2:	e00b      	b.n	80016fc <setSPI_Size+0x68>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 80016e4:	4b09      	ldr	r3, [pc, #36]	@ (800170c <setSPI_Size+0x78>)
 80016e6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80016ea:	60da      	str	r2, [r3, #12]
      LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_CRCL);//BR was DFF
 80016ec:	4b07      	ldr	r3, [pc, #28]	@ (800170c <setSPI_Size+0x78>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <setSPI_Size+0x78>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80016fa:	601a      	str	r2, [r3, #0]
}
 80016fc:	bf00      	nop
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	20000010 	.word	0x20000010
 800170c:	20000838 	.word	0x20000838

08001710 <LCD_WriteCommand>:
/**
 * @brief Write command to ST7735 controller
 * @param cmd -> command to write
 * @return none
 */
static void LCD_WriteCommand(uint8_t *cmd, uint8_t argc) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	460b      	mov	r3, r1
 800171a:	70fb      	strb	r3, [r7, #3]
	      setSPI_Size(mode_8bit);
 800171c:	2000      	movs	r0, #0
 800171e:	f7ff ffb9 	bl	8001694 <setSPI_Size>
//	      LCD_PIN(LCD_DC,RESET);
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);   // DC
 8001722:	2200      	movs	r2, #0
 8001724:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001728:	4815      	ldr	r0, [pc, #84]	@ (8001780 <LCD_WriteCommand+0x70>)
 800172a:	f006 fdb7 	bl	800829c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);  // CS
 800172e:	2200      	movs	r2, #0
 8001730:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001734:	4812      	ldr	r0, [pc, #72]	@ (8001780 <LCD_WriteCommand+0x70>)
 8001736:	f006 fdb1 	bl	800829c <HAL_GPIO_WritePin>

	  HAL_SPI_Transmit(&hspi3, cmd, 1, HAL_MAX_DELAY);
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
 800173e:	2201      	movs	r2, #1
 8001740:	6879      	ldr	r1, [r7, #4]
 8001742:	4810      	ldr	r0, [pc, #64]	@ (8001784 <LCD_WriteCommand+0x74>)
 8001744:	f00a fcf1 	bl	800c12a <HAL_SPI_Transmit>
	  if (argc) {
 8001748:	78fb      	ldrb	r3, [r7, #3]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d00e      	beq.n	800176c <LCD_WriteCommand+0x5c>
	    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 800174e:	2201      	movs	r2, #1
 8001750:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001754:	480a      	ldr	r0, [pc, #40]	@ (8001780 <LCD_WriteCommand+0x70>)
 8001756:	f006 fda1 	bl	800829c <HAL_GPIO_WritePin>
	    HAL_SPI_Transmit(&hspi3, (cmd + 1), argc, HAL_MAX_DELAY);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	1c59      	adds	r1, r3, #1
 800175e:	78fb      	ldrb	r3, [r7, #3]
 8001760:	b29a      	uxth	r2, r3
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
 8001766:	4807      	ldr	r0, [pc, #28]	@ (8001784 <LCD_WriteCommand+0x74>)
 8001768:	f00a fcdf 	bl	800c12a <HAL_SPI_Transmit>
	  }
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);  // CS
 800176c:	2201      	movs	r2, #1
 800176e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001772:	4803      	ldr	r0, [pc, #12]	@ (8001780 <LCD_WriteCommand+0x70>)
 8001774:	f006 fd92 	bl	800829c <HAL_GPIO_WritePin>
	}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	48001000 	.word	0x48001000
 8001784:	20000838 	.word	0x20000838

08001788 <LCD_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void LCD_WriteData(uint8_t *buff, size_t buff_size)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 8001792:	2201      	movs	r2, #1
 8001794:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001798:	4814      	ldr	r0, [pc, #80]	@ (80017ec <LCD_WriteData+0x64>)
 800179a:	f006 fd7f 	bl	800829c <HAL_GPIO_WritePin>
#ifdef LCD_CS
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017a4:	4811      	ldr	r0, [pc, #68]	@ (80017ec <LCD_WriteData+0x64>)
 80017a6:	f006 fd79 	bl	800829c <HAL_GPIO_WritePin>
#endif

  // split data in small chunks because HAL can't send more than 64K at once

  while (buff_size > 0) {
 80017aa:	e011      	b.n	80017d0 <LCD_WriteData+0x48>
    uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017b2:	4293      	cmp	r3, r2
 80017b4:	bf28      	it	cs
 80017b6:	4613      	movcs	r3, r2
 80017b8:	81fb      	strh	r3, [r7, #14]
        buff += chunk_size;
      else
        buff += chunk_size*2;
    }
#else
    HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
 80017ba:	89fa      	ldrh	r2, [r7, #14]
 80017bc:	f04f 33ff 	mov.w	r3, #4294967295
 80017c0:	6879      	ldr	r1, [r7, #4]
 80017c2:	480b      	ldr	r0, [pc, #44]	@ (80017f0 <LCD_WriteData+0x68>)
 80017c4:	f00a fcb1 	bl	800c12a <HAL_SPI_Transmit>
#endif
    buff_size -= chunk_size;
 80017c8:	89fb      	ldrh	r3, [r7, #14]
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	603b      	str	r3, [r7, #0]
  while (buff_size > 0) {
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1ea      	bne.n	80017ac <LCD_WriteData+0x24>
  }
#ifdef LCD_CS
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 80017d6:	2201      	movs	r2, #1
 80017d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017dc:	4803      	ldr	r0, [pc, #12]	@ (80017ec <LCD_WriteData+0x64>)
 80017de:	f006 fd5d 	bl	800829c <HAL_GPIO_WritePin>
#endif
}
 80017e2:	bf00      	nop
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	48001000 	.word	0x48001000
 80017f0:	20000838 	.word	0x20000838

080017f4 <LCD_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void LCD_SetAddressWindow(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 80017f4:	b590      	push	{r4, r7, lr}
 80017f6:	b08b      	sub	sp, #44	@ 0x2c
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4604      	mov	r4, r0
 80017fc:	4608      	mov	r0, r1
 80017fe:	4611      	mov	r1, r2
 8001800:	461a      	mov	r2, r3
 8001802:	4623      	mov	r3, r4
 8001804:	80fb      	strh	r3, [r7, #6]
 8001806:	4603      	mov	r3, r0
 8001808:	80bb      	strh	r3, [r7, #4]
 800180a:	460b      	mov	r3, r1
 800180c:	807b      	strh	r3, [r7, #2]
 800180e:	4613      	mov	r3, r2
 8001810:	803b      	strh	r3, [r7, #0]
//  int16_t x_start = x0 + LCD_X_SHIFT, x_end = x1 + LCD_X_SHIFT;
//  int16_t y_start = y0 + LCD_Y_SHIFT, y_end = y1 + LCD_Y_SHIFT;
	int16_t x_start = x0 /*+ LCD_X_SHIFT*/, x_end = x1 /*+ LCD_X_SHIFT*/;
 8001812:	88fb      	ldrh	r3, [r7, #6]
 8001814:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001816:	887b      	ldrh	r3, [r7, #2]
 8001818:	84bb      	strh	r3, [r7, #36]	@ 0x24
	 int16_t y_start = y0 /*+ LCD_Y_SHIFT*/, y_end = y1 /*+ LCD_Y_SHIFT*/;
 800181a:	88bb      	ldrh	r3, [r7, #4]
 800181c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800181e:	883b      	ldrh	r3, [r7, #0]
 8001820:	843b      	strh	r3, [r7, #32]

  /* Column Address set */
  {
    uint8_t cmd[] = { CMD_CASET, x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF };
 8001822:	232a      	movs	r3, #42	@ 0x2a
 8001824:	763b      	strb	r3, [r7, #24]
 8001826:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800182a:	121b      	asrs	r3, r3, #8
 800182c:	b21b      	sxth	r3, r3
 800182e:	b2db      	uxtb	r3, r3
 8001830:	767b      	strb	r3, [r7, #25]
 8001832:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001834:	b2db      	uxtb	r3, r3
 8001836:	76bb      	strb	r3, [r7, #26]
 8001838:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800183c:	121b      	asrs	r3, r3, #8
 800183e:	b21b      	sxth	r3, r3
 8001840:	b2db      	uxtb	r3, r3
 8001842:	76fb      	strb	r3, [r7, #27]
 8001844:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001846:	b2db      	uxtb	r3, r3
 8001848:	773b      	strb	r3, [r7, #28]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 800184a:	f107 0318 	add.w	r3, r7, #24
 800184e:	2104      	movs	r1, #4
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff5d 	bl	8001710 <LCD_WriteCommand>
  }
  /* Row Address set */
  {
    uint8_t cmd[] = { CMD_RASET, y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF };
 8001856:	232b      	movs	r3, #43	@ 0x2b
 8001858:	743b      	strb	r3, [r7, #16]
 800185a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800185e:	121b      	asrs	r3, r3, #8
 8001860:	b21b      	sxth	r3, r3
 8001862:	b2db      	uxtb	r3, r3
 8001864:	747b      	strb	r3, [r7, #17]
 8001866:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001868:	b2db      	uxtb	r3, r3
 800186a:	74bb      	strb	r3, [r7, #18]
 800186c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001870:	121b      	asrs	r3, r3, #8
 8001872:	b21b      	sxth	r3, r3
 8001874:	b2db      	uxtb	r3, r3
 8001876:	74fb      	strb	r3, [r7, #19]
 8001878:	8c3b      	ldrh	r3, [r7, #32]
 800187a:	b2db      	uxtb	r3, r3
 800187c:	753b      	strb	r3, [r7, #20]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 800187e:	f107 0310 	add.w	r3, r7, #16
 8001882:	2104      	movs	r1, #4
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff ff43 	bl	8001710 <LCD_WriteCommand>
  }
  {
  /* Write to RAM */
    uint8_t cmd[] = { CMD_RAMWR };
 800188a:	232c      	movs	r3, #44	@ 0x2c
 800188c:	733b      	strb	r3, [r7, #12]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 800188e:	f107 030c 	add.w	r3, r7, #12
 8001892:	2100      	movs	r1, #0
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff3b 	bl	8001710 <LCD_WriteCommand>
  }
}
 800189a:	bf00      	nop
 800189c:	372c      	adds	r7, #44	@ 0x2c
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd90      	pop	{r4, r7, pc}
	...

080018a4 <LCD_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	80fb      	strh	r3, [r7, #6]
 80018ae:	460b      	mov	r3, r1
 80018b0:	80bb      	strh	r3, [r7, #4]
 80018b2:	4613      	mov	r3, r2
 80018b4:	807b      	strh	r3, [r7, #2]
  if ((x < 0) || (x > LCD_WIDTH-1) ||
 80018b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	db39      	blt.n	8001932 <LCD_DrawPixel+0x8e>
 80018be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018c2:	2bef      	cmp	r3, #239	@ 0xef
 80018c4:	dc35      	bgt.n	8001932 <LCD_DrawPixel+0x8e>
 80018c6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	db31      	blt.n	8001932 <LCD_DrawPixel+0x8e>
     (y < 0) || (y > LCD_HEIGHT-1))
 80018ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018d2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80018d6:	da2c      	bge.n	8001932 <LCD_DrawPixel+0x8e>
    return;

  uint8_t data[2] = {color >> 8, color & 0xFF};
 80018d8:	887b      	ldrh	r3, [r7, #2]
 80018da:	0a1b      	lsrs	r3, r3, #8
 80018dc:	b29b      	uxth	r3, r3
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	733b      	strb	r3, [r7, #12]
 80018e2:	887b      	ldrh	r3, [r7, #2]
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	737b      	strb	r3, [r7, #13]

  LCD_SetAddressWindow(x, y, x, y);
 80018e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018ec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018f0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80018f4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80018f8:	f7ff ff7c 	bl	80017f4 <LCD_SetAddressWindow>

  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 80018fc:	2201      	movs	r2, #1
 80018fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001902:	480e      	ldr	r0, [pc, #56]	@ (800193c <LCD_DrawPixel+0x98>)
 8001904:	f006 fcca 	bl	800829c <HAL_GPIO_WritePin>
#ifdef LCD_CS
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 0);
 8001908:	2200      	movs	r2, #0
 800190a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800190e:	480b      	ldr	r0, [pc, #44]	@ (800193c <LCD_DrawPixel+0x98>)
 8001910:	f006 fcc4 	bl	800829c <HAL_GPIO_WritePin>
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, data, sizeof(data), HAL_MAX_DELAY);
 8001914:	f107 010c 	add.w	r1, r7, #12
 8001918:	f04f 33ff 	mov.w	r3, #4294967295
 800191c:	2202      	movs	r2, #2
 800191e:	4808      	ldr	r0, [pc, #32]	@ (8001940 <LCD_DrawPixel+0x9c>)
 8001920:	f00a fc03 	bl	800c12a <HAL_SPI_Transmit>
#ifdef LCD_CS
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 8001924:	2201      	movs	r2, #1
 8001926:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800192a:	4804      	ldr	r0, [pc, #16]	@ (800193c <LCD_DrawPixel+0x98>)
 800192c:	f006 fcb6 	bl	800829c <HAL_GPIO_WritePin>
 8001930:	e000      	b.n	8001934 <LCD_DrawPixel+0x90>
    return;
 8001932:	bf00      	nop
#endif
}
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	48001000 	.word	0x48001000
 8001940:	20000838 	.word	0x20000838

08001944 <LCD_FillPixels>:

  fb[x+(y*LCD_WIDTH)] = color;
}
#endif

void LCD_FillPixels(uint32_t pixels, uint16_t color){
 8001944:	b580      	push	{r7, lr}
 8001946:	b094      	sub	sp, #80	@ 0x50
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	460b      	mov	r3, r1
 800194e:	807b      	strh	r3, [r7, #2]
    LCD_WriteData((uint8_t*)&color, pixels);
  else{
#endif
	  // JACOB IF DMA ENABLE OR SOMETHING WEIRD WITH PIXEL WRITING, GO HERE AND JUST DO PIXEL
    uint16_t fill[DMA_Min_Pixels];                                                                // Use a pixel buffer for faster filling, removes overhead.
    for(uint32_t t=0;t<(pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);t++){                     // Fill the buffer with the color
 8001950:	2300      	movs	r3, #0
 8001952:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001954:	e009      	b.n	800196a <LCD_FillPixels+0x26>
      fill[t]=color;
 8001956:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	3350      	adds	r3, #80	@ 0x50
 800195c:	443b      	add	r3, r7
 800195e:	887a      	ldrh	r2, [r7, #2]
 8001960:	f823 2c48 	strh.w	r2, [r3, #-72]
    for(uint32_t t=0;t<(pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);t++){                     // Fill the buffer with the color
 8001964:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001966:	3301      	adds	r3, #1
 8001968:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2b20      	cmp	r3, #32
 800196e:	bf28      	it	cs
 8001970:	2320      	movcs	r3, #32
 8001972:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001974:	429a      	cmp	r2, r3
 8001976:	d3ee      	bcc.n	8001956 <LCD_FillPixels+0x12>
    }
    while(pixels){                                                                                // Send 64 pixel blocks
 8001978:	e00e      	b.n	8001998 <LCD_FillPixels+0x54>
      uint32_t sz = (pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b20      	cmp	r3, #32
 800197e:	bf28      	it	cs
 8001980:	2320      	movcs	r3, #32
 8001982:	64bb      	str	r3, [r7, #72]	@ 0x48
      LCD_WriteData((uint8_t*)fill, sz);
 8001984:	f107 0308 	add.w	r3, r7, #8
 8001988:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fefc 	bl	8001788 <LCD_WriteData>
      pixels-=sz;
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	607b      	str	r3, [r7, #4]
    while(pixels){                                                                                // Send 64 pixel blocks
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d1ed      	bne.n	800197a <LCD_FillPixels+0x36>
    }
#ifdef USE_DMA
  }
#endif
}
 800199e:	bf00      	nop
 80019a0:	bf00      	nop
 80019a2:	3750      	adds	r7, #80	@ 0x50
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <LCD_FillArea>:
/**
 * @brief Set address of DisplayWindow and returns raw pixel draw for uGUI driver acceleration
 * @param xi&yi -> coordinates of window
 * @return none
 */
void(*LCD_FillArea(int16_t x0, int16_t y0, int16_t x1, int16_t y1))(uint32_t, uint16_t){
 80019a8:	b590      	push	{r4, r7, lr}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4604      	mov	r4, r0
 80019b0:	4608      	mov	r0, r1
 80019b2:	4611      	mov	r1, r2
 80019b4:	461a      	mov	r2, r3
 80019b6:	4623      	mov	r3, r4
 80019b8:	80fb      	strh	r3, [r7, #6]
 80019ba:	4603      	mov	r3, r0
 80019bc:	80bb      	strh	r3, [r7, #4]
 80019be:	460b      	mov	r3, r1
 80019c0:	807b      	strh	r3, [r7, #2]
 80019c2:	4613      	mov	r3, r2
 80019c4:	803b      	strh	r3, [r7, #0]
  if(x0==-1){
 80019c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ce:	d104      	bne.n	80019da <LCD_FillArea+0x32>
#ifdef USE_DMA
    setDMAMemMode(mem_increase, mode_8bit);
#else
    setSPI_Size(mode_8bit);                                                          // Set SPI to 8 bit
 80019d0:	2000      	movs	r0, #0
 80019d2:	f7ff fe5f 	bl	8001694 <setSPI_Size>
#endif
    return NULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	e013      	b.n	8001a02 <LCD_FillArea+0x5a>
  }
  LCD_SetAddressWindow(x0,y0,x1,y1);
 80019da:	f9b7 3000 	ldrsh.w	r3, [r7]
 80019de:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80019e2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80019e6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80019ea:	f7ff ff03 	bl	80017f4 <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
#else
    setSPI_Size(mode_16bit);                                                          // Set SPI to 16 bit
 80019ee:	2001      	movs	r0, #1
 80019f0:	f7ff fe50 	bl	8001694 <setSPI_Size>
#endif
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
 80019f4:	2200      	movs	r2, #0
 80019f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019fa:	4804      	ldr	r0, [pc, #16]	@ (8001a0c <LCD_FillArea+0x64>)
 80019fc:	f006 fc4e 	bl	800829c <HAL_GPIO_WritePin>
  return LCD_FillPixels;
 8001a00:	4b03      	ldr	r3, [pc, #12]	@ (8001a10 <LCD_FillArea+0x68>)
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd90      	pop	{r4, r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	48001000 	.word	0x48001000
 8001a10:	08001945 	.word	0x08001945

08001a14 <LCD_Fill>:
 * @param xEnd&yEnd -> coordinate of the end point
 * @param color -> color to Fill with
 * @return none
 */
int8_t LCD_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 8001a14:	b590      	push	{r4, r7, lr}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4604      	mov	r4, r0
 8001a1c:	4608      	mov	r0, r1
 8001a1e:	4611      	mov	r1, r2
 8001a20:	461a      	mov	r2, r3
 8001a22:	4623      	mov	r3, r4
 8001a24:	80fb      	strh	r3, [r7, #6]
 8001a26:	4603      	mov	r3, r0
 8001a28:	80bb      	strh	r3, [r7, #4]
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	807b      	strh	r3, [r7, #2]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	803b      	strh	r3, [r7, #0]
  uint32_t pixels = (uint32_t)(xEnd-xSta+1)*(yEnd-ySta+1);
 8001a32:	887a      	ldrh	r2, [r7, #2]
 8001a34:	88fb      	ldrh	r3, [r7, #6]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	3301      	adds	r3, #1
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	883a      	ldrh	r2, [r7, #0]
 8001a3e:	88bb      	ldrh	r3, [r7, #4]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	3301      	adds	r3, #1
 8001a44:	fb01 f303 	mul.w	r3, r1, r3
 8001a48:	60fb      	str	r3, [r7, #12]
  LCD_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 8001a4a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001a4e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001a52:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001a56:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001a5a:	f7ff fecb 	bl	80017f4 <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
#else
    setSPI_Size(mode_16bit);
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f7ff fe18 	bl	8001694 <setSPI_Size>
#endif
  LCD_FillPixels(pixels, color);
 8001a64:	8c3b      	ldrh	r3, [r7, #32]
 8001a66:	4619      	mov	r1, r3
 8001a68:	68f8      	ldr	r0, [r7, #12]
 8001a6a:	f7ff ff6b 	bl	8001944 <LCD_FillPixels>
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);
#else
  setSPI_Size(mode_8bit);
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f7ff fe10 	bl	8001694 <setSPI_Size>
#endif
  return UG_RESULT_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd90      	pop	{r4, r7, pc}

08001a7e <LCD_DrawImage>:
 * @param w&h -> width & height of the Image to Draw
 * @param data -> pointer of the Image array
 * @return none
 */
void LCD_DrawImage(uint16_t x, uint16_t y, UG_BMP* bmp)
{
 8001a7e:	b590      	push	{r4, r7, lr}
 8001a80:	b085      	sub	sp, #20
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	4603      	mov	r3, r0
 8001a86:	603a      	str	r2, [r7, #0]
 8001a88:	80fb      	strh	r3, [r7, #6]
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	80bb      	strh	r3, [r7, #4]
  uint16_t w = bmp->width;
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	889b      	ldrh	r3, [r3, #4]
 8001a92:	81fb      	strh	r3, [r7, #14]
  uint16_t h = bmp->height;
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	88db      	ldrh	r3, [r3, #6]
 8001a98:	81bb      	strh	r3, [r7, #12]
  if ((x > LCD_WIDTH-1) || (y > LCD_HEIGHT-1))
 8001a9a:	88fb      	ldrh	r3, [r7, #6]
 8001a9c:	2bef      	cmp	r3, #239	@ 0xef
 8001a9e:	d837      	bhi.n	8001b10 <LCD_DrawImage+0x92>
 8001aa0:	88bb      	ldrh	r3, [r7, #4]
 8001aa2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001aa6:	d233      	bcs.n	8001b10 <LCD_DrawImage+0x92>
    return;
  if ((x + w - 1) > LCD_WIDTH-1)
 8001aa8:	88fa      	ldrh	r2, [r7, #6]
 8001aaa:	89fb      	ldrh	r3, [r7, #14]
 8001aac:	4413      	add	r3, r2
 8001aae:	2bf0      	cmp	r3, #240	@ 0xf0
 8001ab0:	dc30      	bgt.n	8001b14 <LCD_DrawImage+0x96>
    return;
  if ((y + h - 1) > LCD_HEIGHT-1)
 8001ab2:	88ba      	ldrh	r2, [r7, #4]
 8001ab4:	89bb      	ldrh	r3, [r7, #12]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001abc:	dc2c      	bgt.n	8001b18 <LCD_DrawImage+0x9a>
    return;
  if(bmp->bpp!=BMP_BPP_16)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	7a1b      	ldrb	r3, [r3, #8]
 8001ac2:	2b10      	cmp	r3, #16
 8001ac4:	d12a      	bne.n	8001b1c <LCD_DrawImage+0x9e>
    return;
  LCD_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001ac6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001aca:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001ace:	88fa      	ldrh	r2, [r7, #6]
 8001ad0:	89fb      	ldrh	r3, [r7, #14]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	b21c      	sxth	r4, r3
 8001adc:	88ba      	ldrh	r2, [r7, #4]
 8001ade:	89bb      	ldrh	r3, [r7, #12]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	3b01      	subs	r3, #1
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	b21b      	sxth	r3, r3
 8001aea:	4622      	mov	r2, r4
 8001aec:	f7ff fe82 	bl	80017f4 <LCD_SetAddressWindow>

  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_16bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
  #else
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
 8001af0:	2001      	movs	r0, #1
 8001af2:	f7ff fdcf 	bl	8001694 <setSPI_Size>
  #endif
  LCD_WriteData((uint8_t*)bmp->p, w*h);
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	6818      	ldr	r0, [r3, #0]
 8001afa:	89fb      	ldrh	r3, [r7, #14]
 8001afc:	89ba      	ldrh	r2, [r7, #12]
 8001afe:	fb02 f303 	mul.w	r3, r2, r3
 8001b02:	4619      	mov	r1, r3
 8001b04:	f7ff fe40 	bl	8001788 <LCD_WriteData>
#ifdef USE_DMA
setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
#else
setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
 8001b08:	2000      	movs	r0, #0
 8001b0a:	f7ff fdc3 	bl	8001694 <setSPI_Size>
 8001b0e:	e006      	b.n	8001b1e <LCD_DrawImage+0xa0>
    return;
 8001b10:	bf00      	nop
 8001b12:	e004      	b.n	8001b1e <LCD_DrawImage+0xa0>
    return;
 8001b14:	bf00      	nop
 8001b16:	e002      	b.n	8001b1e <LCD_DrawImage+0xa0>
    return;
 8001b18:	bf00      	nop
 8001b1a:	e000      	b.n	8001b1e <LCD_DrawImage+0xa0>
    return;
 8001b1c:	bf00      	nop
#endif
  }
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd90      	pop	{r4, r7, pc}

08001b24 <LCD_DrawLine>:
 * @param x1&y1 -> coordinate of the start point
 * @param x2&y2 -> coordinate of the end point
 * @param color -> color of the line to Draw
 * @return none
 */
int8_t LCD_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8001b24:	b590      	push	{r4, r7, lr}
 8001b26:	b087      	sub	sp, #28
 8001b28:	af02      	add	r7, sp, #8
 8001b2a:	4604      	mov	r4, r0
 8001b2c:	4608      	mov	r0, r1
 8001b2e:	4611      	mov	r1, r2
 8001b30:	461a      	mov	r2, r3
 8001b32:	4623      	mov	r3, r4
 8001b34:	80fb      	strh	r3, [r7, #6]
 8001b36:	4603      	mov	r3, r0
 8001b38:	80bb      	strh	r3, [r7, #4]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	807b      	strh	r3, [r7, #2]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	803b      	strh	r3, [r7, #0]

  if(x0==x1){                                   // If horizontal
 8001b42:	88fa      	ldrh	r2, [r7, #6]
 8001b44:	887b      	ldrh	r3, [r7, #2]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d10a      	bne.n	8001b60 <LCD_DrawLine+0x3c>
    if(y0>y1) swap(y0,y1);
 8001b4a:	88ba      	ldrh	r2, [r7, #4]
 8001b4c:	883b      	ldrh	r3, [r7, #0]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d918      	bls.n	8001b84 <LCD_DrawLine+0x60>
 8001b52:	88bb      	ldrh	r3, [r7, #4]
 8001b54:	81bb      	strh	r3, [r7, #12]
 8001b56:	883b      	ldrh	r3, [r7, #0]
 8001b58:	80bb      	strh	r3, [r7, #4]
 8001b5a:	89bb      	ldrh	r3, [r7, #12]
 8001b5c:	803b      	strh	r3, [r7, #0]
 8001b5e:	e011      	b.n	8001b84 <LCD_DrawLine+0x60>
  }
  else if(y0==y1){                              // If vertical
 8001b60:	88ba      	ldrh	r2, [r7, #4]
 8001b62:	883b      	ldrh	r3, [r7, #0]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d10a      	bne.n	8001b7e <LCD_DrawLine+0x5a>
    if(x0>x1) swap(x0,x1);
 8001b68:	88fa      	ldrh	r2, [r7, #6]
 8001b6a:	887b      	ldrh	r3, [r7, #2]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d909      	bls.n	8001b84 <LCD_DrawLine+0x60>
 8001b70:	88fb      	ldrh	r3, [r7, #6]
 8001b72:	81fb      	strh	r3, [r7, #14]
 8001b74:	887b      	ldrh	r3, [r7, #2]
 8001b76:	80fb      	strh	r3, [r7, #6]
 8001b78:	89fb      	ldrh	r3, [r7, #14]
 8001b7a:	807b      	strh	r3, [r7, #2]
 8001b7c:	e002      	b.n	8001b84 <LCD_DrawLine+0x60>
  }
  else{                                         // Else, return fail, draw using software
    return UG_RESULT_FAIL;
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b82:	e009      	b.n	8001b98 <LCD_DrawLine+0x74>
  }

  LCD_Fill(x0,y0,x1,y1,color);               // Draw using acceleration
 8001b84:	883c      	ldrh	r4, [r7, #0]
 8001b86:	887a      	ldrh	r2, [r7, #2]
 8001b88:	88b9      	ldrh	r1, [r7, #4]
 8001b8a:	88f8      	ldrh	r0, [r7, #6]
 8001b8c:	8c3b      	ldrh	r3, [r7, #32]
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	4623      	mov	r3, r4
 8001b92:	f7ff ff3f 	bl	8001a14 <LCD_Fill>
  return UG_RESULT_OK;
 8001b96:	2300      	movs	r3, #0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd90      	pop	{r4, r7, pc}

08001ba0 <LCD_PutChar>:
void LCD_PutChar(uint16_t x, uint16_t y, char ch, UG_FONT* font, uint16_t color, uint16_t bgcolor){
 8001ba0:	b590      	push	{r4, r7, lr}
 8001ba2:	b087      	sub	sp, #28
 8001ba4:	af02      	add	r7, sp, #8
 8001ba6:	607b      	str	r3, [r7, #4]
 8001ba8:	4603      	mov	r3, r0
 8001baa:	81fb      	strh	r3, [r7, #14]
 8001bac:	460b      	mov	r3, r1
 8001bae:	81bb      	strh	r3, [r7, #12]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	72fb      	strb	r3, [r7, #11]
  UG_FontSelect(font);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f003 f97f 	bl	8004eb8 <UG_FontSelect>
  UG_PutChar(ch, x, y, color, bgcolor);
 8001bba:	7afb      	ldrb	r3, [r7, #11]
 8001bbc:	b298      	uxth	r0, r3
 8001bbe:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001bc2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001bc6:	8c3c      	ldrh	r4, [r7, #32]
 8001bc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	4623      	mov	r3, r4
 8001bce:	f003 fb75 	bl	80052bc <UG_PutChar>
}
 8001bd2:	bf00      	nop
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd90      	pop	{r4, r7, pc}

08001bda <LCD_PutStr>:

void LCD_PutStr(uint16_t x, uint16_t y,  char *str, UG_FONT* font, uint16_t color, uint16_t bgcolor){
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b084      	sub	sp, #16
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	60ba      	str	r2, [r7, #8]
 8001be2:	607b      	str	r3, [r7, #4]
 8001be4:	4603      	mov	r3, r0
 8001be6:	81fb      	strh	r3, [r7, #14]
 8001be8:	460b      	mov	r3, r1
 8001bea:	81bb      	strh	r3, [r7, #12]
  UG_FontSelect(font);
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f003 f963 	bl	8004eb8 <UG_FontSelect>
  UG_SetForecolor(color);
 8001bf2:	8b3b      	ldrh	r3, [r7, #24]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f003 fb9d 	bl	8005334 <UG_SetForecolor>
  UG_SetBackcolor(bgcolor);
 8001bfa:	8bbb      	ldrh	r3, [r7, #28]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f003 fbab 	bl	8005358 <UG_SetBackcolor>
  UG_PutString(x, y, str);
 8001c02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c06:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f003 fabd 	bl	800518c <UG_PutString>
}
 8001c12:	bf00      	nop
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <LCD_setPower>:
  uint8_t cmd[] = { (tear ? 0x35 /* TEON */ : 0x34 /* TEOFF */) };
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
}

void LCD_setPower(uint8_t power)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b084      	sub	sp, #16
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	4603      	mov	r3, r0
 8001c22:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[] = { (power ? CMD_DISPON /* TEON */ : CMD_DISPOFF /* TEOFF */) };
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <LCD_setPower+0x14>
 8001c2a:	2329      	movs	r3, #41	@ 0x29
 8001c2c:	e000      	b.n	8001c30 <LCD_setPower+0x16>
 8001c2e:	2328      	movs	r3, #40	@ 0x28
 8001c30:	733b      	strb	r3, [r7, #12]
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001c32:	f107 030c 	add.w	r3, r7, #12
 8001c36:	2100      	movs	r1, #0
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fd69 	bl	8001710 <LCD_WriteCommand>
}
 8001c3e:	bf00      	nop
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <LCD_Update>:

static void LCD_Update(void)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	af00      	add	r7, sp, #0
  LCD_WriteData((uint8_t*)fb, LCD_WIDTH*LCD_HEIGHT);
#endif
  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
  #else
  setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f7ff fd22 	bl	8001694 <setSPI_Size>
  #endif
}
 8001c50:	bf00      	nop
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <LCD_init>:
 * @param none
 * @return none
 */

void LCD_init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
#ifdef LCD_CS
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, 1);
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c60:	4829      	ldr	r0, [pc, #164]	@ (8001d08 <LCD_init+0xb4>)
 8001c62:	f006 fb1b 	bl	800829c <HAL_GPIO_WritePin>
#endif
#ifdef LCD_RST
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, 0);
 8001c66:	2200      	movs	r2, #0
 8001c68:	2180      	movs	r1, #128	@ 0x80
 8001c6a:	4827      	ldr	r0, [pc, #156]	@ (8001d08 <LCD_init+0xb4>)
 8001c6c:	f006 fb16 	bl	800829c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001c70:	2001      	movs	r0, #1
 8001c72:	f004 feff 	bl	8006a74 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, 1);
 8001c76:	2201      	movs	r2, #1
 8001c78:	2180      	movs	r1, #128	@ 0x80
 8001c7a:	4823      	ldr	r0, [pc, #140]	@ (8001d08 <LCD_init+0xb4>)
 8001c7c:	f006 fb0e 	bl	800829c <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8001c80:	20c8      	movs	r0, #200	@ 0xc8
 8001c82:	f004 fef7 	bl	8006a74 <HAL_Delay>
#endif
  UG_Init(&gui, &device);
 8001c86:	4921      	ldr	r1, [pc, #132]	@ (8001d0c <LCD_init+0xb8>)
 8001c88:	4821      	ldr	r0, [pc, #132]	@ (8001d10 <LCD_init+0xbc>)
 8001c8a:	f003 f87b 	bl	8004d84 <UG_Init>
#ifndef LCD_LOCAL_FB
  UG_DriverRegister(DRIVER_DRAW_LINE, LCD_DrawLine);
 8001c8e:	4921      	ldr	r1, [pc, #132]	@ (8001d14 <LCD_init+0xc0>)
 8001c90:	2000      	movs	r0, #0
 8001c92:	f004 fc07 	bl	80064a4 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_FRAME, LCD_Fill);
 8001c96:	4920      	ldr	r1, [pc, #128]	@ (8001d18 <LCD_init+0xc4>)
 8001c98:	2001      	movs	r0, #1
 8001c9a:	f004 fc03 	bl	80064a4 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_AREA, LCD_FillArea);
 8001c9e:	491f      	ldr	r1, [pc, #124]	@ (8001d1c <LCD_init+0xc8>)
 8001ca0:	2002      	movs	r0, #2
 8001ca2:	f004 fbff 	bl	80064a4 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_DRAW_BMP, LCD_DrawImage);
 8001ca6:	491e      	ldr	r1, [pc, #120]	@ (8001d20 <LCD_init+0xcc>)
 8001ca8:	2003      	movs	r0, #3
 8001caa:	f004 fbfb 	bl	80064a4 <UG_DriverRegister>
#endif
  UG_FontSetHSpace(0);
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f003 fb64 	bl	800537c <UG_FontSetHSpace>
  UG_FontSetVSpace(0);
 8001cb4:	2000      	movs	r0, #0
 8001cb6:	f003 fb75 	bl	80053a4 <UG_FontSetVSpace>
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8001cba:	2300      	movs	r3, #0
 8001cbc:	80fb      	strh	r3, [r7, #6]
 8001cbe:	e013      	b.n	8001ce8 <LCD_init+0x94>
    LCD_WriteCommand((uint8_t*)&init_cmd[i+1], init_cmd[i]);
 8001cc0:	88fb      	ldrh	r3, [r7, #6]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	4a17      	ldr	r2, [pc, #92]	@ (8001d24 <LCD_init+0xd0>)
 8001cc6:	441a      	add	r2, r3
 8001cc8:	88fb      	ldrh	r3, [r7, #6]
 8001cca:	4916      	ldr	r1, [pc, #88]	@ (8001d24 <LCD_init+0xd0>)
 8001ccc:	5ccb      	ldrb	r3, [r1, r3]
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4610      	mov	r0, r2
 8001cd2:	f7ff fd1d 	bl	8001710 <LCD_WriteCommand>
    i += init_cmd[i]+2;
 8001cd6:	88fb      	ldrh	r3, [r7, #6]
 8001cd8:	4a12      	ldr	r2, [pc, #72]	@ (8001d24 <LCD_init+0xd0>)
 8001cda:	5cd3      	ldrb	r3, [r2, r3]
 8001cdc:	461a      	mov	r2, r3
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	3302      	adds	r3, #2
 8001ce6:	80fb      	strh	r3, [r7, #6]
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8001ce8:	88fb      	ldrh	r3, [r7, #6]
 8001cea:	2b4b      	cmp	r3, #75	@ 0x4b
 8001cec:	d9e8      	bls.n	8001cc0 <LCD_init+0x6c>
  }
  UG_FillScreen(C_BLACK);               //  Clear screen
 8001cee:	2000      	movs	r0, #0
 8001cf0:	f003 f8f2 	bl	8004ed8 <UG_FillScreen>
  LCD_setPower(ENABLE);
 8001cf4:	2001      	movs	r0, #1
 8001cf6:	f7ff ff90 	bl	8001c1a <LCD_setPower>
  UG_Update();
 8001cfa:	f004 fbf5 	bl	80064e8 <UG_Update>
}
 8001cfe:	bf00      	nop
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	48001000 	.word	0x48001000
 8001d0c:	20000014 	.word	0x20000014
 8001d10:	20000280 	.word	0x20000280
 8001d14:	08001b25 	.word	0x08001b25
 8001d18:	08001a15 	.word	0x08001a15
 8001d1c:	080019a9 	.word	0x080019a9
 8001d20:	08001a7f 	.word	0x08001a7f
 8001d24:	08017fd8 	.word	0x08017fd8

08001d28 <read_register>:

// SPI helpers //

// Reads single register
static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	460b      	mov	r3, r1
 8001d32:	70fb      	strb	r3, [r7, #3]
  uint8_t value = 0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	73fb      	strb	r3, [r7, #15]

  // 7bit controls read/write mode
  CLEAR_BIT(address, BIT_7);
 8001d38:	78fb      	ldrb	r3, [r7, #3]
 8001d3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	70fb      	strb	r3, [r7, #3]

  // Start SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6858      	ldr	r0, [r3, #4]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	8adb      	ldrh	r3, [r3, #22]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	f006 faa5 	bl	800829c <HAL_GPIO_WritePin>
  // Transmit reg address, then receive it value
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6818      	ldr	r0, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	1cf9      	adds	r1, r7, #3
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	f00a f9e4 	bl	800c12a <HAL_SPI_Transmit>
 8001d62:	4603      	mov	r3, r0
 8001d64:	617b      	str	r3, [r7, #20]
  uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6818      	ldr	r0, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	f107 010f 	add.w	r1, r7, #15
 8001d72:	2201      	movs	r2, #1
 8001d74:	f00a fb4e 	bl	800c414 <HAL_SPI_Receive>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	613b      	str	r3, [r7, #16]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6858      	ldr	r0, [r3, #4]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	8adb      	ldrh	r3, [r3, #22]
 8001d84:	2201      	movs	r2, #1
 8001d86:	4619      	mov	r1, r3
 8001d88:	f006 fa88 	bl	800829c <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit/receive failed (%d %d)", res1, res2);
  }

  return value;
 8001d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <write_register>:

// Writes single register
static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b084      	sub	sp, #16
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
 8001d9e:	460b      	mov	r3, r1
 8001da0:	70fb      	strb	r3, [r7, #3]
 8001da2:	4613      	mov	r3, r2
 8001da4:	70bb      	strb	r3, [r7, #2]
  // 7bit controls read/write mode
  SET_BIT(address, BIT_7);
 8001da6:	78fb      	ldrb	r3, [r7, #3]
 8001da8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001dac:	70fb      	strb	r3, [r7, #3]

  // Reg address + its new value
  uint16_t payload = (value << 8) | address;
 8001dae:	78bb      	ldrb	r3, [r7, #2]
 8001db0:	021b      	lsls	r3, r3, #8
 8001db2:	b21a      	sxth	r2, r3
 8001db4:	78fb      	ldrb	r3, [r7, #3]
 8001db6:	b21b      	sxth	r3, r3
 8001db8:	4313      	orrs	r3, r2
 8001dba:	b21b      	sxth	r3, r3
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	817b      	strh	r3, [r7, #10]

  // Start SPI transaction, send address + value
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6858      	ldr	r0, [r3, #4]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	8adb      	ldrh	r3, [r3, #22]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f006 fa66 	bl	800829c <HAL_GPIO_WritePin>
  uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6818      	ldr	r0, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f107 010a 	add.w	r1, r7, #10
 8001ddc:	2202      	movs	r2, #2
 8001dde:	f00a f9a4 	bl	800c12a <HAL_SPI_Transmit>
 8001de2:	4603      	mov	r3, r0
 8001de4:	60fb      	str	r3, [r7, #12]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6858      	ldr	r0, [r3, #4]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	8adb      	ldrh	r3, [r3, #22]
 8001dee:	2201      	movs	r2, #1
 8001df0:	4619      	mov	r1, r3
 8001df2:	f006 fa53 	bl	800829c <HAL_GPIO_WritePin>

  if (res != HAL_OK) {
    DEBUGF("SPI transmit failed: %d", res);
  }
}
 8001df6:	bf00      	nop
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <write_fifo>:

// Copies bytes from buffer into radio FIFO given len length
static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b088      	sub	sp, #32
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	60f8      	str	r0, [r7, #12]
 8001e06:	60b9      	str	r1, [r7, #8]
 8001e08:	4611      	mov	r1, r2
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	71fb      	strb	r3, [r7, #7]
 8001e10:	4613      	mov	r3, r2
 8001e12:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO | BIT_7;
 8001e14:	2380      	movs	r3, #128	@ 0x80
 8001e16:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6858      	ldr	r0, [r3, #4]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	8adb      	ldrh	r3, [r3, #22]
 8001e20:	2200      	movs	r2, #0
 8001e22:	4619      	mov	r1, r3
 8001e24:	f006 fa3a 	bl	800829c <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	6818      	ldr	r0, [r3, #0]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f107 0117 	add.w	r1, r7, #23
 8001e34:	2201      	movs	r2, #1
 8001e36:	f00a f978 	bl	800c12a <HAL_SPI_Transmit>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	61fb      	str	r3, [r7, #28]
  if (mode == TRANSFER_MODE_DMA) {
 8001e3e:	79bb      	ldrb	r3, [r7, #6]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d108      	bne.n	8001e56 <write_fifo+0x58>
    HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	79fa      	ldrb	r2, [r7, #7]
 8001e4a:	b292      	uxth	r2, r2
 8001e4c:	68b9      	ldr	r1, [r7, #8]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f00a fe3a 	bl	800cac8 <HAL_SPI_Transmit_DMA>
 8001e54:	e012      	b.n	8001e7c <write_fifo+0x7e>
    // Intentionally leave SPI active - let DMA finish transfer
    return;
  }
  uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	6818      	ldr	r0, [r3, #0]
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	68b9      	ldr	r1, [r7, #8]
 8001e64:	f00a f961 	bl	800c12a <HAL_SPI_Transmit>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	61bb      	str	r3, [r7, #24]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6858      	ldr	r0, [r3, #4]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	8adb      	ldrh	r3, [r3, #22]
 8001e74:	2201      	movs	r2, #1
 8001e76:	4619      	mov	r1, r3
 8001e78:	f006 fa10 	bl	800829c <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit failed");
  }
}
 8001e7c:	3720      	adds	r7, #32
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <read_fifo>:

// Reads data "len" size from FIFO into buffer
static void read_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b088      	sub	sp, #32
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	60f8      	str	r0, [r7, #12]
 8001e8a:	60b9      	str	r1, [r7, #8]
 8001e8c:	4611      	mov	r1, r2
 8001e8e:	461a      	mov	r2, r3
 8001e90:	460b      	mov	r3, r1
 8001e92:	71fb      	strb	r3, [r7, #7]
 8001e94:	4613      	mov	r3, r2
 8001e96:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6858      	ldr	r0, [r3, #4]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	8adb      	ldrh	r3, [r3, #22]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	f006 f9f8 	bl	800829c <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	6818      	ldr	r0, [r3, #0]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f107 0117 	add.w	r1, r7, #23
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f00a f936 	bl	800c12a <HAL_SPI_Transmit>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	61fb      	str	r3, [r7, #28]
  uint32_t res2;
  if (mode == TRANSFER_MODE_DMA) {
 8001ec2:	79bb      	ldrb	r3, [r7, #6]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d10a      	bne.n	8001ede <read_fifo+0x5c>
    res2 = HAL_SPI_Receive_DMA(lora->spi, buffer, len);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	79fa      	ldrb	r2, [r7, #7]
 8001ece:	b292      	uxth	r2, r2
 8001ed0:	68b9      	ldr	r1, [r7, #8]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f00a fee8 	bl	800cca8 <HAL_SPI_Receive_DMA>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	61bb      	str	r3, [r7, #24]
  }

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI receive/transmit failed");
  }
}
 8001edc:	e012      	b.n	8001f04 <read_fifo+0x82>
    res2 = HAL_SPI_Receive(lora->spi, buffer, len, lora->spi_timeout);
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6818      	ldr	r0, [r3, #0]
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	68b9      	ldr	r1, [r7, #8]
 8001eec:	f00a fa92 	bl	800c414 <HAL_SPI_Receive>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6858      	ldr	r0, [r3, #4]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	8adb      	ldrh	r3, [r3, #22]
 8001efc:	2201      	movs	r2, #1
 8001efe:	4619      	mov	r1, r3
 8001f00:	f006 f9cc 	bl	800829c <HAL_GPIO_WritePin>
}
 8001f04:	bf00      	nop
 8001f06:	3720      	adds	r7, #32
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <set_mode>:

static void set_mode(lora_sx1276 *lora, uint8_t mode)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	460b      	mov	r3, r1
 8001f16:	70fb      	strb	r3, [r7, #3]
  write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 8001f18:	78fb      	ldrb	r3, [r7, #3]
 8001f1a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	461a      	mov	r2, r3
 8001f22:	2101      	movs	r1, #1
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff ff36 	bl	8001d96 <write_register>
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <set_OCP>:

// Set Overload Current Protection
static void set_OCP(lora_sx1276 *lora, uint8_t imax)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  // Minimum available current is 45mA, maximum 240mA
  // As per page 80 of datasheet
  if (imax < 45) {
 8001f40:	78fb      	ldrb	r3, [r7, #3]
 8001f42:	2b2c      	cmp	r3, #44	@ 0x2c
 8001f44:	d801      	bhi.n	8001f4a <set_OCP+0x16>
    imax = 45;
 8001f46:	232d      	movs	r3, #45	@ 0x2d
 8001f48:	70fb      	strb	r3, [r7, #3]
  }
  if (imax > 240) {
 8001f4a:	78fb      	ldrb	r3, [r7, #3]
 8001f4c:	2bf0      	cmp	r3, #240	@ 0xf0
 8001f4e:	d901      	bls.n	8001f54 <set_OCP+0x20>
    imax = 240;
 8001f50:	23f0      	movs	r3, #240	@ 0xf0
 8001f52:	70fb      	strb	r3, [r7, #3]
  }

  if (imax < 130) {
 8001f54:	78fb      	ldrb	r3, [r7, #3]
 8001f56:	2b81      	cmp	r3, #129	@ 0x81
 8001f58:	d809      	bhi.n	8001f6e <set_OCP+0x3a>
    value = (imax - 45) / 5;
 8001f5a:	78fb      	ldrb	r3, [r7, #3]
 8001f5c:	3b2d      	subs	r3, #45	@ 0x2d
 8001f5e:	4a0f      	ldr	r2, [pc, #60]	@ (8001f9c <set_OCP+0x68>)
 8001f60:	fb82 1203 	smull	r1, r2, r2, r3
 8001f64:	1052      	asrs	r2, r2, #1
 8001f66:	17db      	asrs	r3, r3, #31
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	73fb      	strb	r3, [r7, #15]
 8001f6c:	e008      	b.n	8001f80 <set_OCP+0x4c>
  } else {
    value = (imax + 30) / 10;
 8001f6e:	78fb      	ldrb	r3, [r7, #3]
 8001f70:	331e      	adds	r3, #30
 8001f72:	4a0a      	ldr	r2, [pc, #40]	@ (8001f9c <set_OCP+0x68>)
 8001f74:	fb82 1203 	smull	r1, r2, r2, r3
 8001f78:	1092      	asrs	r2, r2, #2
 8001f7a:	17db      	asrs	r3, r3, #31
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_OCP, OCP_ON | value);
 8001f80:	7bfb      	ldrb	r3, [r7, #15]
 8001f82:	f043 0320 	orr.w	r3, r3, #32
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	461a      	mov	r2, r3
 8001f8a:	210b      	movs	r1, #11
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff ff02 	bl	8001d96 <write_register>
}
 8001f92:	bf00      	nop
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	66666667 	.word	0x66666667

08001fa0 <set_low_data_rate_optimization>:

static void set_low_data_rate_optimization(lora_sx1276 *lora)
{
 8001fa0:	b5b0      	push	{r4, r5, r7, lr}
 8001fa2:	b088      	sub	sp, #32
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Read current signal bandwidth
  uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 8001fa8:	211d      	movs	r1, #29
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff febc 	bl	8001d28 <read_register>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	091b      	lsrs	r3, r3, #4
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2200      	movs	r2, #0
 8001fba:	461c      	mov	r4, r3
 8001fbc:	4615      	mov	r5, r2
 8001fbe:	e9c7 4504 	strd	r4, r5, [r7, #16]
  // Read current spreading factor
  uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 8001fc2:	211e      	movs	r1, #30
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f7ff feaf 	bl	8001d28 <read_register>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	091b      	lsrs	r3, r3, #4
 8001fce:	73fb      	strb	r3, [r7, #15]

  uint8_t  mc3 = MC3_AGCAUTO;
 8001fd0:	2304      	movs	r3, #4
 8001fd2:	77fb      	strb	r3, [r7, #31]

  if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	2b0a      	cmp	r3, #10
 8001fd8:	d908      	bls.n	8001fec <set_low_data_rate_optimization+0x4c>
 8001fda:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001fde:	1fd1      	subs	r1, r2, #7
 8001fe0:	430b      	orrs	r3, r1
 8001fe2:	d103      	bne.n	8001fec <set_low_data_rate_optimization+0x4c>
    mc3 |= MC3_MOBILE_NODE;
 8001fe4:	7ffb      	ldrb	r3, [r7, #31]
 8001fe6:	f043 0308 	orr.w	r3, r3, #8
 8001fea:	77fb      	strb	r3, [r7, #31]
  }

  write_register(lora, REG_MODEM_CONFIG_3, mc3);
 8001fec:	7ffb      	ldrb	r3, [r7, #31]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	2126      	movs	r1, #38	@ 0x26
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff fecf 	bl	8001d96 <write_register>
}
 8001ff8:	bf00      	nop
 8001ffa:	3720      	adds	r7, #32
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bdb0      	pop	{r4, r5, r7, pc}

08002000 <lora_mode_sleep>:

void lora_mode_sleep(lora_sx1276 *lora)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_SLEEP);
 8002008:	2100      	movs	r1, #0
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff ff7e 	bl	8001f0c <set_mode>
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <lora_mode_receive_continuous>:

void lora_mode_receive_continuous(lora_sx1276 *lora)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Update base FIFO address for incoming packets
  write_register(lora, REG_FIFO_RX_BASE_ADDR, lora->rx_base_addr);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	7d5b      	ldrb	r3, [r3, #21]
 8002024:	461a      	mov	r2, r3
 8002026:	210f      	movs	r1, #15
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f7ff feb4 	bl	8001d96 <write_register>
  // Clear all RX related IRQs
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_RX_ALL);
 800202e:	22f0      	movs	r2, #240	@ 0xf0
 8002030:	2112      	movs	r1, #18
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7ff feaf 	bl	8001d96 <write_register>

  set_mode(lora, OPMODE_RX_CONTINUOUS);
 8002038:	2105      	movs	r1, #5
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f7ff ff66 	bl	8001f0c <set_mode>
}
 8002040:	bf00      	nop
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <lora_mode_standby>:

  set_mode(lora, OPMODE_RX_SINGLE);
}

void lora_mode_standby(lora_sx1276 *lora)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_STDBY);
 8002050:	2101      	movs	r1, #1
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff ff5a 	bl	8001f0c <set_mode>
}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <lora_set_explicit_header_mode>:
  mc1 |= MC1_IMPLICIT_HEADER_MODE;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_explicit_header_mode(lora_sx1276 *lora)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 8002068:	211d      	movs	r1, #29
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7ff fe5c 	bl	8001d28 <read_register>
 8002070:	4603      	mov	r3, r0
 8002072:	73fb      	strb	r3, [r7, #15]
  mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 8002074:	7bfb      	ldrb	r3, [r7, #15]
 8002076:	f023 0301 	bic.w	r3, r3, #1
 800207a:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	461a      	mov	r2, r3
 8002080:	211d      	movs	r1, #29
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f7ff fe87 	bl	8001d96 <write_register>
}
 8002088:	bf00      	nop
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <lora_set_tx_power>:

void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	460b      	mov	r3, r1
 800209a:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	691b      	ldr	r3, [r3, #16]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d10e      	bne.n	80020c2 <lora_set_tx_power+0x32>
    // RFO pin
    assert_param(level <= 15);
    if (level > 15) {
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	2b0f      	cmp	r3, #15
 80020a8:	d901      	bls.n	80020ae <lora_set_tx_power+0x1e>
      level = 15;
 80020aa:	230f      	movs	r3, #15
 80020ac:	70fb      	strb	r3, [r7, #3]
    }
    // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
    // 6-4 bits -> MaxPower (select all) --^
    // 3-0 bits -> Output power, dB (max 15)
    write_register(lora, REG_PA_CONFIG, 0x70 | level);
 80020ae:	78fb      	ldrb	r3, [r7, #3]
 80020b0:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	461a      	mov	r2, r3
 80020b8:	2109      	movs	r1, #9
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff fe6b 	bl	8001d96 <write_register>
    // Minimum power level is 2 which is 0 for chip
    level -= 2;
    // 7 bit -> PaSelect: 1 for PA_BOOST
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
  }
}
 80020c0:	e02e      	b.n	8002120 <lora_set_tx_power+0x90>
    if (level > 20) {
 80020c2:	78fb      	ldrb	r3, [r7, #3]
 80020c4:	2b14      	cmp	r3, #20
 80020c6:	d901      	bls.n	80020cc <lora_set_tx_power+0x3c>
      level = 20;
 80020c8:	2314      	movs	r3, #20
 80020ca:	70fb      	strb	r3, [r7, #3]
    if (level < 2) {
 80020cc:	78fb      	ldrb	r3, [r7, #3]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d801      	bhi.n	80020d6 <lora_set_tx_power+0x46>
      level = 2;
 80020d2:	2302      	movs	r3, #2
 80020d4:	70fb      	strb	r3, [r7, #3]
    if (level > 17) {
 80020d6:	78fb      	ldrb	r3, [r7, #3]
 80020d8:	2b11      	cmp	r3, #17
 80020da:	d90c      	bls.n	80020f6 <lora_set_tx_power+0x66>
      level -= 3;
 80020dc:	78fb      	ldrb	r3, [r7, #3]
 80020de:	3b03      	subs	r3, #3
 80020e0:	70fb      	strb	r3, [r7, #3]
      write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 80020e2:	2287      	movs	r2, #135	@ 0x87
 80020e4:	214d      	movs	r1, #77	@ 0x4d
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff fe55 	bl	8001d96 <write_register>
      set_OCP(lora, 140);
 80020ec:	218c      	movs	r1, #140	@ 0x8c
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7ff ff20 	bl	8001f34 <set_OCP>
 80020f4:	e008      	b.n	8002108 <lora_set_tx_power+0x78>
      write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 80020f6:	2284      	movs	r2, #132	@ 0x84
 80020f8:	214d      	movs	r1, #77	@ 0x4d
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f7ff fe4b 	bl	8001d96 <write_register>
      set_OCP(lora, 97);
 8002100:	2161      	movs	r1, #97	@ 0x61
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7ff ff16 	bl	8001f34 <set_OCP>
    level -= 2;
 8002108:	78fb      	ldrb	r3, [r7, #3]
 800210a:	3b02      	subs	r3, #2
 800210c:	70fb      	strb	r3, [r7, #3]
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 800210e:	78fb      	ldrb	r3, [r7, #3]
 8002110:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002114:	b2db      	uxtb	r3, r3
 8002116:	461a      	mov	r2, r3
 8002118:	2109      	movs	r1, #9
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7ff fe3b 	bl	8001d96 <write_register>
}
 8002120:	bf00      	nop
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <lora_set_frequency>:

void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora);

  // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = (freq << 19) / (32 * MHZ);
 8002134:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002138:	f04f 0000 	mov.w	r0, #0
 800213c:	f04f 0100 	mov.w	r1, #0
 8002140:	04d9      	lsls	r1, r3, #19
 8002142:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8002146:	04d0      	lsls	r0, r2, #19
 8002148:	4a19      	ldr	r2, [pc, #100]	@ (80021b0 <lora_set_frequency+0x88>)
 800214a:	f04f 0300 	mov.w	r3, #0
 800214e:	f7fe fd93 	bl	8000c78 <__aeabi_uldivmod>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	e9c7 2304 	strd	r2, r3, [r7, #16]

  write_register(lora, REG_FRF_MSB, frf >> 16);
 800215a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800215e:	f04f 0200 	mov.w	r2, #0
 8002162:	f04f 0300 	mov.w	r3, #0
 8002166:	0c02      	lsrs	r2, r0, #16
 8002168:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800216c:	0c0b      	lsrs	r3, r1, #16
 800216e:	b2d3      	uxtb	r3, r2
 8002170:	461a      	mov	r2, r3
 8002172:	2106      	movs	r1, #6
 8002174:	68f8      	ldr	r0, [r7, #12]
 8002176:	f7ff fe0e 	bl	8001d96 <write_register>
  write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 800217a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800217e:	f04f 0200 	mov.w	r2, #0
 8002182:	f04f 0300 	mov.w	r3, #0
 8002186:	0a02      	lsrs	r2, r0, #8
 8002188:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800218c:	0a0b      	lsrs	r3, r1, #8
 800218e:	b2d3      	uxtb	r3, r2
 8002190:	461a      	mov	r2, r3
 8002192:	2107      	movs	r1, #7
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	f7ff fdfe 	bl	8001d96 <write_register>
  write_register(lora, REG_FRF_LSB, frf & 0xff);
 800219a:	7c3b      	ldrb	r3, [r7, #16]
 800219c:	461a      	mov	r2, r3
 800219e:	2108      	movs	r1, #8
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f7ff fdf8 	bl	8001d96 <write_register>
}
 80021a6:	bf00      	nop
 80021a8:	3718      	adds	r7, #24
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	01e84800 	.word	0x01e84800

080021b4 <lora_set_spreading_factor>:

  set_low_data_rate_optimization(lora);
}

void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	70fb      	strb	r3, [r7, #3]
  assert_param(lora && sf <= 12 && sf >=6);

  if (sf < 6) {
 80021c0:	78fb      	ldrb	r3, [r7, #3]
 80021c2:	2b05      	cmp	r3, #5
 80021c4:	d802      	bhi.n	80021cc <lora_set_spreading_factor+0x18>
    sf = 6;
 80021c6:	2306      	movs	r3, #6
 80021c8:	70fb      	strb	r3, [r7, #3]
 80021ca:	e004      	b.n	80021d6 <lora_set_spreading_factor+0x22>
  } else if (sf > 12) {
 80021cc:	78fb      	ldrb	r3, [r7, #3]
 80021ce:	2b0c      	cmp	r3, #12
 80021d0:	d901      	bls.n	80021d6 <lora_set_spreading_factor+0x22>
    sf = 12;
 80021d2:	230c      	movs	r3, #12
 80021d4:	70fb      	strb	r3, [r7, #3]
  }

  if (sf == 6) {
 80021d6:	78fb      	ldrb	r3, [r7, #3]
 80021d8:	2b06      	cmp	r3, #6
 80021da:	d10a      	bne.n	80021f2 <lora_set_spreading_factor+0x3e>
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 80021dc:	22c5      	movs	r2, #197	@ 0xc5
 80021de:	2131      	movs	r1, #49	@ 0x31
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f7ff fdd8 	bl	8001d96 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 80021e6:	220c      	movs	r2, #12
 80021e8:	2137      	movs	r1, #55	@ 0x37
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7ff fdd3 	bl	8001d96 <write_register>
 80021f0:	e009      	b.n	8002206 <lora_set_spreading_factor+0x52>
  } else {
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 80021f2:	22c3      	movs	r2, #195	@ 0xc3
 80021f4:	2131      	movs	r1, #49	@ 0x31
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff fdcd 	bl	8001d96 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 80021fc:	220a      	movs	r2, #10
 80021fe:	2137      	movs	r1, #55	@ 0x37
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f7ff fdc8 	bl	8001d96 <write_register>
  }
  // Set new spread factor
  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 8002206:	211e      	movs	r1, #30
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f7ff fd8d 	bl	8001d28 <read_register>
 800220e:	4603      	mov	r3, r0
 8002210:	73fb      	strb	r3, [r7, #15]
  mc2 = (mc2 & 0x0F) | (sf << 4);
 8002212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002216:	f003 030f 	and.w	r3, r3, #15
 800221a:	b25a      	sxtb	r2, r3
 800221c:	78fb      	ldrb	r3, [r7, #3]
 800221e:	011b      	lsls	r3, r3, #4
 8002220:	b25b      	sxtb	r3, r3
 8002222:	4313      	orrs	r3, r2
 8002224:	b25b      	sxtb	r3, r3
 8002226:	73fb      	strb	r3, [r7, #15]
  // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	461a      	mov	r2, r3
 800222c:	211e      	movs	r1, #30
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f7ff fdb1 	bl	8001d96 <write_register>

  set_low_data_rate_optimization(lora);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f7ff feb3 	bl	8001fa0 <set_low_data_rate_optimization>
}
 800223a:	bf00      	nop
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <lora_set_preamble_length>:
  mc1 |= rate << 1;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
 800224a:	460b      	mov	r3, r1
 800224c:	807b      	strh	r3, [r7, #2]
  assert_param(lora);

  write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 800224e:	887b      	ldrh	r3, [r7, #2]
 8002250:	0a1b      	lsrs	r3, r3, #8
 8002252:	b29b      	uxth	r3, r3
 8002254:	b2db      	uxtb	r3, r3
 8002256:	461a      	mov	r2, r3
 8002258:	2120      	movs	r1, #32
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7ff fd9b 	bl	8001d96 <write_register>
  write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 8002260:	887b      	ldrh	r3, [r7, #2]
 8002262:	b2db      	uxtb	r3, r3
 8002264:	f003 030f 	and.w	r3, r3, #15
 8002268:	b2db      	uxtb	r3, r3
 800226a:	461a      	mov	r2, r3
 800226c:	2121      	movs	r1, #33	@ 0x21
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff fd91 	bl	8001d96 <write_register>
}
 8002274:	bf00      	nop
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <lora_version>:

uint8_t lora_version(lora_sx1276 *lora)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  return read_register(lora, REG_VERSION);
 8002284:	2142      	movs	r1, #66	@ 0x42
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7ff fd4e 	bl	8001d28 <read_register>
 800228c:	4603      	mov	r3, r0
  // TODO: uncomment above line and comment out below
//  return read_register(lora, 0x25);
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <lora_is_transmitting>:

uint8_t lora_is_transmitting(lora_sx1276 *lora)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b084      	sub	sp, #16
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t opmode = read_register(lora, REG_OP_MODE);
 800229e:	2101      	movs	r1, #1
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f7ff fd41 	bl	8001d28 <read_register>
 80022a6:	4603      	mov	r3, r0
 80022a8:	73fb      	strb	r3, [r7, #15]

  return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
 80022ac:	f003 0303 	and.w	r3, r3, #3
 80022b0:	2b03      	cmp	r3, #3
 80022b2:	d101      	bne.n	80022b8 <lora_is_transmitting+0x22>
 80022b4:	2305      	movs	r3, #5
 80022b6:	e000      	b.n	80022ba <lora_is_transmitting+0x24>
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <lora_send_packet_base>:

static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mode)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b084      	sub	sp, #16
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	60f8      	str	r0, [r7, #12]
 80022ca:	60b9      	str	r1, [r7, #8]
 80022cc:	4611      	mov	r1, r2
 80022ce:	461a      	mov	r2, r3
 80022d0:	460b      	mov	r3, r1
 80022d2:	71fb      	strb	r3, [r7, #7]
 80022d4:	4613      	mov	r3, r2
 80022d6:	71bb      	strb	r3, [r7, #6]
  assert_param(lora && data && data_len > 0);

  if (lora_is_transmitting(lora)) {
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f7ff ffdc 	bl	8002296 <lora_is_transmitting>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <lora_send_packet_base+0x26>
    return LORA_BUSY;
 80022e4:	2305      	movs	r3, #5
 80022e6:	e02a      	b.n	800233e <lora_send_packet_base+0x7c>
  }

  // Wakeup radio because of FIFO is only available in STANDBY mode
  set_mode(lora, OPMODE_STDBY);
 80022e8:	2101      	movs	r1, #1
 80022ea:	68f8      	ldr	r0, [r7, #12]
 80022ec:	f7ff fe0e 	bl	8001f0c <set_mode>

  // Clear TX IRQ flag, to be sure
  lora_clear_interrupt_tx_done(lora);
 80022f0:	68f8      	ldr	r0, [r7, #12]
 80022f2:	f000 f911 	bl	8002518 <lora_clear_interrupt_tx_done>

  // Set FIFO pointer to the beginning of the buffer
  write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	7d1b      	ldrb	r3, [r3, #20]
 80022fa:	461a      	mov	r2, r3
 80022fc:	210d      	movs	r1, #13
 80022fe:	68f8      	ldr	r0, [r7, #12]
 8002300:	f7ff fd49 	bl	8001d96 <write_register>
  write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	7d1b      	ldrb	r3, [r3, #20]
 8002308:	461a      	mov	r2, r3
 800230a:	210e      	movs	r1, #14
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f7ff fd42 	bl	8001d96 <write_register>
  write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 8002312:	79fb      	ldrb	r3, [r7, #7]
 8002314:	461a      	mov	r2, r3
 8002316:	2122      	movs	r1, #34	@ 0x22
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f7ff fd3c 	bl	8001d96 <write_register>

  // Copy packet into radio FIFO
  write_fifo(lora, data, data_len, mode);
 800231e:	79bb      	ldrb	r3, [r7, #6]
 8002320:	79fa      	ldrb	r2, [r7, #7]
 8002322:	68b9      	ldr	r1, [r7, #8]
 8002324:	68f8      	ldr	r0, [r7, #12]
 8002326:	f7ff fd6a 	bl	8001dfe <write_fifo>
  if (mode == TRANSFER_MODE_DMA) {
 800232a:	79bb      	ldrb	r3, [r7, #6]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d101      	bne.n	8002334 <lora_send_packet_base+0x72>
    return LORA_OK;
 8002330:	2300      	movs	r3, #0
 8002332:	e004      	b.n	800233e <lora_send_packet_base+0x7c>
  }

  // Put radio in TX mode - packet will be transmitted ASAP
  set_mode(lora, OPMODE_TX);
 8002334:	2103      	movs	r1, #3
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	f7ff fde8 	bl	8001f0c <set_mode>
  return LORA_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3710      	adds	r7, #16
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <lora_send_packet>:

uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b084      	sub	sp, #16
 800234a:	af00      	add	r7, sp, #0
 800234c:	60f8      	str	r0, [r7, #12]
 800234e:	60b9      	str	r1, [r7, #8]
 8002350:	4613      	mov	r3, r2
 8002352:	71fb      	strb	r3, [r7, #7]
  return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 8002354:	79fa      	ldrb	r2, [r7, #7]
 8002356:	2302      	movs	r3, #2
 8002358:	68b9      	ldr	r1, [r7, #8]
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f7ff ffb1 	bl	80022c2 <lora_send_packet_base>
 8002360:	4603      	mov	r3, r0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <lora_is_packet_available>:
    write_register(lora, REG_MODEM_CONFIG_2, mc2);
  }
}

uint8_t lora_is_packet_available(lora_sx1276 *lora)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b084      	sub	sp, #16
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t irqs = read_register(lora, REG_IRQ_FLAGS);
 8002372:	2112      	movs	r1, #18
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f7ff fcd7 	bl	8001d28 <read_register>
 800237a:	4603      	mov	r3, r0
 800237c:	73fb      	strb	r3, [r7, #15]

  // In case of Single receive mode RX_TIMEOUT will be issued
  return  irqs & (IRQ_FLAGS_RX_DONE | IRQ_FLAGS_RX_TIMEOUT);
 800237e:	7bfb      	ldrb	r3, [r7, #15]
 8002380:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002384:	b2db      	uxtb	r3, r3
}
 8002386:	4618      	mov	r0, r3
 8002388:	3710      	adds	r7, #16
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <lora_pending_packet_length>:

uint8_t lora_pending_packet_length(lora_sx1276 *lora)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b084      	sub	sp, #16
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
  uint8_t len;

  // Query for current header mode - implicit / explicit
  uint8_t implicit = read_register(lora, REG_MODEM_CONFIG_1) & MC1_IMPLICIT_HEADER_MODE;
 8002396:	211d      	movs	r1, #29
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7ff fcc5 	bl	8001d28 <read_register>
 800239e:	4603      	mov	r3, r0
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	73bb      	strb	r3, [r7, #14]
  if (implicit) {
 80023a6:	7bbb      	ldrb	r3, [r7, #14]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d006      	beq.n	80023ba <lora_pending_packet_length+0x2c>
    len = read_register(lora, REG_PAYLOAD_LENGTH);
 80023ac:	2122      	movs	r1, #34	@ 0x22
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f7ff fcba 	bl	8001d28 <read_register>
 80023b4:	4603      	mov	r3, r0
 80023b6:	73fb      	strb	r3, [r7, #15]
 80023b8:	e005      	b.n	80023c6 <lora_pending_packet_length+0x38>
  } else {
    len = read_register(lora, REG_RX_NB_BYTES);
 80023ba:	2113      	movs	r1, #19
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f7ff fcb3 	bl	8001d28 <read_register>
 80023c2:	4603      	mov	r3, r0
 80023c4:	73fb      	strb	r3, [r7, #15]
  }

  return len;
 80023c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3710      	adds	r7, #16
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <lora_receive_packet_base>:


static uint8_t lora_receive_packet_base(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len, uint8_t *error, uint8_t mode)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	603b      	str	r3, [r7, #0]
 80023dc:	4613      	mov	r3, r2
 80023de:	71fb      	strb	r3, [r7, #7]
  assert_param(lora && buffer && buffer_len > 0);

  uint8_t res = LORA_EMPTY;
 80023e0:	2306      	movs	r3, #6
 80023e2:	75fb      	strb	r3, [r7, #23]
  uint8_t len = 0;
 80023e4:	2300      	movs	r3, #0
 80023e6:	75bb      	strb	r3, [r7, #22]

  // Read/Reset IRQs
  uint8_t state = read_register(lora, REG_IRQ_FLAGS);
 80023e8:	2112      	movs	r1, #18
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f7ff fc9c 	bl	8001d28 <read_register>
 80023f0:	4603      	mov	r3, r0
 80023f2:	757b      	strb	r3, [r7, #21]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_RX_ALL);
 80023f4:	22f0      	movs	r2, #240	@ 0xf0
 80023f6:	2112      	movs	r1, #18
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	f7ff fccc 	bl	8001d96 <write_register>

  if (state & IRQ_FLAGS_RX_TIMEOUT) {
 80023fe:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002402:	2b00      	cmp	r3, #0
 8002404:	da02      	bge.n	800240c <lora_receive_packet_base+0x3c>
    DEBUGF("timeout");
    res = LORA_TIMEOUT;
 8002406:	2302      	movs	r3, #2
 8002408:	75fb      	strb	r3, [r7, #23]
    goto done;
 800240a:	e030      	b.n	800246e <lora_receive_packet_base+0x9e>
  }

  if (state & IRQ_FLAGS_RX_DONE) {
 800240c:	7d7b      	ldrb	r3, [r7, #21]
 800240e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002412:	2b00      	cmp	r3, #0
 8002414:	d02a      	beq.n	800246c <lora_receive_packet_base+0x9c>
    if (!(state & IRQ_FLAGS_VALID_HEADER)) {
 8002416:	7d7b      	ldrb	r3, [r7, #21]
 8002418:	f003 0310 	and.w	r3, r3, #16
 800241c:	2b00      	cmp	r3, #0
 800241e:	d102      	bne.n	8002426 <lora_receive_packet_base+0x56>
      DEBUGF("invalid header");
      res = LORA_INVALID_HEADER;
 8002420:	2303      	movs	r3, #3
 8002422:	75fb      	strb	r3, [r7, #23]
      goto done;
 8002424:	e023      	b.n	800246e <lora_receive_packet_base+0x9e>
    }
    // Packet has been received
    if (state & IRQ_FLAGS_PAYLOAD_CRC_ERROR) {
 8002426:	7d7b      	ldrb	r3, [r7, #21]
 8002428:	f003 0320 	and.w	r3, r3, #32
 800242c:	2b00      	cmp	r3, #0
 800242e:	d002      	beq.n	8002436 <lora_receive_packet_base+0x66>
      DEBUGF("CRC error");
      res = LORA_CRC_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	75fb      	strb	r3, [r7, #23]
      goto done;
 8002434:	e01b      	b.n	800246e <lora_receive_packet_base+0x9e>
    }
    // Query for current header mode - implicit / explicit
    len = lora_pending_packet_length(lora);
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f7ff ffa9 	bl	800238e <lora_pending_packet_length>
 800243c:	4603      	mov	r3, r0
 800243e:	75bb      	strb	r3, [r7, #22]
    // Set FIFO to beginning of the packet
    uint8_t offset = read_register(lora, REG_FIFO_RX_CURRENT_ADDR);
 8002440:	2110      	movs	r1, #16
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f7ff fc70 	bl	8001d28 <read_register>
 8002448:	4603      	mov	r3, r0
 800244a:	753b      	strb	r3, [r7, #20]
    write_register(lora, REG_FIFO_ADDR_PTR, offset);
 800244c:	7d3b      	ldrb	r3, [r7, #20]
 800244e:	461a      	mov	r2, r3
 8002450:	210d      	movs	r1, #13
 8002452:	68f8      	ldr	r0, [r7, #12]
 8002454:	f7ff fc9f 	bl	8001d96 <write_register>
    // Read payload
    read_fifo(lora, buffer, len, mode);
 8002458:	f897 3020 	ldrb.w	r3, [r7, #32]
 800245c:	7dba      	ldrb	r2, [r7, #22]
 800245e:	68b9      	ldr	r1, [r7, #8]
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f7ff fd0e 	bl	8001e82 <read_fifo>
    res = LORA_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	75fb      	strb	r3, [r7, #23]
 800246a:	e000      	b.n	800246e <lora_receive_packet_base+0x9e>
  }

done:
 800246c:	bf00      	nop
  if (error) {
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d002      	beq.n	800247a <lora_receive_packet_base+0xaa>
    *error = res;
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	7dfa      	ldrb	r2, [r7, #23]
 8002478:	701a      	strb	r2, [r3, #0]
  }

  return len;
 800247a:	7dbb      	ldrb	r3, [r7, #22]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3718      	adds	r7, #24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <lora_receive_packet>:

uint8_t lora_receive_packet(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len, uint8_t *error)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af02      	add	r7, sp, #8
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	603b      	str	r3, [r7, #0]
 8002490:	4613      	mov	r3, r2
 8002492:	71fb      	strb	r3, [r7, #7]
  return lora_receive_packet_base(lora, buffer, buffer_len, error, TRANSFER_MODE_BLOCKING);
 8002494:	79fa      	ldrb	r2, [r7, #7]
 8002496:	2302      	movs	r3, #2
 8002498:	9300      	str	r3, [sp, #0]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	68b9      	ldr	r1, [r7, #8]
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f7ff ff96 	bl	80023d0 <lora_receive_packet_base>
 80024a4:	4603      	mov	r3, r0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <lora_receive_packet_blocking>:
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
}

uint8_t lora_receive_packet_blocking(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len,
                   uint32_t timeout, uint8_t *error)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b086      	sub	sp, #24
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	60f8      	str	r0, [r7, #12]
 80024b6:	60b9      	str	r1, [r7, #8]
 80024b8:	603b      	str	r3, [r7, #0]
 80024ba:	4613      	mov	r3, r2
 80024bc:	71fb      	strb	r3, [r7, #7]
  assert_param(lora && buffer && buffer_len > 0);

  uint32_t elapsed = 0;
 80024be:	2300      	movs	r3, #0
 80024c0:	617b      	str	r3, [r7, #20]

  // Wait up to timeout for packet
  while (elapsed < timeout) {
 80024c2:	e00b      	b.n	80024dc <lora_receive_packet_blocking+0x2e>
    if (lora_is_packet_available(lora)) {
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	f7ff ff50 	bl	800236a <lora_is_packet_available>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d10a      	bne.n	80024e6 <lora_receive_packet_blocking+0x38>
      break;
    }
    HAL_Delay(1);
 80024d0:	2001      	movs	r0, #1
 80024d2:	f004 facf 	bl	8006a74 <HAL_Delay>
    elapsed++;
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	3301      	adds	r3, #1
 80024da:	617b      	str	r3, [r7, #20]
  while (elapsed < timeout) {
 80024dc:	697a      	ldr	r2, [r7, #20]
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d3ef      	bcc.n	80024c4 <lora_receive_packet_blocking+0x16>
 80024e4:	e000      	b.n	80024e8 <lora_receive_packet_blocking+0x3a>
      break;
 80024e6:	bf00      	nop
  }

  return lora_receive_packet(lora, buffer, buffer_len, error);
 80024e8:	79fa      	ldrb	r2, [r7, #7]
 80024ea:	6a3b      	ldr	r3, [r7, #32]
 80024ec:	68b9      	ldr	r1, [r7, #8]
 80024ee:	68f8      	ldr	r0, [r7, #12]
 80024f0:	f7ff ffc8 	bl	8002484 <lora_receive_packet>
 80024f4:	4603      	mov	r3, r0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3718      	adds	r7, #24
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <lora_enable_interrupt_rx_done>:

void lora_enable_interrupt_rx_done(lora_sx1276 *lora)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
  // Table 63 DIO Mapping LoRaTM Mode:
  // 00 -> (DIO0 rx_done)
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x00);
 8002506:	2200      	movs	r2, #0
 8002508:	2140      	movs	r1, #64	@ 0x40
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7ff fc43 	bl	8001d96 <write_register>
}
 8002510:	bf00      	nop
 8002512:	3708      	adds	r7, #8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <lora_clear_interrupt_tx_done>:
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x40);
}

void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 8002520:	2208      	movs	r2, #8
 8002522:	2112      	movs	r1, #18
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7ff fc36 	bl	8001d96 <write_register>
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <lora_init>:
}


uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
    uint16_t nss_pin, uint64_t freq)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b086      	sub	sp, #24
 8002536:	af00      	add	r7, sp, #0
 8002538:	60f8      	str	r0, [r7, #12]
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	607a      	str	r2, [r7, #4]
 800253e:	807b      	strh	r3, [r7, #2]
  assert_param(lora && spi);

  // Init params with default values
  lora->spi = spi;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	68ba      	ldr	r2, [r7, #8]
 8002544:	601a      	str	r2, [r3, #0]
  lora->nss_port = nss_port;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	605a      	str	r2, [r3, #4]
  lora->nss_pin = nss_pin;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	887a      	ldrh	r2, [r7, #2]
 8002550:	82da      	strh	r2, [r3, #22]
  lora->frequency = freq;
 8002552:	6a3a      	ldr	r2, [r7, #32]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	60da      	str	r2, [r3, #12]
  lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2201      	movs	r2, #1
 800255c:	611a      	str	r2, [r3, #16]
  lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2200      	movs	r2, #0
 8002562:	751a      	strb	r2, [r3, #20]
  lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2200      	movs	r2, #0
 8002568:	755a      	strb	r2, [r3, #21]
  lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002570:	609a      	str	r2, [r3, #8]

  // Check version
  uint8_t ver = lora_version(lora);
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f7ff fe82 	bl	800227c <lora_version>
 8002578:	4603      	mov	r3, r0
 800257a:	75fb      	strb	r3, [r7, #23]
  if (ver != LORA_COMPATIBLE_VERSION) {
 800257c:	7dfb      	ldrb	r3, [r7, #23]
 800257e:	2b12      	cmp	r3, #18
 8002580:	d001      	beq.n	8002586 <lora_init+0x54>
    DEBUGF("Got wrong radio version 0x%x, expected 0x12", ver);
    return LORA_ERROR;
 8002582:	2304      	movs	r3, #4
 8002584:	e031      	b.n	80025ea <lora_init+0xb8>
  }

  // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
  lora_mode_sleep(lora);
 8002586:	68f8      	ldr	r0, [r7, #12]
 8002588:	f7ff fd3a 	bl	8002000 <lora_mode_sleep>
  // Enable LoRa mode (since it can be switched on only in sleep)
  lora_mode_sleep(lora);
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f7ff fd37 	bl	8002000 <lora_mode_sleep>

  // Set frequency
  lora_set_frequency(lora, freq);
 8002592:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	f7ff fdc6 	bl	8002128 <lora_set_frequency>
  lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 800259c:	2107      	movs	r1, #7
 800259e:	68f8      	ldr	r0, [r7, #12]
 80025a0:	f7ff fe08 	bl	80021b4 <lora_set_spreading_factor>
  lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 80025a4:	210a      	movs	r1, #10
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f7ff fe4b 	bl	8002242 <lora_set_preamble_length>
  // By default - explicit header mode
  lora_set_explicit_header_mode(lora);
 80025ac:	68f8      	ldr	r0, [r7, #12]
 80025ae:	f7ff fd57 	bl	8002060 <lora_set_explicit_header_mode>
  // Set LNA boost
  uint8_t current_lna = read_register(lora, REG_LNA);
 80025b2:	210c      	movs	r1, #12
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f7ff fbb7 	bl	8001d28 <read_register>
 80025ba:	4603      	mov	r3, r0
 80025bc:	75bb      	strb	r3, [r7, #22]
  write_register(lora, REG_LNA,  current_lna | 0x03);
 80025be:	7dbb      	ldrb	r3, [r7, #22]
 80025c0:	f043 0303 	orr.w	r3, r3, #3
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	461a      	mov	r2, r3
 80025c8:	210c      	movs	r1, #12
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f7ff fbe3 	bl	8001d96 <write_register>
  // Set auto AGC
  write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 80025d0:	2204      	movs	r2, #4
 80025d2:	2126      	movs	r1, #38	@ 0x26
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f7ff fbde 	bl	8001d96 <write_register>
  // Set default output power
  lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 80025da:	2111      	movs	r1, #17
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f7ff fd57 	bl	8002090 <lora_set_tx_power>
  // Set default mode
  lora_mode_standby(lora);
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f7ff fd30 	bl	8002048 <lora_mode_standby>

  return LORA_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3718      	adds	r7, #24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	0000      	movs	r0, r0
 80025f4:	0000      	movs	r0, r0
	...

080025f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80025fc:	b0e1      	sub	sp, #388	@ 0x184
 80025fe:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE BEGIN 1 */
	  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable DWT
 8002600:	4b65      	ldr	r3, [pc, #404]	@ (8002798 <main+0x1a0>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	4a64      	ldr	r2, [pc, #400]	@ (8002798 <main+0x1a0>)
 8002606:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800260a:	60d3      	str	r3, [r2, #12]
	  DWT->CYCCNT = 0;                                // Clear counter
 800260c:	4b63      	ldr	r3, [pc, #396]	@ (800279c <main+0x1a4>)
 800260e:	2200      	movs	r2, #0
 8002610:	605a      	str	r2, [r3, #4]
	  DWT->CTRL = DWT_CTRL_CYCCNTENA_Msk;             // Enable counter
 8002612:	4b62      	ldr	r3, [pc, #392]	@ (800279c <main+0x1a4>)
 8002614:	2201      	movs	r2, #1
 8002616:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002618:	f004 f9b7 	bl	800698a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800261c:	f000 fa5a 	bl	8002ad4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002620:	f000 faba 	bl	8002b98 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002624:	f001 f984 	bl	8003930 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002628:	f000 faea 	bl	8002c00 <MX_ADC1_Init>
  MX_COMP1_Init();
 800262c:	f000 fb4c 	bl	8002cc8 <MX_COMP1_Init>
  MX_COMP2_Init();
 8002630:	f000 fb78 	bl	8002d24 <MX_COMP2_Init>
  MX_I2C1_Init();
 8002634:	f000 fba2 	bl	8002d7c <MX_I2C1_Init>
  MX_I2C2_Init();
 8002638:	f000 fbe0 	bl	8002dfc <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 800263c:	f000 fc1e 	bl	8002e7c <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8002640:	f000 fc68 	bl	8002f14 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002644:	f000 fcb2 	bl	8002fac <MX_USART3_UART_Init>
  MX_SAI1_Init();
 8002648:	f000 fcfc 	bl	8003044 <MX_SAI1_Init>
  MX_SAI2_Init();
 800264c:	f000 fd92 	bl	8003174 <MX_SAI2_Init>
  MX_SPI3_Init();
 8002650:	f000 fe36 	bl	80032c0 <MX_SPI3_Init>
  MX_TIM1_Init();
 8002654:	f000 fe72 	bl	800333c <MX_TIM1_Init>
  MX_TIM2_Init();
 8002658:	f000 ff28 	bl	80034ac <MX_TIM2_Init>
  MX_TIM3_Init();
 800265c:	f000 ff8a 	bl	8003574 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002660:	f001 f80a 	bl	8003678 <MX_TIM4_Init>
  MX_TIM15_Init();
 8002664:	f001 f862 	bl	800372c <MX_TIM15_Init>
  MX_USB_OTG_FS_USB_Init();
 8002668:	f001 f95a 	bl	8003920 <MX_USB_OTG_FS_USB_Init>
  MX_TIM17_Init();
 800266c:	f001 f8e2 	bl	8003834 <MX_TIM17_Init>
  MX_SPI2_Init();
 8002670:	f000 fde8 	bl	8003244 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
//  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002674:	2108      	movs	r1, #8
 8002676:	484a      	ldr	r0, [pc, #296]	@ (80027a0 <main+0x1a8>)
 8002678:	f00b fa76 	bl	800db68 <HAL_TIM_PWM_Start>


//  ENABLE_LORA_REPEATEDLY(&lora);
  // IDK why, but the function causes a hard fault, while keeping the loop here is safe
  uint8_t res = lora_init(&lora, &hspi2, GPIOD, GPIO_PIN_0, LORA_BASE_FREQUENCY_US+FREQ_OFFSET);
 800267c:	a344      	add	r3, pc, #272	@ (adr r3, 8002790 <main+0x198>)
 800267e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002682:	e9cd 2300 	strd	r2, r3, [sp]
 8002686:	2301      	movs	r3, #1
 8002688:	4a46      	ldr	r2, [pc, #280]	@ (80027a4 <main+0x1ac>)
 800268a:	4947      	ldr	r1, [pc, #284]	@ (80027a8 <main+0x1b0>)
 800268c:	4847      	ldr	r0, [pc, #284]	@ (80027ac <main+0x1b4>)
 800268e:	f7ff ff50 	bl	8002532 <lora_init>
 8002692:	4603      	mov	r3, r0
 8002694:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
	 while (res != LORA_OK) {
 8002698:	e010      	b.n	80026bc <main+0xc4>
	   // Initialization failed
		 HAL_Delay(100);
 800269a:	2064      	movs	r0, #100	@ 0x64
 800269c:	f004 f9ea 	bl	8006a74 <HAL_Delay>
		 res = lora_init(&lora, &hspi2, GPIOD, GPIO_PIN_0, LORA_BASE_FREQUENCY_US+FREQ_OFFSET);
 80026a0:	a33b      	add	r3, pc, #236	@ (adr r3, 8002790 <main+0x198>)
 80026a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a6:	e9cd 2300 	strd	r2, r3, [sp]
 80026aa:	2301      	movs	r3, #1
 80026ac:	4a3d      	ldr	r2, [pc, #244]	@ (80027a4 <main+0x1ac>)
 80026ae:	493e      	ldr	r1, [pc, #248]	@ (80027a8 <main+0x1b0>)
 80026b0:	483e      	ldr	r0, [pc, #248]	@ (80027ac <main+0x1b4>)
 80026b2:	f7ff ff3e 	bl	8002532 <lora_init>
 80026b6:	4603      	mov	r3, r0
 80026b8:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
	 while (res != LORA_OK) {
 80026bc:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d1ea      	bne.n	800269a <main+0xa2>
	 }
//  uint8_t res = lora_init(&lora, &hspi2, GPIOD, GPIO_PIN_0, LORA_BASE_FREQUENCY_US+FREQ_OFFSET);
//  	     if (res != LORA_OK) {
//  	       // Initialization failed
//  	     }
LCD_init();
 80026c4:	f7ff fac6 	bl	8001c54 <LCD_init>
lora_enable_interrupt_rx_done(&lora);
 80026c8:	4838      	ldr	r0, [pc, #224]	@ (80027ac <main+0x1b4>)
 80026ca:	f7ff ff18 	bl	80024fe <lora_enable_interrupt_rx_done>
lora_mode_receive_continuous(&lora);
 80026ce:	4837      	ldr	r0, [pc, #220]	@ (80027ac <main+0x1b4>)
 80026d0:	f7ff fca2 	bl	8002018 <lora_mode_receive_continuous>
JOYSTICK_INIT(hi2c1);
 80026d4:	4c36      	ldr	r4, [pc, #216]	@ (80027b0 <main+0x1b8>)
 80026d6:	4668      	mov	r0, sp
 80026d8:	f104 0310 	add.w	r3, r4, #16
 80026dc:	2244      	movs	r2, #68	@ 0x44
 80026de:	4619      	mov	r1, r3
 80026e0:	f00e fab1 	bl	8010c46 <memcpy>
 80026e4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80026e8:	f7fe fcde 	bl	80010a8 <JOYSTICK_INIT>
TempHum_t data;
initTempHumSensor(&hi2c2);
 80026ec:	4831      	ldr	r0, [pc, #196]	@ (80027b4 <main+0x1bc>)
 80026ee:	f7fe fc3b 	bl	8000f68 <initTempHumSensor>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
// 0 = runner view
// 1 = player 1 view
// 2 = weight and age input view
uint8_t current_viewport = 0; //determines what screen state you are on
 80026f2:	2300      	movs	r3, #0
 80026f4:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
DISPLAY_TIMER_TRIGGERED = 0;
 80026f8:	4b2f      	ldr	r3, [pc, #188]	@ (80027b8 <main+0x1c0>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	701a      	strb	r2, [r3, #0]
HAL_TIM_Base_Start_IT(&htim17);
 80026fe:	482f      	ldr	r0, [pc, #188]	@ (80027bc <main+0x1c4>)
 8002700:	f00b f90a 	bl	800d918 <HAL_TIM_Base_Start_IT>

// TEMP DATA
float exhaustion = 12;
 8002704:	4b2e      	ldr	r3, [pc, #184]	@ (80027c0 <main+0x1c8>)
 8002706:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

// Set this pin ('D' on keypad) low for interrupt
 HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 0);
 800270a:	2200      	movs	r2, #0
 800270c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002710:	482c      	ldr	r0, [pc, #176]	@ (80027c4 <main+0x1cc>)
 8002712:	f005 fdc3 	bl	800829c <HAL_GPIO_WritePin>


 // DUMMY DATA FOR TESTING DATA
   struct arm_to_base armband_data = {0,0,0,0};
 8002716:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800271a:	2200      	movs	r2, #0
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	605a      	str	r2, [r3, #4]
 8002720:	609a      	str	r2, [r3, #8]
 8002722:	60da      	str	r2, [r3, #12]
   struct base_to_arm buzzer = {0};
 8002724:	2300      	movs	r3, #0
 8002726:	f887 3104 	strb.w	r3, [r7, #260]	@ 0x104

//   armband_data.velocity = 12.3;
//   armband_data.heartrate = 98.54;
//   armband_data.steps = 20000;
   uint16_t player_data_fill_height = 145;
 800272a:	2391      	movs	r3, #145	@ 0x91
 800272c:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
   char player_write_buffer[128];
   char buffer[128];
   int heartrate;
   int stepcount;

   uint8_t buzzing = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	f887 3136 	strb.w	r3, [r7, #310]	@ 0x136
   uint8_t wait = 1;
 8002736:	2301      	movs	r3, #1
 8002738:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
    /* USER CODE BEGIN 3 */
	  // STATE MACHINE HERE
	  // STATES SO FAR: INPUT WEIGHT, DISPLAY RUNNER DATA
	  // Joystick allows user to switch between states

	  uint8_t lr = threshold();
 800273c:	f7fe fd3a 	bl	80011b4 <threshold>
 8002740:	4603      	mov	r3, r0
 8002742:	f887 312d 	strb.w	r3, [r7, #301]	@ 0x12d
	  // Toggle current_viewport when joystick right
	  if (lr == 2) {
 8002746:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800274a:	2b02      	cmp	r3, #2
 800274c:	d115      	bne.n	800277a <main+0x182>
		  current_viewport = (current_viewport == 2) ? 2 : 1;
 800274e:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8002752:	2b02      	cmp	r3, #2
 8002754:	d101      	bne.n	800275a <main+0x162>
 8002756:	2302      	movs	r3, #2
 8002758:	e000      	b.n	800275c <main+0x164>
 800275a:	2301      	movs	r3, #1
 800275c:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
		  // Clear dirty parts of the screen
		  LCD_Fill(0, 5, 240, player_data_fill_height, C_BLACK);
 8002760:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8002764:	2200      	movs	r2, #0
 8002766:	9200      	str	r2, [sp, #0]
 8002768:	22f0      	movs	r2, #240	@ 0xf0
 800276a:	2105      	movs	r1, #5
 800276c:	2000      	movs	r0, #0
 800276e:	f7ff f951 	bl	8001a14 <LCD_Fill>
		  //allows for instant transition
		  DISPLAY_TIMER_TRIGGERED = 1;
 8002772:	4b11      	ldr	r3, [pc, #68]	@ (80027b8 <main+0x1c0>)
 8002774:	2201      	movs	r2, #1
 8002776:	701a      	strb	r2, [r3, #0]
 8002778:	e035      	b.n	80027e6 <main+0x1ee>
	  }
	  // Toggle current_viewport when joystick left
	  else if(lr == 1){
 800277a:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800277e:	2b01      	cmp	r3, #1
 8002780:	d131      	bne.n	80027e6 <main+0x1ee>
		  current_viewport = (current_viewport == 2) ? 2 : 0;
 8002782:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8002786:	2b02      	cmp	r3, #2
 8002788:	d11e      	bne.n	80027c8 <main+0x1d0>
 800278a:	2302      	movs	r3, #2
 800278c:	e01d      	b.n	80027ca <main+0x1d2>
 800278e:	bf00      	nop
 8002790:	36e55840 	.word	0x36e55840
 8002794:	00000000 	.word	0x00000000
 8002798:	e000edf0 	.word	0xe000edf0
 800279c:	e0001000 	.word	0xe0001000
 80027a0:	20000934 	.word	0x20000934
 80027a4:	48000c00 	.word	0x48000c00
 80027a8:	200007d4 	.word	0x200007d4
 80027ac:	20000a64 	.word	0x20000a64
 80027b0:	200003b4 	.word	0x200003b4
 80027b4:	20000408 	.word	0x20000408
 80027b8:	20000a7c 	.word	0x20000a7c
 80027bc:	20000a18 	.word	0x20000a18
 80027c0:	41400000 	.word	0x41400000
 80027c4:	48001400 	.word	0x48001400
 80027c8:	2300      	movs	r3, #0
 80027ca:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
		  // Clear dirty parts of the screen
		  LCD_Fill(0, 5, 240, player_data_fill_height, C_BLACK);
 80027ce:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 80027d2:	2200      	movs	r2, #0
 80027d4:	9200      	str	r2, [sp, #0]
 80027d6:	22f0      	movs	r2, #240	@ 0xf0
 80027d8:	2105      	movs	r1, #5
 80027da:	2000      	movs	r0, #0
 80027dc:	f7ff f91a 	bl	8001a14 <LCD_Fill>
		  //allows for instant transition
		  DISPLAY_TIMER_TRIGGERED = 1;
 80027e0:	4bb0      	ldr	r3, [pc, #704]	@ (8002aa4 <main+0x4ac>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	701a      	strb	r2, [r3, #0]
	  }

	  if(LoRaRecieve == 1){
 80027e6:	4bb0      	ldr	r3, [pc, #704]	@ (8002aa8 <main+0x4b0>)
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d160      	bne.n	80028b0 <main+0x2b8>
		  //Get data
//		  	  lora_mode_receive_continuous(&lora);
		  	  lora_receive_packet_blocking(&lora, buffer, sizeof(buffer), 10000, &res);
 80027ee:	1d39      	adds	r1, r7, #4
 80027f0:	f207 1323 	addw	r3, r7, #291	@ 0x123
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	f242 7310 	movw	r3, #10000	@ 0x2710
 80027fa:	2280      	movs	r2, #128	@ 0x80
 80027fc:	48ab      	ldr	r0, [pc, #684]	@ (8002aac <main+0x4b4>)
 80027fe:	f7ff fe56 	bl	80024ae <lora_receive_packet_blocking>
		  	  memcpy(&armband_data, &buffer, sizeof(armband_data));
 8002802:	1d39      	adds	r1, r7, #4
 8002804:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002808:	2210      	movs	r2, #16
 800280a:	4618      	mov	r0, r3
 800280c:	f00e fa1b 	bl	8010c46 <memcpy>
//		  	  if (res != LORA_OK) {
//		  		  // Receive failed
//		  	  }

		  	  if (heartRateHigh(armband_data.heartrate, age) || heartRateLow(armband_data.heartrate, age)){
 8002810:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002814:	4aa6      	ldr	r2, [pc, #664]	@ (8002ab0 <main+0x4b8>)
 8002816:	7812      	ldrb	r2, [r2, #0]
 8002818:	4611      	mov	r1, r2
 800281a:	4618      	mov	r0, r3
 800281c:	f002 f82c 	bl	8004878 <heartRateHigh>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d10a      	bne.n	800283c <main+0x244>
 8002826:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800282a:	4aa1      	ldr	r2, [pc, #644]	@ (8002ab0 <main+0x4b8>)
 800282c:	7812      	ldrb	r2, [r2, #0]
 800282e:	4611      	mov	r1, r2
 8002830:	4618      	mov	r0, r3
 8002832:	f002 f84d 	bl	80048d0 <heartRateLow>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d009      	beq.n	8002850 <main+0x258>
		  		res = lora_send_packet(&lora, &buzzer, 1);
 800283c:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8002840:	2201      	movs	r2, #1
 8002842:	4619      	mov	r1, r3
 8002844:	4899      	ldr	r0, [pc, #612]	@ (8002aac <main+0x4b4>)
 8002846:	f7ff fd7e 	bl	8002346 <lora_send_packet>
 800284a:	4603      	mov	r3, r0
 800284c:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
		  	  }

		  	  // Conditions to set buzz at base station
		  	  if (get_strain_factor() < 50 && get_strain_factor() > 0) {
 8002850:	f002 f8da 	bl	8004a08 <get_strain_factor>
 8002854:	eef0 7a40 	vmov.f32	s15, s0
 8002858:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8002ab4 <main+0x4bc>
 800285c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002864:	d50f      	bpl.n	8002886 <main+0x28e>
 8002866:	f002 f8cf 	bl	8004a08 <get_strain_factor>
 800286a:	eef0 7a40 	vmov.f32	s15, s0
 800286e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002876:	dd06      	ble.n	8002886 <main+0x28e>

		  		// TEMP BUZZ DATA HERE
		  		TIM3->CCR3 = 15000;
 8002878:	4b8f      	ldr	r3, [pc, #572]	@ (8002ab8 <main+0x4c0>)
 800287a:	f643 2298 	movw	r2, #15000	@ 0x3a98
 800287e:	63da      	str	r2, [r3, #60]	@ 0x3c
		  		buzzing = 1;
 8002880:	2301      	movs	r3, #1
 8002882:	f887 3136 	strb.w	r3, [r7, #310]	@ 0x136
		  	  }

		  	lora_mode_receive_continuous(&lora);
 8002886:	4889      	ldr	r0, [pc, #548]	@ (8002aac <main+0x4b4>)
 8002888:	f7ff fbc6 	bl	8002018 <lora_mode_receive_continuous>




		  	if (!lora_is_packet_available(&lora))
 800288c:	4887      	ldr	r0, [pc, #540]	@ (8002aac <main+0x4b4>)
 800288e:	f7ff fd6c 	bl	800236a <lora_is_packet_available>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d102      	bne.n	800289e <main+0x2a6>
		  		LoRaRecieve = 0;
 8002898:	4b83      	ldr	r3, [pc, #524]	@ (8002aa8 <main+0x4b0>)
 800289a:	2200      	movs	r2, #0
 800289c:	701a      	strb	r2, [r3, #0]
		  	input_data(armband_data.heartrate, armband_data.velocity);
 800289e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80028a2:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 80028a6:	eeb0 0a67 	vmov.f32	s0, s15
 80028aa:	4618      	mov	r0, r3
 80028ac:	f002 f83c 	bl	8004928 <input_data>
	  }

	  // HOME SCREEN / RUNNER VIEW
	  if (current_viewport == 0 && DISPLAY_TIMER_TRIGGERED == 1) {
 80028b0:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d140      	bne.n	800293a <main+0x342>
 80028b8:	4b7a      	ldr	r3, [pc, #488]	@ (8002aa4 <main+0x4ac>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d13c      	bne.n	800293a <main+0x342>
		  UG_FontSetTransparency(1);
 80028c0:	2001      	movs	r0, #1
 80028c2:	f002 fd83 	bl	80053cc <UG_FontSetTransparency>
		  data = get_temp_hum();
 80028c6:	f7fe fba3 	bl	8001010 <get_temp_hum>
 80028ca:	eeb0 7a40 	vmov.f32	s14, s0
 80028ce:	eef0 7a60 	vmov.f32	s15, s1
 80028d2:	ed87 7a46 	vstr	s14, [r7, #280]	@ 0x118
 80028d6:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c

		  // DO THE BELOW ONLY ON TIME INTERVAL
		  LCD_Fill(80, 5, 240, 120, C_BLACK);
 80028da:	2300      	movs	r3, #0
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	2378      	movs	r3, #120	@ 0x78
 80028e0:	22f0      	movs	r2, #240	@ 0xf0
 80028e2:	2105      	movs	r1, #5
 80028e4:	2050      	movs	r0, #80	@ 0x50
 80028e6:	f7ff f895 	bl	8001a14 <LCD_Fill>
		  snprintf(buffer, sizeof(buffer), "Temp: %.3f\nHumid: %.3f", data.temp, data.hum);
 80028ea:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fd fe42 	bl	8000578 <__aeabi_f2d>
 80028f4:	4604      	mov	r4, r0
 80028f6:	460d      	mov	r5, r1
 80028f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fd fe3b 	bl	8000578 <__aeabi_f2d>
 8002902:	4602      	mov	r2, r0
 8002904:	460b      	mov	r3, r1
 8002906:	1d38      	adds	r0, r7, #4
 8002908:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800290c:	e9cd 4500 	strd	r4, r5, [sp]
 8002910:	4a6a      	ldr	r2, [pc, #424]	@ (8002abc <main+0x4c4>)
 8002912:	2180      	movs	r1, #128	@ 0x80
 8002914:	f00e f890 	bl	8010a38 <sniprintf>
		  // Blue = Green
		  LCD_PutStr(5, 5, buffer, DEFAULT_FONT, 0xE3CC, C_BLACK);
 8002918:	1d3a      	adds	r2, r7, #4
 800291a:	2300      	movs	r3, #0
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	f24e 33cc 	movw	r3, #58316	@ 0xe3cc
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	4b66      	ldr	r3, [pc, #408]	@ (8002ac0 <main+0x4c8>)
 8002926:	2105      	movs	r1, #5
 8002928:	2005      	movs	r0, #5
 800292a:	f7ff f956 	bl	8001bda <LCD_PutStr>
//		  LCD_PutStr(50, 56, "Temp: " + data.temp + "\nHumid: " + data.hum, DEFAULT_FONT, C_GREEN, C_BLACK);
		  // Why the HAL_Delays? don't these only trigger on a timer anyway?
		  HAL_Delay(100);
 800292e:	2064      	movs	r0, #100	@ 0x64
 8002930:	f004 f8a0 	bl	8006a74 <HAL_Delay>
		  DISPLAY_TIMER_TRIGGERED = 0;
 8002934:	4b5b      	ldr	r3, [pc, #364]	@ (8002aa4 <main+0x4ac>)
 8002936:	2200      	movs	r2, #0
 8002938:	701a      	strb	r2, [r3, #0]
	  }
	  // We need an actual interrupt, otherwise can't listen for LoRa
	  if(current_viewport == 1 && KeyPadSelect){
 800293a:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800293e:	2b01      	cmp	r3, #1
 8002940:	d106      	bne.n	8002950 <main+0x358>
 8002942:	4b60      	ldr	r3, [pc, #384]	@ (8002ac4 <main+0x4cc>)
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d002      	beq.n	8002950 <main+0x358>
		  current_viewport = 2;
 800294a:	2302      	movs	r3, #2
 800294c:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
//		  while(KeyPadSelect == 1){}
	  }
	  if (DISPLAY_TIMER_TRIGGERED == 1 && buzzing) {
 8002950:	4b54      	ldr	r3, [pc, #336]	@ (8002aa4 <main+0x4ac>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	2b01      	cmp	r3, #1
 8002956:	d114      	bne.n	8002982 <main+0x38a>
 8002958:	f897 3136 	ldrb.w	r3, [r7, #310]	@ 0x136
 800295c:	2b00      	cmp	r3, #0
 800295e:	d010      	beq.n	8002982 <main+0x38a>

	  		  if (wait == 0) {
 8002960:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 8002964:	2b00      	cmp	r3, #0
 8002966:	d109      	bne.n	800297c <main+0x384>
	  			TIM3->CCR3 = 0;
 8002968:	4b53      	ldr	r3, [pc, #332]	@ (8002ab8 <main+0x4c0>)
 800296a:	2200      	movs	r2, #0
 800296c:	63da      	str	r2, [r3, #60]	@ 0x3c
	  			buzzing = 0;
 800296e:	2300      	movs	r3, #0
 8002970:	f887 3136 	strb.w	r3, [r7, #310]	@ 0x136
	  			wait = 1;
 8002974:	2301      	movs	r3, #1
 8002976:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800297a:	e002      	b.n	8002982 <main+0x38a>
	  		  } else {
	  			  wait = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
	  		  }
	  	  }

	  if (current_viewport == 1 && DISPLAY_TIMER_TRIGGERED == 1) {
 8002982:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8002986:	2b01      	cmp	r3, #1
 8002988:	d14c      	bne.n	8002a24 <main+0x42c>
 800298a:	4b46      	ldr	r3, [pc, #280]	@ (8002aa4 <main+0x4ac>)
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d148      	bne.n	8002a24 <main+0x42c>
		  UG_FontSetTransparency(1);
 8002992:	2001      	movs	r0, #1
 8002994:	f002 fd1a 	bl	80053cc <UG_FontSetTransparency>
		  //Get the data that will be displayed by each player

//		  LCD_Fill(100, 5, 240, player_data_fill_height, C_BLACK);
		  LCD_PutStr(5, 5, player_write_buffer, DEFAULT_FONT, C_BLACK, C_BLACK);
 8002998:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 800299c:	2300      	movs	r3, #0
 800299e:	9301      	str	r3, [sp, #4]
 80029a0:	2300      	movs	r3, #0
 80029a2:	9300      	str	r3, [sp, #0]
 80029a4:	4b46      	ldr	r3, [pc, #280]	@ (8002ac0 <main+0x4c8>)
 80029a6:	2105      	movs	r1, #5
 80029a8:	2005      	movs	r0, #5
 80029aa:	f7ff f916 	bl	8001bda <LCD_PutStr>
		  snprintf(player_write_buffer, sizeof(player_write_buffer),
				  "Velocity: %.3f\nHeart Rate: %d\nStamina: %.3f\nDistance: %.3f\nStep Count: %d",
				  armband_data.velocity, armband_data.heartrate, get_strain_factor(),
 80029ae:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
		  snprintf(player_write_buffer, sizeof(player_write_buffer),
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fd fde0 	bl	8000578 <__aeabi_f2d>
 80029b8:	4604      	mov	r4, r0
 80029ba:	460d      	mov	r5, r1
 80029bc:	f8d7 6110 	ldr.w	r6, [r7, #272]	@ 0x110
				  armband_data.velocity, armband_data.heartrate, get_strain_factor(),
 80029c0:	f002 f822 	bl	8004a08 <get_strain_factor>
 80029c4:	ee10 3a10 	vmov	r3, s0
		  snprintf(player_write_buffer, sizeof(player_write_buffer),
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7fd fdd5 	bl	8000578 <__aeabi_f2d>
 80029ce:	4680      	mov	r8, r0
 80029d0:	4689      	mov	r9, r1
				  armband_data.distance, armband_data.steps);
 80029d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
		  snprintf(player_write_buffer, sizeof(player_write_buffer),
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fd fdce 	bl	8000578 <__aeabi_f2d>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 80029e4:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 80029e8:	9108      	str	r1, [sp, #32]
 80029ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80029ee:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80029f2:	9602      	str	r6, [sp, #8]
 80029f4:	e9cd 4500 	strd	r4, r5, [sp]
 80029f8:	4a33      	ldr	r2, [pc, #204]	@ (8002ac8 <main+0x4d0>)
 80029fa:	2180      	movs	r1, #128	@ 0x80
 80029fc:	f00e f81c 	bl	8010a38 <sniprintf>
		  // Green = Red
		  LCD_PutStr(5, 5, player_write_buffer, DEFAULT_FONT, C_GREEN, C_BLACK);
 8002a00:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8002a04:	2300      	movs	r3, #0
 8002a06:	9301      	str	r3, [sp, #4]
 8002a08:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002ac0 <main+0x4c8>)
 8002a10:	2105      	movs	r1, #5
 8002a12:	2005      	movs	r0, #5
 8002a14:	f7ff f8e1 	bl	8001bda <LCD_PutStr>
		  HAL_Delay(100);
 8002a18:	2064      	movs	r0, #100	@ 0x64
 8002a1a:	f004 f82b 	bl	8006a74 <HAL_Delay>
		  DISPLAY_TIMER_TRIGGERED = 0;
 8002a1e:	4b21      	ldr	r3, [pc, #132]	@ (8002aa4 <main+0x4ac>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	701a      	strb	r2, [r3, #0]




	  // WEIGHT AND AGE INPUT
	  if (current_viewport == 2) {
 8002a24:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d131      	bne.n	8002a90 <main+0x498>
		  LCD_Fill(5, 5, 240, player_data_fill_height, C_BLACK);
 8002a2c:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8002a30:	2200      	movs	r2, #0
 8002a32:	9200      	str	r2, [sp, #0]
 8002a34:	22f0      	movs	r2, #240	@ 0xf0
 8002a36:	2105      	movs	r1, #5
 8002a38:	2005      	movs	r0, #5
 8002a3a:	f7fe ffeb 	bl	8001a14 <LCD_Fill>
		  while ( HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_14) == GPIO_PIN_RESET) {
 8002a3e:	bf00      	nop
 8002a40:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a44:	4821      	ldr	r0, [pc, #132]	@ (8002acc <main+0x4d4>)
 8002a46:	f005 fc11 	bl	800826c <HAL_GPIO_ReadPin>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d0f7      	beq.n	8002a40 <main+0x448>
		     }
		  keypad_init();
 8002a50:	f7fe fc1a 	bl	8001288 <keypad_init>
		  running();
 8002a54:	f7fe fd14 	bl	8001480 <running>
		  init_analytics(age);
 8002a58:	4b15      	ldr	r3, [pc, #84]	@ (8002ab0 <main+0x4b8>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f001 fee3 	bl	8004828 <init_analytics>
		  KeyPadSelect = 0;
 8002a62:	4b18      	ldr	r3, [pc, #96]	@ (8002ac4 <main+0x4cc>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	701a      	strb	r2, [r3, #0]
		  // Go back to runner screen
		  current_viewport = 1;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
		  LCD_Fill(5, 5, 160, 40, C_BLACK);
 8002a6e:	2300      	movs	r3, #0
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	2328      	movs	r3, #40	@ 0x28
 8002a74:	22a0      	movs	r2, #160	@ 0xa0
 8002a76:	2105      	movs	r1, #5
 8002a78:	2005      	movs	r0, #5
 8002a7a:	f7fe ffcb 	bl	8001a14 <LCD_Fill>
		  DISPLAY_TIMER_TRIGGERED = 1;
 8002a7e:	4b09      	ldr	r3, [pc, #36]	@ (8002aa4 <main+0x4ac>)
 8002a80:	2201      	movs	r2, #1
 8002a82:	701a      	strb	r2, [r3, #0]
		  // Listen to 'D' again
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 0);
 8002a84:	2200      	movs	r2, #0
 8002a86:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a8a:	4811      	ldr	r0, [pc, #68]	@ (8002ad0 <main+0x4d8>)
 8002a8c:	f005 fc06 	bl	800829c <HAL_GPIO_WritePin>
//	  //	  UG_Update();
//	  	  LCD_PutStr(50,56, "TESTING", DEFAULT_FONT, C_GREEN, C_BLACK);
//	  	  HAL_Delay(500);


	  heartrate = armband_data.heartrate;
 8002a90:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002a94:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	  stepcount = armband_data.steps;
 8002a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a9c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  {
 8002aa0:	e64c      	b.n	800273c <main+0x144>
 8002aa2:	bf00      	nop
 8002aa4:	20000a7c 	.word	0x20000a7c
 8002aa8:	20000a7e 	.word	0x20000a7e
 8002aac:	20000a64 	.word	0x20000a64
 8002ab0:	2000027d 	.word	0x2000027d
 8002ab4:	42480000 	.word	0x42480000
 8002ab8:	40000400 	.word	0x40000400
 8002abc:	08012b84 	.word	0x08012b84
 8002ac0:	08012be8 	.word	0x08012be8
 8002ac4:	20000a7d 	.word	0x20000a7d
 8002ac8:	08012b9c 	.word	0x08012b9c
 8002acc:	48000c00 	.word	0x48000c00
 8002ad0:	48001400 	.word	0x48001400

08002ad4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b096      	sub	sp, #88	@ 0x58
 8002ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ada:	f107 0314 	add.w	r3, r7, #20
 8002ade:	2244      	movs	r2, #68	@ 0x44
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f00e f81f 	bl	8010b26 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ae8:	463b      	mov	r3, r7
 8002aea:	2200      	movs	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
 8002aee:	605a      	str	r2, [r3, #4]
 8002af0:	609a      	str	r2, [r3, #8]
 8002af2:	60da      	str	r2, [r3, #12]
 8002af4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002af6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002afa:	f006 fa0d 	bl	8008f18 <HAL_PWREx_ControlVoltageScaling>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002b04:	f001 f88e 	bl	8003c24 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002b08:	f006 f9d6 	bl	8008eb8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002b0c:	4b21      	ldr	r3, [pc, #132]	@ (8002b94 <SystemClock_Config+0xc0>)
 8002b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b12:	4a20      	ldr	r2, [pc, #128]	@ (8002b94 <SystemClock_Config+0xc0>)
 8002b14:	f023 0318 	bic.w	r3, r3, #24
 8002b18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002b1c:	2314      	movs	r3, #20
 8002b1e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002b20:	2301      	movs	r3, #1
 8002b22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002b24:	2301      	movs	r3, #1
 8002b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002b2c:	2360      	movs	r3, #96	@ 0x60
 8002b2e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b30:	2302      	movs	r3, #2
 8002b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002b34:	2301      	movs	r3, #1
 8002b36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8002b3c:	2310      	movs	r3, #16
 8002b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b40:	2302      	movs	r3, #2
 8002b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002b44:	2302      	movs	r3, #2
 8002b46:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b4c:	f107 0314 	add.w	r3, r7, #20
 8002b50:	4618      	mov	r0, r3
 8002b52:	f006 fa95 	bl	8009080 <HAL_RCC_OscConfig>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002b5c:	f001 f862 	bl	8003c24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b60:	230f      	movs	r3, #15
 8002b62:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b64:	2303      	movs	r3, #3
 8002b66:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b70:	2300      	movs	r3, #0
 8002b72:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002b74:	463b      	mov	r3, r7
 8002b76:	2101      	movs	r1, #1
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f006 fe9b 	bl	80098b4 <HAL_RCC_ClockConfig>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002b84:	f001 f84e 	bl	8003c24 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002b88:	f008 fba4 	bl	800b2d4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002b8c:	bf00      	nop
 8002b8e:	3758      	adds	r7, #88	@ 0x58
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40021000 	.word	0x40021000

08002b98 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b0a6      	sub	sp, #152	@ 0x98
 8002b9c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b9e:	1d3b      	adds	r3, r7, #4
 8002ba0:	2294      	movs	r2, #148	@ 0x94
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f00d ffbe 	bl	8010b26 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2
 8002baa:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8002bae:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	673b      	str	r3, [r7, #112]	@ 0x70
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	677b      	str	r3, [r7, #116]	@ 0x74
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002bb8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002bbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002bc0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002bc4:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002bce:	2318      	movs	r3, #24
 8002bd0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002bda:	2302      	movs	r3, #2
 8002bdc:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8002bde:	4b07      	ldr	r3, [pc, #28]	@ (8002bfc <PeriphCommonClock_Config+0x64>)
 8002be0:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002be2:	1d3b      	adds	r3, r7, #4
 8002be4:	4618      	mov	r0, r3
 8002be6:	f007 f923 	bl	8009e30 <HAL_RCCEx_PeriphCLKConfig>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8002bf0:	f001 f818 	bl	8003c24 <Error_Handler>
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	3798      	adds	r7, #152	@ 0x98
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	01110000 	.word	0x01110000

08002c00 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002c06:	463b      	mov	r3, r7
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]
 8002c0c:	605a      	str	r2, [r3, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
 8002c10:	60da      	str	r2, [r3, #12]
 8002c12:	611a      	str	r2, [r3, #16]
 8002c14:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002c16:	4b29      	ldr	r3, [pc, #164]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c18:	4a29      	ldr	r2, [pc, #164]	@ (8002cc0 <MX_ADC1_Init+0xc0>)
 8002c1a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002c1c:	4b27      	ldr	r3, [pc, #156]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c22:	4b26      	ldr	r3, [pc, #152]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c28:	4b24      	ldr	r3, [pc, #144]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002c2e:	4b23      	ldr	r3, [pc, #140]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c34:	4b21      	ldr	r3, [pc, #132]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c36:	2204      	movs	r2, #4
 8002c38:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002c3a:	4b20      	ldr	r3, [pc, #128]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002c40:	4b1e      	ldr	r3, [pc, #120]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002c46:	4b1d      	ldr	r3, [pc, #116]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c48:	2201      	movs	r2, #1
 8002c4a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c54:	4b19      	ldr	r3, [pc, #100]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c5a:	4b18      	ldr	r3, [pc, #96]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002c60:	4b16      	ldr	r3, [pc, #88]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002c68:	4b14      	ldr	r3, [pc, #80]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002c6e:	4b13      	ldr	r3, [pc, #76]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c76:	4811      	ldr	r0, [pc, #68]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002c78:	f004 f8c0 	bl	8006dfc <HAL_ADC_Init>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8002c82:	f000 ffcf 	bl	8003c24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002c86:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc4 <MX_ADC1_Init+0xc4>)
 8002c88:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c8a:	2306      	movs	r3, #6
 8002c8c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002c92:	237f      	movs	r3, #127	@ 0x7f
 8002c94:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002c96:	2304      	movs	r3, #4
 8002c98:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c9e:	463b      	mov	r3, r7
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4806      	ldr	r0, [pc, #24]	@ (8002cbc <MX_ADC1_Init+0xbc>)
 8002ca4:	f004 f9f0 	bl	8007088 <HAL_ADC_ConfigChannel>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002cae:	f000 ffb9 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002cb2:	bf00      	nop
 8002cb4:	3718      	adds	r7, #24
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	200002f4 	.word	0x200002f4
 8002cc0:	50040000 	.word	0x50040000
 8002cc4:	04300002 	.word	0x04300002

08002cc8 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8002ccc:	4b12      	ldr	r3, [pc, #72]	@ (8002d18 <MX_COMP1_Init+0x50>)
 8002cce:	4a13      	ldr	r2, [pc, #76]	@ (8002d1c <MX_COMP1_Init+0x54>)
 8002cd0:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT;
 8002cd2:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <MX_COMP1_Init+0x50>)
 8002cd4:	4a12      	ldr	r2, [pc, #72]	@ (8002d20 <MX_COMP1_Init+0x58>)
 8002cd6:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8002cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d18 <MX_COMP1_Init+0x50>)
 8002cda:	2280      	movs	r2, #128	@ 0x80
 8002cdc:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8002cde:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <MX_COMP1_Init+0x50>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8002ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d18 <MX_COMP1_Init+0x50>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8002cea:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <MX_COMP1_Init+0x50>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8002cf0:	4b09      	ldr	r3, [pc, #36]	@ (8002d18 <MX_COMP1_Init+0x50>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8002cf6:	4b08      	ldr	r3, [pc, #32]	@ (8002d18 <MX_COMP1_Init+0x50>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8002cfc:	4b06      	ldr	r3, [pc, #24]	@ (8002d18 <MX_COMP1_Init+0x50>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8002d02:	4805      	ldr	r0, [pc, #20]	@ (8002d18 <MX_COMP1_Init+0x50>)
 8002d04:	f004 fe64 	bl	80079d0 <HAL_COMP_Init>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_COMP1_Init+0x4a>
  {
    Error_Handler();
 8002d0e:	f000 ff89 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8002d12:	bf00      	nop
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	2000035c 	.word	0x2000035c
 8002d1c:	40010200 	.word	0x40010200
 8002d20:	00800030 	.word	0x00800030

08002d24 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8002d28:	4b12      	ldr	r3, [pc, #72]	@ (8002d74 <MX_COMP2_Init+0x50>)
 8002d2a:	4a13      	ldr	r2, [pc, #76]	@ (8002d78 <MX_COMP2_Init+0x54>)
 8002d2c:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO2;
 8002d2e:	4b11      	ldr	r3, [pc, #68]	@ (8002d74 <MX_COMP2_Init+0x50>)
 8002d30:	2270      	movs	r2, #112	@ 0x70
 8002d32:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8002d34:	4b0f      	ldr	r3, [pc, #60]	@ (8002d74 <MX_COMP2_Init+0x50>)
 8002d36:	2280      	movs	r2, #128	@ 0x80
 8002d38:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8002d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d74 <MX_COMP2_Init+0x50>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8002d40:	4b0c      	ldr	r3, [pc, #48]	@ (8002d74 <MX_COMP2_Init+0x50>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8002d46:	4b0b      	ldr	r3, [pc, #44]	@ (8002d74 <MX_COMP2_Init+0x50>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8002d4c:	4b09      	ldr	r3, [pc, #36]	@ (8002d74 <MX_COMP2_Init+0x50>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8002d52:	4b08      	ldr	r3, [pc, #32]	@ (8002d74 <MX_COMP2_Init+0x50>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8002d58:	4b06      	ldr	r3, [pc, #24]	@ (8002d74 <MX_COMP2_Init+0x50>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8002d5e:	4805      	ldr	r0, [pc, #20]	@ (8002d74 <MX_COMP2_Init+0x50>)
 8002d60:	f004 fe36 	bl	80079d0 <HAL_COMP_Init>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <MX_COMP2_Init+0x4a>
  {
    Error_Handler();
 8002d6a:	f000 ff5b 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000388 	.word	0x20000388
 8002d78:	40010204 	.word	0x40010204

08002d7c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002d80:	4b1b      	ldr	r3, [pc, #108]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002d82:	4a1c      	ldr	r2, [pc, #112]	@ (8002df4 <MX_I2C1_Init+0x78>)
 8002d84:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8002d86:	4b1a      	ldr	r3, [pc, #104]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002d88:	4a1b      	ldr	r2, [pc, #108]	@ (8002df8 <MX_I2C1_Init+0x7c>)
 8002d8a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002d8c:	4b18      	ldr	r3, [pc, #96]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d92:	4b17      	ldr	r3, [pc, #92]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002d94:	2201      	movs	r2, #1
 8002d96:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d98:	4b15      	ldr	r3, [pc, #84]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002d9e:	4b14      	ldr	r3, [pc, #80]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002da4:	4b12      	ldr	r3, [pc, #72]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002daa:	4b11      	ldr	r3, [pc, #68]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002db0:	4b0f      	ldr	r3, [pc, #60]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002db6:	480e      	ldr	r0, [pc, #56]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002db8:	f005 faab 	bl	8008312 <HAL_I2C_Init>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002dc2:	f000 ff2f 	bl	8003c24 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4809      	ldr	r0, [pc, #36]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002dca:	f005 ffdd 	bl	8008d88 <HAL_I2CEx_ConfigAnalogFilter>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d001      	beq.n	8002dd8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002dd4:	f000 ff26 	bl	8003c24 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002dd8:	2100      	movs	r1, #0
 8002dda:	4805      	ldr	r0, [pc, #20]	@ (8002df0 <MX_I2C1_Init+0x74>)
 8002ddc:	f006 f81f 	bl	8008e1e <HAL_I2CEx_ConfigDigitalFilter>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002de6:	f000 ff1d 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	200003b4 	.word	0x200003b4
 8002df4:	40005400 	.word	0x40005400
 8002df8:	00707cbb 	.word	0x00707cbb

08002dfc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002e00:	4b1b      	ldr	r3, [pc, #108]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e02:	4a1c      	ldr	r2, [pc, #112]	@ (8002e74 <MX_I2C2_Init+0x78>)
 8002e04:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 8002e06:	4b1a      	ldr	r3, [pc, #104]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e08:	4a1b      	ldr	r2, [pc, #108]	@ (8002e78 <MX_I2C2_Init+0x7c>)
 8002e0a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002e0c:	4b18      	ldr	r3, [pc, #96]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e12:	4b17      	ldr	r3, [pc, #92]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e14:	2201      	movs	r2, #1
 8002e16:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e18:	4b15      	ldr	r3, [pc, #84]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002e1e:	4b14      	ldr	r3, [pc, #80]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002e24:	4b12      	ldr	r3, [pc, #72]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e2a:	4b11      	ldr	r3, [pc, #68]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e30:	4b0f      	ldr	r3, [pc, #60]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002e36:	480e      	ldr	r0, [pc, #56]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e38:	f005 fa6b 	bl	8008312 <HAL_I2C_Init>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002e42:	f000 feef 	bl	8003c24 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002e46:	2100      	movs	r1, #0
 8002e48:	4809      	ldr	r0, [pc, #36]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e4a:	f005 ff9d 	bl	8008d88 <HAL_I2CEx_ConfigAnalogFilter>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002e54:	f000 fee6 	bl	8003c24 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002e58:	2100      	movs	r1, #0
 8002e5a:	4805      	ldr	r0, [pc, #20]	@ (8002e70 <MX_I2C2_Init+0x74>)
 8002e5c:	f005 ffdf 	bl	8008e1e <HAL_I2CEx_ConfigDigitalFilter>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002e66:	f000 fedd 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002e6a:	bf00      	nop
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20000408 	.word	0x20000408
 8002e74:	40005800 	.word	0x40005800
 8002e78:	00707cbb 	.word	0x00707cbb

08002e7c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002e80:	4b22      	ldr	r3, [pc, #136]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002e82:	4a23      	ldr	r2, [pc, #140]	@ (8002f10 <MX_LPUART1_UART_Init+0x94>)
 8002e84:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002e86:	4b21      	ldr	r3, [pc, #132]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002e88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e8c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002e94:	4b1d      	ldr	r3, [pc, #116]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002ea2:	220c      	movs	r2, #12
 8002ea4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ea6:	4b19      	ldr	r3, [pc, #100]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002eac:	4b17      	ldr	r3, [pc, #92]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002eb2:	4b16      	ldr	r3, [pc, #88]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002eb8:	4b14      	ldr	r3, [pc, #80]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002ebe:	4b13      	ldr	r3, [pc, #76]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002ec4:	4811      	ldr	r0, [pc, #68]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002ec6:	f00c f8f1 	bl	800f0ac <HAL_UART_Init>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002ed0:	f000 fea8 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	480d      	ldr	r0, [pc, #52]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002ed8:	f00c ff14 	bl	800fd04 <HAL_UARTEx_SetTxFifoThreshold>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002ee2:	f000 fe9f 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	4808      	ldr	r0, [pc, #32]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002eea:	f00c ff49 	bl	800fd80 <HAL_UARTEx_SetRxFifoThreshold>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002ef4:	f000 fe96 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002ef8:	4804      	ldr	r0, [pc, #16]	@ (8002f0c <MX_LPUART1_UART_Init+0x90>)
 8002efa:	f00c feca 	bl	800fc92 <HAL_UARTEx_DisableFifoMode>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002f04:	f000 fe8e 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002f08:	bf00      	nop
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	2000045c 	.word	0x2000045c
 8002f10:	40008000 	.word	0x40008000

08002f14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f18:	4b22      	ldr	r3, [pc, #136]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f1a:	4a23      	ldr	r2, [pc, #140]	@ (8002fa8 <MX_USART2_UART_Init+0x94>)
 8002f1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f1e:	4b21      	ldr	r3, [pc, #132]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f26:	4b1f      	ldr	r3, [pc, #124]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f32:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f38:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f3a:	220c      	movs	r2, #12
 8002f3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f3e:	4b19      	ldr	r3, [pc, #100]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f44:	4b17      	ldr	r3, [pc, #92]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f4a:	4b16      	ldr	r3, [pc, #88]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f50:	4b14      	ldr	r3, [pc, #80]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f56:	4b13      	ldr	r3, [pc, #76]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f5c:	4811      	ldr	r0, [pc, #68]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f5e:	f00c f8a5 	bl	800f0ac <HAL_UART_Init>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002f68:	f000 fe5c 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	480d      	ldr	r0, [pc, #52]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f70:	f00c fec8 	bl	800fd04 <HAL_UARTEx_SetTxFifoThreshold>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002f7a:	f000 fe53 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f7e:	2100      	movs	r1, #0
 8002f80:	4808      	ldr	r0, [pc, #32]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f82:	f00c fefd 	bl	800fd80 <HAL_UARTEx_SetRxFifoThreshold>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002f8c:	f000 fe4a 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002f90:	4804      	ldr	r0, [pc, #16]	@ (8002fa4 <MX_USART2_UART_Init+0x90>)
 8002f92:	f00c fe7e 	bl	800fc92 <HAL_UARTEx_DisableFifoMode>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d001      	beq.n	8002fa0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002f9c:	f000 fe42 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002fa0:	bf00      	nop
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	200004f0 	.word	0x200004f0
 8002fa8:	40004400 	.word	0x40004400

08002fac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002fb0:	4b22      	ldr	r3, [pc, #136]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002fb2:	4a23      	ldr	r2, [pc, #140]	@ (8003040 <MX_USART3_UART_Init+0x94>)
 8002fb4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002fb6:	4b21      	ldr	r3, [pc, #132]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002fb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002fbc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002fca:	4b1c      	ldr	r3, [pc, #112]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002fd2:	220c      	movs	r2, #12
 8002fd4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fd6:	4b19      	ldr	r3, [pc, #100]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fdc:	4b17      	ldr	r3, [pc, #92]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fe2:	4b16      	ldr	r3, [pc, #88]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002fe8:	4b14      	ldr	r3, [pc, #80]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fee:	4b13      	ldr	r3, [pc, #76]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002ff4:	4811      	ldr	r0, [pc, #68]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8002ff6:	f00c f859 	bl	800f0ac <HAL_UART_Init>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003000:	f000 fe10 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003004:	2100      	movs	r1, #0
 8003006:	480d      	ldr	r0, [pc, #52]	@ (800303c <MX_USART3_UART_Init+0x90>)
 8003008:	f00c fe7c 	bl	800fd04 <HAL_UARTEx_SetTxFifoThreshold>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8003012:	f000 fe07 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003016:	2100      	movs	r1, #0
 8003018:	4808      	ldr	r0, [pc, #32]	@ (800303c <MX_USART3_UART_Init+0x90>)
 800301a:	f00c feb1 	bl	800fd80 <HAL_UARTEx_SetRxFifoThreshold>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003024:	f000 fdfe 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003028:	4804      	ldr	r0, [pc, #16]	@ (800303c <MX_USART3_UART_Init+0x90>)
 800302a:	f00c fe32 	bl	800fc92 <HAL_UARTEx_DisableFifoMode>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8003034:	f000 fdf6 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003038:	bf00      	nop
 800303a:	bd80      	pop	{r7, pc}
 800303c:	20000584 	.word	0x20000584
 8003040:	40004800 	.word	0x40004800

08003044 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockB1.Instance = SAI1_Block_B;
 8003048:	4b45      	ldr	r3, [pc, #276]	@ (8003160 <MX_SAI1_Init+0x11c>)
 800304a:	4a46      	ldr	r2, [pc, #280]	@ (8003164 <MX_SAI1_Init+0x120>)
 800304c:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 800304e:	4b44      	ldr	r3, [pc, #272]	@ (8003160 <MX_SAI1_Init+0x11c>)
 8003050:	2200      	movs	r2, #0
 8003052:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 8003054:	4b42      	ldr	r3, [pc, #264]	@ (8003160 <MX_SAI1_Init+0x11c>)
 8003056:	2200      	movs	r2, #0
 8003058:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 800305a:	4b41      	ldr	r3, [pc, #260]	@ (8003160 <MX_SAI1_Init+0x11c>)
 800305c:	2240      	movs	r2, #64	@ 0x40
 800305e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003060:	4b3f      	ldr	r3, [pc, #252]	@ (8003160 <MX_SAI1_Init+0x11c>)
 8003062:	2200      	movs	r2, #0
 8003064:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8003066:	4b3e      	ldr	r3, [pc, #248]	@ (8003160 <MX_SAI1_Init+0x11c>)
 8003068:	2200      	movs	r2, #0
 800306a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 800306c:	4b3c      	ldr	r3, [pc, #240]	@ (8003160 <MX_SAI1_Init+0x11c>)
 800306e:	2200      	movs	r2, #0
 8003070:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8003072:	4b3b      	ldr	r3, [pc, #236]	@ (8003160 <MX_SAI1_Init+0x11c>)
 8003074:	2200      	movs	r2, #0
 8003076:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8003078:	4b39      	ldr	r3, [pc, #228]	@ (8003160 <MX_SAI1_Init+0x11c>)
 800307a:	2200      	movs	r2, #0
 800307c:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800307e:	4b38      	ldr	r3, [pc, #224]	@ (8003160 <MX_SAI1_Init+0x11c>)
 8003080:	2200      	movs	r2, #0
 8003082:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003084:	4b36      	ldr	r3, [pc, #216]	@ (8003160 <MX_SAI1_Init+0x11c>)
 8003086:	2200      	movs	r2, #0
 8003088:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 800308a:	4b35      	ldr	r3, [pc, #212]	@ (8003160 <MX_SAI1_Init+0x11c>)
 800308c:	4a36      	ldr	r2, [pc, #216]	@ (8003168 <MX_SAI1_Init+0x124>)
 800308e:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8003090:	4b33      	ldr	r3, [pc, #204]	@ (8003160 <MX_SAI1_Init+0x11c>)
 8003092:	2200      	movs	r2, #0
 8003094:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8003096:	4b32      	ldr	r3, [pc, #200]	@ (8003160 <MX_SAI1_Init+0x11c>)
 8003098:	2200      	movs	r2, #0
 800309a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800309c:	4b30      	ldr	r3, [pc, #192]	@ (8003160 <MX_SAI1_Init+0x11c>)
 800309e:	2200      	movs	r2, #0
 80030a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80030a2:	4b2f      	ldr	r3, [pc, #188]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 80030a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 0;
 80030b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80030b6:	4b2a      	ldr	r3, [pc, #168]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030bc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 80030be:	4b28      	ldr	r3, [pc, #160]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030c0:	2208      	movs	r2, #8
 80030c2:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80030c4:	4b26      	ldr	r3, [pc, #152]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80030ca:	4b25      	ldr	r3, [pc, #148]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80030d0:	4b23      	ldr	r3, [pc, #140]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80030d6:	4b22      	ldr	r3, [pc, #136]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030d8:	2200      	movs	r2, #0
 80030da:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80030dc:	4b20      	ldr	r3, [pc, #128]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030de:	2200      	movs	r2, #0
 80030e0:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80030e2:	4b1f      	ldr	r3, [pc, #124]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 80030e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030ea:	2201      	movs	r2, #1
 80030ec:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 80030ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80030f4:	481a      	ldr	r0, [pc, #104]	@ (8003160 <MX_SAI1_Init+0x11c>)
 80030f6:	f008 fc29 	bl	800b94c <HAL_SAI_Init>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 8003100:	f000 fd90 	bl	8003c24 <Error_Handler>
  }
  hsai_BlockA1.Instance = SAI1_Block_A;
 8003104:	4b19      	ldr	r3, [pc, #100]	@ (800316c <MX_SAI1_Init+0x128>)
 8003106:	4a1a      	ldr	r2, [pc, #104]	@ (8003170 <MX_SAI1_Init+0x12c>)
 8003108:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800310a:	4b18      	ldr	r3, [pc, #96]	@ (800316c <MX_SAI1_Init+0x128>)
 800310c:	2200      	movs	r2, #0
 800310e:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8003110:	4b16      	ldr	r3, [pc, #88]	@ (800316c <MX_SAI1_Init+0x128>)
 8003112:	2200      	movs	r2, #0
 8003114:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8003116:	4b15      	ldr	r3, [pc, #84]	@ (800316c <MX_SAI1_Init+0x128>)
 8003118:	2200      	movs	r2, #0
 800311a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800311c:	4b13      	ldr	r3, [pc, #76]	@ (800316c <MX_SAI1_Init+0x128>)
 800311e:	2200      	movs	r2, #0
 8003120:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003122:	4b12      	ldr	r3, [pc, #72]	@ (800316c <MX_SAI1_Init+0x128>)
 8003124:	2200      	movs	r2, #0
 8003126:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8003128:	4b10      	ldr	r3, [pc, #64]	@ (800316c <MX_SAI1_Init+0x128>)
 800312a:	4a0f      	ldr	r2, [pc, #60]	@ (8003168 <MX_SAI1_Init+0x124>)
 800312c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800312e:	4b0f      	ldr	r3, [pc, #60]	@ (800316c <MX_SAI1_Init+0x128>)
 8003130:	2200      	movs	r2, #0
 8003132:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8003134:	4b0d      	ldr	r3, [pc, #52]	@ (800316c <MX_SAI1_Init+0x128>)
 8003136:	2200      	movs	r2, #0
 8003138:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800313a:	4b0c      	ldr	r3, [pc, #48]	@ (800316c <MX_SAI1_Init+0x128>)
 800313c:	2200      	movs	r2, #0
 800313e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8003140:	4b0a      	ldr	r3, [pc, #40]	@ (800316c <MX_SAI1_Init+0x128>)
 8003142:	2200      	movs	r2, #0
 8003144:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8003146:	2302      	movs	r3, #2
 8003148:	2200      	movs	r2, #0
 800314a:	2100      	movs	r1, #0
 800314c:	4807      	ldr	r0, [pc, #28]	@ (800316c <MX_SAI1_Init+0x128>)
 800314e:	f008 fbcb 	bl	800b8e8 <HAL_SAI_InitProtocol>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d001      	beq.n	800315c <MX_SAI1_Init+0x118>
  {
    Error_Handler();
 8003158:	f000 fd64 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800315c:	bf00      	nop
 800315e:	bd80      	pop	{r7, pc}
 8003160:	20000618 	.word	0x20000618
 8003164:	40015424 	.word	0x40015424
 8003168:	0002ee00 	.word	0x0002ee00
 800316c:	200006ac 	.word	0x200006ac
 8003170:	40015404 	.word	0x40015404

08003174 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8003178:	4b2f      	ldr	r3, [pc, #188]	@ (8003238 <MX_SAI2_Init+0xc4>)
 800317a:	4a30      	ldr	r2, [pc, #192]	@ (800323c <MX_SAI2_Init+0xc8>)
 800317c:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 800317e:	4b2e      	ldr	r3, [pc, #184]	@ (8003238 <MX_SAI2_Init+0xc4>)
 8003180:	2200      	movs	r2, #0
 8003182:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8003184:	4b2c      	ldr	r3, [pc, #176]	@ (8003238 <MX_SAI2_Init+0xc4>)
 8003186:	2200      	movs	r2, #0
 8003188:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 800318a:	4b2b      	ldr	r3, [pc, #172]	@ (8003238 <MX_SAI2_Init+0xc4>)
 800318c:	2240      	movs	r2, #64	@ 0x40
 800318e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8003190:	4b29      	ldr	r3, [pc, #164]	@ (8003238 <MX_SAI2_Init+0xc4>)
 8003192:	2200      	movs	r2, #0
 8003194:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8003196:	4b28      	ldr	r3, [pc, #160]	@ (8003238 <MX_SAI2_Init+0xc4>)
 8003198:	2200      	movs	r2, #0
 800319a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 800319c:	4b26      	ldr	r3, [pc, #152]	@ (8003238 <MX_SAI2_Init+0xc4>)
 800319e:	2200      	movs	r2, #0
 80031a0:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80031a2:	4b25      	ldr	r3, [pc, #148]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80031a8:	4b23      	ldr	r3, [pc, #140]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 80031ae:	4b22      	ldr	r3, [pc, #136]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80031b4:	4b20      	ldr	r3, [pc, #128]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80031ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031bc:	4a20      	ldr	r2, [pc, #128]	@ (8003240 <MX_SAI2_Init+0xcc>)
 80031be:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80031c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 80031c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 80031cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80031d2:	4b19      	ldr	r3, [pc, #100]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 80031d8:	4b17      	ldr	r3, [pc, #92]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 0;
 80031e0:	4b15      	ldr	r3, [pc, #84]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80031e6:	4b14      	ldr	r3, [pc, #80]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031ec:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 80031ee:	4b12      	ldr	r3, [pc, #72]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031f0:	2208      	movs	r2, #8
 80031f2:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 80031f4:	4b10      	ldr	r3, [pc, #64]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031f6:	2201      	movs	r2, #1
 80031f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80031fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003238 <MX_SAI2_Init+0xc4>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8003200:	4b0d      	ldr	r3, [pc, #52]	@ (8003238 <MX_SAI2_Init+0xc4>)
 8003202:	2200      	movs	r2, #0
 8003204:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8003206:	4b0c      	ldr	r3, [pc, #48]	@ (8003238 <MX_SAI2_Init+0xc4>)
 8003208:	2200      	movs	r2, #0
 800320a:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 800320c:	4b0a      	ldr	r3, [pc, #40]	@ (8003238 <MX_SAI2_Init+0xc4>)
 800320e:	2200      	movs	r2, #0
 8003210:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8003212:	4b09      	ldr	r3, [pc, #36]	@ (8003238 <MX_SAI2_Init+0xc4>)
 8003214:	2200      	movs	r2, #0
 8003216:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8003218:	4b07      	ldr	r3, [pc, #28]	@ (8003238 <MX_SAI2_Init+0xc4>)
 800321a:	2201      	movs	r2, #1
 800321c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 800321e:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <MX_SAI2_Init+0xc4>)
 8003220:	2200      	movs	r2, #0
 8003222:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8003224:	4804      	ldr	r0, [pc, #16]	@ (8003238 <MX_SAI2_Init+0xc4>)
 8003226:	f008 fb91 	bl	800b94c <HAL_SAI_Init>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <MX_SAI2_Init+0xc0>
  {
    Error_Handler();
 8003230:	f000 fcf8 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8003234:	bf00      	nop
 8003236:	bd80      	pop	{r7, pc}
 8003238:	20000740 	.word	0x20000740
 800323c:	40015804 	.word	0x40015804
 8003240:	0002ee00 	.word	0x0002ee00

08003244 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003248:	4b1b      	ldr	r3, [pc, #108]	@ (80032b8 <MX_SPI2_Init+0x74>)
 800324a:	4a1c      	ldr	r2, [pc, #112]	@ (80032bc <MX_SPI2_Init+0x78>)
 800324c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800324e:	4b1a      	ldr	r3, [pc, #104]	@ (80032b8 <MX_SPI2_Init+0x74>)
 8003250:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003254:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003256:	4b18      	ldr	r3, [pc, #96]	@ (80032b8 <MX_SPI2_Init+0x74>)
 8003258:	2200      	movs	r2, #0
 800325a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800325c:	4b16      	ldr	r3, [pc, #88]	@ (80032b8 <MX_SPI2_Init+0x74>)
 800325e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003262:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003264:	4b14      	ldr	r3, [pc, #80]	@ (80032b8 <MX_SPI2_Init+0x74>)
 8003266:	2200      	movs	r2, #0
 8003268:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800326a:	4b13      	ldr	r3, [pc, #76]	@ (80032b8 <MX_SPI2_Init+0x74>)
 800326c:	2200      	movs	r2, #0
 800326e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003270:	4b11      	ldr	r3, [pc, #68]	@ (80032b8 <MX_SPI2_Init+0x74>)
 8003272:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003276:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003278:	4b0f      	ldr	r3, [pc, #60]	@ (80032b8 <MX_SPI2_Init+0x74>)
 800327a:	2218      	movs	r2, #24
 800327c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800327e:	4b0e      	ldr	r3, [pc, #56]	@ (80032b8 <MX_SPI2_Init+0x74>)
 8003280:	2200      	movs	r2, #0
 8003282:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003284:	4b0c      	ldr	r3, [pc, #48]	@ (80032b8 <MX_SPI2_Init+0x74>)
 8003286:	2200      	movs	r2, #0
 8003288:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800328a:	4b0b      	ldr	r3, [pc, #44]	@ (80032b8 <MX_SPI2_Init+0x74>)
 800328c:	2200      	movs	r2, #0
 800328e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003290:	4b09      	ldr	r3, [pc, #36]	@ (80032b8 <MX_SPI2_Init+0x74>)
 8003292:	2207      	movs	r2, #7
 8003294:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003296:	4b08      	ldr	r3, [pc, #32]	@ (80032b8 <MX_SPI2_Init+0x74>)
 8003298:	2200      	movs	r2, #0
 800329a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800329c:	4b06      	ldr	r3, [pc, #24]	@ (80032b8 <MX_SPI2_Init+0x74>)
 800329e:	2208      	movs	r2, #8
 80032a0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80032a2:	4805      	ldr	r0, [pc, #20]	@ (80032b8 <MX_SPI2_Init+0x74>)
 80032a4:	f008 fe9e 	bl	800bfe4 <HAL_SPI_Init>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80032ae:	f000 fcb9 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80032b2:	bf00      	nop
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	200007d4 	.word	0x200007d4
 80032bc:	40003800 	.word	0x40003800

080032c0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80032c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003334 <MX_SPI3_Init+0x74>)
 80032c6:	4a1c      	ldr	r2, [pc, #112]	@ (8003338 <MX_SPI3_Init+0x78>)
 80032c8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80032ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003334 <MX_SPI3_Init+0x74>)
 80032cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80032d0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80032d2:	4b18      	ldr	r3, [pc, #96]	@ (8003334 <MX_SPI3_Init+0x74>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80032d8:	4b16      	ldr	r3, [pc, #88]	@ (8003334 <MX_SPI3_Init+0x74>)
 80032da:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80032de:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032e0:	4b14      	ldr	r3, [pc, #80]	@ (8003334 <MX_SPI3_Init+0x74>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032e6:	4b13      	ldr	r3, [pc, #76]	@ (8003334 <MX_SPI3_Init+0x74>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80032ec:	4b11      	ldr	r3, [pc, #68]	@ (8003334 <MX_SPI3_Init+0x74>)
 80032ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032f2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003334 <MX_SPI3_Init+0x74>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80032fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003334 <MX_SPI3_Init+0x74>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003300:	4b0c      	ldr	r3, [pc, #48]	@ (8003334 <MX_SPI3_Init+0x74>)
 8003302:	2200      	movs	r2, #0
 8003304:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003306:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <MX_SPI3_Init+0x74>)
 8003308:	2200      	movs	r2, #0
 800330a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800330c:	4b09      	ldr	r3, [pc, #36]	@ (8003334 <MX_SPI3_Init+0x74>)
 800330e:	2207      	movs	r2, #7
 8003310:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003312:	4b08      	ldr	r3, [pc, #32]	@ (8003334 <MX_SPI3_Init+0x74>)
 8003314:	2200      	movs	r2, #0
 8003316:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003318:	4b06      	ldr	r3, [pc, #24]	@ (8003334 <MX_SPI3_Init+0x74>)
 800331a:	2208      	movs	r2, #8
 800331c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800331e:	4805      	ldr	r0, [pc, #20]	@ (8003334 <MX_SPI3_Init+0x74>)
 8003320:	f008 fe60 	bl	800bfe4 <HAL_SPI_Init>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800332a:	f000 fc7b 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800332e:	bf00      	nop
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	20000838 	.word	0x20000838
 8003338:	40003c00 	.word	0x40003c00

0800333c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b098      	sub	sp, #96	@ 0x60
 8003340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003342:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003346:	2200      	movs	r2, #0
 8003348:	601a      	str	r2, [r3, #0]
 800334a:	605a      	str	r2, [r3, #4]
 800334c:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800334e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003352:	2200      	movs	r2, #0
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	605a      	str	r2, [r3, #4]
 8003358:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800335a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	605a      	str	r2, [r3, #4]
 8003364:	609a      	str	r2, [r3, #8]
 8003366:	60da      	str	r2, [r3, #12]
 8003368:	611a      	str	r2, [r3, #16]
 800336a:	615a      	str	r2, [r3, #20]
 800336c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800336e:	463b      	mov	r3, r7
 8003370:	222c      	movs	r2, #44	@ 0x2c
 8003372:	2100      	movs	r1, #0
 8003374:	4618      	mov	r0, r3
 8003376:	f00d fbd6 	bl	8010b26 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800337a:	4b4a      	ldr	r3, [pc, #296]	@ (80034a4 <MX_TIM1_Init+0x168>)
 800337c:	4a4a      	ldr	r2, [pc, #296]	@ (80034a8 <MX_TIM1_Init+0x16c>)
 800337e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003380:	4b48      	ldr	r3, [pc, #288]	@ (80034a4 <MX_TIM1_Init+0x168>)
 8003382:	2200      	movs	r2, #0
 8003384:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003386:	4b47      	ldr	r3, [pc, #284]	@ (80034a4 <MX_TIM1_Init+0x168>)
 8003388:	2200      	movs	r2, #0
 800338a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800338c:	4b45      	ldr	r3, [pc, #276]	@ (80034a4 <MX_TIM1_Init+0x168>)
 800338e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003392:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003394:	4b43      	ldr	r3, [pc, #268]	@ (80034a4 <MX_TIM1_Init+0x168>)
 8003396:	2200      	movs	r2, #0
 8003398:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800339a:	4b42      	ldr	r3, [pc, #264]	@ (80034a4 <MX_TIM1_Init+0x168>)
 800339c:	2200      	movs	r2, #0
 800339e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033a0:	4b40      	ldr	r3, [pc, #256]	@ (80034a4 <MX_TIM1_Init+0x168>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80033a6:	483f      	ldr	r0, [pc, #252]	@ (80034a4 <MX_TIM1_Init+0x168>)
 80033a8:	f00a fb87 	bl	800daba <HAL_TIM_PWM_Init>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80033b2:	f000 fc37 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033b6:	2300      	movs	r3, #0
 80033b8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80033ba:	2300      	movs	r3, #0
 80033bc:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033be:	2300      	movs	r3, #0
 80033c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033c2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80033c6:	4619      	mov	r1, r3
 80033c8:	4836      	ldr	r0, [pc, #216]	@ (80034a4 <MX_TIM1_Init+0x168>)
 80033ca:	f00b fc85 	bl	800ecd8 <HAL_TIMEx_MasterConfigSynchronization>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80033d4:	f000 fc26 	bl	8003c24 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 80033d8:	2301      	movs	r3, #1
 80033da:	64bb      	str	r3, [r7, #72]	@ 0x48
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80033dc:	2301      	movs	r3, #1
 80033de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80033e0:	2300      	movs	r3, #0
 80033e2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80033e4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80033e8:	461a      	mov	r2, r3
 80033ea:	2101      	movs	r1, #1
 80033ec:	482d      	ldr	r0, [pc, #180]	@ (80034a4 <MX_TIM1_Init+0x168>)
 80033ee:	f00b fd79 	bl	800eee4 <HAL_TIMEx_ConfigBreakInput>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80033f8:	f000 fc14 	bl	8003c24 <Error_Handler>
  }
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80033fc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003400:	461a      	mov	r2, r3
 8003402:	2102      	movs	r1, #2
 8003404:	4827      	ldr	r0, [pc, #156]	@ (80034a4 <MX_TIM1_Init+0x168>)
 8003406:	f00b fd6d 	bl	800eee4 <HAL_TIMEx_ConfigBreakInput>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 8003410:	f000 fc08 	bl	8003c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003414:	2360      	movs	r3, #96	@ 0x60
 8003416:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 8003418:	2300      	movs	r3, #0
 800341a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800341c:	2300      	movs	r3, #0
 800341e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003420:	2300      	movs	r3, #0
 8003422:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003424:	2300      	movs	r3, #0
 8003426:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003428:	2300      	movs	r3, #0
 800342a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800342c:	2300      	movs	r3, #0
 800342e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003430:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003434:	2208      	movs	r2, #8
 8003436:	4619      	mov	r1, r3
 8003438:	481a      	ldr	r0, [pc, #104]	@ (80034a4 <MX_TIM1_Init+0x168>)
 800343a:	f00a fe17 	bl	800e06c <HAL_TIM_PWM_ConfigChannel>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8003444:	f000 fbee 	bl	8003c24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8003448:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800344c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800344e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003452:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003454:	2300      	movs	r3, #0
 8003456:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003458:	2300      	movs	r3, #0
 800345a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 800345c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003460:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003462:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003466:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003468:	2300      	movs	r3, #0
 800346a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 800346c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003470:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003472:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003476:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003478:	2300      	movs	r3, #0
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800347c:	2300      	movs	r3, #0
 800347e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003480:	463b      	mov	r3, r7
 8003482:	4619      	mov	r1, r3
 8003484:	4807      	ldr	r0, [pc, #28]	@ (80034a4 <MX_TIM1_Init+0x168>)
 8003486:	f00b fcaf 	bl	800ede8 <HAL_TIMEx_ConfigBreakDeadTime>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8003490:	f000 fbc8 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003494:	4803      	ldr	r0, [pc, #12]	@ (80034a4 <MX_TIM1_Init+0x168>)
 8003496:	f000 ffc5 	bl	8004424 <HAL_TIM_MspPostInit>

}
 800349a:	bf00      	nop
 800349c:	3760      	adds	r7, #96	@ 0x60
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	2000089c 	.word	0x2000089c
 80034a8:	40012c00 	.word	0x40012c00

080034ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b08a      	sub	sp, #40	@ 0x28
 80034b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034b2:	f107 031c 	add.w	r3, r7, #28
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]
 80034ba:	605a      	str	r2, [r3, #4]
 80034bc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80034be:	463b      	mov	r3, r7
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]
 80034c4:	605a      	str	r2, [r3, #4]
 80034c6:	609a      	str	r2, [r3, #8]
 80034c8:	60da      	str	r2, [r3, #12]
 80034ca:	611a      	str	r2, [r3, #16]
 80034cc:	615a      	str	r2, [r3, #20]
 80034ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80034d0:	4b27      	ldr	r3, [pc, #156]	@ (8003570 <MX_TIM2_Init+0xc4>)
 80034d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80034d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80034d8:	4b25      	ldr	r3, [pc, #148]	@ (8003570 <MX_TIM2_Init+0xc4>)
 80034da:	2200      	movs	r2, #0
 80034dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034de:	4b24      	ldr	r3, [pc, #144]	@ (8003570 <MX_TIM2_Init+0xc4>)
 80034e0:	2200      	movs	r2, #0
 80034e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80034e4:	4b22      	ldr	r3, [pc, #136]	@ (8003570 <MX_TIM2_Init+0xc4>)
 80034e6:	f04f 32ff 	mov.w	r2, #4294967295
 80034ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034ec:	4b20      	ldr	r3, [pc, #128]	@ (8003570 <MX_TIM2_Init+0xc4>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034f2:	4b1f      	ldr	r3, [pc, #124]	@ (8003570 <MX_TIM2_Init+0xc4>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80034f8:	481d      	ldr	r0, [pc, #116]	@ (8003570 <MX_TIM2_Init+0xc4>)
 80034fa:	f00a fade 	bl	800daba <HAL_TIM_PWM_Init>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003504:	f000 fb8e 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003508:	2300      	movs	r3, #0
 800350a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800350c:	2300      	movs	r3, #0
 800350e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003510:	f107 031c 	add.w	r3, r7, #28
 8003514:	4619      	mov	r1, r3
 8003516:	4816      	ldr	r0, [pc, #88]	@ (8003570 <MX_TIM2_Init+0xc4>)
 8003518:	f00b fbde 	bl	800ecd8 <HAL_TIMEx_MasterConfigSynchronization>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8003522:	f000 fb7f 	bl	8003c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003526:	2360      	movs	r3, #96	@ 0x60
 8003528:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800352a:	2300      	movs	r3, #0
 800352c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800352e:	2300      	movs	r3, #0
 8003530:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003532:	2300      	movs	r3, #0
 8003534:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003536:	463b      	mov	r3, r7
 8003538:	2200      	movs	r2, #0
 800353a:	4619      	mov	r1, r3
 800353c:	480c      	ldr	r0, [pc, #48]	@ (8003570 <MX_TIM2_Init+0xc4>)
 800353e:	f00a fd95 	bl	800e06c <HAL_TIM_PWM_ConfigChannel>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003548:	f000 fb6c 	bl	8003c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800354c:	463b      	mov	r3, r7
 800354e:	2208      	movs	r2, #8
 8003550:	4619      	mov	r1, r3
 8003552:	4807      	ldr	r0, [pc, #28]	@ (8003570 <MX_TIM2_Init+0xc4>)
 8003554:	f00a fd8a 	bl	800e06c <HAL_TIM_PWM_ConfigChannel>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800355e:	f000 fb61 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003562:	4803      	ldr	r0, [pc, #12]	@ (8003570 <MX_TIM2_Init+0xc4>)
 8003564:	f000 ff5e 	bl	8004424 <HAL_TIM_MspPostInit>

}
 8003568:	bf00      	nop
 800356a:	3728      	adds	r7, #40	@ 0x28
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	200008e8 	.word	0x200008e8

08003574 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b08e      	sub	sp, #56	@ 0x38
 8003578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800357a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800357e:	2200      	movs	r2, #0
 8003580:	601a      	str	r2, [r3, #0]
 8003582:	605a      	str	r2, [r3, #4]
 8003584:	609a      	str	r2, [r3, #8]
 8003586:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003588:	f107 031c 	add.w	r3, r7, #28
 800358c:	2200      	movs	r2, #0
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	605a      	str	r2, [r3, #4]
 8003592:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003594:	463b      	mov	r3, r7
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	605a      	str	r2, [r3, #4]
 800359c:	609a      	str	r2, [r3, #8]
 800359e:	60da      	str	r2, [r3, #12]
 80035a0:	611a      	str	r2, [r3, #16]
 80035a2:	615a      	str	r2, [r3, #20]
 80035a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80035a6:	4b32      	ldr	r3, [pc, #200]	@ (8003670 <MX_TIM3_Init+0xfc>)
 80035a8:	4a32      	ldr	r2, [pc, #200]	@ (8003674 <MX_TIM3_Init+0x100>)
 80035aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80035ac:	4b30      	ldr	r3, [pc, #192]	@ (8003670 <MX_TIM3_Init+0xfc>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035b2:	4b2f      	ldr	r3, [pc, #188]	@ (8003670 <MX_TIM3_Init+0xfc>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80035b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003670 <MX_TIM3_Init+0xfc>)
 80035ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80035be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003670 <MX_TIM3_Init+0xfc>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035c6:	4b2a      	ldr	r3, [pc, #168]	@ (8003670 <MX_TIM3_Init+0xfc>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80035cc:	4828      	ldr	r0, [pc, #160]	@ (8003670 <MX_TIM3_Init+0xfc>)
 80035ce:	f00a f94b 	bl	800d868 <HAL_TIM_Base_Init>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80035d8:	f000 fb24 	bl	8003c24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80035e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80035e6:	4619      	mov	r1, r3
 80035e8:	4821      	ldr	r0, [pc, #132]	@ (8003670 <MX_TIM3_Init+0xfc>)
 80035ea:	f00a fe53 	bl	800e294 <HAL_TIM_ConfigClockSource>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80035f4:	f000 fb16 	bl	8003c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80035f8:	481d      	ldr	r0, [pc, #116]	@ (8003670 <MX_TIM3_Init+0xfc>)
 80035fa:	f00a fa5e 	bl	800daba <HAL_TIM_PWM_Init>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003604:	f000 fb0e 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003608:	2300      	movs	r3, #0
 800360a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800360c:	2300      	movs	r3, #0
 800360e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003610:	f107 031c 	add.w	r3, r7, #28
 8003614:	4619      	mov	r1, r3
 8003616:	4816      	ldr	r0, [pc, #88]	@ (8003670 <MX_TIM3_Init+0xfc>)
 8003618:	f00b fb5e 	bl	800ecd8 <HAL_TIMEx_MasterConfigSynchronization>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003622:	f000 faff 	bl	8003c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003626:	2360      	movs	r3, #96	@ 0x60
 8003628:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800362a:	2300      	movs	r3, #0
 800362c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800362e:	2300      	movs	r3, #0
 8003630:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003632:	2300      	movs	r3, #0
 8003634:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003636:	463b      	mov	r3, r7
 8003638:	2204      	movs	r2, #4
 800363a:	4619      	mov	r1, r3
 800363c:	480c      	ldr	r0, [pc, #48]	@ (8003670 <MX_TIM3_Init+0xfc>)
 800363e:	f00a fd15 	bl	800e06c <HAL_TIM_PWM_ConfigChannel>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003648:	f000 faec 	bl	8003c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800364c:	463b      	mov	r3, r7
 800364e:	2208      	movs	r2, #8
 8003650:	4619      	mov	r1, r3
 8003652:	4807      	ldr	r0, [pc, #28]	@ (8003670 <MX_TIM3_Init+0xfc>)
 8003654:	f00a fd0a 	bl	800e06c <HAL_TIM_PWM_ConfigChannel>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800365e:	f000 fae1 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003662:	4803      	ldr	r0, [pc, #12]	@ (8003670 <MX_TIM3_Init+0xfc>)
 8003664:	f000 fede 	bl	8004424 <HAL_TIM_MspPostInit>

}
 8003668:	bf00      	nop
 800366a:	3738      	adds	r7, #56	@ 0x38
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	20000934 	.word	0x20000934
 8003674:	40000400 	.word	0x40000400

08003678 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b08a      	sub	sp, #40	@ 0x28
 800367c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800367e:	f107 031c 	add.w	r3, r7, #28
 8003682:	2200      	movs	r2, #0
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	605a      	str	r2, [r3, #4]
 8003688:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800368a:	463b      	mov	r3, r7
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	605a      	str	r2, [r3, #4]
 8003692:	609a      	str	r2, [r3, #8]
 8003694:	60da      	str	r2, [r3, #12]
 8003696:	611a      	str	r2, [r3, #16]
 8003698:	615a      	str	r2, [r3, #20]
 800369a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800369c:	4b21      	ldr	r3, [pc, #132]	@ (8003724 <MX_TIM4_Init+0xac>)
 800369e:	4a22      	ldr	r2, [pc, #136]	@ (8003728 <MX_TIM4_Init+0xb0>)
 80036a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80036a2:	4b20      	ldr	r3, [pc, #128]	@ (8003724 <MX_TIM4_Init+0xac>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003724 <MX_TIM4_Init+0xac>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80036ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003724 <MX_TIM4_Init+0xac>)
 80036b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80036b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036b6:	4b1b      	ldr	r3, [pc, #108]	@ (8003724 <MX_TIM4_Init+0xac>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036bc:	4b19      	ldr	r3, [pc, #100]	@ (8003724 <MX_TIM4_Init+0xac>)
 80036be:	2200      	movs	r2, #0
 80036c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80036c2:	4818      	ldr	r0, [pc, #96]	@ (8003724 <MX_TIM4_Init+0xac>)
 80036c4:	f00a f9f9 	bl	800daba <HAL_TIM_PWM_Init>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80036ce:	f000 faa9 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036d2:	2300      	movs	r3, #0
 80036d4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036d6:	2300      	movs	r3, #0
 80036d8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80036da:	f107 031c 	add.w	r3, r7, #28
 80036de:	4619      	mov	r1, r3
 80036e0:	4810      	ldr	r0, [pc, #64]	@ (8003724 <MX_TIM4_Init+0xac>)
 80036e2:	f00b faf9 	bl	800ecd8 <HAL_TIMEx_MasterConfigSynchronization>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80036ec:	f000 fa9a 	bl	8003c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036f0:	2360      	movs	r3, #96	@ 0x60
 80036f2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80036f4:	2300      	movs	r3, #0
 80036f6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036f8:	2300      	movs	r3, #0
 80036fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036fc:	2300      	movs	r3, #0
 80036fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003700:	463b      	mov	r3, r7
 8003702:	220c      	movs	r2, #12
 8003704:	4619      	mov	r1, r3
 8003706:	4807      	ldr	r0, [pc, #28]	@ (8003724 <MX_TIM4_Init+0xac>)
 8003708:	f00a fcb0 	bl	800e06c <HAL_TIM_PWM_ConfigChannel>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8003712:	f000 fa87 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003716:	4803      	ldr	r0, [pc, #12]	@ (8003724 <MX_TIM4_Init+0xac>)
 8003718:	f000 fe84 	bl	8004424 <HAL_TIM_MspPostInit>

}
 800371c:	bf00      	nop
 800371e:	3728      	adds	r7, #40	@ 0x28
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	20000980 	.word	0x20000980
 8003728:	40000800 	.word	0x40000800

0800372c <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b096      	sub	sp, #88	@ 0x58
 8003730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003732:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003736:	2200      	movs	r2, #0
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	605a      	str	r2, [r3, #4]
 800373c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800373e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
 8003746:	605a      	str	r2, [r3, #4]
 8003748:	609a      	str	r2, [r3, #8]
 800374a:	60da      	str	r2, [r3, #12]
 800374c:	611a      	str	r2, [r3, #16]
 800374e:	615a      	str	r2, [r3, #20]
 8003750:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003752:	1d3b      	adds	r3, r7, #4
 8003754:	222c      	movs	r2, #44	@ 0x2c
 8003756:	2100      	movs	r1, #0
 8003758:	4618      	mov	r0, r3
 800375a:	f00d f9e4 	bl	8010b26 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800375e:	4b33      	ldr	r3, [pc, #204]	@ (800382c <MX_TIM15_Init+0x100>)
 8003760:	4a33      	ldr	r2, [pc, #204]	@ (8003830 <MX_TIM15_Init+0x104>)
 8003762:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8003764:	4b31      	ldr	r3, [pc, #196]	@ (800382c <MX_TIM15_Init+0x100>)
 8003766:	2200      	movs	r2, #0
 8003768:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800376a:	4b30      	ldr	r3, [pc, #192]	@ (800382c <MX_TIM15_Init+0x100>)
 800376c:	2200      	movs	r2, #0
 800376e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8003770:	4b2e      	ldr	r3, [pc, #184]	@ (800382c <MX_TIM15_Init+0x100>)
 8003772:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003776:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003778:	4b2c      	ldr	r3, [pc, #176]	@ (800382c <MX_TIM15_Init+0x100>)
 800377a:	2200      	movs	r2, #0
 800377c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800377e:	4b2b      	ldr	r3, [pc, #172]	@ (800382c <MX_TIM15_Init+0x100>)
 8003780:	2200      	movs	r2, #0
 8003782:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003784:	4b29      	ldr	r3, [pc, #164]	@ (800382c <MX_TIM15_Init+0x100>)
 8003786:	2200      	movs	r2, #0
 8003788:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800378a:	4828      	ldr	r0, [pc, #160]	@ (800382c <MX_TIM15_Init+0x100>)
 800378c:	f00a f995 	bl	800daba <HAL_TIM_PWM_Init>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8003796:	f000 fa45 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800379a:	2300      	movs	r3, #0
 800379c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800379e:	2300      	movs	r3, #0
 80037a0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80037a2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80037a6:	4619      	mov	r1, r3
 80037a8:	4820      	ldr	r0, [pc, #128]	@ (800382c <MX_TIM15_Init+0x100>)
 80037aa:	f00b fa95 	bl	800ecd8 <HAL_TIMEx_MasterConfigSynchronization>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 80037b4:	f000 fa36 	bl	8003c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037b8:	2360      	movs	r3, #96	@ 0x60
 80037ba:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80037bc:	2300      	movs	r3, #0
 80037be:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037c0:	2300      	movs	r3, #0
 80037c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80037c4:	2300      	movs	r3, #0
 80037c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037c8:	2300      	movs	r3, #0
 80037ca:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80037cc:	2300      	movs	r3, #0
 80037ce:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80037d0:	2300      	movs	r3, #0
 80037d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80037d8:	2200      	movs	r2, #0
 80037da:	4619      	mov	r1, r3
 80037dc:	4813      	ldr	r0, [pc, #76]	@ (800382c <MX_TIM15_Init+0x100>)
 80037de:	f00a fc45 	bl	800e06c <HAL_TIM_PWM_ConfigChannel>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 80037e8:	f000 fa1c 	bl	8003c24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80037ec:	2300      	movs	r3, #0
 80037ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80037f0:	2300      	movs	r3, #0
 80037f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80037f4:	2300      	movs	r3, #0
 80037f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80037f8:	2300      	movs	r3, #0
 80037fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80037fc:	2300      	movs	r3, #0
 80037fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003800:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003804:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003806:	2300      	movs	r3, #0
 8003808:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800380a:	1d3b      	adds	r3, r7, #4
 800380c:	4619      	mov	r1, r3
 800380e:	4807      	ldr	r0, [pc, #28]	@ (800382c <MX_TIM15_Init+0x100>)
 8003810:	f00b faea 	bl	800ede8 <HAL_TIMEx_ConfigBreakDeadTime>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 800381a:	f000 fa03 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800381e:	4803      	ldr	r0, [pc, #12]	@ (800382c <MX_TIM15_Init+0x100>)
 8003820:	f000 fe00 	bl	8004424 <HAL_TIM_MspPostInit>

}
 8003824:	bf00      	nop
 8003826:	3758      	adds	r7, #88	@ 0x58
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	200009cc 	.word	0x200009cc
 8003830:	40014000 	.word	0x40014000

08003834 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b092      	sub	sp, #72	@ 0x48
 8003838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800383a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800383e:	2200      	movs	r2, #0
 8003840:	601a      	str	r2, [r3, #0]
 8003842:	605a      	str	r2, [r3, #4]
 8003844:	609a      	str	r2, [r3, #8]
 8003846:	60da      	str	r2, [r3, #12]
 8003848:	611a      	str	r2, [r3, #16]
 800384a:	615a      	str	r2, [r3, #20]
 800384c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800384e:	463b      	mov	r3, r7
 8003850:	222c      	movs	r2, #44	@ 0x2c
 8003852:	2100      	movs	r1, #0
 8003854:	4618      	mov	r0, r3
 8003856:	f00d f966 	bl	8010b26 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800385a:	4b2f      	ldr	r3, [pc, #188]	@ (8003918 <MX_TIM17_Init+0xe4>)
 800385c:	4a2f      	ldr	r2, [pc, #188]	@ (800391c <MX_TIM17_Init+0xe8>)
 800385e:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 2441;
 8003860:	4b2d      	ldr	r3, [pc, #180]	@ (8003918 <MX_TIM17_Init+0xe4>)
 8003862:	f640 1289 	movw	r2, #2441	@ 0x989
 8003866:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003868:	4b2b      	ldr	r3, [pc, #172]	@ (8003918 <MX_TIM17_Init+0xe4>)
 800386a:	2200      	movs	r2, #0
 800386c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 800386e:	4b2a      	ldr	r3, [pc, #168]	@ (8003918 <MX_TIM17_Init+0xe4>)
 8003870:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003874:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003876:	4b28      	ldr	r3, [pc, #160]	@ (8003918 <MX_TIM17_Init+0xe4>)
 8003878:	2200      	movs	r2, #0
 800387a:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800387c:	4b26      	ldr	r3, [pc, #152]	@ (8003918 <MX_TIM17_Init+0xe4>)
 800387e:	2200      	movs	r2, #0
 8003880:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003882:	4b25      	ldr	r3, [pc, #148]	@ (8003918 <MX_TIM17_Init+0xe4>)
 8003884:	2200      	movs	r2, #0
 8003886:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003888:	4823      	ldr	r0, [pc, #140]	@ (8003918 <MX_TIM17_Init+0xe4>)
 800388a:	f009 ffed 	bl	800d868 <HAL_TIM_Base_Init>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <MX_TIM17_Init+0x64>
  {
    Error_Handler();
 8003894:	f000 f9c6 	bl	8003c24 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8003898:	481f      	ldr	r0, [pc, #124]	@ (8003918 <MX_TIM17_Init+0xe4>)
 800389a:	f00a f8ad 	bl	800d9f8 <HAL_TIM_OC_Init>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <MX_TIM17_Init+0x74>
  {
    Error_Handler();
 80038a4:	f000 f9be 	bl	8003c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80038a8:	2300      	movs	r3, #0
 80038aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 80038ac:	2300      	movs	r3, #0
 80038ae:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038b0:	2300      	movs	r3, #0
 80038b2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80038b4:	2300      	movs	r3, #0
 80038b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038b8:	2300      	movs	r3, #0
 80038ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80038bc:	2300      	movs	r3, #0
 80038be:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80038c0:	2300      	movs	r3, #0
 80038c2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80038c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80038c8:	2200      	movs	r2, #0
 80038ca:	4619      	mov	r1, r3
 80038cc:	4812      	ldr	r0, [pc, #72]	@ (8003918 <MX_TIM17_Init+0xe4>)
 80038ce:	f00a fb53 	bl	800df78 <HAL_TIM_OC_ConfigChannel>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <MX_TIM17_Init+0xa8>
  {
    Error_Handler();
 80038d8:	f000 f9a4 	bl	8003c24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80038dc:	2300      	movs	r3, #0
 80038de:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80038e0:	2300      	movs	r3, #0
 80038e2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80038e4:	2300      	movs	r3, #0
 80038e6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80038e8:	2300      	movs	r3, #0
 80038ea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80038ec:	2300      	movs	r3, #0
 80038ee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80038f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80038f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80038f6:	2300      	movs	r3, #0
 80038f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80038fa:	463b      	mov	r3, r7
 80038fc:	4619      	mov	r1, r3
 80038fe:	4806      	ldr	r0, [pc, #24]	@ (8003918 <MX_TIM17_Init+0xe4>)
 8003900:	f00b fa72 	bl	800ede8 <HAL_TIMEx_ConfigBreakDeadTime>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 800390a:	f000 f98b 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800390e:	bf00      	nop
 8003910:	3748      	adds	r7, #72	@ 0x48
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	20000a18 	.word	0x20000a18
 800391c:	40014800 	.word	0x40014800

08003920 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8003924:	bf00      	nop
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
	...

08003930 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b08e      	sub	sp, #56	@ 0x38
 8003934:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003936:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800393a:	2200      	movs	r2, #0
 800393c:	601a      	str	r2, [r3, #0]
 800393e:	605a      	str	r2, [r3, #4]
 8003940:	609a      	str	r2, [r3, #8]
 8003942:	60da      	str	r2, [r3, #12]
 8003944:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003946:	4b9e      	ldr	r3, [pc, #632]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 8003948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800394a:	4a9d      	ldr	r2, [pc, #628]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 800394c:	f043 0310 	orr.w	r3, r3, #16
 8003950:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003952:	4b9b      	ldr	r3, [pc, #620]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 8003954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003956:	f003 0310 	and.w	r3, r3, #16
 800395a:	623b      	str	r3, [r7, #32]
 800395c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800395e:	4b98      	ldr	r3, [pc, #608]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 8003960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003962:	4a97      	ldr	r2, [pc, #604]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 8003964:	f043 0304 	orr.w	r3, r3, #4
 8003968:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800396a:	4b95      	ldr	r3, [pc, #596]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 800396c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800396e:	f003 0304 	and.w	r3, r3, #4
 8003972:	61fb      	str	r3, [r7, #28]
 8003974:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003976:	4b92      	ldr	r3, [pc, #584]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 8003978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800397a:	4a91      	ldr	r2, [pc, #580]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 800397c:	f043 0320 	orr.w	r3, r3, #32
 8003980:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003982:	4b8f      	ldr	r3, [pc, #572]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 8003984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003986:	f003 0320 	and.w	r3, r3, #32
 800398a:	61bb      	str	r3, [r7, #24]
 800398c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800398e:	4b8c      	ldr	r3, [pc, #560]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 8003990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003992:	4a8b      	ldr	r2, [pc, #556]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 8003994:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003998:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800399a:	4b89      	ldr	r3, [pc, #548]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 800399c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800399e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039a2:	617b      	str	r3, [r7, #20]
 80039a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039a6:	4b86      	ldr	r3, [pc, #536]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039aa:	4a85      	ldr	r2, [pc, #532]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039ac:	f043 0301 	orr.w	r3, r3, #1
 80039b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039b2:	4b83      	ldr	r3, [pc, #524]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	613b      	str	r3, [r7, #16]
 80039bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80039be:	4b80      	ldr	r3, [pc, #512]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c2:	4a7f      	ldr	r2, [pc, #508]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039c4:	f043 0302 	orr.w	r3, r3, #2
 80039c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039ca:	4b7d      	ldr	r3, [pc, #500]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	60fb      	str	r3, [r7, #12]
 80039d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80039d6:	4b7a      	ldr	r3, [pc, #488]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039da:	4a79      	ldr	r2, [pc, #484]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039dc:	f043 0308 	orr.w	r3, r3, #8
 80039e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039e2:	4b77      	ldr	r3, [pc, #476]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e6:	f003 0308 	and.w	r3, r3, #8
 80039ea:	60bb      	str	r3, [r7, #8]
 80039ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80039ee:	4b74      	ldr	r3, [pc, #464]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f2:	4a73      	ldr	r2, [pc, #460]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039fa:	4b71      	ldr	r3, [pc, #452]	@ (8003bc0 <MX_GPIO_Init+0x290>)
 80039fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a02:	607b      	str	r3, [r7, #4]
 8003a04:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8003a06:	f005 fb2b 	bl	8009060 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8003a10:	486c      	ldr	r0, [pc, #432]	@ (8003bc4 <MX_GPIO_Init+0x294>)
 8003a12:	f004 fc43 	bl	800829c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8003a16:	2200      	movs	r2, #0
 8003a18:	f44f 6178 	mov.w	r1, #3968	@ 0xf80
 8003a1c:	486a      	ldr	r0, [pc, #424]	@ (8003bc8 <MX_GPIO_Init+0x298>)
 8003a1e:	f004 fc3d 	bl	800829c <HAL_GPIO_WritePin>
                          |GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8003a22:	2201      	movs	r2, #1
 8003a24:	2101      	movs	r1, #1
 8003a26:	4869      	ldr	r0, [pc, #420]	@ (8003bcc <MX_GPIO_Init+0x29c>)
 8003a28:	f004 fc38 	bl	800829c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003a2c:	2320      	movs	r3, #32
 8003a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003a30:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003a34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a36:	2300      	movs	r3, #0
 8003a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003a3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a3e:	4619      	mov	r1, r3
 8003a40:	4860      	ldr	r0, [pc, #384]	@ (8003bc4 <MX_GPIO_Init+0x294>)
 8003a42:	f004 fa81 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003a46:	2310      	movs	r3, #16
 8003a48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a52:	2303      	movs	r3, #3
 8003a54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a56:	2305      	movs	r3, #5
 8003a58:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a5e:	4619      	mov	r1, r3
 8003a60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a64:	f004 fa70 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003a68:	23e0      	movs	r3, #224	@ 0xe0
 8003a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a70:	2301      	movs	r3, #1
 8003a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a78:	4619      	mov	r1, r3
 8003a7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a7e:	f004 fa63 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF13 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8003a82:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003a86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003a88:	2311      	movs	r3, #17
 8003a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a90:	2300      	movs	r3, #0
 8003a92:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003a94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a98:	4619      	mov	r1, r3
 8003a9a:	484a      	ldr	r0, [pc, #296]	@ (8003bc4 <MX_GPIO_Init+0x294>)
 8003a9c:	f004 fa54 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8003aa0:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 8003aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ab2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4843      	ldr	r0, [pc, #268]	@ (8003bc8 <MX_GPIO_Init+0x298>)
 8003aba:	f004 fa45 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8003abe:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8003ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003ac4:	2311      	movs	r3, #17
 8003ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003acc:	2300      	movs	r3, #0
 8003ace:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ad0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	483c      	ldr	r0, [pc, #240]	@ (8003bc8 <MX_GPIO_Init+0x298>)
 8003ad8:	f004 fa36 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003adc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003ae2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003aec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003af0:	4619      	mov	r1, r3
 8003af2:	4836      	ldr	r0, [pc, #216]	@ (8003bcc <MX_GPIO_Init+0x29c>)
 8003af4:	f004 fa28 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003af8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003afc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003afe:	2302      	movs	r3, #2
 8003b00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b02:	2300      	movs	r3, #0
 8003b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b06:	2303      	movs	r3, #3
 8003b08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003b0a:	230c      	movs	r3, #12
 8003b0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b12:	4619      	mov	r1, r3
 8003b14:	482e      	ldr	r0, [pc, #184]	@ (8003bd0 <MX_GPIO_Init+0x2a0>)
 8003b16:	f004 fa17 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003b1a:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8003b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b20:	2302      	movs	r3, #2
 8003b22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b24:	2300      	movs	r3, #0
 8003b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003b2c:	230a      	movs	r3, #10
 8003b2e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b34:	4619      	mov	r1, r3
 8003b36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b3a:	f004 fa05 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003b3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b42:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b44:	2300      	movs	r3, #0
 8003b46:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b50:	4619      	mov	r1, r3
 8003b52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b56:	f004 f9f7 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b62:	2300      	movs	r3, #0
 8003b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b66:	2300      	movs	r3, #0
 8003b68:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b6e:	4619      	mov	r1, r3
 8003b70:	4816      	ldr	r0, [pc, #88]	@ (8003bcc <MX_GPIO_Init+0x29c>)
 8003b72:	f004 f9e9 	bl	8007f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003b76:	2304      	movs	r3, #4
 8003b78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b82:	2303      	movs	r3, #3
 8003b84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003b86:	230c      	movs	r3, #12
 8003b88:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b8e:	4619      	mov	r1, r3
 8003b90:	480e      	ldr	r0, [pc, #56]	@ (8003bcc <MX_GPIO_Init+0x29c>)
 8003b92:	f004 f9d9 	bl	8007f48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003b96:	2200      	movs	r2, #0
 8003b98:	2100      	movs	r1, #0
 8003b9a:	2017      	movs	r0, #23
 8003b9c:	f004 f8e5 	bl	8007d6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003ba0:	2017      	movs	r0, #23
 8003ba2:	f004 f8fe 	bl	8007da2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	2100      	movs	r1, #0
 8003baa:	2028      	movs	r0, #40	@ 0x28
 8003bac:	f004 f8dd 	bl	8007d6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003bb0:	2028      	movs	r0, #40	@ 0x28
 8003bb2:	f004 f8f6 	bl	8007da2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003bb6:	bf00      	nop
 8003bb8:	3738      	adds	r7, #56	@ 0x38
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	48001400 	.word	0x48001400
 8003bc8:	48001000 	.word	0x48001000
 8003bcc:	48000c00 	.word	0x48000c00
 8003bd0:	48000800 	.word	0x48000800

08003bd4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
	//check which version of the timer triggered this callback and toggle LED
	if(htim == &htim17){
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4a06      	ldr	r2, [pc, #24]	@ (8003bf8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d102      	bne.n	8003bea <HAL_TIM_PeriodElapsedCallback+0x16>
		DISPLAY_TIMER_TRIGGERED = 1;
 8003be4:	4b05      	ldr	r3, [pc, #20]	@ (8003bfc <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003be6:	2201      	movs	r2, #1
 8003be8:	701a      	strb	r2, [r3, #0]
	}
}
 8003bea:	bf00      	nop
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	20000a18 	.word	0x20000a18
 8003bfc:	20000a7c 	.word	0x20000a7c

08003c00 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8003c08:	1d39      	adds	r1, r7, #4
 8003c0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c0e:	2201      	movs	r2, #1
 8003c10:	4803      	ldr	r0, [pc, #12]	@ (8003c20 <__io_putchar+0x20>)
 8003c12:	f00b fa9b 	bl	800f14c <HAL_UART_Transmit>
  return ch;
 8003c16:	687b      	ldr	r3, [r7, #4]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3708      	adds	r7, #8
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	2000045c 	.word	0x2000045c

08003c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c28:	b672      	cpsid	i
}
 8003c2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c2c:	bf00      	nop
 8003c2e:	e7fd      	b.n	8003c2c <Error_Handler+0x8>

08003c30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c36:	4b0f      	ldr	r3, [pc, #60]	@ (8003c74 <HAL_MspInit+0x44>)
 8003c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c3a:	4a0e      	ldr	r2, [pc, #56]	@ (8003c74 <HAL_MspInit+0x44>)
 8003c3c:	f043 0301 	orr.w	r3, r3, #1
 8003c40:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c42:	4b0c      	ldr	r3, [pc, #48]	@ (8003c74 <HAL_MspInit+0x44>)
 8003c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	607b      	str	r3, [r7, #4]
 8003c4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c4e:	4b09      	ldr	r3, [pc, #36]	@ (8003c74 <HAL_MspInit+0x44>)
 8003c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c52:	4a08      	ldr	r2, [pc, #32]	@ (8003c74 <HAL_MspInit+0x44>)
 8003c54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c58:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c5a:	4b06      	ldr	r3, [pc, #24]	@ (8003c74 <HAL_MspInit+0x44>)
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c62:	603b      	str	r3, [r7, #0]
 8003c64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	40021000 	.word	0x40021000

08003c78 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b08c      	sub	sp, #48	@ 0x30
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c80:	f107 031c 	add.w	r3, r7, #28
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	605a      	str	r2, [r3, #4]
 8003c8a:	609a      	str	r2, [r3, #8]
 8003c8c:	60da      	str	r2, [r3, #12]
 8003c8e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a2d      	ldr	r2, [pc, #180]	@ (8003d4c <HAL_ADC_MspInit+0xd4>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d154      	bne.n	8003d44 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003c9a:	4b2d      	ldr	r3, [pc, #180]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c9e:	4a2c      	ldr	r2, [pc, #176]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003ca0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003ca4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ca6:	4b2a      	ldr	r3, [pc, #168]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003caa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003cae:	61bb      	str	r3, [r7, #24]
 8003cb0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cb2:	4b27      	ldr	r3, [pc, #156]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cb6:	4a26      	ldr	r2, [pc, #152]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003cb8:	f043 0304 	orr.w	r3, r3, #4
 8003cbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cbe:	4b24      	ldr	r3, [pc, #144]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cc2:	f003 0304 	and.w	r3, r3, #4
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cca:	4b21      	ldr	r3, [pc, #132]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cce:	4a20      	ldr	r2, [pc, #128]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003cd0:	f043 0301 	orr.w	r3, r3, #1
 8003cd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	613b      	str	r3, [r7, #16]
 8003ce0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce6:	4a1a      	ldr	r2, [pc, #104]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003ce8:	f043 0302 	orr.w	r3, r3, #2
 8003cec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cee:	4b18      	ldr	r3, [pc, #96]	@ (8003d50 <HAL_ADC_MspInit+0xd8>)
 8003cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	60fb      	str	r3, [r7, #12]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8003cfa:	233b      	movs	r3, #59	@ 0x3b
 8003cfc:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003cfe:	230b      	movs	r3, #11
 8003d00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d02:	2300      	movs	r3, #0
 8003d04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d06:	f107 031c 	add.w	r3, r7, #28
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4811      	ldr	r0, [pc, #68]	@ (8003d54 <HAL_ADC_MspInit+0xdc>)
 8003d0e:	f004 f91b 	bl	8007f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8003d12:	230a      	movs	r3, #10
 8003d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003d16:	230b      	movs	r3, #11
 8003d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d1e:	f107 031c 	add.w	r3, r7, #28
 8003d22:	4619      	mov	r1, r3
 8003d24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d28:	f004 f90e 	bl	8007f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003d30:	230b      	movs	r3, #11
 8003d32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d34:	2300      	movs	r3, #0
 8003d36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d38:	f107 031c 	add.w	r3, r7, #28
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	4806      	ldr	r0, [pc, #24]	@ (8003d58 <HAL_ADC_MspInit+0xe0>)
 8003d40:	f004 f902 	bl	8007f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003d44:	bf00      	nop
 8003d46:	3730      	adds	r7, #48	@ 0x30
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	50040000 	.word	0x50040000
 8003d50:	40021000 	.word	0x40021000
 8003d54:	48000800 	.word	0x48000800
 8003d58:	48000400 	.word	0x48000400

08003d5c <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b08a      	sub	sp, #40	@ 0x28
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d64:	f107 0314 	add.w	r3, r7, #20
 8003d68:	2200      	movs	r2, #0
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	605a      	str	r2, [r3, #4]
 8003d6e:	609a      	str	r2, [r3, #8]
 8003d70:	60da      	str	r2, [r3, #12]
 8003d72:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a1e      	ldr	r2, [pc, #120]	@ (8003df4 <HAL_COMP_MspInit+0x98>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d118      	bne.n	8003db0 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003df8 <HAL_COMP_MspInit+0x9c>)
 8003d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d82:	4a1d      	ldr	r2, [pc, #116]	@ (8003df8 <HAL_COMP_MspInit+0x9c>)
 8003d84:	f043 0302 	orr.w	r3, r3, #2
 8003d88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8003df8 <HAL_COMP_MspInit+0x9c>)
 8003d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	613b      	str	r3, [r7, #16]
 8003d94:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003d96:	2304      	movs	r3, #4
 8003d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003da2:	f107 0314 	add.w	r3, r7, #20
 8003da6:	4619      	mov	r1, r3
 8003da8:	4814      	ldr	r0, [pc, #80]	@ (8003dfc <HAL_COMP_MspInit+0xa0>)
 8003daa:	f004 f8cd 	bl	8007f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8003dae:	e01c      	b.n	8003dea <HAL_COMP_MspInit+0x8e>
  else if(hcomp->Instance==COMP2)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a12      	ldr	r2, [pc, #72]	@ (8003e00 <HAL_COMP_MspInit+0xa4>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d117      	bne.n	8003dea <HAL_COMP_MspInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dba:	4b0f      	ldr	r3, [pc, #60]	@ (8003df8 <HAL_COMP_MspInit+0x9c>)
 8003dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dbe:	4a0e      	ldr	r2, [pc, #56]	@ (8003df8 <HAL_COMP_MspInit+0x9c>)
 8003dc0:	f043 0302 	orr.w	r3, r3, #2
 8003dc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8003df8 <HAL_COMP_MspInit+0x9c>)
 8003dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	60fb      	str	r3, [r7, #12]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003dd2:	23c0      	movs	r3, #192	@ 0xc0
 8003dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dde:	f107 0314 	add.w	r3, r7, #20
 8003de2:	4619      	mov	r1, r3
 8003de4:	4805      	ldr	r0, [pc, #20]	@ (8003dfc <HAL_COMP_MspInit+0xa0>)
 8003de6:	f004 f8af 	bl	8007f48 <HAL_GPIO_Init>
}
 8003dea:	bf00      	nop
 8003dec:	3728      	adds	r7, #40	@ 0x28
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	40010200 	.word	0x40010200
 8003df8:	40021000 	.word	0x40021000
 8003dfc:	48000400 	.word	0x48000400
 8003e00:	40010204 	.word	0x40010204

08003e04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b0b0      	sub	sp, #192	@ 0xc0
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e0c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003e10:	2200      	movs	r2, #0
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	605a      	str	r2, [r3, #4]
 8003e16:	609a      	str	r2, [r3, #8]
 8003e18:	60da      	str	r2, [r3, #12]
 8003e1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e1c:	f107 0318 	add.w	r3, r7, #24
 8003e20:	2294      	movs	r2, #148	@ 0x94
 8003e22:	2100      	movs	r1, #0
 8003e24:	4618      	mov	r0, r3
 8003e26:	f00c fe7e 	bl	8010b26 <memset>
  if(hi2c->Instance==I2C1)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a4c      	ldr	r2, [pc, #304]	@ (8003f60 <HAL_I2C_MspInit+0x15c>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d13c      	bne.n	8003eae <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003e34:	2340      	movs	r3, #64	@ 0x40
 8003e36:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e3c:	f107 0318 	add.w	r3, r7, #24
 8003e40:	4618      	mov	r0, r3
 8003e42:	f005 fff5 	bl	8009e30 <HAL_RCCEx_PeriphCLKConfig>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003e4c:	f7ff feea 	bl	8003c24 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e50:	4b44      	ldr	r3, [pc, #272]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e54:	4a43      	ldr	r2, [pc, #268]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003e56:	f043 0302 	orr.w	r3, r3, #2
 8003e5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e5c:	4b41      	ldr	r3, [pc, #260]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	617b      	str	r3, [r7, #20]
 8003e66:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003e68:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003e6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e70:	2312      	movs	r3, #18
 8003e72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e76:	2301      	movs	r3, #1
 8003e78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003e82:	2304      	movs	r3, #4
 8003e84:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e88:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	4836      	ldr	r0, [pc, #216]	@ (8003f68 <HAL_I2C_MspInit+0x164>)
 8003e90:	f004 f85a 	bl	8007f48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003e94:	4b33      	ldr	r3, [pc, #204]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003e96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e98:	4a32      	ldr	r2, [pc, #200]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003e9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003e9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ea0:	4b30      	ldr	r3, [pc, #192]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ea8:	613b      	str	r3, [r7, #16]
 8003eaa:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003eac:	e054      	b.n	8003f58 <HAL_I2C_MspInit+0x154>
  else if(hi2c->Instance==I2C2)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a2e      	ldr	r2, [pc, #184]	@ (8003f6c <HAL_I2C_MspInit+0x168>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d14f      	bne.n	8003f58 <HAL_I2C_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003eb8:	2380      	movs	r3, #128	@ 0x80
 8003eba:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ec0:	f107 0318 	add.w	r3, r7, #24
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f005 ffb3 	bl	8009e30 <HAL_RCCEx_PeriphCLKConfig>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8003ed0:	f7ff fea8 	bl	8003c24 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ed4:	4b23      	ldr	r3, [pc, #140]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003ed6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ed8:	4a22      	ldr	r2, [pc, #136]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003eda:	f043 0320 	orr.w	r3, r3, #32
 8003ede:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ee0:	4b20      	ldr	r3, [pc, #128]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ee4:	f003 0320 	and.w	r3, r3, #32
 8003ee8:	60fb      	str	r3, [r7, #12]
 8003eea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003eec:	2303      	movs	r3, #3
 8003eee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ef2:	2312      	movs	r3, #18
 8003ef4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003efe:	2303      	movs	r3, #3
 8003f00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003f04:	2304      	movs	r3, #4
 8003f06:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003f0a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003f0e:	4619      	mov	r1, r3
 8003f10:	4817      	ldr	r0, [pc, #92]	@ (8003f70 <HAL_I2C_MspInit+0x16c>)
 8003f12:	f004 f819 	bl	8007f48 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003f16:	2304      	movs	r3, #4
 8003f18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f1c:	2312      	movs	r3, #18
 8003f1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f22:	2301      	movs	r3, #1
 8003f24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003f2e:	2304      	movs	r3, #4
 8003f30:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003f34:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003f38:	4619      	mov	r1, r3
 8003f3a:	480d      	ldr	r0, [pc, #52]	@ (8003f70 <HAL_I2C_MspInit+0x16c>)
 8003f3c:	f004 f804 	bl	8007f48 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003f40:	4b08      	ldr	r3, [pc, #32]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f44:	4a07      	ldr	r2, [pc, #28]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003f46:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003f4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f4c:	4b05      	ldr	r3, [pc, #20]	@ (8003f64 <HAL_I2C_MspInit+0x160>)
 8003f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f54:	60bb      	str	r3, [r7, #8]
 8003f56:	68bb      	ldr	r3, [r7, #8]
}
 8003f58:	bf00      	nop
 8003f5a:	37c0      	adds	r7, #192	@ 0xc0
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	40005400 	.word	0x40005400
 8003f64:	40021000 	.word	0x40021000
 8003f68:	48000400 	.word	0x48000400
 8003f6c:	40005800 	.word	0x40005800
 8003f70:	48001400 	.word	0x48001400

08003f74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b0b2      	sub	sp, #200	@ 0xc8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f7c:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8003f80:	2200      	movs	r2, #0
 8003f82:	601a      	str	r2, [r3, #0]
 8003f84:	605a      	str	r2, [r3, #4]
 8003f86:	609a      	str	r2, [r3, #8]
 8003f88:	60da      	str	r2, [r3, #12]
 8003f8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f8c:	f107 0320 	add.w	r3, r7, #32
 8003f90:	2294      	movs	r2, #148	@ 0x94
 8003f92:	2100      	movs	r1, #0
 8003f94:	4618      	mov	r0, r3
 8003f96:	f00c fdc6 	bl	8010b26 <memset>
  if(huart->Instance==LPUART1)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a64      	ldr	r2, [pc, #400]	@ (8004130 <HAL_UART_MspInit+0x1bc>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d13e      	bne.n	8004022 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003fa4:	2320      	movs	r3, #32
 8003fa6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fac:	f107 0320 	add.w	r3, r7, #32
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f005 ff3d 	bl	8009e30 <HAL_RCCEx_PeriphCLKConfig>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d001      	beq.n	8003fc0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003fbc:	f7ff fe32 	bl	8003c24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003fc0:	4b5c      	ldr	r3, [pc, #368]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 8003fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc4:	4a5b      	ldr	r2, [pc, #364]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 8003fc6:	f043 0301 	orr.w	r3, r3, #1
 8003fca:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003fcc:	4b59      	ldr	r3, [pc, #356]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 8003fce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	61fb      	str	r3, [r7, #28]
 8003fd6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003fd8:	4b56      	ldr	r3, [pc, #344]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 8003fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fdc:	4a55      	ldr	r2, [pc, #340]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 8003fde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fe2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003fe4:	4b53      	ldr	r3, [pc, #332]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 8003fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fec:	61bb      	str	r3, [r7, #24]
 8003fee:	69bb      	ldr	r3, [r7, #24]
    HAL_PWREx_EnableVddIO2();
 8003ff0:	f005 f836 	bl	8009060 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003ff4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004002:	2300      	movs	r3, #0
 8004004:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004008:	2303      	movs	r3, #3
 800400a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800400e:	2308      	movs	r3, #8
 8004010:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004014:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8004018:	4619      	mov	r1, r3
 800401a:	4847      	ldr	r0, [pc, #284]	@ (8004138 <HAL_UART_MspInit+0x1c4>)
 800401c:	f003 ff94 	bl	8007f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004020:	e081      	b.n	8004126 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART2)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a45      	ldr	r2, [pc, #276]	@ (800413c <HAL_UART_MspInit+0x1c8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d13b      	bne.n	80040a4 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800402c:	2302      	movs	r3, #2
 800402e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004030:	2300      	movs	r3, #0
 8004032:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004034:	f107 0320 	add.w	r3, r7, #32
 8004038:	4618      	mov	r0, r3
 800403a:	f005 fef9 	bl	8009e30 <HAL_RCCEx_PeriphCLKConfig>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d001      	beq.n	8004048 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8004044:	f7ff fdee 	bl	8003c24 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004048:	4b3a      	ldr	r3, [pc, #232]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 800404a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404c:	4a39      	ldr	r2, [pc, #228]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 800404e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004052:	6593      	str	r3, [r2, #88]	@ 0x58
 8004054:	4b37      	ldr	r3, [pc, #220]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 8004056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004058:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800405c:	617b      	str	r3, [r7, #20]
 800405e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004060:	4b34      	ldr	r3, [pc, #208]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 8004062:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004064:	4a33      	ldr	r2, [pc, #204]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 8004066:	f043 0308 	orr.w	r3, r3, #8
 800406a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800406c:	4b31      	ldr	r3, [pc, #196]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 800406e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004070:	f003 0308 	and.w	r3, r3, #8
 8004074:	613b      	str	r3, [r7, #16]
 8004076:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004078:	2360      	movs	r3, #96	@ 0x60
 800407a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800407e:	2302      	movs	r3, #2
 8004080:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004084:	2300      	movs	r3, #0
 8004086:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800408a:	2303      	movs	r3, #3
 800408c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004090:	2307      	movs	r3, #7
 8004092:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004096:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800409a:	4619      	mov	r1, r3
 800409c:	4828      	ldr	r0, [pc, #160]	@ (8004140 <HAL_UART_MspInit+0x1cc>)
 800409e:	f003 ff53 	bl	8007f48 <HAL_GPIO_Init>
}
 80040a2:	e040      	b.n	8004126 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART3)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a26      	ldr	r2, [pc, #152]	@ (8004144 <HAL_UART_MspInit+0x1d0>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d13b      	bne.n	8004126 <HAL_UART_MspInit+0x1b2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80040ae:	2304      	movs	r3, #4
 80040b0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80040b2:	2300      	movs	r3, #0
 80040b4:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80040b6:	f107 0320 	add.w	r3, r7, #32
 80040ba:	4618      	mov	r0, r3
 80040bc:	f005 feb8 	bl	8009e30 <HAL_RCCEx_PeriphCLKConfig>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <HAL_UART_MspInit+0x156>
      Error_Handler();
 80040c6:	f7ff fdad 	bl	8003c24 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80040ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 80040cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ce:	4a19      	ldr	r2, [pc, #100]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 80040d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80040d6:	4b17      	ldr	r3, [pc, #92]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 80040d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040de:	60fb      	str	r3, [r7, #12]
 80040e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80040e2:	4b14      	ldr	r3, [pc, #80]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 80040e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e6:	4a13      	ldr	r2, [pc, #76]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 80040e8:	f043 0308 	orr.w	r3, r3, #8
 80040ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040ee:	4b11      	ldr	r3, [pc, #68]	@ (8004134 <HAL_UART_MspInit+0x1c0>)
 80040f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f2:	f003 0308 	and.w	r3, r3, #8
 80040f6:	60bb      	str	r3, [r7, #8]
 80040f8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80040fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80040fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004102:	2302      	movs	r3, #2
 8004104:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004108:	2300      	movs	r3, #0
 800410a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800410e:	2303      	movs	r3, #3
 8004110:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004114:	2307      	movs	r3, #7
 8004116:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800411a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800411e:	4619      	mov	r1, r3
 8004120:	4807      	ldr	r0, [pc, #28]	@ (8004140 <HAL_UART_MspInit+0x1cc>)
 8004122:	f003 ff11 	bl	8007f48 <HAL_GPIO_Init>
}
 8004126:	bf00      	nop
 8004128:	37c8      	adds	r7, #200	@ 0xc8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	40008000 	.word	0x40008000
 8004134:	40021000 	.word	0x40021000
 8004138:	48001800 	.word	0x48001800
 800413c:	40004400 	.word	0x40004400
 8004140:	48000c00 	.word	0x48000c00
 8004144:	40004800 	.word	0x40004800

08004148 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b08c      	sub	sp, #48	@ 0x30
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004150:	f107 031c 	add.w	r3, r7, #28
 8004154:	2200      	movs	r2, #0
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	605a      	str	r2, [r3, #4]
 800415a:	609a      	str	r2, [r3, #8]
 800415c:	60da      	str	r2, [r3, #12]
 800415e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a3c      	ldr	r2, [pc, #240]	@ (8004258 <HAL_SPI_MspInit+0x110>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d144      	bne.n	80041f4 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800416a:	4b3c      	ldr	r3, [pc, #240]	@ (800425c <HAL_SPI_MspInit+0x114>)
 800416c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800416e:	4a3b      	ldr	r2, [pc, #236]	@ (800425c <HAL_SPI_MspInit+0x114>)
 8004170:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004174:	6593      	str	r3, [r2, #88]	@ 0x58
 8004176:	4b39      	ldr	r3, [pc, #228]	@ (800425c <HAL_SPI_MspInit+0x114>)
 8004178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800417a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800417e:	61bb      	str	r3, [r7, #24]
 8004180:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004182:	4b36      	ldr	r3, [pc, #216]	@ (800425c <HAL_SPI_MspInit+0x114>)
 8004184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004186:	4a35      	ldr	r2, [pc, #212]	@ (800425c <HAL_SPI_MspInit+0x114>)
 8004188:	f043 0304 	orr.w	r3, r3, #4
 800418c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800418e:	4b33      	ldr	r3, [pc, #204]	@ (800425c <HAL_SPI_MspInit+0x114>)
 8004190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004192:	f003 0304 	and.w	r3, r3, #4
 8004196:	617b      	str	r3, [r7, #20]
 8004198:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800419a:	4b30      	ldr	r3, [pc, #192]	@ (800425c <HAL_SPI_MspInit+0x114>)
 800419c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800419e:	4a2f      	ldr	r2, [pc, #188]	@ (800425c <HAL_SPI_MspInit+0x114>)
 80041a0:	f043 0308 	orr.w	r3, r3, #8
 80041a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80041a6:	4b2d      	ldr	r3, [pc, #180]	@ (800425c <HAL_SPI_MspInit+0x114>)
 80041a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041aa:	f003 0308 	and.w	r3, r3, #8
 80041ae:	613b      	str	r3, [r7, #16]
 80041b0:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PD1     ------> SPI2_SCK
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80041b2:	2304      	movs	r3, #4
 80041b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041b6:	2302      	movs	r3, #2
 80041b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ba:	2300      	movs	r3, #0
 80041bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041be:	2303      	movs	r3, #3
 80041c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041c2:	2305      	movs	r3, #5
 80041c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041c6:	f107 031c 	add.w	r3, r7, #28
 80041ca:	4619      	mov	r1, r3
 80041cc:	4824      	ldr	r0, [pc, #144]	@ (8004260 <HAL_SPI_MspInit+0x118>)
 80041ce:	f003 febb 	bl	8007f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80041d2:	2312      	movs	r3, #18
 80041d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041d6:	2302      	movs	r3, #2
 80041d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041da:	2300      	movs	r3, #0
 80041dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041de:	2303      	movs	r3, #3
 80041e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041e2:	2305      	movs	r3, #5
 80041e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80041e6:	f107 031c 	add.w	r3, r7, #28
 80041ea:	4619      	mov	r1, r3
 80041ec:	481d      	ldr	r0, [pc, #116]	@ (8004264 <HAL_SPI_MspInit+0x11c>)
 80041ee:	f003 feab 	bl	8007f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80041f2:	e02d      	b.n	8004250 <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI3)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004268 <HAL_SPI_MspInit+0x120>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d128      	bne.n	8004250 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80041fe:	4b17      	ldr	r3, [pc, #92]	@ (800425c <HAL_SPI_MspInit+0x114>)
 8004200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004202:	4a16      	ldr	r2, [pc, #88]	@ (800425c <HAL_SPI_MspInit+0x114>)
 8004204:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004208:	6593      	str	r3, [r2, #88]	@ 0x58
 800420a:	4b14      	ldr	r3, [pc, #80]	@ (800425c <HAL_SPI_MspInit+0x114>)
 800420c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800420e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004216:	4b11      	ldr	r3, [pc, #68]	@ (800425c <HAL_SPI_MspInit+0x114>)
 8004218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800421a:	4a10      	ldr	r2, [pc, #64]	@ (800425c <HAL_SPI_MspInit+0x114>)
 800421c:	f043 0304 	orr.w	r3, r3, #4
 8004220:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004222:	4b0e      	ldr	r3, [pc, #56]	@ (800425c <HAL_SPI_MspInit+0x114>)
 8004224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004226:	f003 0304 	and.w	r3, r3, #4
 800422a:	60bb      	str	r3, [r7, #8]
 800422c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800422e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004234:	2302      	movs	r3, #2
 8004236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004238:	2300      	movs	r3, #0
 800423a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800423c:	2303      	movs	r3, #3
 800423e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004240:	2306      	movs	r3, #6
 8004242:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004244:	f107 031c 	add.w	r3, r7, #28
 8004248:	4619      	mov	r1, r3
 800424a:	4805      	ldr	r0, [pc, #20]	@ (8004260 <HAL_SPI_MspInit+0x118>)
 800424c:	f003 fe7c 	bl	8007f48 <HAL_GPIO_Init>
}
 8004250:	bf00      	nop
 8004252:	3730      	adds	r7, #48	@ 0x30
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40003800 	.word	0x40003800
 800425c:	40021000 	.word	0x40021000
 8004260:	48000800 	.word	0x48000800
 8004264:	48000c00 	.word	0x48000c00
 8004268:	40003c00 	.word	0x40003c00

0800426c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b08e      	sub	sp, #56	@ 0x38
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004274:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004278:	2200      	movs	r2, #0
 800427a:	601a      	str	r2, [r3, #0]
 800427c:	605a      	str	r2, [r3, #4]
 800427e:	609a      	str	r2, [r3, #8]
 8004280:	60da      	str	r2, [r3, #12]
 8004282:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a44      	ldr	r2, [pc, #272]	@ (800439c <HAL_TIM_PWM_MspInit+0x130>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d131      	bne.n	80042f2 <HAL_TIM_PWM_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800428e:	4b44      	ldr	r3, [pc, #272]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 8004290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004292:	4a43      	ldr	r2, [pc, #268]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 8004294:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004298:	6613      	str	r3, [r2, #96]	@ 0x60
 800429a:	4b41      	ldr	r3, [pc, #260]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 800429c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800429e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042a2:	623b      	str	r3, [r7, #32]
 80042a4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80042a6:	4b3e      	ldr	r3, [pc, #248]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 80042a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042aa:	4a3d      	ldr	r2, [pc, #244]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 80042ac:	f043 0310 	orr.w	r3, r3, #16
 80042b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042b2:	4b3b      	ldr	r3, [pc, #236]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 80042b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042b6:	f003 0310 	and.w	r3, r3, #16
 80042ba:	61fb      	str	r3, [r7, #28]
 80042bc:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80042be:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80042c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c4:	2302      	movs	r3, #2
 80042c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c8:	2300      	movs	r3, #0
 80042ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042cc:	2300      	movs	r3, #0
 80042ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80042d0:	2303      	movs	r3, #3
 80042d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80042d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042d8:	4619      	mov	r1, r3
 80042da:	4832      	ldr	r0, [pc, #200]	@ (80043a4 <HAL_TIM_PWM_MspInit+0x138>)
 80042dc:	f003 fe34 	bl	8007f48 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80042e0:	2200      	movs	r2, #0
 80042e2:	2100      	movs	r1, #0
 80042e4:	201a      	movs	r0, #26
 80042e6:	f003 fd40 	bl	8007d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80042ea:	201a      	movs	r0, #26
 80042ec:	f003 fd59 	bl	8007da2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 80042f0:	e050      	b.n	8004394 <HAL_TIM_PWM_MspInit+0x128>
  else if(htim_pwm->Instance==TIM2)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042fa:	d10c      	bne.n	8004316 <HAL_TIM_PWM_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042fc:	4b28      	ldr	r3, [pc, #160]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 80042fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004300:	4a27      	ldr	r2, [pc, #156]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 8004302:	f043 0301 	orr.w	r3, r3, #1
 8004306:	6593      	str	r3, [r2, #88]	@ 0x58
 8004308:	4b25      	ldr	r3, [pc, #148]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 800430a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	61bb      	str	r3, [r7, #24]
 8004312:	69bb      	ldr	r3, [r7, #24]
}
 8004314:	e03e      	b.n	8004394 <HAL_TIM_PWM_MspInit+0x128>
  else if(htim_pwm->Instance==TIM4)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a23      	ldr	r2, [pc, #140]	@ (80043a8 <HAL_TIM_PWM_MspInit+0x13c>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d128      	bne.n	8004372 <HAL_TIM_PWM_MspInit+0x106>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004320:	4b1f      	ldr	r3, [pc, #124]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 8004322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004324:	4a1e      	ldr	r2, [pc, #120]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 8004326:	f043 0304 	orr.w	r3, r3, #4
 800432a:	6593      	str	r3, [r2, #88]	@ 0x58
 800432c:	4b1c      	ldr	r3, [pc, #112]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 800432e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	617b      	str	r3, [r7, #20]
 8004336:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004338:	4b19      	ldr	r3, [pc, #100]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 800433a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800433c:	4a18      	ldr	r2, [pc, #96]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 800433e:	f043 0310 	orr.w	r3, r3, #16
 8004342:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004344:	4b16      	ldr	r3, [pc, #88]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 8004346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004348:	f003 0310 	and.w	r3, r3, #16
 800434c:	613b      	str	r3, [r7, #16]
 800434e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004350:	2301      	movs	r3, #1
 8004352:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004354:	2302      	movs	r3, #2
 8004356:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004358:	2300      	movs	r3, #0
 800435a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800435c:	2300      	movs	r3, #0
 800435e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004360:	2302      	movs	r3, #2
 8004362:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004368:	4619      	mov	r1, r3
 800436a:	480e      	ldr	r0, [pc, #56]	@ (80043a4 <HAL_TIM_PWM_MspInit+0x138>)
 800436c:	f003 fdec 	bl	8007f48 <HAL_GPIO_Init>
}
 8004370:	e010      	b.n	8004394 <HAL_TIM_PWM_MspInit+0x128>
  else if(htim_pwm->Instance==TIM15)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a0d      	ldr	r2, [pc, #52]	@ (80043ac <HAL_TIM_PWM_MspInit+0x140>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d10b      	bne.n	8004394 <HAL_TIM_PWM_MspInit+0x128>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800437c:	4b08      	ldr	r3, [pc, #32]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 800437e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004380:	4a07      	ldr	r2, [pc, #28]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 8004382:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004386:	6613      	str	r3, [r2, #96]	@ 0x60
 8004388:	4b05      	ldr	r3, [pc, #20]	@ (80043a0 <HAL_TIM_PWM_MspInit+0x134>)
 800438a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800438c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004390:	60fb      	str	r3, [r7, #12]
 8004392:	68fb      	ldr	r3, [r7, #12]
}
 8004394:	bf00      	nop
 8004396:	3738      	adds	r7, #56	@ 0x38
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	40012c00 	.word	0x40012c00
 80043a0:	40021000 	.word	0x40021000
 80043a4:	48001000 	.word	0x48001000
 80043a8:	40000800 	.word	0x40000800
 80043ac:	40014000 	.word	0x40014000

080043b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a16      	ldr	r2, [pc, #88]	@ (8004418 <HAL_TIM_Base_MspInit+0x68>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d10c      	bne.n	80043dc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80043c2:	4b16      	ldr	r3, [pc, #88]	@ (800441c <HAL_TIM_Base_MspInit+0x6c>)
 80043c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c6:	4a15      	ldr	r2, [pc, #84]	@ (800441c <HAL_TIM_Base_MspInit+0x6c>)
 80043c8:	f043 0302 	orr.w	r3, r3, #2
 80043cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80043ce:	4b13      	ldr	r3, [pc, #76]	@ (800441c <HAL_TIM_Base_MspInit+0x6c>)
 80043d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	60fb      	str	r3, [r7, #12]
 80043d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80043da:	e018      	b.n	800440e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM17)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a0f      	ldr	r2, [pc, #60]	@ (8004420 <HAL_TIM_Base_MspInit+0x70>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d113      	bne.n	800440e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80043e6:	4b0d      	ldr	r3, [pc, #52]	@ (800441c <HAL_TIM_Base_MspInit+0x6c>)
 80043e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ea:	4a0c      	ldr	r2, [pc, #48]	@ (800441c <HAL_TIM_Base_MspInit+0x6c>)
 80043ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80043f2:	4b0a      	ldr	r3, [pc, #40]	@ (800441c <HAL_TIM_Base_MspInit+0x6c>)
 80043f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043fa:	60bb      	str	r3, [r7, #8]
 80043fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80043fe:	2200      	movs	r2, #0
 8004400:	2100      	movs	r1, #0
 8004402:	201a      	movs	r0, #26
 8004404:	f003 fcb1 	bl	8007d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8004408:	201a      	movs	r0, #26
 800440a:	f003 fcca 	bl	8007da2 <HAL_NVIC_EnableIRQ>
}
 800440e:	bf00      	nop
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	40000400 	.word	0x40000400
 800441c:	40021000 	.word	0x40021000
 8004420:	40014800 	.word	0x40014800

08004424 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b08e      	sub	sp, #56	@ 0x38
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800442c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]
 8004434:	605a      	str	r2, [r3, #4]
 8004436:	609a      	str	r2, [r3, #8]
 8004438:	60da      	str	r2, [r3, #12]
 800443a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a66      	ldr	r2, [pc, #408]	@ (80045dc <HAL_TIM_MspPostInit+0x1b8>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d11d      	bne.n	8004482 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004446:	4b66      	ldr	r3, [pc, #408]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 8004448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800444a:	4a65      	ldr	r2, [pc, #404]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 800444c:	f043 0310 	orr.w	r3, r3, #16
 8004450:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004452:	4b63      	ldr	r3, [pc, #396]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 8004454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004456:	f003 0310 	and.w	r3, r3, #16
 800445a:	623b      	str	r3, [r7, #32]
 800445c:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PE12     ------> TIM1_CH3N
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800445e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8004462:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004464:	2302      	movs	r3, #2
 8004466:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004468:	2300      	movs	r3, #0
 800446a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800446c:	2300      	movs	r3, #0
 800446e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004470:	2301      	movs	r3, #1
 8004472:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004474:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004478:	4619      	mov	r1, r3
 800447a:	485a      	ldr	r0, [pc, #360]	@ (80045e4 <HAL_TIM_MspPostInit+0x1c0>)
 800447c:	f003 fd64 	bl	8007f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8004480:	e0a7      	b.n	80045d2 <HAL_TIM_MspPostInit+0x1ae>
  else if(htim->Instance==TIM2)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800448a:	d13a      	bne.n	8004502 <HAL_TIM_MspPostInit+0xde>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800448c:	4b54      	ldr	r3, [pc, #336]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 800448e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004490:	4a53      	ldr	r2, [pc, #332]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 8004492:	f043 0301 	orr.w	r3, r3, #1
 8004496:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004498:	4b51      	ldr	r3, [pc, #324]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 800449a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800449c:	f003 0301 	and.w	r3, r3, #1
 80044a0:	61fb      	str	r3, [r7, #28]
 80044a2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044a4:	4b4e      	ldr	r3, [pc, #312]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 80044a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044a8:	4a4d      	ldr	r2, [pc, #308]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 80044aa:	f043 0302 	orr.w	r3, r3, #2
 80044ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044b0:	4b4b      	ldr	r3, [pc, #300]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 80044b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044b4:	f003 0302 	and.w	r3, r3, #2
 80044b8:	61bb      	str	r3, [r7, #24]
 80044ba:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80044bc:	2301      	movs	r3, #1
 80044be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c0:	2302      	movs	r3, #2
 80044c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c4:	2300      	movs	r3, #0
 80044c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044c8:	2300      	movs	r3, #0
 80044ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80044cc:	2301      	movs	r3, #1
 80044ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044d4:	4619      	mov	r1, r3
 80044d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80044da:	f003 fd35 	bl	8007f48 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80044de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80044e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044e4:	2302      	movs	r3, #2
 80044e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e8:	2300      	movs	r3, #0
 80044ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044ec:	2300      	movs	r3, #0
 80044ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80044f0:	2301      	movs	r3, #1
 80044f2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044f8:	4619      	mov	r1, r3
 80044fa:	483b      	ldr	r0, [pc, #236]	@ (80045e8 <HAL_TIM_MspPostInit+0x1c4>)
 80044fc:	f003 fd24 	bl	8007f48 <HAL_GPIO_Init>
}
 8004500:	e067      	b.n	80045d2 <HAL_TIM_MspPostInit+0x1ae>
  else if(htim->Instance==TIM3)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a39      	ldr	r2, [pc, #228]	@ (80045ec <HAL_TIM_MspPostInit+0x1c8>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d11d      	bne.n	8004548 <HAL_TIM_MspPostInit+0x124>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800450c:	4b34      	ldr	r3, [pc, #208]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 800450e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004510:	4a33      	ldr	r2, [pc, #204]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 8004512:	f043 0304 	orr.w	r3, r3, #4
 8004516:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004518:	4b31      	ldr	r3, [pc, #196]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 800451a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800451c:	f003 0304 	and.w	r3, r3, #4
 8004520:	617b      	str	r3, [r7, #20]
 8004522:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004524:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8004528:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800452a:	2302      	movs	r3, #2
 800452c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452e:	2300      	movs	r3, #0
 8004530:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004532:	2300      	movs	r3, #0
 8004534:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004536:	2302      	movs	r3, #2
 8004538:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800453a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800453e:	4619      	mov	r1, r3
 8004540:	482b      	ldr	r0, [pc, #172]	@ (80045f0 <HAL_TIM_MspPostInit+0x1cc>)
 8004542:	f003 fd01 	bl	8007f48 <HAL_GPIO_Init>
}
 8004546:	e044      	b.n	80045d2 <HAL_TIM_MspPostInit+0x1ae>
  else if(htim->Instance==TIM4)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a29      	ldr	r2, [pc, #164]	@ (80045f4 <HAL_TIM_MspPostInit+0x1d0>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d11d      	bne.n	800458e <HAL_TIM_MspPostInit+0x16a>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004552:	4b23      	ldr	r3, [pc, #140]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 8004554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004556:	4a22      	ldr	r2, [pc, #136]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 8004558:	f043 0308 	orr.w	r3, r3, #8
 800455c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800455e:	4b20      	ldr	r3, [pc, #128]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 8004560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004562:	f003 0308 	and.w	r3, r3, #8
 8004566:	613b      	str	r3, [r7, #16]
 8004568:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800456a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800456e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004570:	2302      	movs	r3, #2
 8004572:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004574:	2300      	movs	r3, #0
 8004576:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004578:	2300      	movs	r3, #0
 800457a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800457c:	2302      	movs	r3, #2
 800457e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004580:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004584:	4619      	mov	r1, r3
 8004586:	481c      	ldr	r0, [pc, #112]	@ (80045f8 <HAL_TIM_MspPostInit+0x1d4>)
 8004588:	f003 fcde 	bl	8007f48 <HAL_GPIO_Init>
}
 800458c:	e021      	b.n	80045d2 <HAL_TIM_MspPostInit+0x1ae>
  else if(htim->Instance==TIM15)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a1a      	ldr	r2, [pc, #104]	@ (80045fc <HAL_TIM_MspPostInit+0x1d8>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d11c      	bne.n	80045d2 <HAL_TIM_MspPostInit+0x1ae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004598:	4b11      	ldr	r3, [pc, #68]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 800459a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800459c:	4a10      	ldr	r2, [pc, #64]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 800459e:	f043 0302 	orr.w	r3, r3, #2
 80045a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045a4:	4b0e      	ldr	r3, [pc, #56]	@ (80045e0 <HAL_TIM_MspPostInit+0x1bc>)
 80045a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045a8:	f003 0302 	and.w	r3, r3, #2
 80045ac:	60fb      	str	r3, [r7, #12]
 80045ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80045b0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80045b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b6:	2302      	movs	r3, #2
 80045b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ba:	2300      	movs	r3, #0
 80045bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045be:	2300      	movs	r3, #0
 80045c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80045c2:	230e      	movs	r3, #14
 80045c4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80045ca:	4619      	mov	r1, r3
 80045cc:	4806      	ldr	r0, [pc, #24]	@ (80045e8 <HAL_TIM_MspPostInit+0x1c4>)
 80045ce:	f003 fcbb 	bl	8007f48 <HAL_GPIO_Init>
}
 80045d2:	bf00      	nop
 80045d4:	3738      	adds	r7, #56	@ 0x38
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	40012c00 	.word	0x40012c00
 80045e0:	40021000 	.word	0x40021000
 80045e4:	48001000 	.word	0x48001000
 80045e8:	48000400 	.word	0x48000400
 80045ec:	40000400 	.word	0x40000400
 80045f0:	48000800 	.word	0x48000800
 80045f4:	40000800 	.word	0x40000800
 80045f8:	48000c00 	.word	0x48000c00
 80045fc:	40014000 	.word	0x40014000

08004600 <HAL_SAI_MspInit>:

static uint32_t SAI1_client =0;
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b08a      	sub	sp, #40	@ 0x28
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a50      	ldr	r2, [pc, #320]	@ (8004750 <HAL_SAI_MspInit+0x150>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d124      	bne.n	800465c <HAL_SAI_MspInit+0x5c>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8004612:	4b50      	ldr	r3, [pc, #320]	@ (8004754 <HAL_SAI_MspInit+0x154>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10b      	bne.n	8004632 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800461a:	4b4f      	ldr	r3, [pc, #316]	@ (8004758 <HAL_SAI_MspInit+0x158>)
 800461c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800461e:	4a4e      	ldr	r2, [pc, #312]	@ (8004758 <HAL_SAI_MspInit+0x158>)
 8004620:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004624:	6613      	str	r3, [r2, #96]	@ 0x60
 8004626:	4b4c      	ldr	r3, [pc, #304]	@ (8004758 <HAL_SAI_MspInit+0x158>)
 8004628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800462a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800462e:	613b      	str	r3, [r7, #16]
 8004630:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8004632:	4b48      	ldr	r3, [pc, #288]	@ (8004754 <HAL_SAI_MspInit+0x154>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	3301      	adds	r3, #1
 8004638:	4a46      	ldr	r2, [pc, #280]	@ (8004754 <HAL_SAI_MspInit+0x154>)
 800463a:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800463c:	2374      	movs	r3, #116	@ 0x74
 800463e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004640:	2302      	movs	r3, #2
 8004642:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004644:	2300      	movs	r3, #0
 8004646:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004648:	2300      	movs	r3, #0
 800464a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800464c:	230d      	movs	r3, #13
 800464e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004650:	f107 0314 	add.w	r3, r7, #20
 8004654:	4619      	mov	r1, r3
 8004656:	4841      	ldr	r0, [pc, #260]	@ (800475c <HAL_SAI_MspInit+0x15c>)
 8004658:	f003 fc76 	bl	8007f48 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a3f      	ldr	r2, [pc, #252]	@ (8004760 <HAL_SAI_MspInit+0x160>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d135      	bne.n	80046d2 <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8004666:	4b3b      	ldr	r3, [pc, #236]	@ (8004754 <HAL_SAI_MspInit+0x154>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10b      	bne.n	8004686 <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800466e:	4b3a      	ldr	r3, [pc, #232]	@ (8004758 <HAL_SAI_MspInit+0x158>)
 8004670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004672:	4a39      	ldr	r2, [pc, #228]	@ (8004758 <HAL_SAI_MspInit+0x158>)
 8004674:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004678:	6613      	str	r3, [r2, #96]	@ 0x60
 800467a:	4b37      	ldr	r3, [pc, #220]	@ (8004758 <HAL_SAI_MspInit+0x158>)
 800467c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800467e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8004686:	4b33      	ldr	r3, [pc, #204]	@ (8004754 <HAL_SAI_MspInit+0x154>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	3301      	adds	r3, #1
 800468c:	4a31      	ldr	r2, [pc, #196]	@ (8004754 <HAL_SAI_MspInit+0x154>)
 800468e:	6013      	str	r3, [r2, #0]
    PE3     ------> SAI1_SD_B
    PF7     ------> SAI1_MCLK_B
    PF8     ------> SAI1_SCK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004690:	2308      	movs	r3, #8
 8004692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004694:	2302      	movs	r3, #2
 8004696:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004698:	2300      	movs	r3, #0
 800469a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800469c:	2300      	movs	r3, #0
 800469e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80046a0:	230d      	movs	r3, #13
 80046a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80046a4:	f107 0314 	add.w	r3, r7, #20
 80046a8:	4619      	mov	r1, r3
 80046aa:	482c      	ldr	r0, [pc, #176]	@ (800475c <HAL_SAI_MspInit+0x15c>)
 80046ac:	f003 fc4c 	bl	8007f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80046b0:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80046b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046b6:	2302      	movs	r3, #2
 80046b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ba:	2300      	movs	r3, #0
 80046bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046be:	2300      	movs	r3, #0
 80046c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80046c2:	230d      	movs	r3, #13
 80046c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80046c6:	f107 0314 	add.w	r3, r7, #20
 80046ca:	4619      	mov	r1, r3
 80046cc:	4825      	ldr	r0, [pc, #148]	@ (8004764 <HAL_SAI_MspInit+0x164>)
 80046ce:	f003 fc3b 	bl	8007f48 <HAL_GPIO_Init>

    }
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a24      	ldr	r2, [pc, #144]	@ (8004768 <HAL_SAI_MspInit+0x168>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d135      	bne.n	8004748 <HAL_SAI_MspInit+0x148>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 80046dc:	4b23      	ldr	r3, [pc, #140]	@ (800476c <HAL_SAI_MspInit+0x16c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d10b      	bne.n	80046fc <HAL_SAI_MspInit+0xfc>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80046e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004758 <HAL_SAI_MspInit+0x158>)
 80046e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046e8:	4a1b      	ldr	r2, [pc, #108]	@ (8004758 <HAL_SAI_MspInit+0x158>)
 80046ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80046ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80046f0:	4b19      	ldr	r3, [pc, #100]	@ (8004758 <HAL_SAI_MspInit+0x158>)
 80046f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046f8:	60bb      	str	r3, [r7, #8]
 80046fa:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 80046fc:	4b1b      	ldr	r3, [pc, #108]	@ (800476c <HAL_SAI_MspInit+0x16c>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	3301      	adds	r3, #1
 8004702:	4a1a      	ldr	r2, [pc, #104]	@ (800476c <HAL_SAI_MspInit+0x16c>)
 8004704:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB15     ------> SAI2_SD_A
    PC6     ------> SAI2_MCLK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8004706:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 800470a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800470c:	2302      	movs	r3, #2
 800470e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004710:	2300      	movs	r3, #0
 8004712:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004714:	2300      	movs	r3, #0
 8004716:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8004718:	230d      	movs	r3, #13
 800471a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800471c:	f107 0314 	add.w	r3, r7, #20
 8004720:	4619      	mov	r1, r3
 8004722:	4813      	ldr	r0, [pc, #76]	@ (8004770 <HAL_SAI_MspInit+0x170>)
 8004724:	f003 fc10 	bl	8007f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004728:	2340      	movs	r3, #64	@ 0x40
 800472a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800472c:	2302      	movs	r3, #2
 800472e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004730:	2300      	movs	r3, #0
 8004732:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004734:	2300      	movs	r3, #0
 8004736:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8004738:	230d      	movs	r3, #13
 800473a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800473c:	f107 0314 	add.w	r3, r7, #20
 8004740:	4619      	mov	r1, r3
 8004742:	480c      	ldr	r0, [pc, #48]	@ (8004774 <HAL_SAI_MspInit+0x174>)
 8004744:	f003 fc00 	bl	8007f48 <HAL_GPIO_Init>

    }
}
 8004748:	bf00      	nop
 800474a:	3728      	adds	r7, #40	@ 0x28
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	40015404 	.word	0x40015404
 8004754:	20000a80 	.word	0x20000a80
 8004758:	40021000 	.word	0x40021000
 800475c:	48001000 	.word	0x48001000
 8004760:	40015424 	.word	0x40015424
 8004764:	48001400 	.word	0x48001400
 8004768:	40015804 	.word	0x40015804
 800476c:	20000a84 	.word	0x20000a84
 8004770:	48000400 	.word	0x48000400
 8004774:	48000800 	.word	0x48000800

08004778 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800477c:	bf00      	nop
 800477e:	e7fd      	b.n	800477c <NMI_Handler+0x4>

08004780 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004780:	b480      	push	{r7}
 8004782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004784:	bf00      	nop
 8004786:	e7fd      	b.n	8004784 <HardFault_Handler+0x4>

08004788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004788:	b480      	push	{r7}
 800478a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800478c:	bf00      	nop
 800478e:	e7fd      	b.n	800478c <MemManage_Handler+0x4>

08004790 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004794:	bf00      	nop
 8004796:	e7fd      	b.n	8004794 <BusFault_Handler+0x4>

08004798 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004798:	b480      	push	{r7}
 800479a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800479c:	bf00      	nop
 800479e:	e7fd      	b.n	800479c <UsageFault_Handler+0x4>

080047a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80047a0:	b480      	push	{r7}
 80047a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80047a4:	bf00      	nop
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr

080047ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047ae:	b480      	push	{r7}
 80047b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047b2:	bf00      	nop
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047bc:	b480      	push	{r7}
 80047be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047c0:	bf00      	nop
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr

080047ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047ce:	f002 f931 	bl	8006a34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047d2:	bf00      	nop
 80047d4:	bd80      	pop	{r7, pc}
	...

080047d8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80047dc:	2020      	movs	r0, #32
 80047de:	f003 fd75 	bl	80082cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  LoRaRecieve = 1;
 80047e2:	4b02      	ldr	r3, [pc, #8]	@ (80047ec <EXTI9_5_IRQHandler+0x14>)
 80047e4:	2201      	movs	r2, #1
 80047e6:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80047e8:	bf00      	nop
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	20000a7e 	.word	0x20000a7e

080047f0 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80047f4:	4803      	ldr	r0, [pc, #12]	@ (8004804 <TIM1_TRG_COM_TIM17_IRQHandler+0x14>)
 80047f6:	f009 fabd 	bl	800dd74 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 80047fa:	4803      	ldr	r0, [pc, #12]	@ (8004808 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 80047fc:	f009 faba 	bl	800dd74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8004800:	bf00      	nop
 8004802:	bd80      	pop	{r7, pc}
 8004804:	2000089c 	.word	0x2000089c
 8004808:	20000a18 	.word	0x20000a18

0800480c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004810:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004814:	f003 fd5a 	bl	80082cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  KeyPadSelect = 1;
 8004818:	4b02      	ldr	r3, [pc, #8]	@ (8004824 <EXTI15_10_IRQHandler+0x18>)
 800481a:	2201      	movs	r2, #1
 800481c:	701a      	strb	r2, [r3, #0]


  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800481e:	bf00      	nop
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	20000a7d 	.word	0x20000a7d

08004828 <init_analytics>:
// (calculated from exercise baseline)
// ~80% of minimum optimal heart rate 0.8 * 0.64*(220-age)
static int age = 0;
static float heart_threshold = INT_MAX;

void init_analytics(int age) {
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  heart_threshold = (220-age)*0.5;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f1c3 03dc 	rsb	r3, r3, #220	@ 0xdc
 8004836:	4618      	mov	r0, r3
 8004838:	f7fb fe8c 	bl	8000554 <__aeabi_i2d>
 800483c:	f04f 0200 	mov.w	r2, #0
 8004840:	4b09      	ldr	r3, [pc, #36]	@ (8004868 <init_analytics+0x40>)
 8004842:	f7fb fef1 	bl	8000628 <__aeabi_dmul>
 8004846:	4602      	mov	r2, r0
 8004848:	460b      	mov	r3, r1
 800484a:	4610      	mov	r0, r2
 800484c:	4619      	mov	r1, r3
 800484e:	f7fc f9c3 	bl	8000bd8 <__aeabi_d2f>
 8004852:	4603      	mov	r3, r0
 8004854:	4a05      	ldr	r2, [pc, #20]	@ (800486c <init_analytics+0x44>)
 8004856:	6013      	str	r3, [r2, #0]
  state = k_init_baseline;
 8004858:	4b05      	ldr	r3, [pc, #20]	@ (8004870 <init_analytics+0x48>)
 800485a:	2201      	movs	r2, #1
 800485c:	701a      	strb	r2, [r3, #0]
}
 800485e:	bf00      	nop
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	3fe00000 	.word	0x3fe00000
 800486c:	20000020 	.word	0x20000020
 8004870:	20000b80 	.word	0x20000b80
 8004874:	00000000 	.word	0x00000000

08004878 <heartRateHigh>:

// Heart Rate too High
uint8_t heartRateHigh(int bpm, int age) {
 8004878:	b5b0      	push	{r4, r5, r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
	int maxHR = 220 - age;
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	f1c3 03dc 	rsb	r3, r3, #220	@ 0xdc
 8004888:	60fb      	str	r3, [r7, #12]
	if (maxHR*0.80 < bpm) return 1;
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f7fb fe62 	bl	8000554 <__aeabi_i2d>
 8004890:	a30d      	add	r3, pc, #52	@ (adr r3, 80048c8 <heartRateHigh+0x50>)
 8004892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004896:	f7fb fec7 	bl	8000628 <__aeabi_dmul>
 800489a:	4602      	mov	r2, r0
 800489c:	460b      	mov	r3, r1
 800489e:	4614      	mov	r4, r2
 80048a0:	461d      	mov	r5, r3
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f7fb fe56 	bl	8000554 <__aeabi_i2d>
 80048a8:	4602      	mov	r2, r0
 80048aa:	460b      	mov	r3, r1
 80048ac:	4620      	mov	r0, r4
 80048ae:	4629      	mov	r1, r5
 80048b0:	f7fc f92c 	bl	8000b0c <__aeabi_dcmplt>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d001      	beq.n	80048be <heartRateHigh+0x46>
 80048ba:	2301      	movs	r3, #1
 80048bc:	e000      	b.n	80048c0 <heartRateHigh+0x48>
	return 0;
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3710      	adds	r7, #16
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bdb0      	pop	{r4, r5, r7, pc}
 80048c8:	9999999a 	.word	0x9999999a
 80048cc:	3fe99999 	.word	0x3fe99999

080048d0 <heartRateLow>:

// Heart Rate too Low
uint8_t heartRateLow(int bpm, int age) {
 80048d0:	b5b0      	push	{r4, r5, r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
	int maxHR = 220 - age;
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	f1c3 03dc 	rsb	r3, r3, #220	@ 0xdc
 80048e0:	60fb      	str	r3, [r7, #12]
	if (maxHR*0.60 < bpm) return 1;
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f7fb fe36 	bl	8000554 <__aeabi_i2d>
 80048e8:	a30d      	add	r3, pc, #52	@ (adr r3, 8004920 <heartRateLow+0x50>)
 80048ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ee:	f7fb fe9b 	bl	8000628 <__aeabi_dmul>
 80048f2:	4602      	mov	r2, r0
 80048f4:	460b      	mov	r3, r1
 80048f6:	4614      	mov	r4, r2
 80048f8:	461d      	mov	r5, r3
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f7fb fe2a 	bl	8000554 <__aeabi_i2d>
 8004900:	4602      	mov	r2, r0
 8004902:	460b      	mov	r3, r1
 8004904:	4620      	mov	r0, r4
 8004906:	4629      	mov	r1, r5
 8004908:	f7fc f900 	bl	8000b0c <__aeabi_dcmplt>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d001      	beq.n	8004916 <heartRateLow+0x46>
 8004912:	2301      	movs	r3, #1
 8004914:	e000      	b.n	8004918 <heartRateLow+0x48>
	return 0;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3710      	adds	r7, #16
 800491c:	46bd      	mov	sp, r7
 800491e:	bdb0      	pop	{r4, r5, r7, pc}
 8004920:	33333333 	.word	0x33333333
 8004924:	3fe33333 	.word	0x3fe33333

08004928 <input_data>:


// Requires: speed in meters/s
void input_data(int bpm, float speed) {
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	ed87 0a00 	vstr	s0, [r7]
  switch (state) {
 8004934:	4b30      	ldr	r3, [pc, #192]	@ (80049f8 <input_data+0xd0>)
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	3b01      	subs	r3, #1
 800493a:	2b03      	cmp	r3, #3
 800493c:	d857      	bhi.n	80049ee <input_data+0xc6>
 800493e:	a201      	add	r2, pc, #4	@ (adr r2, 8004944 <input_data+0x1c>)
 8004940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004944:	08004955 	.word	0x08004955
 8004948:	08004979 	.word	0x08004979
 800494c:	080049af 	.word	0x080049af
 8004950:	080049d3 	.word	0x080049d3
    case k_init_baseline:
      update_data(bpm, speed);
 8004954:	ed97 0a00 	vldr	s0, [r7]
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 f893 	bl	8004a84 <update_data>
      if (data_index == TWO_MIN_NUM_DATAPOINTS) {
 800495e:	4b27      	ldr	r3, [pc, #156]	@ (80049fc <input_data+0xd4>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2b12      	cmp	r3, #18
 8004964:	d140      	bne.n	80049e8 <input_data+0xc0>
        calculate_base_strain();
 8004966:	f000 f8b5 	bl	8004ad4 <calculate_base_strain>
        data_index = 0;
 800496a:	4b24      	ldr	r3, [pc, #144]	@ (80049fc <input_data+0xd4>)
 800496c:	2200      	movs	r2, #0
 800496e:	601a      	str	r2, [r3, #0]
        state = k_post_init;
 8004970:	4b21      	ldr	r3, [pc, #132]	@ (80049f8 <input_data+0xd0>)
 8004972:	2202      	movs	r2, #2
 8004974:	701a      	strb	r2, [r3, #0]
      }
      break;
 8004976:	e037      	b.n	80049e8 <input_data+0xc0>
    case k_post_init:
      // based only on speed now, maybe add HR threshold
      // based on standard baseline
      if (speed > SPEED_THRESHOLD || bpm > heart_threshold) {
 8004978:	edd7 7a00 	vldr	s15, [r7]
 800497c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8004980:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004988:	dc0d      	bgt.n	80049a6 <input_data+0x7e>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	ee07 3a90 	vmov	s15, r3
 8004990:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004994:	4b1a      	ldr	r3, [pc, #104]	@ (8004a00 <input_data+0xd8>)
 8004996:	edd3 7a00 	vldr	s15, [r3]
 800499a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800499e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049a2:	dc00      	bgt.n	80049a6 <input_data+0x7e>
        state = k_exercise_baseline;
      }
      break;
 80049a4:	e023      	b.n	80049ee <input_data+0xc6>
        state = k_exercise_baseline;
 80049a6:	4b14      	ldr	r3, [pc, #80]	@ (80049f8 <input_data+0xd0>)
 80049a8:	2203      	movs	r2, #3
 80049aa:	701a      	strb	r2, [r3, #0]
      break;
 80049ac:	e01f      	b.n	80049ee <input_data+0xc6>
    case k_exercise_baseline:
      update_data(bpm, speed);
 80049ae:	ed97 0a00 	vldr	s0, [r7]
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 f866 	bl	8004a84 <update_data>
      if (data_index == TWO_MIN_NUM_DATAPOINTS) {
 80049b8:	4b10      	ldr	r3, [pc, #64]	@ (80049fc <input_data+0xd4>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2b12      	cmp	r3, #18
 80049be:	d115      	bne.n	80049ec <input_data+0xc4>
        calculate_exercise_strain();
 80049c0:	f000 f8bc 	bl	8004b3c <calculate_exercise_strain>
        data_index = 0;
 80049c4:	4b0d      	ldr	r3, [pc, #52]	@ (80049fc <input_data+0xd4>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	601a      	str	r2, [r3, #0]
        state = k_exercise;
 80049ca:	4b0b      	ldr	r3, [pc, #44]	@ (80049f8 <input_data+0xd0>)
 80049cc:	2204      	movs	r2, #4
 80049ce:	701a      	strb	r2, [r3, #0]
      }
      break;
 80049d0:	e00c      	b.n	80049ec <input_data+0xc4>
    case k_exercise:
      current_strain = get_strain(bpm, speed);
 80049d2:	ed97 0a00 	vldr	s0, [r7]
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 f836 	bl	8004a48 <get_strain>
 80049dc:	eef0 7a40 	vmov.f32	s15, s0
 80049e0:	4b08      	ldr	r3, [pc, #32]	@ (8004a04 <input_data+0xdc>)
 80049e2:	edc3 7a00 	vstr	s15, [r3]
      break;
 80049e6:	e002      	b.n	80049ee <input_data+0xc6>
      break;
 80049e8:	bf00      	nop
 80049ea:	e000      	b.n	80049ee <input_data+0xc6>
      break;
 80049ec:	bf00      	nop
  }
}
 80049ee:	bf00      	nop
 80049f0:	3708      	adds	r7, #8
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	20000b80 	.word	0x20000b80
 80049fc:	20000b78 	.word	0x20000b78
 8004a00:	20000020 	.word	0x20000020
 8004a04:	20000b7c 	.word	0x20000b7c

08004a08 <get_strain_factor>:

float get_strain_factor() {
 8004a08:	b480      	push	{r7}
 8004a0a:	af00      	add	r7, sp, #0
  if (state != k_exercise) return -1;
 8004a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a3c <get_strain_factor+0x34>)
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	2b04      	cmp	r3, #4
 8004a12:	d002      	beq.n	8004a1a <get_strain_factor+0x12>
 8004a14:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 8004a18:	e007      	b.n	8004a2a <get_strain_factor+0x22>
  return (exercise_base_strain) / current_strain;
 8004a1a:	4b09      	ldr	r3, [pc, #36]	@ (8004a40 <get_strain_factor+0x38>)
 8004a1c:	ed93 7a00 	vldr	s14, [r3]
 8004a20:	4b08      	ldr	r3, [pc, #32]	@ (8004a44 <get_strain_factor+0x3c>)
 8004a22:	edd3 7a00 	vldr	s15, [r3]
 8004a26:	eec7 6a27 	vdiv.f32	s13, s14, s15
}
 8004a2a:	eef0 7a66 	vmov.f32	s15, s13
 8004a2e:	eeb0 0a67 	vmov.f32	s0, s15
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	20000b80 	.word	0x20000b80
 8004a40:	20000b88 	.word	0x20000b88
 8004a44:	20000b7c 	.word	0x20000b7c

08004a48 <get_strain>:

inline
float get_strain(int bpm, float speed) {
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	ed87 0a00 	vstr	s0, [r7]
  return bpm / (speed * 60.0f);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	ee07 3a90 	vmov	s15, r3
 8004a5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004a5e:	edd7 7a00 	vldr	s15, [r7]
 8004a62:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8004a80 <get_strain+0x38>
 8004a66:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004a6a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004a6e:	eef0 7a66 	vmov.f32	s15, s13
}
 8004a72:	eeb0 0a67 	vmov.f32	s0, s15
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr
 8004a80:	42700000 	.word	0x42700000

08004a84 <update_data>:

void update_data(int bpm, float speed) {
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	ed87 0a00 	vstr	s0, [r7]
  current_strain = get_strain(bpm, speed);
 8004a90:	ed97 0a00 	vldr	s0, [r7]
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f7ff ffd7 	bl	8004a48 <get_strain>
 8004a9a:	eef0 7a40 	vmov.f32	s15, s0
 8004a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac8 <update_data+0x44>)
 8004aa0:	edc3 7a00 	vstr	s15, [r3]
  data[data_index] = current_strain;
 8004aa4:	4b09      	ldr	r3, [pc, #36]	@ (8004acc <update_data+0x48>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a07      	ldr	r2, [pc, #28]	@ (8004ac8 <update_data+0x44>)
 8004aaa:	6812      	ldr	r2, [r2, #0]
 8004aac:	4908      	ldr	r1, [pc, #32]	@ (8004ad0 <update_data+0x4c>)
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	440b      	add	r3, r1
 8004ab2:	601a      	str	r2, [r3, #0]
  ++data_index;
 8004ab4:	4b05      	ldr	r3, [pc, #20]	@ (8004acc <update_data+0x48>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	4a04      	ldr	r2, [pc, #16]	@ (8004acc <update_data+0x48>)
 8004abc:	6013      	str	r3, [r2, #0]
}
 8004abe:	bf00      	nop
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	20000b7c 	.word	0x20000b7c
 8004acc:	20000b78 	.word	0x20000b78
 8004ad0:	20000a88 	.word	0x20000a88

08004ad4 <calculate_base_strain>:

void calculate_base_strain(void) {
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
  standard_base_strain = 0;
 8004ada:	4b15      	ldr	r3, [pc, #84]	@ (8004b30 <calculate_base_strain+0x5c>)
 8004adc:	f04f 0200 	mov.w	r2, #0
 8004ae0:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < DATA_BUFFER_LENGTH; ++i) {
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	607b      	str	r3, [r7, #4]
 8004ae6:	e010      	b.n	8004b0a <calculate_base_strain+0x36>
    standard_base_strain += data[i];
 8004ae8:	4a12      	ldr	r2, [pc, #72]	@ (8004b34 <calculate_base_strain+0x60>)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	4413      	add	r3, r2
 8004af0:	ed93 7a00 	vldr	s14, [r3]
 8004af4:	4b0e      	ldr	r3, [pc, #56]	@ (8004b30 <calculate_base_strain+0x5c>)
 8004af6:	edd3 7a00 	vldr	s15, [r3]
 8004afa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004afe:	4b0c      	ldr	r3, [pc, #48]	@ (8004b30 <calculate_base_strain+0x5c>)
 8004b00:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < DATA_BUFFER_LENGTH; ++i) {
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	3301      	adds	r3, #1
 8004b08:	607b      	str	r3, [r7, #4]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2b3b      	cmp	r3, #59	@ 0x3b
 8004b0e:	ddeb      	ble.n	8004ae8 <calculate_base_strain+0x14>
  }
  standard_base_strain /= DATA_BUFFER_LENGTH;
 8004b10:	4b07      	ldr	r3, [pc, #28]	@ (8004b30 <calculate_base_strain+0x5c>)
 8004b12:	ed93 7a00 	vldr	s14, [r3]
 8004b16:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8004b38 <calculate_base_strain+0x64>
 8004b1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004b1e:	4b04      	ldr	r3, [pc, #16]	@ (8004b30 <calculate_base_strain+0x5c>)
 8004b20:	edc3 7a00 	vstr	s15, [r3]
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr
 8004b30:	20000b84 	.word	0x20000b84
 8004b34:	20000a88 	.word	0x20000a88
 8004b38:	42700000 	.word	0x42700000

08004b3c <calculate_exercise_strain>:

void calculate_exercise_strain(void) {
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
  exercise_base_strain = 0;
 8004b42:	4b15      	ldr	r3, [pc, #84]	@ (8004b98 <calculate_exercise_strain+0x5c>)
 8004b44:	f04f 0200 	mov.w	r2, #0
 8004b48:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < DATA_BUFFER_LENGTH; ++i) {
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	607b      	str	r3, [r7, #4]
 8004b4e:	e010      	b.n	8004b72 <calculate_exercise_strain+0x36>
    exercise_base_strain += data[i];
 8004b50:	4a12      	ldr	r2, [pc, #72]	@ (8004b9c <calculate_exercise_strain+0x60>)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	4413      	add	r3, r2
 8004b58:	ed93 7a00 	vldr	s14, [r3]
 8004b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8004b98 <calculate_exercise_strain+0x5c>)
 8004b5e:	edd3 7a00 	vldr	s15, [r3]
 8004b62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b66:	4b0c      	ldr	r3, [pc, #48]	@ (8004b98 <calculate_exercise_strain+0x5c>)
 8004b68:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < DATA_BUFFER_LENGTH; ++i) {
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	607b      	str	r3, [r7, #4]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b3b      	cmp	r3, #59	@ 0x3b
 8004b76:	ddeb      	ble.n	8004b50 <calculate_exercise_strain+0x14>
  }
  exercise_base_strain /= DATA_BUFFER_LENGTH;
 8004b78:	4b07      	ldr	r3, [pc, #28]	@ (8004b98 <calculate_exercise_strain+0x5c>)
 8004b7a:	ed93 7a00 	vldr	s14, [r3]
 8004b7e:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8004ba0 <calculate_exercise_strain+0x64>
 8004b82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004b86:	4b04      	ldr	r3, [pc, #16]	@ (8004b98 <calculate_exercise_strain+0x5c>)
 8004b88:	edc3 7a00 	vstr	s15, [r3]
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr
 8004b98:	20000b88 	.word	0x20000b88
 8004b9c:	20000a88 	.word	0x20000a88
 8004ba0:	42700000 	.word	0x42700000

08004ba4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	af00      	add	r7, sp, #0
  return 1;
 8004ba8:	2301      	movs	r3, #1
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <_kill>:

int _kill(int pid, int sig)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004bbe:	f00c f815 	bl	8010bec <__errno>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2216      	movs	r2, #22
 8004bc6:	601a      	str	r2, [r3, #0]
  return -1;
 8004bc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3708      	adds	r7, #8
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <_exit>:

void _exit (int status)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f7ff ffe7 	bl	8004bb4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004be6:	bf00      	nop
 8004be8:	e7fd      	b.n	8004be6 <_exit+0x12>

08004bea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b086      	sub	sp, #24
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	60f8      	str	r0, [r7, #12]
 8004bf2:	60b9      	str	r1, [r7, #8]
 8004bf4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	617b      	str	r3, [r7, #20]
 8004bfa:	e00a      	b.n	8004c12 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004bfc:	f3af 8000 	nop.w
 8004c00:	4601      	mov	r1, r0
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	1c5a      	adds	r2, r3, #1
 8004c06:	60ba      	str	r2, [r7, #8]
 8004c08:	b2ca      	uxtb	r2, r1
 8004c0a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	3301      	adds	r3, #1
 8004c10:	617b      	str	r3, [r7, #20]
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	429a      	cmp	r2, r3
 8004c18:	dbf0      	blt.n	8004bfc <_read+0x12>
  }

  return len;
 8004c1a:	687b      	ldr	r3, [r7, #4]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3718      	adds	r7, #24
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c30:	2300      	movs	r3, #0
 8004c32:	617b      	str	r3, [r7, #20]
 8004c34:	e009      	b.n	8004c4a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	1c5a      	adds	r2, r3, #1
 8004c3a:	60ba      	str	r2, [r7, #8]
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7fe ffde 	bl	8003c00 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	3301      	adds	r3, #1
 8004c48:	617b      	str	r3, [r7, #20]
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	dbf1      	blt.n	8004c36 <_write+0x12>
  }
  return len;
 8004c52:	687b      	ldr	r3, [r7, #4]
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3718      	adds	r7, #24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <_close>:

int _close(int file)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004c64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004c84:	605a      	str	r2, [r3, #4]
  return 0;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <_isatty>:

int _isatty(int file)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004c9c:	2301      	movs	r3, #1
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr

08004caa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004caa:	b480      	push	{r7}
 8004cac:	b085      	sub	sp, #20
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	60f8      	str	r0, [r7, #12]
 8004cb2:	60b9      	str	r1, [r7, #8]
 8004cb4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3714      	adds	r7, #20
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ccc:	4a14      	ldr	r2, [pc, #80]	@ (8004d20 <_sbrk+0x5c>)
 8004cce:	4b15      	ldr	r3, [pc, #84]	@ (8004d24 <_sbrk+0x60>)
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004cd8:	4b13      	ldr	r3, [pc, #76]	@ (8004d28 <_sbrk+0x64>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d102      	bne.n	8004ce6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ce0:	4b11      	ldr	r3, [pc, #68]	@ (8004d28 <_sbrk+0x64>)
 8004ce2:	4a12      	ldr	r2, [pc, #72]	@ (8004d2c <_sbrk+0x68>)
 8004ce4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ce6:	4b10      	ldr	r3, [pc, #64]	@ (8004d28 <_sbrk+0x64>)
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4413      	add	r3, r2
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d207      	bcs.n	8004d04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004cf4:	f00b ff7a 	bl	8010bec <__errno>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	220c      	movs	r2, #12
 8004cfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8004d02:	e009      	b.n	8004d18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d04:	4b08      	ldr	r3, [pc, #32]	@ (8004d28 <_sbrk+0x64>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d0a:	4b07      	ldr	r3, [pc, #28]	@ (8004d28 <_sbrk+0x64>)
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4413      	add	r3, r2
 8004d12:	4a05      	ldr	r2, [pc, #20]	@ (8004d28 <_sbrk+0x64>)
 8004d14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d16:	68fb      	ldr	r3, [r7, #12]
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3718      	adds	r7, #24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	200a0000 	.word	0x200a0000
 8004d24:	00000400 	.word	0x00000400
 8004d28:	20000b8c 	.word	0x20000b8c
 8004d2c:	20000d00 	.word	0x20000d00

08004d30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004d34:	4b06      	ldr	r3, [pc, #24]	@ (8004d50 <SystemInit+0x20>)
 8004d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d3a:	4a05      	ldr	r2, [pc, #20]	@ (8004d50 <SystemInit+0x20>)
 8004d3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004d44:	bf00      	nop
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	e000ed00 	.word	0xe000ed00

08004d54 <ptr_8to16>:
static UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p);
#ifdef UGUI_USE_UTF8
static UG_U16 _UG_DecodeUTF8(char **str);
#endif

static UG_U16 ptr_8to16(const UG_U8* p){
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  UG_U16 d = *p++;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	607a      	str	r2, [r7, #4]
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	81fb      	strh	r3, [r7, #14]
  return ((d<<8) | *p);
 8004d66:	89fb      	ldrh	r3, [r7, #14]
 8004d68:	021b      	lsls	r3, r3, #8
 8004d6a:	b21a      	sxth	r2, r3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	b21b      	sxth	r3, r3
 8004d72:	4313      	orrs	r3, r2
 8004d74:	b21b      	sxth	r3, r3
 8004d76:	b29b      	uxth	r3, r3
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3714      	adds	r7, #20
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <UG_Init>:

/* Pointer to the gui */
static UG_GUI* gui;

UG_S16 UG_Init( UG_GUI* g, UG_DEVICE *device )
{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
   UG_U8 i;

   g->device = device;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	683a      	ldr	r2, [r7, #0]
 8004d92:	601a      	str	r2, [r3, #0]
#if defined(UGUI_USE_CONSOLE)
   g->console.x_start = 4;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2204      	movs	r2, #4
 8004d98:	839a      	strh	r2, [r3, #28]
   g->console.y_start = 4;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2204      	movs	r2, #4
 8004d9e:	83da      	strh	r2, [r3, #30]
   g->console.x_end = g->device->x_dim - g->console.x_start-1;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	b21a      	sxth	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	841a      	strh	r2, [r3, #32]
   g->console.y_end = g->device->y_dim - g->console.x_start-1;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004dc8:	b29a      	uxth	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	b21a      	sxth	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	845a      	strh	r2, [r3, #34]	@ 0x22
   g->console.x_pos = g->console.x_end;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	831a      	strh	r2, [r3, #24]
   g->console.y_pos = g->console.y_end;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	@ 0x22
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	835a      	strh	r2, [r3, #26]
#endif
   g->char_h_space = 1;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
   g->char_v_space = 1;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
   g->font=NULL;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	629a      	str	r2, [r3, #40]	@ 0x28
   g->currentFont.bytes_per_char = 0;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	861a      	strh	r2, [r3, #48]	@ 0x30
   g->currentFont.char_height = 0;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   g->currentFont.char_width = 0;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
   g->currentFont.number_of_chars = 0;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	865a      	strh	r2, [r3, #50]	@ 0x32
   g->currentFont.number_of_offsets = 0;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	869a      	strh	r2, [r3, #52]	@ 0x34
   g->currentFont.widths = NULL;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	639a      	str	r2, [r3, #56]	@ 0x38
   g->currentFont.offsets = NULL;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	63da      	str	r2, [r3, #60]	@ 0x3c
   g->currentFont.data = NULL;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	641a      	str	r2, [r3, #64]	@ 0x40
   g->currentFont.font = NULL;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	645a      	str	r2, [r3, #68]	@ 0x44
   g->desktop_color = C_DESKTOP_COLOR;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f645 425d 	movw	r2, #23645	@ 0x5c5d
 8004e4a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
   g->fore_color = C_WHITE;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004e54:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
   g->back_color = C_BLACK;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
   g->next_window = NULL;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	60da      	str	r2, [r3, #12]
   g->active_window = NULL;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	611a      	str	r2, [r3, #16]
   g->last_window = NULL;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	615a      	str	r2, [r3, #20]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8004e72:	2300      	movs	r3, #0
 8004e74:	73fb      	strb	r3, [r7, #15]
 8004e76:	e010      	b.n	8004e9a <UG_Init+0x116>
   {
      g->driver[i].driver = NULL;
 8004e78:	7bfb      	ldrb	r3, [r7, #15]
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	330a      	adds	r3, #10
 8004e7e:	00db      	lsls	r3, r3, #3
 8004e80:	4413      	add	r3, r2
 8004e82:	2200      	movs	r2, #0
 8004e84:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 8004e86:	7bfb      	ldrb	r3, [r7, #15]
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	330a      	adds	r3, #10
 8004e8c:	00db      	lsls	r3, r3, #3
 8004e8e:	4413      	add	r3, r2
 8004e90:	2200      	movs	r2, #0
 8004e92:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8004e94:	7bfb      	ldrb	r3, [r7, #15]
 8004e96:	3301      	adds	r3, #1
 8004e98:	73fb      	strb	r3, [r7, #15]
 8004e9a:	7bfb      	ldrb	r3, [r7, #15]
 8004e9c:	2b03      	cmp	r3, #3
 8004e9e:	d9eb      	bls.n	8004e78 <UG_Init+0xf4>
   }

   gui = g;
 8004ea0:	4a04      	ldr	r2, [pc, #16]	@ (8004eb4 <UG_Init+0x130>)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6013      	str	r3, [r2, #0]
   return 1;
 8004ea6:	2301      	movs	r3, #1
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3714      	adds	r7, #20
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr
 8004eb4:	20000b90 	.word	0x20000b90

08004eb8 <UG_FontSelect>:

/*
 * Sets the GUI font
 */
void UG_FontSelect( UG_FONT* font )
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  gui->font = font;
 8004ec0:	4b04      	ldr	r3, [pc, #16]	@ (8004ed4 <UG_FontSelect+0x1c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr
 8004ed4:	20000b90 	.word	0x20000b90

08004ed8 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af02      	add	r7, sp, #8
 8004ede:	4603      	mov	r3, r0
 8004ee0:	80fb      	strh	r3, [r7, #6]
   UG_FillFrame(0,0,gui->device->x_dim-1,gui->device->y_dim-1,c);
 8004ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8004f1c <UG_FillScreen+0x44>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	b21a      	sxth	r2, r3
 8004ef4:	4b09      	ldr	r3, [pc, #36]	@ (8004f1c <UG_FillScreen+0x44>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	3b01      	subs	r3, #1
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	b219      	sxth	r1, r3
 8004f06:	88fb      	ldrh	r3, [r7, #6]
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	2100      	movs	r1, #0
 8004f0e:	2000      	movs	r0, #0
 8004f10:	f000 f806 	bl	8004f20 <UG_FillFrame>
}
 8004f14:	bf00      	nop
 8004f16:	3708      	adds	r7, #8
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	20000b90 	.word	0x20000b90

08004f20 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8004f20:	b590      	push	{r4, r7, lr}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	4604      	mov	r4, r0
 8004f28:	4608      	mov	r0, r1
 8004f2a:	4611      	mov	r1, r2
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	4623      	mov	r3, r4
 8004f30:	80fb      	strh	r3, [r7, #6]
 8004f32:	4603      	mov	r3, r0
 8004f34:	80bb      	strh	r3, [r7, #4]
 8004f36:	460b      	mov	r3, r1
 8004f38:	807b      	strh	r3, [r7, #2]
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	803b      	strh	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 8004f3e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004f42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	da05      	bge.n	8004f56 <UG_FillFrame+0x36>
     swap(x1,x2);
 8004f4a:	88fb      	ldrh	r3, [r7, #6]
 8004f4c:	817b      	strh	r3, [r7, #10]
 8004f4e:	887b      	ldrh	r3, [r7, #2]
 8004f50:	80fb      	strh	r3, [r7, #6]
 8004f52:	897b      	ldrh	r3, [r7, #10]
 8004f54:	807b      	strh	r3, [r7, #2]
   if ( y2 < y1 )
 8004f56:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004f5a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	da05      	bge.n	8004f6e <UG_FillFrame+0x4e>
     swap(y1,y2);
 8004f62:	88bb      	ldrh	r3, [r7, #4]
 8004f64:	813b      	strh	r3, [r7, #8]
 8004f66:	883b      	ldrh	r3, [r7, #0]
 8004f68:	80bb      	strh	r3, [r7, #4]
 8004f6a:	893b      	ldrh	r3, [r7, #8]
 8004f6c:	803b      	strh	r3, [r7, #0]
//   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
//   {
//      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
//   }

   for( m=y1; m<=y2; m++ )
 8004f6e:	88bb      	ldrh	r3, [r7, #4]
 8004f70:	81bb      	strh	r3, [r7, #12]
 8004f72:	e01e      	b.n	8004fb2 <UG_FillFrame+0x92>
   {
      for( n=x1; n<=x2; n++ )
 8004f74:	88fb      	ldrh	r3, [r7, #6]
 8004f76:	81fb      	strh	r3, [r7, #14]
 8004f78:	e00f      	b.n	8004f9a <UG_FillFrame+0x7a>
      {
         gui->device->pset(n,m,c);
 8004f7a:	4b13      	ldr	r3, [pc, #76]	@ (8004fc8 <UG_FillFrame+0xa8>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	8c3a      	ldrh	r2, [r7, #32]
 8004f84:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8004f88:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8004f8c:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 8004f8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	3301      	adds	r3, #1
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	81fb      	strh	r3, [r7, #14]
 8004f9a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004f9e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	dde9      	ble.n	8004f7a <UG_FillFrame+0x5a>
   for( m=y1; m<=y2; m++ )
 8004fa6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3301      	adds	r3, #1
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	81bb      	strh	r3, [r7, #12]
 8004fb2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004fb6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	ddda      	ble.n	8004f74 <UG_FillFrame+0x54>
      }
   }
}
 8004fbe:	bf00      	nop
 8004fc0:	bf00      	nop
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd90      	pop	{r4, r7, pc}
 8004fc8:	20000b90 	.word	0x20000b90

08004fcc <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8004fcc:	b5b0      	push	{r4, r5, r7, lr}
 8004fce:	b08a      	sub	sp, #40	@ 0x28
 8004fd0:	af02      	add	r7, sp, #8
 8004fd2:	4604      	mov	r4, r0
 8004fd4:	4608      	mov	r0, r1
 8004fd6:	4611      	mov	r1, r2
 8004fd8:	461a      	mov	r2, r3
 8004fda:	4623      	mov	r3, r4
 8004fdc:	80fb      	strh	r3, [r7, #6]
 8004fde:	4603      	mov	r3, r0
 8004fe0:	80bb      	strh	r3, [r7, #4]
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	807b      	strh	r3, [r7, #2]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	803b      	strh	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 8004fea:	4b67      	ldr	r3, [pc, #412]	@ (8005188 <UG_DrawLine+0x1bc>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004ff2:	f003 0302 	and.w	r3, r3, #2
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d013      	beq.n	8005022 <UG_DrawLine+0x56>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8004ffa:	4b63      	ldr	r3, [pc, #396]	@ (8005188 <UG_DrawLine+0x1bc>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005000:	461d      	mov	r5, r3
 8005002:	f9b7 4000 	ldrsh.w	r4, [r7]
 8005006:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800500a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800500e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005012:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	4623      	mov	r3, r4
 8005018:	47a8      	blx	r5
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 80ae 	beq.w	800517e <UG_DrawLine+0x1b2>
   }

   dx = x2 - x1;
 8005022:	887a      	ldrh	r2, [r7, #2]
 8005024:	88fb      	ldrh	r3, [r7, #6]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	b29b      	uxth	r3, r3
 800502a:	82bb      	strh	r3, [r7, #20]
   dy = y2 - y1;
 800502c:	883a      	ldrh	r2, [r7, #0]
 800502e:	88bb      	ldrh	r3, [r7, #4]
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	b29b      	uxth	r3, r3
 8005034:	827b      	strh	r3, [r7, #18]
   dxabs = (dx>0)?dx:-dx;
 8005036:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800503a:	2b00      	cmp	r3, #0
 800503c:	bfb8      	it	lt
 800503e:	425b      	neglt	r3, r3
 8005040:	b29b      	uxth	r3, r3
 8005042:	823b      	strh	r3, [r7, #16]
   dyabs = (dy>0)?dy:-dy;
 8005044:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005048:	2b00      	cmp	r3, #0
 800504a:	bfb8      	it	lt
 800504c:	425b      	neglt	r3, r3
 800504e:	b29b      	uxth	r3, r3
 8005050:	81fb      	strh	r3, [r7, #14]
   sgndx = (dx>0)?1:-1;
 8005052:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005056:	2b00      	cmp	r3, #0
 8005058:	dd01      	ble.n	800505e <UG_DrawLine+0x92>
 800505a:	2301      	movs	r3, #1
 800505c:	e001      	b.n	8005062 <UG_DrawLine+0x96>
 800505e:	f04f 33ff 	mov.w	r3, #4294967295
 8005062:	81bb      	strh	r3, [r7, #12]
   sgndy = (dy>0)?1:-1;
 8005064:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005068:	2b00      	cmp	r3, #0
 800506a:	dd01      	ble.n	8005070 <UG_DrawLine+0xa4>
 800506c:	2301      	movs	r3, #1
 800506e:	e001      	b.n	8005074 <UG_DrawLine+0xa8>
 8005070:	f04f 33ff 	mov.w	r3, #4294967295
 8005074:	817b      	strh	r3, [r7, #10]
   x = dyabs >> 1;
 8005076:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800507a:	105b      	asrs	r3, r3, #1
 800507c:	83bb      	strh	r3, [r7, #28]
   y = dxabs >> 1;
 800507e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005082:	105b      	asrs	r3, r3, #1
 8005084:	837b      	strh	r3, [r7, #26]
   drawx = x1;
 8005086:	88fb      	ldrh	r3, [r7, #6]
 8005088:	833b      	strh	r3, [r7, #24]
   drawy = y1;
 800508a:	88bb      	ldrh	r3, [r7, #4]
 800508c:	82fb      	strh	r3, [r7, #22]

   gui->device->pset(drawx, drawy,c);
 800508e:	4b3e      	ldr	r3, [pc, #248]	@ (8005188 <UG_DrawLine+0x1bc>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8005098:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800509c:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 80050a0:	4798      	blx	r3

   if( dxabs >= dyabs )
 80050a2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80050a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	db33      	blt.n	8005116 <UG_DrawLine+0x14a>
   {
      for( n=0; n<dxabs; n++ )
 80050ae:	2300      	movs	r3, #0
 80050b0:	83fb      	strh	r3, [r7, #30]
 80050b2:	e029      	b.n	8005108 <UG_DrawLine+0x13c>
      {
         y += dyabs;
 80050b4:	8b7a      	ldrh	r2, [r7, #26]
 80050b6:	89fb      	ldrh	r3, [r7, #14]
 80050b8:	4413      	add	r3, r2
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	837b      	strh	r3, [r7, #26]
         if( y >= dxabs )
 80050be:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80050c2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	db09      	blt.n	80050de <UG_DrawLine+0x112>
         {
            y -= dxabs;
 80050ca:	8b7a      	ldrh	r2, [r7, #26]
 80050cc:	8a3b      	ldrh	r3, [r7, #16]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	837b      	strh	r3, [r7, #26]
            drawy += sgndy;
 80050d4:	8afa      	ldrh	r2, [r7, #22]
 80050d6:	897b      	ldrh	r3, [r7, #10]
 80050d8:	4413      	add	r3, r2
 80050da:	b29b      	uxth	r3, r3
 80050dc:	82fb      	strh	r3, [r7, #22]
         }
         drawx += sgndx;
 80050de:	8b3a      	ldrh	r2, [r7, #24]
 80050e0:	89bb      	ldrh	r3, [r7, #12]
 80050e2:	4413      	add	r3, r2
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	833b      	strh	r3, [r7, #24]
         gui->device->pset(drawx, drawy,c);
 80050e8:	4b27      	ldr	r3, [pc, #156]	@ (8005188 <UG_DrawLine+0x1bc>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80050f2:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 80050f6:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 80050fa:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 80050fc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005100:	b29b      	uxth	r3, r3
 8005102:	3301      	adds	r3, #1
 8005104:	b29b      	uxth	r3, r3
 8005106:	83fb      	strh	r3, [r7, #30]
 8005108:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800510c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005110:	429a      	cmp	r2, r3
 8005112:	dbcf      	blt.n	80050b4 <UG_DrawLine+0xe8>
 8005114:	e034      	b.n	8005180 <UG_DrawLine+0x1b4>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 8005116:	2300      	movs	r3, #0
 8005118:	83fb      	strh	r3, [r7, #30]
 800511a:	e029      	b.n	8005170 <UG_DrawLine+0x1a4>
      {
         x += dxabs;
 800511c:	8bba      	ldrh	r2, [r7, #28]
 800511e:	8a3b      	ldrh	r3, [r7, #16]
 8005120:	4413      	add	r3, r2
 8005122:	b29b      	uxth	r3, r3
 8005124:	83bb      	strh	r3, [r7, #28]
         if( x >= dyabs )
 8005126:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800512a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800512e:	429a      	cmp	r2, r3
 8005130:	db09      	blt.n	8005146 <UG_DrawLine+0x17a>
         {
            x -= dyabs;
 8005132:	8bba      	ldrh	r2, [r7, #28]
 8005134:	89fb      	ldrh	r3, [r7, #14]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	b29b      	uxth	r3, r3
 800513a:	83bb      	strh	r3, [r7, #28]
            drawx += sgndx;
 800513c:	8b3a      	ldrh	r2, [r7, #24]
 800513e:	89bb      	ldrh	r3, [r7, #12]
 8005140:	4413      	add	r3, r2
 8005142:	b29b      	uxth	r3, r3
 8005144:	833b      	strh	r3, [r7, #24]
         }
         drawy += sgndy;
 8005146:	8afa      	ldrh	r2, [r7, #22]
 8005148:	897b      	ldrh	r3, [r7, #10]
 800514a:	4413      	add	r3, r2
 800514c:	b29b      	uxth	r3, r3
 800514e:	82fb      	strh	r3, [r7, #22]
         gui->device->pset(drawx, drawy,c);
 8005150:	4b0d      	ldr	r3, [pc, #52]	@ (8005188 <UG_DrawLine+0x1bc>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800515a:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800515e:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8005162:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 8005164:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005168:	b29b      	uxth	r3, r3
 800516a:	3301      	adds	r3, #1
 800516c:	b29b      	uxth	r3, r3
 800516e:	83fb      	strh	r3, [r7, #30]
 8005170:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8005174:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005178:	429a      	cmp	r2, r3
 800517a:	dbcf      	blt.n	800511c <UG_DrawLine+0x150>
 800517c:	e000      	b.n	8005180 <UG_DrawLine+0x1b4>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800517e:	bf00      	nop
      }
   }  
}
 8005180:	3720      	adds	r7, #32
 8005182:	46bd      	mov	sp, r7
 8005184:	bdb0      	pop	{r4, r5, r7, pc}
 8005186:	bf00      	nop
 8005188:	20000b90 	.word	0x20000b90

0800518c <UG_PutString>:
    UG_DrawLine(a, y, b + 1, y, c);
  }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 800518c:	b590      	push	{r4, r7, lr}
 800518e:	b087      	sub	sp, #28
 8005190:	af02      	add	r7, sp, #8
 8005192:	4603      	mov	r3, r0
 8005194:	603a      	str	r2, [r7, #0]
 8005196:	80fb      	strh	r3, [r7, #6]
 8005198:	460b      	mov	r3, r1
 800519a:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp,cw;
   UG_CHAR chr;

   xp=x;
 800519c:	88fb      	ldrh	r3, [r7, #6]
 800519e:	81fb      	strh	r3, [r7, #14]
   yp=y;
 80051a0:	88bb      	ldrh	r3, [r7, #4]
 80051a2:	81bb      	strh	r3, [r7, #12]

   _UG_FontSelect(gui->font);
 80051a4:	4b44      	ldr	r3, [pc, #272]	@ (80052b8 <UG_PutString+0x12c>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051aa:	4618      	mov	r0, r3
 80051ac:	f000 fae4 	bl	8005778 <_UG_FontSelect>
   while ( *str != 0 )
 80051b0:	e064      	b.n	800527c <UG_PutString+0xf0>
   {
      #ifdef UGUI_USE_UTF8
      if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 80051b2:	4b41      	ldr	r3, [pc, #260]	@ (80052b8 <UG_PutString+0x12c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d106      	bne.n	80051cc <UG_PutString+0x40>
         chr = _UG_DecodeUTF8(&str);
 80051be:	463b      	mov	r3, r7
 80051c0:	4618      	mov	r0, r3
 80051c2:	f000 f915 	bl	80053f0 <_UG_DecodeUTF8>
 80051c6:	4603      	mov	r3, r0
 80051c8:	817b      	strh	r3, [r7, #10]
 80051ca:	e004      	b.n	80051d6 <UG_PutString+0x4a>
      }
      else{
         chr = *str++;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	1c5a      	adds	r2, r3, #1
 80051d0:	603a      	str	r2, [r7, #0]
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	817b      	strh	r3, [r7, #10]
      }
      #else
      chr = *str++;
      #endif

      if ( chr == '\n' )
 80051d6:	897b      	ldrh	r3, [r7, #10]
 80051d8:	2b0a      	cmp	r3, #10
 80051da:	d105      	bne.n	80051e8 <UG_PutString+0x5c>
      {
         xp = gui->device->x_dim;
 80051dc:	4b36      	ldr	r3, [pc, #216]	@ (80052b8 <UG_PutString+0x12c>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	881b      	ldrh	r3, [r3, #0]
 80051e4:	81fb      	strh	r3, [r7, #14]
         continue;
 80051e6:	e049      	b.n	800527c <UG_PutString+0xf0>
      }
      cw = _UG_GetCharData(chr,NULL);
 80051e8:	897b      	ldrh	r3, [r7, #10]
 80051ea:	2100      	movs	r1, #0
 80051ec:	4618      	mov	r0, r3
 80051ee:	f000 f977 	bl	80054e0 <_UG_GetCharData>
 80051f2:	4603      	mov	r3, r0
 80051f4:	813b      	strh	r3, [r7, #8]
      if(cw==-1) continue;
 80051f6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80051fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fe:	d03c      	beq.n	800527a <UG_PutString+0xee>
      if ( xp + cw > gui->device->x_dim - 1 )
 8005200:	4b2d      	ldr	r3, [pc, #180]	@ (80052b8 <UG_PutString+0x12c>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f9b3 3000 	ldrsh.w	r3, [r3]
 800520a:	4619      	mov	r1, r3
 800520c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8005210:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8005214:	4413      	add	r3, r2
 8005216:	4299      	cmp	r1, r3
 8005218:	dc11      	bgt.n	800523e <UG_PutString+0xb2>
      {
         xp = x;
 800521a:	88fb      	ldrh	r3, [r7, #6]
 800521c:	81fb      	strh	r3, [r7, #14]
         yp +=  gui->currentFont.char_height+gui->char_v_space;
 800521e:	4b26      	ldr	r3, [pc, #152]	@ (80052b8 <UG_PutString+0x12c>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005226:	b21b      	sxth	r3, r3
 8005228:	4a23      	ldr	r2, [pc, #140]	@ (80052b8 <UG_PutString+0x12c>)
 800522a:	6812      	ldr	r2, [r2, #0]
 800522c:	f992 204a 	ldrsb.w	r2, [r2, #74]	@ 0x4a
 8005230:	4413      	add	r3, r2
 8005232:	b21b      	sxth	r3, r3
 8005234:	b29a      	uxth	r2, r3
 8005236:	89bb      	ldrh	r3, [r7, #12]
 8005238:	4413      	add	r3, r2
 800523a:	b29b      	uxth	r3, r3
 800523c:	81bb      	strh	r3, [r7, #12]
      }

      _UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 800523e:	4b1e      	ldr	r3, [pc, #120]	@ (80052b8 <UG_PutString+0x12c>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f8b3 404c 	ldrh.w	r4, [r3, #76]	@ 0x4c
 8005246:	4b1c      	ldr	r3, [pc, #112]	@ (80052b8 <UG_PutString+0x12c>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 800524e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005252:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8005256:	8978      	ldrh	r0, [r7, #10]
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	4623      	mov	r3, r4
 800525c:	f000 fb0e 	bl	800587c <_UG_PutChar>

      xp += cw + gui->char_h_space;
 8005260:	4b15      	ldr	r3, [pc, #84]	@ (80052b8 <UG_PutString+0x12c>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f993 3049 	ldrsb.w	r3, [r3, #73]	@ 0x49
 8005268:	b29a      	uxth	r2, r3
 800526a:	893b      	ldrh	r3, [r7, #8]
 800526c:	4413      	add	r3, r2
 800526e:	b29a      	uxth	r2, r3
 8005270:	89fb      	ldrh	r3, [r7, #14]
 8005272:	4413      	add	r3, r2
 8005274:	b29b      	uxth	r3, r3
 8005276:	81fb      	strh	r3, [r7, #14]
 8005278:	e000      	b.n	800527c <UG_PutString+0xf0>
      if(cw==-1) continue;
 800527a:	bf00      	nop
   while ( *str != 0 )
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	781b      	ldrb	r3, [r3, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d196      	bne.n	80051b2 <UG_PutString+0x26>
   }
   if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 8005284:	4b0c      	ldr	r3, [pc, #48]	@ (80052b8 <UG_PutString+0x12c>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 800528c:	f003 0302 	and.w	r3, r3, #2
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00c      	beq.n	80052ae <UG_PutString+0x122>
     ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 8005294:	4b08      	ldr	r3, [pc, #32]	@ (80052b8 <UG_PutString+0x12c>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800529a:	461c      	mov	r4, r3
 800529c:	f04f 33ff 	mov.w	r3, #4294967295
 80052a0:	f04f 32ff 	mov.w	r2, #4294967295
 80052a4:	f04f 31ff 	mov.w	r1, #4294967295
 80052a8:	f04f 30ff 	mov.w	r0, #4294967295
 80052ac:	47a0      	blx	r4
}
 80052ae:	bf00      	nop
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd90      	pop	{r4, r7, pc}
 80052b6:	bf00      	nop
 80052b8:	20000b90 	.word	0x20000b90

080052bc <UG_PutChar>:

void UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 80052bc:	b590      	push	{r4, r7, lr}
 80052be:	b085      	sub	sp, #20
 80052c0:	af02      	add	r7, sp, #8
 80052c2:	4604      	mov	r4, r0
 80052c4:	4608      	mov	r0, r1
 80052c6:	4611      	mov	r1, r2
 80052c8:	461a      	mov	r2, r3
 80052ca:	4623      	mov	r3, r4
 80052cc:	80fb      	strh	r3, [r7, #6]
 80052ce:	4603      	mov	r3, r0
 80052d0:	80bb      	strh	r3, [r7, #4]
 80052d2:	460b      	mov	r3, r1
 80052d4:	807b      	strh	r3, [r7, #2]
 80052d6:	4613      	mov	r3, r2
 80052d8:	803b      	strh	r3, [r7, #0]
    _UG_FontSelect(gui->font);
 80052da:	4b15      	ldr	r3, [pc, #84]	@ (8005330 <UG_PutChar+0x74>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052e0:	4618      	mov	r0, r3
 80052e2:	f000 fa49 	bl	8005778 <_UG_FontSelect>
    _UG_PutChar(chr,x,y,fc,bc);
 80052e6:	883c      	ldrh	r4, [r7, #0]
 80052e8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80052ec:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80052f0:	88f8      	ldrh	r0, [r7, #6]
 80052f2:	8b3b      	ldrh	r3, [r7, #24]
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	4623      	mov	r3, r4
 80052f8:	f000 fac0 	bl	800587c <_UG_PutChar>
    if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 80052fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005330 <UG_PutChar+0x74>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00c      	beq.n	8005326 <UG_PutChar+0x6a>
      ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 800530c:	4b08      	ldr	r3, [pc, #32]	@ (8005330 <UG_PutChar+0x74>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005312:	461c      	mov	r4, r3
 8005314:	f04f 33ff 	mov.w	r3, #4294967295
 8005318:	f04f 32ff 	mov.w	r2, #4294967295
 800531c:	f04f 31ff 	mov.w	r1, #4294967295
 8005320:	f04f 30ff 	mov.w	r0, #4294967295
 8005324:	47a0      	blx	r4
}
 8005326:	bf00      	nop
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	bd90      	pop	{r4, r7, pc}
 800532e:	bf00      	nop
 8005330:	20000b90 	.word	0x20000b90

08005334 <UG_SetForecolor>:
   gui->console.back_color = c;
}
#endif

void UG_SetForecolor( UG_COLOR c )
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	4603      	mov	r3, r0
 800533c:	80fb      	strh	r3, [r7, #6]
   gui->fore_color = c;
 800533e:	4b05      	ldr	r3, [pc, #20]	@ (8005354 <UG_SetForecolor+0x20>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	88fa      	ldrh	r2, [r7, #6]
 8005344:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
}
 8005348:	bf00      	nop
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr
 8005354:	20000b90 	.word	0x20000b90

08005358 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	4603      	mov	r3, r0
 8005360:	80fb      	strh	r3, [r7, #6]
   gui->back_color = c;
 8005362:	4b05      	ldr	r3, [pc, #20]	@ (8005378 <UG_SetBackcolor+0x20>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	88fa      	ldrh	r2, [r7, #6]
 8005368:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr
 8005378:	20000b90 	.word	0x20000b90

0800537c <UG_FontSetHSpace>:
{
   return gui->device->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	4603      	mov	r3, r0
 8005384:	80fb      	strh	r3, [r7, #6]
   gui->char_h_space = s;
 8005386:	4b06      	ldr	r3, [pc, #24]	@ (80053a0 <UG_FontSetHSpace+0x24>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	88fa      	ldrh	r2, [r7, #6]
 800538c:	b252      	sxtb	r2, r2
 800538e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
}
 8005392:	bf00      	nop
 8005394:	370c      	adds	r7, #12
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	20000b90 	.word	0x20000b90

080053a4 <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	4603      	mov	r3, r0
 80053ac:	80fb      	strh	r3, [r7, #6]
   gui->char_v_space = s;
 80053ae:	4b06      	ldr	r3, [pc, #24]	@ (80053c8 <UG_FontSetVSpace+0x24>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	88fa      	ldrh	r2, [r7, #6]
 80053b4:	b252      	sxtb	r2, r2
 80053b6:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 80053ba:	bf00      	nop
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	20000b90 	.word	0x20000b90

080053cc <UG_FontSetTransparency>:

void UG_FontSetTransparency( UG_U8 t )
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	4603      	mov	r3, r0
 80053d4:	71fb      	strb	r3, [r7, #7]
  gui->transparent_font=t;
 80053d6:	4b05      	ldr	r3, [pc, #20]	@ (80053ec <UG_FontSetTransparency+0x20>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	79fa      	ldrb	r2, [r7, #7]
 80053dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr
 80053ec:	20000b90 	.word	0x20000b90

080053f0 <_UG_DecodeUTF8>:
 *
 * Based on https://github.com/olikraus/u8g2/blob/master/csrc/u8x8_8x8.c
 *
 */
 #ifdef UGUI_USE_UTF8
UG_CHAR _UG_DecodeUTF8(char **str) {
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]

  char c=**str;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	73fb      	strb	r3, [r7, #15]

  if ( c < 0x80 )                 // Fast detection for simple ASCII
 8005400:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005404:	2b00      	cmp	r3, #0
 8005406:	db07      	blt.n	8005418 <_UG_DecodeUTF8+0x28>
  {
    *str = *str+1;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	1c5a      	adds	r2, r3, #1
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	601a      	str	r2, [r3, #0]
    return c;
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	b29b      	uxth	r3, r3
 8005416:	e05c      	b.n	80054d2 <_UG_DecodeUTF8+0xe2>
  }

  UG_U8 bytes_left=0;
 8005418:	2300      	movs	r3, #0
 800541a:	73bb      	strb	r3, [r7, #14]
  UG_CHAR encoding=0;
 800541c:	2300      	movs	r3, #0
 800541e:	81bb      	strh	r3, [r7, #12]

  while(**str)
 8005420:	e04f      	b.n	80054c2 <_UG_DecodeUTF8+0xd2>
  {
    c=**str;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	73fb      	strb	r3, [r7, #15]
    *str = *str+1;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	1c5a      	adds	r2, r3, #1
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	601a      	str	r2, [r3, #0]
    if ( bytes_left == 0 )
 8005434:	7bbb      	ldrb	r3, [r7, #14]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d130      	bne.n	800549c <_UG_DecodeUTF8+0xac>
    {
      if ( c < 0xe0 )             // 2 byte sequence
 800543a:	7bfb      	ldrb	r3, [r7, #15]
 800543c:	2bdf      	cmp	r3, #223	@ 0xdf
 800543e:	d806      	bhi.n	800544e <_UG_DecodeUTF8+0x5e>
      {
        bytes_left = 1;
 8005440:	2301      	movs	r3, #1
 8005442:	73bb      	strb	r3, [r7, #14]
        c &= 0x01f;
 8005444:	7bfb      	ldrb	r3, [r7, #15]
 8005446:	f003 031f 	and.w	r3, r3, #31
 800544a:	73fb      	strb	r3, [r7, #15]
 800544c:	e023      	b.n	8005496 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf0 )        // 3 byte sequence
 800544e:	7bfb      	ldrb	r3, [r7, #15]
 8005450:	2bef      	cmp	r3, #239	@ 0xef
 8005452:	d806      	bhi.n	8005462 <_UG_DecodeUTF8+0x72>
      {
        bytes_left = 2;
 8005454:	2302      	movs	r3, #2
 8005456:	73bb      	strb	r3, [r7, #14]
        c &= 15;
 8005458:	7bfb      	ldrb	r3, [r7, #15]
 800545a:	f003 030f 	and.w	r3, r3, #15
 800545e:	73fb      	strb	r3, [r7, #15]
 8005460:	e019      	b.n	8005496 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf8 )        // 4 byte sequence
 8005462:	7bfb      	ldrb	r3, [r7, #15]
 8005464:	2bf7      	cmp	r3, #247	@ 0xf7
 8005466:	d806      	bhi.n	8005476 <_UG_DecodeUTF8+0x86>
      {
        bytes_left = 3;
 8005468:	2303      	movs	r3, #3
 800546a:	73bb      	strb	r3, [r7, #14]
        c &= 7;
 800546c:	7bfb      	ldrb	r3, [r7, #15]
 800546e:	f003 0307 	and.w	r3, r3, #7
 8005472:	73fb      	strb	r3, [r7, #15]
 8005474:	e00f      	b.n	8005496 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xfc )        // 5 byte sequence
 8005476:	7bfb      	ldrb	r3, [r7, #15]
 8005478:	2bfb      	cmp	r3, #251	@ 0xfb
 800547a:	d806      	bhi.n	800548a <_UG_DecodeUTF8+0x9a>
      {
        bytes_left = 4;
 800547c:	2304      	movs	r3, #4
 800547e:	73bb      	strb	r3, [r7, #14]
        c &= 3;
 8005480:	7bfb      	ldrb	r3, [r7, #15]
 8005482:	f003 0303 	and.w	r3, r3, #3
 8005486:	73fb      	strb	r3, [r7, #15]
 8005488:	e005      	b.n	8005496 <_UG_DecodeUTF8+0xa6>
      }
      else                        // 6 byte sequence
      {
        bytes_left = 5;
 800548a:	2305      	movs	r3, #5
 800548c:	73bb      	strb	r3, [r7, #14]
        c &= 1;
 800548e:	7bfb      	ldrb	r3, [r7, #15]
 8005490:	f003 0301 	and.w	r3, r3, #1
 8005494:	73fb      	strb	r3, [r7, #15]
      }
      encoding = c;
 8005496:	7bfb      	ldrb	r3, [r7, #15]
 8005498:	81bb      	strh	r3, [r7, #12]
 800549a:	e012      	b.n	80054c2 <_UG_DecodeUTF8+0xd2>
    }
    else
    {
      encoding<<=6;
 800549c:	89bb      	ldrh	r3, [r7, #12]
 800549e:	019b      	lsls	r3, r3, #6
 80054a0:	81bb      	strh	r3, [r7, #12]
      encoding |= (c & 0x3F);
 80054a2:	7bfb      	ldrb	r3, [r7, #15]
 80054a4:	b21b      	sxth	r3, r3
 80054a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054aa:	b21a      	sxth	r2, r3
 80054ac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	b21b      	sxth	r3, r3
 80054b4:	81bb      	strh	r3, [r7, #12]
      if ( --bytes_left == 0 )
 80054b6:	7bbb      	ldrb	r3, [r7, #14]
 80054b8:	3b01      	subs	r3, #1
 80054ba:	73bb      	strb	r3, [r7, #14]
 80054bc:	7bbb      	ldrb	r3, [r7, #14]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d005      	beq.n	80054ce <_UG_DecodeUTF8+0xde>
  while(**str)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	781b      	ldrb	r3, [r3, #0]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d1aa      	bne.n	8005422 <_UG_DecodeUTF8+0x32>
 80054cc:	e000      	b.n	80054d0 <_UG_DecodeUTF8+0xe0>
        break;
 80054ce:	bf00      	nop
    }
  }
  return encoding;
 80054d0:	89bb      	ldrh	r3, [r7, #12]
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3714      	adds	r7, #20
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
	...

080054e0 <_UG_GetCharData>:
#endif

/*
 *  Load char bitmap address into p, return the font width
 */
UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p){
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	4603      	mov	r3, r0
 80054e8:	6039      	str	r1, [r7, #0]
 80054ea:	80fb      	strh	r3, [r7, #6]
  static UG_CHAR last_encoding;
  static UG_S16 last_width;
  static const UG_U8 * last_p;
  static UG_FONT * last_font;
  UG_U16 start=0;
 80054ec:	2300      	movs	r3, #0
 80054ee:	82fb      	strh	r3, [r7, #22]
  UG_U16 skip=0;
 80054f0:	2300      	movs	r3, #0
 80054f2:	82bb      	strh	r3, [r7, #20]
  UG_U16 t=0;
 80054f4:	2300      	movs	r3, #0
 80054f6:	827b      	strh	r3, [r7, #18]
  UG_U8 range=0;
 80054f8:	2300      	movs	r3, #0
 80054fa:	747b      	strb	r3, [r7, #17]
  UG_U8 found=0;
 80054fc:	2300      	movs	r3, #0
 80054fe:	743b      	strb	r3, [r7, #16]

  if( gui->currentFont.font==last_font && encoding==last_encoding){       // If called with the same arguments, return cached data
 8005500:	4b98      	ldr	r3, [pc, #608]	@ (8005764 <_UG_GetCharData+0x284>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005506:	4b98      	ldr	r3, [pc, #608]	@ (8005768 <_UG_GetCharData+0x288>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	429a      	cmp	r2, r3
 800550c:	d10f      	bne.n	800552e <_UG_GetCharData+0x4e>
 800550e:	4b97      	ldr	r3, [pc, #604]	@ (800576c <_UG_GetCharData+0x28c>)
 8005510:	881b      	ldrh	r3, [r3, #0]
 8005512:	88fa      	ldrh	r2, [r7, #6]
 8005514:	429a      	cmp	r2, r3
 8005516:	d10a      	bne.n	800552e <_UG_GetCharData+0x4e>
    if(p){
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d003      	beq.n	8005526 <_UG_GetCharData+0x46>
      *p=last_p;                                                    // Load char bitmap address
 800551e:	4b94      	ldr	r3, [pc, #592]	@ (8005770 <_UG_GetCharData+0x290>)
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	601a      	str	r2, [r3, #0]
    }
    return last_width;
 8005526:	4b93      	ldr	r3, [pc, #588]	@ (8005774 <_UG_GetCharData+0x294>)
 8005528:	f9b3 3000 	ldrsh.w	r3, [r3]
 800552c:	e116      	b.n	800575c <_UG_GetCharData+0x27c>
  }

  if( gui->currentFont.is_old_font){                                      // Compatibility with old fonts charset
 800552e:	4b8d      	ldr	r3, [pc, #564]	@ (8005764 <_UG_GetCharData+0x284>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005536:	2b00      	cmp	r3, #0
 8005538:	f000 80cc 	beq.w	80056d4 <_UG_GetCharData+0x1f4>
    switch ( encoding )
 800553c:	88fb      	ldrh	r3, [r7, #6]
 800553e:	2bfc      	cmp	r3, #252	@ 0xfc
 8005540:	f300 80c8 	bgt.w	80056d4 <_UG_GetCharData+0x1f4>
 8005544:	2bd6      	cmp	r3, #214	@ 0xd6
 8005546:	da09      	bge.n	800555c <_UG_GetCharData+0x7c>
 8005548:	2bc4      	cmp	r3, #196	@ 0xc4
 800554a:	d06c      	beq.n	8005626 <_UG_GetCharData+0x146>
 800554c:	2bc4      	cmp	r3, #196	@ 0xc4
 800554e:	f300 80c1 	bgt.w	80056d4 <_UG_GetCharData+0x1f4>
 8005552:	2bb0      	cmp	r3, #176	@ 0xb0
 8005554:	d06d      	beq.n	8005632 <_UG_GetCharData+0x152>
 8005556:	2bb5      	cmp	r3, #181	@ 0xb5
 8005558:	d068      	beq.n	800562c <_UG_GetCharData+0x14c>
 800555a:	e06e      	b.n	800563a <_UG_GetCharData+0x15a>
 800555c:	3bd6      	subs	r3, #214	@ 0xd6
 800555e:	2b26      	cmp	r3, #38	@ 0x26
 8005560:	f200 80b8 	bhi.w	80056d4 <_UG_GetCharData+0x1f4>
 8005564:	a201      	add	r2, pc, #4	@ (adr r2, 800556c <_UG_GetCharData+0x8c>)
 8005566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556a:	bf00      	nop
 800556c:	0800560f 	.word	0x0800560f
 8005570:	080056d5 	.word	0x080056d5
 8005574:	080056d5 	.word	0x080056d5
 8005578:	080056d5 	.word	0x080056d5
 800557c:	080056d5 	.word	0x080056d5
 8005580:	080056d5 	.word	0x080056d5
 8005584:	0800561b 	.word	0x0800561b
 8005588:	080056d5 	.word	0x080056d5
 800558c:	080056d5 	.word	0x080056d5
 8005590:	080056d5 	.word	0x080056d5
 8005594:	080056d5 	.word	0x080056d5
 8005598:	080056d5 	.word	0x080056d5
 800559c:	080056d5 	.word	0x080056d5
 80055a0:	080056d5 	.word	0x080056d5
 80055a4:	08005621 	.word	0x08005621
 80055a8:	080056d5 	.word	0x080056d5
 80055ac:	080056d5 	.word	0x080056d5
 80055b0:	080056d5 	.word	0x080056d5
 80055b4:	080056d5 	.word	0x080056d5
 80055b8:	080056d5 	.word	0x080056d5
 80055bc:	080056d5 	.word	0x080056d5
 80055c0:	080056d5 	.word	0x080056d5
 80055c4:	080056d5 	.word	0x080056d5
 80055c8:	080056d5 	.word	0x080056d5
 80055cc:	080056d5 	.word	0x080056d5
 80055d0:	080056d5 	.word	0x080056d5
 80055d4:	080056d5 	.word	0x080056d5
 80055d8:	080056d5 	.word	0x080056d5
 80055dc:	080056d5 	.word	0x080056d5
 80055e0:	080056d5 	.word	0x080056d5
 80055e4:	080056d5 	.word	0x080056d5
 80055e8:	080056d5 	.word	0x080056d5
 80055ec:	08005609 	.word	0x08005609
 80055f0:	080056d5 	.word	0x080056d5
 80055f4:	080056d5 	.word	0x080056d5
 80055f8:	080056d5 	.word	0x080056d5
 80055fc:	080056d5 	.word	0x080056d5
 8005600:	080056d5 	.word	0x080056d5
 8005604:	08005615 	.word	0x08005615
    {
       case 0xF6: encoding = 0x94; break; // ö
 8005608:	2394      	movs	r3, #148	@ 0x94
 800560a:	80fb      	strh	r3, [r7, #6]
 800560c:	e015      	b.n	800563a <_UG_GetCharData+0x15a>
       case 0xD6: encoding = 0x99; break; // Ö
 800560e:	2399      	movs	r3, #153	@ 0x99
 8005610:	80fb      	strh	r3, [r7, #6]
 8005612:	e012      	b.n	800563a <_UG_GetCharData+0x15a>
       case 0xFC: encoding = 0x81; break; // ü
 8005614:	2381      	movs	r3, #129	@ 0x81
 8005616:	80fb      	strh	r3, [r7, #6]
 8005618:	e00f      	b.n	800563a <_UG_GetCharData+0x15a>
       case 0xDC: encoding = 0x9A; break; // Ü
 800561a:	239a      	movs	r3, #154	@ 0x9a
 800561c:	80fb      	strh	r3, [r7, #6]
 800561e:	e00c      	b.n	800563a <_UG_GetCharData+0x15a>
       case 0xE4: encoding = 0x84; break; // ä
 8005620:	2384      	movs	r3, #132	@ 0x84
 8005622:	80fb      	strh	r3, [r7, #6]
 8005624:	e009      	b.n	800563a <_UG_GetCharData+0x15a>
       case 0xC4: encoding = 0x8E; break; // Ä
 8005626:	238e      	movs	r3, #142	@ 0x8e
 8005628:	80fb      	strh	r3, [r7, #6]
 800562a:	e006      	b.n	800563a <_UG_GetCharData+0x15a>
       case 0xB5: encoding = 0xE6; break; // µ
 800562c:	23e6      	movs	r3, #230	@ 0xe6
 800562e:	80fb      	strh	r3, [r7, #6]
 8005630:	e003      	b.n	800563a <_UG_GetCharData+0x15a>
       case 0xB0: encoding = 0xF8; break; // °
 8005632:	23f8      	movs	r3, #248	@ 0xf8
 8005634:	80fb      	strh	r3, [r7, #6]
 8005636:	bf00      	nop
 8005638:	e04c      	b.n	80056d4 <_UG_GetCharData+0x1f4>
    }
  }

  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 800563a:	e04b      	b.n	80056d4 <_UG_GetCharData+0x1f4>
  {
    UG_U16 curr_offset = ptr_8to16( gui->currentFont.offsets+(t*2));    // Offsets are 16-bit, splitted in 2 byte values
 800563c:	4b49      	ldr	r3, [pc, #292]	@ (8005764 <_UG_GetCharData+0x284>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005642:	8a7a      	ldrh	r2, [r7, #18]
 8005644:	0052      	lsls	r2, r2, #1
 8005646:	4413      	add	r3, r2
 8005648:	4618      	mov	r0, r3
 800564a:	f7ff fb83 	bl	8004d54 <ptr_8to16>
 800564e:	4603      	mov	r3, r0
 8005650:	81fb      	strh	r3, [r7, #14]

    if(curr_offset&0x8000)                                          // If the offset has the MSB bit set, it means it's the a range start
 8005652:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005656:	2b00      	cmp	r3, #0
 8005658:	da06      	bge.n	8005668 <_UG_GetCharData+0x188>
    {
      start=curr_offset&0x7FFF;                                     // Store range start
 800565a:	89fb      	ldrh	r3, [r7, #14]
 800565c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005660:	82fb      	strh	r3, [r7, #22]
      range=1;                                                      // Set flag
 8005662:	2301      	movs	r3, #1
 8005664:	747b      	strb	r3, [r7, #17]
 8005666:	e032      	b.n	80056ce <_UG_GetCharData+0x1ee>
    }
    else if(range)                                                  // If range previously set, this is the range end
 8005668:	7c7b      	ldrb	r3, [r7, #17]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d021      	beq.n	80056b2 <_UG_GetCharData+0x1d2>
    {
      if(encoding>=start && encoding<=curr_offset)            // If the encoding is between the range
 800566e:	88fa      	ldrh	r2, [r7, #6]
 8005670:	8afb      	ldrh	r3, [r7, #22]
 8005672:	429a      	cmp	r2, r3
 8005674:	d30d      	bcc.n	8005692 <_UG_GetCharData+0x1b2>
 8005676:	88fa      	ldrh	r2, [r7, #6]
 8005678:	89fb      	ldrh	r3, [r7, #14]
 800567a:	429a      	cmp	r2, r3
 800567c:	d809      	bhi.n	8005692 <_UG_GetCharData+0x1b2>
      {
        skip += (encoding-start);                             // Calculate the skip value
 800567e:	88fa      	ldrh	r2, [r7, #6]
 8005680:	8afb      	ldrh	r3, [r7, #22]
 8005682:	1ad3      	subs	r3, r2, r3
 8005684:	b29a      	uxth	r2, r3
 8005686:	8abb      	ldrh	r3, [r7, #20]
 8005688:	4413      	add	r3, r2
 800568a:	82bb      	strh	r3, [r7, #20]
        found=1;
 800568c:	2301      	movs	r3, #1
 800568e:	743b      	strb	r3, [r7, #16]
        break;
 8005690:	e02a      	b.n	80056e8 <_UG_GetCharData+0x208>
      }
      else if(encoding<start)                                 // If the encoding is lower than current range start, the char is not in the font
 8005692:	88fa      	ldrh	r2, [r7, #6]
 8005694:	8afb      	ldrh	r3, [r7, #22]
 8005696:	429a      	cmp	r2, r3
 8005698:	d323      	bcc.n	80056e2 <_UG_GetCharData+0x202>
        break;

      skip += ((curr_offset-start)+1);                        // Encoding not found in the current range, increase skip size and clear range flasg
 800569a:	89fa      	ldrh	r2, [r7, #14]
 800569c:	8afb      	ldrh	r3, [r7, #22]
 800569e:	1ad3      	subs	r3, r2, r3
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	8abb      	ldrh	r3, [r7, #20]
 80056a4:	4413      	add	r3, r2
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	3301      	adds	r3, #1
 80056aa:	82bb      	strh	r3, [r7, #20]
      range=0;
 80056ac:	2300      	movs	r3, #0
 80056ae:	747b      	strb	r3, [r7, #17]
 80056b0:	e00d      	b.n	80056ce <_UG_GetCharData+0x1ee>
    }
    else                                                            // Range not set, this is a single char offset
    {
      if(encoding==curr_offset)                                     // If matching the current offset char
 80056b2:	88fa      	ldrh	r2, [r7, #6]
 80056b4:	89fb      	ldrh	r3, [r7, #14]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d102      	bne.n	80056c0 <_UG_GetCharData+0x1e0>
      {
        found=1;
 80056ba:	2301      	movs	r3, #1
 80056bc:	743b      	strb	r3, [r7, #16]
        break;
 80056be:	e013      	b.n	80056e8 <_UG_GetCharData+0x208>
      }
      else if (encoding<curr_offset)                                // If the encoding is lower than current range, the char is not in the font
 80056c0:	88fa      	ldrh	r2, [r7, #6]
 80056c2:	89fb      	ldrh	r3, [r7, #14]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d30e      	bcc.n	80056e6 <_UG_GetCharData+0x206>
      {
        break;
      }
      skip++;                                                       // Else, increase skip and keep searching
 80056c8:	8abb      	ldrh	r3, [r7, #20]
 80056ca:	3301      	adds	r3, #1
 80056cc:	82bb      	strh	r3, [r7, #20]
  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 80056ce:	8a7b      	ldrh	r3, [r7, #18]
 80056d0:	3301      	adds	r3, #1
 80056d2:	827b      	strh	r3, [r7, #18]
 80056d4:	4b23      	ldr	r3, [pc, #140]	@ (8005764 <_UG_GetCharData+0x284>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80056da:	8a7a      	ldrh	r2, [r7, #18]
 80056dc:	429a      	cmp	r2, r3
 80056de:	d3ad      	bcc.n	800563c <_UG_GetCharData+0x15c>
 80056e0:	e002      	b.n	80056e8 <_UG_GetCharData+0x208>
        break;
 80056e2:	bf00      	nop
 80056e4:	e000      	b.n	80056e8 <_UG_GetCharData+0x208>
        break;
 80056e6:	bf00      	nop
    }
  }

  if(found)                                                         // If char found
 80056e8:	7c3b      	ldrb	r3, [r7, #16]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d034      	beq.n	8005758 <_UG_GetCharData+0x278>
  {
    last_font =  gui->currentFont.font;                                     // Update cached data
 80056ee:	4b1d      	ldr	r3, [pc, #116]	@ (8005764 <_UG_GetCharData+0x284>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005768 <_UG_GetCharData+0x288>)
 80056f6:	6013      	str	r3, [r2, #0]
    last_encoding = encoding;
 80056f8:	4a1c      	ldr	r2, [pc, #112]	@ (800576c <_UG_GetCharData+0x28c>)
 80056fa:	88fb      	ldrh	r3, [r7, #6]
 80056fc:	8013      	strh	r3, [r2, #0]
    last_p = ( gui->currentFont.data+(skip* gui->currentFont.bytes_per_char));
 80056fe:	4b19      	ldr	r3, [pc, #100]	@ (8005764 <_UG_GetCharData+0x284>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005704:	8aba      	ldrh	r2, [r7, #20]
 8005706:	4917      	ldr	r1, [pc, #92]	@ (8005764 <_UG_GetCharData+0x284>)
 8005708:	6809      	ldr	r1, [r1, #0]
 800570a:	8e09      	ldrh	r1, [r1, #48]	@ 0x30
 800570c:	fb01 f202 	mul.w	r2, r1, r2
 8005710:	4413      	add	r3, r2
 8005712:	4a17      	ldr	r2, [pc, #92]	@ (8005770 <_UG_GetCharData+0x290>)
 8005714:	6013      	str	r3, [r2, #0]
    if( gui->currentFont.widths){                                                // If width table available
 8005716:	4b13      	ldr	r3, [pc, #76]	@ (8005764 <_UG_GetCharData+0x284>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571c:	2b00      	cmp	r3, #0
 800571e:	d009      	beq.n	8005734 <_UG_GetCharData+0x254>
      last_width = *( gui->currentFont.widths+skip);                        // Use width from table
 8005720:	4b10      	ldr	r3, [pc, #64]	@ (8005764 <_UG_GetCharData+0x284>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005726:	8abb      	ldrh	r3, [r7, #20]
 8005728:	4413      	add	r3, r2
 800572a:	781b      	ldrb	r3, [r3, #0]
 800572c:	b21a      	sxth	r2, r3
 800572e:	4b11      	ldr	r3, [pc, #68]	@ (8005774 <_UG_GetCharData+0x294>)
 8005730:	801a      	strh	r2, [r3, #0]
 8005732:	e006      	b.n	8005742 <_UG_GetCharData+0x262>
    }
    else{
      last_width =  gui->currentFont.char_width;                            // Else use width from char width
 8005734:	4b0b      	ldr	r3, [pc, #44]	@ (8005764 <_UG_GetCharData+0x284>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800573c:	b21a      	sxth	r2, r3
 800573e:	4b0d      	ldr	r3, [pc, #52]	@ (8005774 <_UG_GetCharData+0x294>)
 8005740:	801a      	strh	r2, [r3, #0]
    }


    if(p){
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d003      	beq.n	8005750 <_UG_GetCharData+0x270>
      *p=last_p;                                                    // Load char bitmap address
 8005748:	4b09      	ldr	r3, [pc, #36]	@ (8005770 <_UG_GetCharData+0x290>)
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	601a      	str	r2, [r3, #0]
    }
    return(last_width);                                             // Return char width
 8005750:	4b08      	ldr	r3, [pc, #32]	@ (8005774 <_UG_GetCharData+0x294>)
 8005752:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005756:	e001      	b.n	800575c <_UG_GetCharData+0x27c>
  }
  return -1;                                                        // -1 = char not found
 8005758:	f04f 33ff 	mov.w	r3, #4294967295
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	20000b90 	.word	0x20000b90
 8005768:	20000b94 	.word	0x20000b94
 800576c:	20000b98 	.word	0x20000b98
 8005770:	20000b9c 	.word	0x20000b9c
 8005774:	20000ba0 	.word	0x20000ba0

08005778 <_UG_FontSelect>:

/*
 * Updates the current font data
 */
void _UG_FontSelect( UG_FONT *font){
 8005778:	b590      	push	{r4, r7, lr}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  if( gui->currentFont.font==font)
 8005780:	4b3d      	ldr	r3, [pc, #244]	@ (8005878 <_UG_FontSelect+0x100>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	d070      	beq.n	800586e <_UG_FontSelect+0xf6>
    return;
   gui->currentFont.font = font;                          // Save Font pointer
 800578c:	4b3a      	ldr	r3, [pc, #232]	@ (8005878 <_UG_FontSelect+0x100>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	645a      	str	r2, [r3, #68]	@ 0x44
   gui->currentFont.font_type = 0x7F & *font;             // Byte    0: Font_type
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	781a      	ldrb	r2, [r3, #0]
 8005798:	4b37      	ldr	r3, [pc, #220]	@ (8005878 <_UG_FontSelect+0x100>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80057a0:	b2d2      	uxtb	r2, r2
 80057a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
   gui->currentFont.is_old_font = (0x80 & *font++)&&1;    // Byte    0: Bit 7 indicates old or new font type. 1=old font, 0=new font
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	1c5a      	adds	r2, r3, #1
 80057aa:	607a      	str	r2, [r7, #4]
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	b25b      	sxtb	r3, r3
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	da01      	bge.n	80057b8 <_UG_FontSelect+0x40>
 80057b4:	2201      	movs	r2, #1
 80057b6:	e000      	b.n	80057ba <_UG_FontSelect+0x42>
 80057b8:	2200      	movs	r2, #0
 80057ba:	4b2f      	ldr	r3, [pc, #188]	@ (8005878 <_UG_FontSelect+0x100>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	b2d2      	uxtb	r2, r2
 80057c0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
   gui->currentFont.char_width = *font++;                 // Byte    1: Char width
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	607a      	str	r2, [r7, #4]
 80057ca:	4a2b      	ldr	r2, [pc, #172]	@ (8005878 <_UG_FontSelect+0x100>)
 80057cc:	6812      	ldr	r2, [r2, #0]
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	f882 302e 	strb.w	r3, [r2, #46]	@ 0x2e
   gui->currentFont.char_height = *font++;                // Byte    2: Char height
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	1c5a      	adds	r2, r3, #1
 80057d8:	607a      	str	r2, [r7, #4]
 80057da:	4a27      	ldr	r2, [pc, #156]	@ (8005878 <_UG_FontSelect+0x100>)
 80057dc:	6812      	ldr	r2, [r2, #0]
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	f882 302f 	strb.w	r3, [r2, #47]	@ 0x2f
   gui->currentFont.number_of_chars = ptr_8to16(font);    // Bytes 3+4: Number of chars
 80057e4:	4b24      	ldr	r3, [pc, #144]	@ (8005878 <_UG_FontSelect+0x100>)
 80057e6:	681c      	ldr	r4, [r3, #0]
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f7ff fab3 	bl	8004d54 <ptr_8to16>
 80057ee:	4603      	mov	r3, r0
 80057f0:	8663      	strh	r3, [r4, #50]	@ 0x32
  font+=2;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	3302      	adds	r3, #2
 80057f6:	607b      	str	r3, [r7, #4]
   gui->currentFont.number_of_offsets = ptr_8to16(font);  // Bytes 5+6: Number of offsets
 80057f8:	4b1f      	ldr	r3, [pc, #124]	@ (8005878 <_UG_FontSelect+0x100>)
 80057fa:	681c      	ldr	r4, [r3, #0]
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f7ff faa9 	bl	8004d54 <ptr_8to16>
 8005802:	4603      	mov	r3, r0
 8005804:	86a3      	strh	r3, [r4, #52]	@ 0x34
  font+=2;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	3302      	adds	r3, #2
 800580a:	607b      	str	r3, [r7, #4]
   gui->currentFont.bytes_per_char = ptr_8to16(font);     // Bytes 7+8: Bytes per char
 800580c:	4b1a      	ldr	r3, [pc, #104]	@ (8005878 <_UG_FontSelect+0x100>)
 800580e:	681c      	ldr	r4, [r3, #0]
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	f7ff fa9f 	bl	8004d54 <ptr_8to16>
 8005816:	4603      	mov	r3, r0
 8005818:	8623      	strh	r3, [r4, #48]	@ 0x30
  font+=2;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	3302      	adds	r3, #2
 800581e:	607b      	str	r3, [r7, #4]
  if(*font++){                                    // Byte 9: 1=Width table present, 0=not present
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	1c5a      	adds	r2, r3, #1
 8005824:	607a      	str	r2, [r7, #4]
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d00b      	beq.n	8005844 <_UG_FontSelect+0xcc>
     gui->currentFont.widths = font;                      // Save pointer to width table
 800582c:	4b12      	ldr	r3, [pc, #72]	@ (8005878 <_UG_FontSelect+0x100>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	639a      	str	r2, [r3, #56]	@ 0x38
    font+= gui->currentFont.number_of_chars;              // Increase number of chars
 8005834:	4b10      	ldr	r3, [pc, #64]	@ (8005878 <_UG_FontSelect+0x100>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800583a:	461a      	mov	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4413      	add	r3, r2
 8005840:	607b      	str	r3, [r7, #4]
 8005842:	e003      	b.n	800584c <_UG_FontSelect+0xd4>
  }
  else{
     gui->currentFont.widths = NULL;                      // No width table
 8005844:	4b0c      	ldr	r3, [pc, #48]	@ (8005878 <_UG_FontSelect+0x100>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2200      	movs	r2, #0
 800584a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
   gui->currentFont.offsets = font;                       // Save pointer to offset table
 800584c:	4b0a      	ldr	r3, [pc, #40]	@ (8005878 <_UG_FontSelect+0x100>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	63da      	str	r2, [r3, #60]	@ 0x3c
  font += ( gui->currentFont.number_of_offsets*2);        // Increase pointer by number of offsets*2 (2-byte values)
 8005854:	4b08      	ldr	r3, [pc, #32]	@ (8005878 <_UG_FontSelect+0x100>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800585a:	005b      	lsls	r3, r3, #1
 800585c:	461a      	mov	r2, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4413      	add	r3, r2
 8005862:	607b      	str	r3, [r7, #4]
   gui->currentFont.data = font;                          // Save pointer to bitmap data
 8005864:	4b04      	ldr	r3, [pc, #16]	@ (8005878 <_UG_FontSelect+0x100>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	641a      	str	r2, [r3, #64]	@ 0x40
 800586c:	e000      	b.n	8005870 <_UG_FontSelect+0xf8>
    return;
 800586e:	bf00      	nop
}
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	bd90      	pop	{r4, r7, pc}
 8005876:	bf00      	nop
 8005878:	20000b90 	.word	0x20000b90

0800587c <_UG_PutChar>:

UG_S16 _UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc)
{
 800587c:	b5b0      	push	{r4, r5, r7, lr}
 800587e:	b08c      	sub	sp, #48	@ 0x30
 8005880:	af00      	add	r7, sp, #0
 8005882:	4604      	mov	r4, r0
 8005884:	4608      	mov	r0, r1
 8005886:	4611      	mov	r1, r2
 8005888:	461a      	mov	r2, r3
 800588a:	4623      	mov	r3, r4
 800588c:	80fb      	strh	r3, [r7, #6]
 800588e:	4603      	mov	r3, r0
 8005890:	80bb      	strh	r3, [r7, #4]
 8005892:	460b      	mov	r3, r1
 8005894:	807b      	strh	r3, [r7, #2]
 8005896:	4613      	mov	r3, r2
 8005898:	803b      	strh	r3, [r7, #0]
   UG_U16 x0=0,y0=0,i,j,k,bn,fpixels=0,bpixels=0;
 800589a:	2300      	movs	r3, #0
 800589c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800589e:	2300      	movs	r3, #0
 80058a0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80058a2:	2300      	movs	r3, #0
 80058a4:	847b      	strh	r3, [r7, #34]	@ 0x22
 80058a6:	2300      	movs	r3, #0
 80058a8:	843b      	strh	r3, [r7, #32]
   UG_S16 c;
   UG_U8 b,trans=gui->transparent_font,driver=(gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED);
 80058aa:	4b8b      	ldr	r3, [pc, #556]	@ (8005ad8 <_UG_PutChar+0x25c>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80058b2:	75fb      	strb	r3, [r7, #23]
 80058b4:	4b88      	ldr	r3, [pc, #544]	@ (8005ad8 <_UG_PutChar+0x25c>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80058bc:	f003 0302 	and.w	r3, r3, #2
 80058c0:	75bb      	strb	r3, [r7, #22]
   const UG_U8 * data;                              // Pointer to current char bitmap
   UG_COLOR color;
   void(*push_pixels)(UG_SIZE, UG_COLOR) = NULL;
 80058c2:	2300      	movs	r3, #0
 80058c4:	61bb      	str	r3, [r7, #24]

   UG_S16 actual_char_width = _UG_GetCharData(chr, &data);
 80058c6:	f107 0208 	add.w	r2, r7, #8
 80058ca:	88fb      	ldrh	r3, [r7, #6]
 80058cc:	4611      	mov	r1, r2
 80058ce:	4618      	mov	r0, r3
 80058d0:	f7ff fe06 	bl	80054e0 <_UG_GetCharData>
 80058d4:	4603      	mov	r3, r0
 80058d6:	82bb      	strh	r3, [r7, #20]
   if(actual_char_width==-1)
 80058d8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80058dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e0:	d102      	bne.n	80058e8 <_UG_PutChar+0x6c>
        return -1;                                     // Char not presnt in the font
 80058e2:	f04f 33ff 	mov.w	r3, #4294967295
 80058e6:	e224      	b.n	8005d32 <_UG_PutChar+0x4b6>

   bn =  gui->currentFont.char_width;
 80058e8:	4b7b      	ldr	r3, [pc, #492]	@ (8005ad8 <_UG_PutChar+0x25c>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80058f0:	84bb      	strh	r3, [r7, #36]	@ 0x24
   if ( !bn ){
 80058f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d101      	bne.n	80058fc <_UG_PutChar+0x80>
     return 0;
 80058f8:	2300      	movs	r3, #0
 80058fa:	e21a      	b.n	8005d32 <_UG_PutChar+0x4b6>
   }
   bn >>= 3;
 80058fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80058fe:	08db      	lsrs	r3, r3, #3
 8005900:	84bb      	strh	r3, [r7, #36]	@ 0x24
   if (  gui->currentFont.char_width % 8 ) bn++;
 8005902:	4b75      	ldr	r3, [pc, #468]	@ (8005ad8 <_UG_PutChar+0x25c>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800590a:	f003 0307 	and.w	r3, r3, #7
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b00      	cmp	r3, #0
 8005912:	d002      	beq.n	800591a <_UG_PutChar+0x9e>
 8005914:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005916:	3301      	adds	r3, #1
 8005918:	84bb      	strh	r3, [r7, #36]	@ 0x24

   /* Is hardware acceleration available? */
   if (driver)
 800591a:	7dbb      	ldrb	r3, [r7, #22]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d01c      	beq.n	800595a <_UG_PutChar+0xde>
   {
     push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+ gui->currentFont.char_height-1);
 8005920:	4b6d      	ldr	r3, [pc, #436]	@ (8005ad8 <_UG_PutChar+0x25c>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005926:	461c      	mov	r4, r3
 8005928:	88ba      	ldrh	r2, [r7, #4]
 800592a:	8abb      	ldrh	r3, [r7, #20]
 800592c:	4413      	add	r3, r2
 800592e:	b29b      	uxth	r3, r3
 8005930:	3b01      	subs	r3, #1
 8005932:	b29b      	uxth	r3, r3
 8005934:	b21a      	sxth	r2, r3
 8005936:	4b68      	ldr	r3, [pc, #416]	@ (8005ad8 <_UG_PutChar+0x25c>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800593e:	4619      	mov	r1, r3
 8005940:	887b      	ldrh	r3, [r7, #2]
 8005942:	440b      	add	r3, r1
 8005944:	b29b      	uxth	r3, r3
 8005946:	3b01      	subs	r3, #1
 8005948:	b29b      	uxth	r3, r3
 800594a:	b21b      	sxth	r3, r3
 800594c:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8005950:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8005954:	47a0      	blx	r4
 8005956:	4603      	mov	r3, r0
 8005958:	61bb      	str	r3, [r7, #24]
   }

   if ( gui->currentFont.font_type == FONT_TYPE_1BPP)
 800595a:	4b5f      	ldr	r3, [pc, #380]	@ (8005ad8 <_UG_PutChar+0x25c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005962:	2b00      	cmp	r3, #0
 8005964:	f040 8171 	bne.w	8005c4a <_UG_PutChar+0x3ce>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8005968:	2300      	movs	r3, #0
 800596a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800596c:	e0eb      	b.n	8005b46 <_UG_PutChar+0x2ca>
     {
       c=0;
 800596e:	2300      	movs	r3, #0
 8005970:	83fb      	strh	r3, [r7, #30]
       for( i=0;i<bn;i++ )
 8005972:	2300      	movs	r3, #0
 8005974:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005976:	e0de      	b.n	8005b36 <_UG_PutChar+0x2ba>
       {
         b = *data++;
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	1c5a      	adds	r2, r3, #1
 800597c:	60ba      	str	r2, [r7, #8]
 800597e:	781b      	ldrb	r3, [r3, #0]
 8005980:	777b      	strb	r3, [r7, #29]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8005982:	2300      	movs	r3, #0
 8005984:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005986:	e0c9      	b.n	8005b1c <_UG_PutChar+0x2a0>
         {
           if(b & 0x01 )                    // Foreground pixel detected
 8005988:	7f7b      	ldrb	r3, [r7, #29]
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d033      	beq.n	80059fa <_UG_PutChar+0x17e>
           {
             if(driver)
 8005992:	7dbb      	ldrb	r3, [r7, #22]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d01f      	beq.n	80059d8 <_UG_PutChar+0x15c>
             {                              // Accelerated output
               if(bpixels && !trans)        // Draw accumulated background pixels, only if transparent mode disabled
 8005998:	8c3b      	ldrh	r3, [r7, #32]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00a      	beq.n	80059b4 <_UG_PutChar+0x138>
 800599e:	7dfb      	ldrb	r3, [r7, #23]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d107      	bne.n	80059b4 <_UG_PutChar+0x138>
               {
                 push_pixels(bpixels,bc);   // Drawing accumulated pixels removes a lot of overhead, drawing speed is at least 3x faster
 80059a4:	8c3a      	ldrh	r2, [r7, #32]
 80059a6:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	4610      	mov	r0, r2
 80059ae:	4798      	blx	r3
                 bpixels=0;
 80059b0:	2300      	movs	r3, #0
 80059b2:	843b      	strh	r3, [r7, #32]
               }
               if(!fpixels && trans)        // Store first foreground pixel position for transparent drawing
 80059b4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d10a      	bne.n	80059d0 <_UG_PutChar+0x154>
 80059ba:	7dfb      	ldrb	r3, [r7, #23]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d007      	beq.n	80059d0 <_UG_PutChar+0x154>
               {
                 x0=x+c;
 80059c0:	88ba      	ldrh	r2, [r7, #4]
 80059c2:	8bfb      	ldrh	r3, [r7, #30]
 80059c4:	4413      	add	r3, r2
 80059c6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                 y0=y+j;
 80059c8:	887a      	ldrh	r2, [r7, #2]
 80059ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80059cc:	4413      	add	r3, r2
 80059ce:	85bb      	strh	r3, [r7, #44]	@ 0x2c
               }
               fpixels++;                   // Instead writing every pixel, count consecutive pixels, then send accumulated pixels in a single transaction
 80059d0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80059d2:	3301      	adds	r3, #1
 80059d4:	847b      	strh	r3, [r7, #34]	@ 0x22
 80059d6:	e095      	b.n	8005b04 <_UG_PutChar+0x288>
             }
             else
             {                              // Not accelerated output
               gui->device->pset(x+c,y+j,fc);
 80059d8:	4b3f      	ldr	r3, [pc, #252]	@ (8005ad8 <_UG_PutChar+0x25c>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	88b9      	ldrh	r1, [r7, #4]
 80059e2:	8bfa      	ldrh	r2, [r7, #30]
 80059e4:	440a      	add	r2, r1
 80059e6:	b292      	uxth	r2, r2
 80059e8:	b210      	sxth	r0, r2
 80059ea:	8879      	ldrh	r1, [r7, #2]
 80059ec:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80059ee:	440a      	add	r2, r1
 80059f0:	b292      	uxth	r2, r2
 80059f2:	b211      	sxth	r1, r2
 80059f4:	883a      	ldrh	r2, [r7, #0]
 80059f6:	4798      	blx	r3
 80059f8:	e084      	b.n	8005b04 <_UG_PutChar+0x288>
             }
           }
           else                             // Background pixel detected
           {
             if(driver)
 80059fa:	7dbb      	ldrb	r3, [r7, #22]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d06d      	beq.n	8005adc <_UG_PutChar+0x260>
             {                              // Accelerated output
               if(fpixels)                  // Draw accumulated foreground pixels
 8005a00:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d064      	beq.n	8005ad0 <_UG_PutChar+0x254>
               {
                 if(!trans)                 // In transparent mode, we don't need to address pixel areas, so just keep pushing pixels
 8005a06:	7dfb      	ldrb	r3, [r7, #23]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d15e      	bne.n	8005aca <_UG_PutChar+0x24e>
                 {
                   push_pixels(fpixels,fc);
 8005a0c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005a0e:	8839      	ldrh	r1, [r7, #0]
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	4610      	mov	r0, r2
 8005a14:	4798      	blx	r3
                   fpixels=0;
 8005a16:	2300      	movs	r3, #0
 8005a18:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005a1a:	e059      	b.n	8005ad0 <_UG_PutChar+0x254>
                 }
                 else{                                // In transparent mode, drawing needs to be broken in smaller parts, avoiding the background areas
                   while(fpixels)
                   {
                     UG_U16 width = (x+actual_char_width)-x0;         // Detect available pixels in the current row from current x position
 8005a1c:	88ba      	ldrh	r2, [r7, #4]
 8005a1e:	8abb      	ldrh	r3, [r7, #20]
 8005a20:	4413      	add	r3, r2
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	81fb      	strh	r3, [r7, #14]
                     if(x0==x || fpixels<width)                       // If pixel draw count is lower than available pixels, or drawing at start of the row, drawn as-is
 8005a2a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005a2c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d003      	beq.n	8005a3c <_UG_PutChar+0x1c0>
 8005a34:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005a36:	89fb      	ldrh	r3, [r7, #14]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d224      	bcs.n	8005a86 <_UG_PutChar+0x20a>
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 8005a3c:	4b26      	ldr	r3, [pc, #152]	@ (8005ad8 <_UG_PutChar+0x25c>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a42:	461d      	mov	r5, r3
 8005a44:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8005a48:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8005a4c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005a4e:	89fb      	ldrh	r3, [r7, #14]
 8005a50:	4413      	add	r3, r2
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	3b01      	subs	r3, #1
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	b21c      	sxth	r4, r3
 8005a5a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005a5c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005a60:	fb92 f3f3 	sdiv	r3, r2, r3
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005a68:	4413      	add	r3, r2
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	b21b      	sxth	r3, r3
 8005a6e:	4622      	mov	r2, r4
 8005a70:	47a8      	blx	r5
 8005a72:	4603      	mov	r3, r0
 8005a74:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 8005a76:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005a78:	8839      	ldrh	r1, [r7, #0]
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	4610      	mov	r0, r2
 8005a7e:	4798      	blx	r3
                       fpixels=0;
 8005a80:	2300      	movs	r3, #0
 8005a82:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005a84:	e021      	b.n	8005aca <_UG_PutChar+0x24e>
                     }
                     else                                             // If  pixel draw count is higher than available pixels, there's at least second line, drawn this row first
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 8005a86:	4b14      	ldr	r3, [pc, #80]	@ (8005ad8 <_UG_PutChar+0x25c>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a8c:	461c      	mov	r4, r3
 8005a8e:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8005a92:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8005a96:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005a98:	89fb      	ldrh	r3, [r7, #14]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	b21a      	sxth	r2, r3
 8005aa4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8005aa8:	47a0      	blx	r4
 8005aaa:	4603      	mov	r3, r0
 8005aac:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 8005aae:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005ab0:	8839      	ldrh	r1, [r7, #0]
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	4610      	mov	r0, r2
 8005ab6:	4798      	blx	r3
                       fpixels -= width;
 8005ab8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005aba:	89fb      	ldrh	r3, [r7, #14]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	847b      	strh	r3, [r7, #34]	@ 0x22
                       x0=x;
 8005ac0:	88bb      	ldrh	r3, [r7, #4]
 8005ac2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                       y0++;
 8005ac4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                   while(fpixels)
 8005aca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1a5      	bne.n	8005a1c <_UG_PutChar+0x1a0>
                     }
                   }
                 }
               }
               bpixels++;
 8005ad0:	8c3b      	ldrh	r3, [r7, #32]
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	843b      	strh	r3, [r7, #32]
 8005ad6:	e015      	b.n	8005b04 <_UG_PutChar+0x288>
 8005ad8:	20000b90 	.word	0x20000b90
             }
             else if(!trans)                           // Not accelerated output
 8005adc:	7dfb      	ldrb	r3, [r7, #23]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d110      	bne.n	8005b04 <_UG_PutChar+0x288>
             {
               gui->device->pset(x+c,y+j,bc);
 8005ae2:	4b96      	ldr	r3, [pc, #600]	@ (8005d3c <_UG_PutChar+0x4c0>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	88b9      	ldrh	r1, [r7, #4]
 8005aec:	8bfa      	ldrh	r2, [r7, #30]
 8005aee:	440a      	add	r2, r1
 8005af0:	b292      	uxth	r2, r2
 8005af2:	b210      	sxth	r0, r2
 8005af4:	8879      	ldrh	r1, [r7, #2]
 8005af6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005af8:	440a      	add	r2, r1
 8005afa:	b292      	uxth	r2, r2
 8005afc:	b211      	sxth	r1, r2
 8005afe:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8005b02:	4798      	blx	r3
             }
           }
           b >>= 1;
 8005b04:	7f7b      	ldrb	r3, [r7, #29]
 8005b06:	085b      	lsrs	r3, r3, #1
 8005b08:	777b      	strb	r3, [r7, #29]
           c++;
 8005b0a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	3301      	adds	r3, #1
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	83fb      	strh	r3, [r7, #30]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8005b16:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005b18:	3301      	adds	r3, #1
 8005b1a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005b1c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005b1e:	2b07      	cmp	r3, #7
 8005b20:	d806      	bhi.n	8005b30 <_UG_PutChar+0x2b4>
 8005b22:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8005b26:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	f6ff af2c 	blt.w	8005988 <_UG_PutChar+0x10c>
       for( i=0;i<bn;i++ )
 8005b30:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005b32:	3301      	adds	r3, #1
 8005b34:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005b36:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005b38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	f4ff af1c 	bcc.w	8005978 <_UG_PutChar+0xfc>
     for( j=0;j< gui->currentFont.char_height;j++ )
 8005b40:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005b42:	3301      	adds	r3, #1
 8005b44:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005b46:	4b7d      	ldr	r3, [pc, #500]	@ (8005d3c <_UG_PutChar+0x4c0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005b4e:	461a      	mov	r2, r3
 8005b50:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005b52:	4293      	cmp	r3, r2
 8005b54:	f4ff af0b 	bcc.w	800596e <_UG_PutChar+0xf2>
        }
       }
     }
     if(driver){                                            // After finishing, ensure there're no remaining pixels left, make another pass
 8005b58:	7dbb      	ldrb	r3, [r7, #22]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f000 80e7 	beq.w	8005d2e <_UG_PutChar+0x4b2>
       if(bpixels && !trans)
 8005b60:	8c3b      	ldrh	r3, [r7, #32]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d009      	beq.n	8005b7a <_UG_PutChar+0x2fe>
 8005b66:	7dfb      	ldrb	r3, [r7, #23]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d106      	bne.n	8005b7a <_UG_PutChar+0x2fe>
       {
         push_pixels(bpixels,bc);
 8005b6c:	8c3a      	ldrh	r2, [r7, #32]
 8005b6e:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	4610      	mov	r0, r2
 8005b76:	4798      	blx	r3
 8005b78:	e0d9      	b.n	8005d2e <_UG_PutChar+0x4b2>
       }
       else if(fpixels)
 8005b7a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	f000 80d6 	beq.w	8005d2e <_UG_PutChar+0x4b2>
       {
         if(!trans)
 8005b82:	7dfb      	ldrb	r3, [r7, #23]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d15c      	bne.n	8005c42 <_UG_PutChar+0x3c6>
         {
           push_pixels(fpixels,fc);
 8005b88:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005b8a:	8839      	ldrh	r1, [r7, #0]
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	4610      	mov	r0, r2
 8005b90:	4798      	blx	r3
 8005b92:	e0cc      	b.n	8005d2e <_UG_PutChar+0x4b2>
         }
         else
         {
           while(fpixels)
           {
             UG_U16 width = (x+actual_char_width)-x0;
 8005b94:	88ba      	ldrh	r2, [r7, #4]
 8005b96:	8abb      	ldrh	r3, [r7, #20]
 8005b98:	4413      	add	r3, r2
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	823b      	strh	r3, [r7, #16]
             if(x0==x || fpixels<width)
 8005ba2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005ba4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d003      	beq.n	8005bb4 <_UG_PutChar+0x338>
 8005bac:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005bae:	8a3b      	ldrh	r3, [r7, #16]
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d224      	bcs.n	8005bfe <_UG_PutChar+0x382>
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 8005bb4:	4b61      	ldr	r3, [pc, #388]	@ (8005d3c <_UG_PutChar+0x4c0>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bba:	461d      	mov	r5, r3
 8005bbc:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8005bc0:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8005bc4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005bc6:	8a3b      	ldrh	r3, [r7, #16]
 8005bc8:	4413      	add	r3, r2
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	b21c      	sxth	r4, r3
 8005bd2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005bd4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005bd8:	fb92 f3f3 	sdiv	r3, r2, r3
 8005bdc:	b29a      	uxth	r2, r3
 8005bde:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005be0:	4413      	add	r3, r2
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	b21b      	sxth	r3, r3
 8005be6:	4622      	mov	r2, r4
 8005be8:	47a8      	blx	r5
 8005bea:	4603      	mov	r3, r0
 8005bec:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 8005bee:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005bf0:	8839      	ldrh	r1, [r7, #0]
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	4610      	mov	r0, r2
 8005bf6:	4798      	blx	r3
               fpixels=0;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005bfc:	e021      	b.n	8005c42 <_UG_PutChar+0x3c6>
             }
             else
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 8005bfe:	4b4f      	ldr	r3, [pc, #316]	@ (8005d3c <_UG_PutChar+0x4c0>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c04:	461c      	mov	r4, r3
 8005c06:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8005c0a:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8005c0e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005c10:	8a3b      	ldrh	r3, [r7, #16]
 8005c12:	4413      	add	r3, r2
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	b21a      	sxth	r2, r3
 8005c1c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8005c20:	47a0      	blx	r4
 8005c22:	4603      	mov	r3, r0
 8005c24:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 8005c26:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005c28:	8839      	ldrh	r1, [r7, #0]
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	4610      	mov	r0, r2
 8005c2e:	4798      	blx	r3
               fpixels -= width;
 8005c30:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005c32:	8a3b      	ldrh	r3, [r7, #16]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	847b      	strh	r3, [r7, #34]	@ 0x22
               x0=x;
 8005c38:	88bb      	ldrh	r3, [r7, #4]
 8005c3a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
               y0++;
 8005c3c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005c3e:	3301      	adds	r3, #1
 8005c40:	85bb      	strh	r3, [r7, #44]	@ 0x2c
           while(fpixels)
 8005c42:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d1a5      	bne.n	8005b94 <_UG_PutChar+0x318>
 8005c48:	e071      	b.n	8005d2e <_UG_PutChar+0x4b2>
         }
       }
     }
   }
   #if defined(UGUI_USE_COLOR_RGB888) || defined(UGUI_USE_COLOR_RGB565)
   else if ( gui->currentFont.font_type == FONT_TYPE_8BPP)
 8005c4a:	4b3c      	ldr	r3, [pc, #240]	@ (8005d3c <_UG_PutChar+0x4c0>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d16b      	bne.n	8005d2e <_UG_PutChar+0x4b2>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8005c56:	2300      	movs	r3, #0
 8005c58:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005c5a:	e060      	b.n	8005d1e <_UG_PutChar+0x4a2>
     {
       for( i=0;i<actual_char_width;i++ )
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005c60:	e04a      	b.n	8005cf8 <_UG_PutChar+0x47c>
       {
         b = *data++;
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	1c5a      	adds	r2, r3, #1
 8005c66:	60ba      	str	r2, [r7, #8]
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	777b      	strb	r3, [r7, #29]
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 8005c6c:	883b      	ldrh	r3, [r7, #0]
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	7f7a      	ldrb	r2, [r7, #29]
 8005c72:	fb03 f202 	mul.w	r2, r3, r2
 8005c76:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	7f79      	ldrb	r1, [r7, #29]
 8005c7e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8005c82:	fb01 f303 	mul.w	r3, r1, r3
 8005c86:	4413      	add	r3, r2
 8005c88:	121b      	asrs	r3, r3, #8
 8005c8a:	b21b      	sxth	r3, r3
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	b21a      	sxth	r2, r3
                 ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     //Green component
 8005c90:	883b      	ldrh	r3, [r7, #0]
 8005c92:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005c96:	7f79      	ldrb	r1, [r7, #29]
 8005c98:	fb03 f101 	mul.w	r1, r3, r1
 8005c9c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005ca0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005ca4:	7f78      	ldrb	r0, [r7, #29]
 8005ca6:	f5c0 7080 	rsb	r0, r0, #256	@ 0x100
 8005caa:	fb00 f303 	mul.w	r3, r0, r3
 8005cae:	440b      	add	r3, r1
 8005cb0:	121b      	asrs	r3, r3, #8
 8005cb2:	b21b      	sxth	r3, r3
 8005cb4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005cb8:	b21b      	sxth	r3, r3
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	b21b      	sxth	r3, r3
 8005cbe:	827b      	strh	r3, [r7, #18]
                 ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
         if(driver)
 8005cc0:	7dbb      	ldrb	r3, [r7, #22]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d005      	beq.n	8005cd2 <_UG_PutChar+0x456>
         {
           push_pixels(1,color);                                                          // Accelerated output
 8005cc6:	8a7a      	ldrh	r2, [r7, #18]
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	4611      	mov	r1, r2
 8005ccc:	2001      	movs	r0, #1
 8005cce:	4798      	blx	r3
 8005cd0:	e00f      	b.n	8005cf2 <_UG_PutChar+0x476>
         }
         else
         {
           gui->device->pset(x+i,y+j,color);                                                // Not accelerated output
 8005cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8005d3c <_UG_PutChar+0x4c0>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	88b9      	ldrh	r1, [r7, #4]
 8005cdc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005cde:	440a      	add	r2, r1
 8005ce0:	b292      	uxth	r2, r2
 8005ce2:	b210      	sxth	r0, r2
 8005ce4:	8879      	ldrh	r1, [r7, #2]
 8005ce6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005ce8:	440a      	add	r2, r1
 8005cea:	b292      	uxth	r2, r2
 8005cec:	b211      	sxth	r1, r2
 8005cee:	8a7a      	ldrh	r2, [r7, #18]
 8005cf0:	4798      	blx	r3
       for( i=0;i<actual_char_width;i++ )
 8005cf2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005cf4:	3301      	adds	r3, #1
 8005cf6:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005cf8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005cfa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	dbaf      	blt.n	8005c62 <_UG_PutChar+0x3e6>
         }
       }
       data +=  gui->currentFont.char_width - actual_char_width;
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	4a0d      	ldr	r2, [pc, #52]	@ (8005d3c <_UG_PutChar+0x4c0>)
 8005d06:	6812      	ldr	r2, [r2, #0]
 8005d08:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005d12:	1a8a      	subs	r2, r1, r2
 8005d14:	4413      	add	r3, r2
 8005d16:	60bb      	str	r3, [r7, #8]
     for( j=0;j< gui->currentFont.char_height;j++ )
 8005d18:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005d1e:	4b07      	ldr	r3, [pc, #28]	@ (8005d3c <_UG_PutChar+0x4c0>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005d26:	461a      	mov	r2, r3
 8005d28:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d396      	bcc.n	8005c5c <_UG_PutChar+0x3e0>
     }
   }
   #endif
   return (actual_char_width);
 8005d2e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3730      	adds	r7, #48	@ 0x30
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bdb0      	pop	{r4, r5, r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	20000b90 	.word	0x20000b90

08005d40 <_UG_ProcessTouchData>:

#ifdef UGUI_USE_TOUCH
static void _UG_ProcessTouchData( UG_WINDOW* wnd )
{
 8005d40:	b480      	push	{r7}
 8005d42:	b089      	sub	sp, #36	@ 0x24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
   UG_OBJECT* obj;
   UG_U8 objstate;
   UG_U8 objtouch;
   UG_U8 tchstate;

   xp = gui->touch.xp;
 8005d48:	4b57      	ldr	r3, [pc, #348]	@ (8005ea8 <_UG_ProcessTouchData+0x168>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	88db      	ldrh	r3, [r3, #6]
 8005d4e:	837b      	strh	r3, [r7, #26]
   yp = gui->touch.yp;
 8005d50:	4b55      	ldr	r3, [pc, #340]	@ (8005ea8 <_UG_ProcessTouchData+0x168>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	891b      	ldrh	r3, [r3, #8]
 8005d56:	833b      	strh	r3, [r7, #24]
   tchstate = gui->touch.state;
 8005d58:	4b53      	ldr	r3, [pc, #332]	@ (8005ea8 <_UG_ProcessTouchData+0x168>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	791b      	ldrb	r3, [r3, #4]
 8005d5e:	75fb      	strb	r3, [r7, #23]

   objcnt = wnd->objcnt;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8005d66:	2300      	movs	r3, #0
 8005d68:	83fb      	strh	r3, [r7, #30]
 8005d6a:	e090      	b.n	8005e8e <_UG_ProcessTouchData+0x14e>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	685a      	ldr	r2, [r3, #4]
 8005d70:	8bfb      	ldrh	r3, [r7, #30]
 8005d72:	015b      	lsls	r3, r3, #5
 8005d74:	4413      	add	r3, r2
 8005d76:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	73fb      	strb	r3, [r7, #15]
      objtouch = obj->touch_state;
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	785b      	ldrb	r3, [r3, #1]
 8005d82:	777b      	strb	r3, [r7, #29]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) && (objstate & OBJ_STATE_VISIBLE) && !(objstate & OBJ_STATE_REDRAW))
 8005d84:	7bfb      	ldrb	r3, [r7, #15]
 8005d86:	f003 0301 	and.w	r3, r3, #1
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d179      	bne.n	8005e82 <_UG_ProcessTouchData+0x142>
 8005d8e:	7bfb      	ldrb	r3, [r7, #15]
 8005d90:	f003 0302 	and.w	r3, r3, #2
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d074      	beq.n	8005e82 <_UG_ProcessTouchData+0x142>
 8005d98:	7bfb      	ldrb	r3, [r7, #15]
 8005d9a:	f003 0308 	and.w	r3, r3, #8
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d06f      	beq.n	8005e82 <_UG_ProcessTouchData+0x142>
 8005da2:	7bfb      	ldrb	r3, [r7, #15]
 8005da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d16a      	bne.n	8005e82 <_UG_ProcessTouchData+0x142>
      {
         /* Process touch data */
         if ( (tchstate) && xp != -1 )
 8005dac:	7dfb      	ldrb	r3, [r7, #23]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d047      	beq.n	8005e42 <_UG_ProcessTouchData+0x102>
 8005db2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8005db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dba:	d042      	beq.n	8005e42 <_UG_ProcessTouchData+0x102>
         {
            if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 8005dbc:	7f7b      	ldrb	r3, [r7, #29]
 8005dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d107      	bne.n	8005dd6 <_UG_ProcessTouchData+0x96>
            {
               objtouch |= OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_CHANGED;
 8005dc6:	7f7b      	ldrb	r3, [r7, #29]
 8005dc8:	f043 0305 	orr.w	r3, r3, #5
 8005dcc:	777b      	strb	r3, [r7, #29]
               objtouch &= ~(OBJ_TOUCH_STATE_RELEASED_ON_OBJECT | OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT);
 8005dce:	7f7b      	ldrb	r3, [r7, #29]
 8005dd0:	f023 0318 	bic.w	r3, r3, #24
 8005dd4:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 8005dd6:	7f7b      	ldrb	r3, [r7, #29]
 8005dd8:	f023 0320 	bic.w	r3, r3, #32
 8005ddc:	777b      	strb	r3, [r7, #29]
            if ( xp >= obj->a_abs.xs )
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005de4:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	db25      	blt.n	8005e38 <_UG_ProcessTouchData+0xf8>
            {
               if ( xp <= obj->a_abs.xe )
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8005df2:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	dc1e      	bgt.n	8005e38 <_UG_ProcessTouchData+0xf8>
               {
                  if ( yp >= obj->a_abs.ys )
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8005e00:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	db17      	blt.n	8005e38 <_UG_ProcessTouchData+0xf8>
                  {
                     if ( yp <= obj->a_abs.ye )
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8005e0e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	dc10      	bgt.n	8005e38 <_UG_ProcessTouchData+0xf8>
                     {
                        objtouch |= OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 8005e16:	7f7b      	ldrb	r3, [r7, #29]
 8005e18:	f043 0320 	orr.w	r3, r3, #32
 8005e1c:	777b      	strb	r3, [r7, #29]
                        if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 8005e1e:	7f7b      	ldrb	r3, [r7, #29]
 8005e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d107      	bne.n	8005e38 <_UG_ProcessTouchData+0xf8>
                        {
                           objtouch &= ~OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT;
 8005e28:	7f7b      	ldrb	r3, [r7, #29]
 8005e2a:	f023 0304 	bic.w	r3, r3, #4
 8005e2e:	777b      	strb	r3, [r7, #29]
                           objtouch |= OBJ_TOUCH_STATE_PRESSED_ON_OBJECT;
 8005e30:	7f7b      	ldrb	r3, [r7, #29]
 8005e32:	f043 0302 	orr.w	r3, r3, #2
 8005e36:	777b      	strb	r3, [r7, #29]
                        }
                     }
                  }
               }
            }
            objtouch |= OBJ_TOUCH_STATE_IS_PRESSED;
 8005e38:	7f7b      	ldrb	r3, [r7, #29]
 8005e3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e3e:	777b      	strb	r3, [r7, #29]
 8005e40:	e01f      	b.n	8005e82 <_UG_ProcessTouchData+0x142>
         }
         else if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 8005e42:	7f7b      	ldrb	r3, [r7, #29]
 8005e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d01a      	beq.n	8005e82 <_UG_ProcessTouchData+0x142>
         {
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT )
 8005e4c:	7f7b      	ldrb	r3, [r7, #29]
 8005e4e:	f003 0320 	and.w	r3, r3, #32
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d004      	beq.n	8005e60 <_UG_ProcessTouchData+0x120>
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_ON_OBJECT;
 8005e56:	7f7b      	ldrb	r3, [r7, #29]
 8005e58:	f043 0308 	orr.w	r3, r3, #8
 8005e5c:	777b      	strb	r3, [r7, #29]
 8005e5e:	e003      	b.n	8005e68 <_UG_ProcessTouchData+0x128>
            }
            else
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT;
 8005e60:	7f7b      	ldrb	r3, [r7, #29]
 8005e62:	f043 0310 	orr.w	r3, r3, #16
 8005e66:	777b      	strb	r3, [r7, #29]
            }
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 8005e68:	7f7b      	ldrb	r3, [r7, #29]
 8005e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d003      	beq.n	8005e7a <_UG_ProcessTouchData+0x13a>
            {
               objtouch |= OBJ_TOUCH_STATE_CHANGED;
 8005e72:	7f7b      	ldrb	r3, [r7, #29]
 8005e74:	f043 0301 	orr.w	r3, r3, #1
 8005e78:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~(OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_PRESSED_ON_OBJECT | OBJ_TOUCH_STATE_IS_PRESSED);
 8005e7a:	7f7b      	ldrb	r3, [r7, #29]
 8005e7c:	f023 0346 	bic.w	r3, r3, #70	@ 0x46
 8005e80:	777b      	strb	r3, [r7, #29]
         }
      }
      obj->touch_state = objtouch;
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	7f7a      	ldrb	r2, [r7, #29]
 8005e86:	705a      	strb	r2, [r3, #1]
   for(i=0; i<objcnt; i++)
 8005e88:	8bfb      	ldrh	r3, [r7, #30]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	83fb      	strh	r3, [r7, #30]
 8005e8e:	8bfa      	ldrh	r2, [r7, #30]
 8005e90:	8abb      	ldrh	r3, [r7, #20]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	f4ff af6a 	bcc.w	8005d6c <_UG_ProcessTouchData+0x2c>
   }
}
 8005e98:	bf00      	nop
 8005e9a:	bf00      	nop
 8005e9c:	3724      	adds	r7, #36	@ 0x24
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	20000b90 	.word	0x20000b90

08005eac <_UG_UpdateObjects>:
#endif

static void _UG_UpdateObjects( UG_WINDOW* wnd )
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b086      	sub	sp, #24
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
   #ifdef UGUI_USE_TOUCH
   UG_U8 objtouch;
   #endif

   /* Check each object, if it needs to be updated? */
   objcnt = wnd->objcnt;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8005eba:	2300      	movs	r3, #0
 8005ebc:	82fb      	strh	r3, [r7, #22]
 8005ebe:	e035      	b.n	8005f2c <_UG_UpdateObjects+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685a      	ldr	r2, [r3, #4]
 8005ec4:	8afb      	ldrh	r3, [r7, #22]
 8005ec6:	015b      	lsls	r3, r3, #5
 8005ec8:	4413      	add	r3, r2
 8005eca:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	73fb      	strb	r3, [r7, #15]
      #ifdef UGUI_USE_TOUCH
      objtouch = obj->touch_state;
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	785b      	ldrb	r3, [r3, #1]
 8005ed6:	73bb      	strb	r3, [r7, #14]
      #endif
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8005ed8:	7bfb      	ldrb	r3, [r7, #15]
 8005eda:	f003 0301 	and.w	r3, r3, #1
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d121      	bne.n	8005f26 <_UG_UpdateObjects+0x7a>
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
 8005ee4:	f003 0302 	and.w	r3, r3, #2
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d01c      	beq.n	8005f26 <_UG_UpdateObjects+0x7a>
      {
         if ( objstate & OBJ_STATE_UPDATE )
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
 8005eee:	f003 0320 	and.w	r3, r3, #32
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d004      	beq.n	8005f00 <_UG_UpdateObjects+0x54>
         {
            obj->update(wnd,obj);
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	6939      	ldr	r1, [r7, #16]
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	4798      	blx	r3
         }
         #ifdef UGUI_USE_TOUCH
         if ( (objstate & OBJ_STATE_VISIBLE) && (objstate & OBJ_STATE_TOUCH_ENABLE) )
 8005f00:	7bfb      	ldrb	r3, [r7, #15]
 8005f02:	f003 0308 	and.w	r3, r3, #8
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00d      	beq.n	8005f26 <_UG_UpdateObjects+0x7a>
 8005f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	da09      	bge.n	8005f26 <_UG_UpdateObjects+0x7a>
         {
            if ( (objtouch & (OBJ_TOUCH_STATE_CHANGED | OBJ_TOUCH_STATE_IS_PRESSED)) )
 8005f12:	7bbb      	ldrb	r3, [r7, #14]
 8005f14:	f003 0341 	and.w	r3, r3, #65	@ 0x41
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d004      	beq.n	8005f26 <_UG_UpdateObjects+0x7a>
            {
               obj->update(wnd,obj);
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	6939      	ldr	r1, [r7, #16]
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	4798      	blx	r3
   for(i=0; i<objcnt; i++)
 8005f26:	8afb      	ldrh	r3, [r7, #22]
 8005f28:	3301      	adds	r3, #1
 8005f2a:	82fb      	strh	r3, [r7, #22]
 8005f2c:	8afa      	ldrh	r2, [r7, #22]
 8005f2e:	8abb      	ldrh	r3, [r7, #20]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d3c5      	bcc.n	8005ec0 <_UG_UpdateObjects+0x14>
            }
         }
         #endif
      }
   }
}
 8005f34:	bf00      	nop
 8005f36:	bf00      	nop
 8005f38:	3718      	adds	r7, #24
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
	...

08005f40 <_UG_HandleEvents>:

static void _UG_HandleEvents( UG_WINDOW* wnd )
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_U8 objstate;
   static UG_MESSAGE msg;
   msg.src = NULL;
 8005f48:	4b22      	ldr	r3, [pc, #136]	@ (8005fd4 <_UG_HandleEvents+0x94>)
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	605a      	str	r2, [r3, #4]

   /* Handle window-related events */
   //ToDo

   /* Handle object-related events */
   msg.type = MSG_TYPE_OBJECT;
 8005f4e:	4b21      	ldr	r3, [pc, #132]	@ (8005fd4 <_UG_HandleEvents+0x94>)
 8005f50:	2202      	movs	r2, #2
 8005f52:	701a      	strb	r2, [r3, #0]
   objcnt = wnd->objcnt;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	82fb      	strh	r3, [r7, #22]
 8005f5e:	e02f      	b.n	8005fc0 <_UG_HandleEvents+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	8afb      	ldrh	r3, [r7, #22]
 8005f66:	015b      	lsls	r3, r3, #5
 8005f68:	4413      	add	r3, r2
 8005f6a:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	73fb      	strb	r3, [r7, #15]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8005f72:	7bfb      	ldrb	r3, [r7, #15]
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d11e      	bne.n	8005fba <_UG_HandleEvents+0x7a>
 8005f7c:	7bfb      	ldrb	r3, [r7, #15]
 8005f7e:	f003 0302 	and.w	r3, r3, #2
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d019      	beq.n	8005fba <_UG_HandleEvents+0x7a>
      {
         if ( obj->event != OBJ_EVENT_NONE )
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	7e9b      	ldrb	r3, [r3, #26]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d015      	beq.n	8005fba <_UG_HandleEvents+0x7a>
         {
            msg.src = obj;
 8005f8e:	4a11      	ldr	r2, [pc, #68]	@ (8005fd4 <_UG_HandleEvents+0x94>)
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	6053      	str	r3, [r2, #4]
            msg.id = obj->type;
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	7e1a      	ldrb	r2, [r3, #24]
 8005f98:	4b0e      	ldr	r3, [pc, #56]	@ (8005fd4 <_UG_HandleEvents+0x94>)
 8005f9a:	705a      	strb	r2, [r3, #1]
            msg.sub_id = obj->id;
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	7e5a      	ldrb	r2, [r3, #25]
 8005fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd4 <_UG_HandleEvents+0x94>)
 8005fa2:	709a      	strb	r2, [r3, #2]
            msg.event = obj->event;
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	7e9a      	ldrb	r2, [r3, #26]
 8005fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8005fd4 <_UG_HandleEvents+0x94>)
 8005faa:	70da      	strb	r2, [r3, #3]

            wnd->cb( &msg );
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fb0:	4808      	ldr	r0, [pc, #32]	@ (8005fd4 <_UG_HandleEvents+0x94>)
 8005fb2:	4798      	blx	r3

            obj->event = OBJ_EVENT_NONE;
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	769a      	strb	r2, [r3, #26]
   for(i=0; i<objcnt; i++)
 8005fba:	8afb      	ldrh	r3, [r7, #22]
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	82fb      	strh	r3, [r7, #22]
 8005fc0:	8afa      	ldrh	r2, [r7, #22]
 8005fc2:	8abb      	ldrh	r3, [r7, #20]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d3cb      	bcc.n	8005f60 <_UG_HandleEvents+0x20>
         }
      }
   }
}
 8005fc8:	bf00      	nop
 8005fca:	bf00      	nop
 8005fcc:	3718      	adds	r7, #24
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	20000ba4 	.word	0x20000ba4

08005fd8 <_UG_PutText>:
/* -------------------------------------------------------------------------------- */
/* -- INTERNAL API FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */

void _UG_PutText(UG_TEXT* txt)
{
 8005fd8:	b590      	push	{r4, r7, lr}
 8005fda:	b08f      	sub	sp, #60	@ 0x3c
 8005fdc:	af02      	add	r7, sp, #8
 8005fde:	6078      	str	r0, [r7, #4]
   if(!txt->font || !txt->str){
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 812c 	beq.w	8006242 <_UG_PutText+0x26a>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f000 8127 	beq.w	8006242 <_UG_PutText+0x26a>
     return;
   }

   UG_S16 ye=txt->a.ye;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	89db      	ldrh	r3, [r3, #14]
 8005ff8:	847b      	strh	r3, [r7, #34]	@ 0x22
   UG_S16 ys=txt->a.ys;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	895b      	ldrh	r3, [r3, #10]
 8005ffe:	843b      	strh	r3, [r7, #32]
   UG_S16 char_height=UG_GetFontHeight(txt->font);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	3302      	adds	r3, #2
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	83fb      	strh	r3, [r7, #30]

   if ( (ye - ys) < char_height ){
 800600a:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800600e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8006012:	1ad2      	subs	r2, r2, r3
 8006014:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006018:	429a      	cmp	r2, r3
 800601a:	f2c0 8114 	blt.w	8006246 <_UG_PutText+0x26e>
     return;
   }

   UG_U16 sl,rc,wl;
   UG_S16 xp,yp;
   UG_S16 xs=txt->a.xs;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	891b      	ldrh	r3, [r3, #8]
 8006022:	83bb      	strh	r3, [r7, #28]
   UG_S16 xe=txt->a.xe;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	899b      	ldrh	r3, [r3, #12]
 8006028:	837b      	strh	r3, [r7, #26]
   UG_U8  align=txt->align;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	7d1b      	ldrb	r3, [r3, #20]
 800602e:	767b      	strb	r3, [r7, #25]
   UG_S16 char_h_space=txt->h_space;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	8adb      	ldrh	r3, [r3, #22]
 8006034:	82fb      	strh	r3, [r7, #22]
   UG_S16 char_v_space=txt->v_space;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	8b1b      	ldrh	r3, [r3, #24]
 800603a:	82bb      	strh	r3, [r7, #20]
   UG_S16 w;
   UG_CHAR chr;
   char* str = txt->str;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	60fb      	str	r3, [r7, #12]
   char* c = str;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	60bb      	str	r3, [r7, #8]

   _UG_FontSelect(txt->font);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	4618      	mov	r0, r3
 800604c:	f7ff fb94 	bl	8005778 <_UG_FontSelect>

   rc=1;
 8006050:	2301      	movs	r3, #1
 8006052:	85bb      	strh	r3, [r7, #44]	@ 0x2c
   c=str;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	60bb      	str	r3, [r7, #8]

   while (1)
   {
     #ifdef UGUI_USE_UTF8
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8006058:	4b80      	ldr	r3, [pc, #512]	@ (800625c <_UG_PutText+0x284>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006060:	2b00      	cmp	r3, #0
 8006062:	d107      	bne.n	8006074 <_UG_PutText+0x9c>
       chr = _UG_DecodeUTF8(&c);
 8006064:	f107 0308 	add.w	r3, r7, #8
 8006068:	4618      	mov	r0, r3
 800606a:	f7ff f9c1 	bl	80053f0 <_UG_DecodeUTF8>
 800606e:	4603      	mov	r3, r0
 8006070:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006072:	e004      	b.n	800607e <_UG_PutText+0xa6>
     }
     else{
       chr = *c++;
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	1c5a      	adds	r2, r3, #1
 8006078:	60ba      	str	r2, [r7, #8]
 800607a:	781b      	ldrb	r3, [r3, #0]
 800607c:	84bb      	strh	r3, [r7, #36]	@ 0x24
     }
     #else
     chr = *c++;
     #endif
     if(!chr) break;
 800607e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006080:	2b00      	cmp	r3, #0
 8006082:	d006      	beq.n	8006092 <_UG_PutText+0xba>
     if ( chr == '\n' ) rc++;
 8006084:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006086:	2b0a      	cmp	r3, #10
 8006088:	d1e6      	bne.n	8006058 <_UG_PutText+0x80>
 800608a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800608c:	3301      	adds	r3, #1
 800608e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8006090:	e7e2      	b.n	8006058 <_UG_PutText+0x80>
     if(!chr) break;
 8006092:	bf00      	nop
   }

   yp = 0;
 8006094:	2300      	movs	r3, #0
 8006096:	84fb      	strh	r3, [r7, #38]	@ 0x26
   if ( align & (ALIGN_V_CENTER | ALIGN_V_BOTTOM) )
 8006098:	7e7b      	ldrb	r3, [r7, #25]
 800609a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d01f      	beq.n	80060e2 <_UG_PutText+0x10a>
   {
      yp = ye - ys + 1;
 80060a2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80060a4:	8c3b      	ldrh	r3, [r7, #32]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	3301      	adds	r3, #1
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	84fb      	strh	r3, [r7, #38]	@ 0x26
      yp -= char_height*rc;
 80060b0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80060b2:	8bfb      	ldrh	r3, [r7, #30]
 80060b4:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 80060b6:	fb11 f303 	smulbb	r3, r1, r3
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	b29b      	uxth	r3, r3
 80060c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
      yp -= char_v_space*(rc-1);
 80060c2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80060c4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80060c6:	3b01      	subs	r3, #1
 80060c8:	b299      	uxth	r1, r3
 80060ca:	8abb      	ldrh	r3, [r7, #20]
 80060cc:	fb11 f303 	smulbb	r3, r1, r3
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	1ad3      	subs	r3, r2, r3
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if ( yp < 0 ){
 80060d8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f2c0 80b4 	blt.w	800624a <_UG_PutText+0x272>
        return;
      }
   }
   if ( align & ALIGN_V_CENTER ) yp >>= 1;
 80060e2:	7e7b      	ldrb	r3, [r7, #25]
 80060e4:	f003 0310 	and.w	r3, r3, #16
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d003      	beq.n	80060f4 <_UG_PutText+0x11c>
 80060ec:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80060f0:	105b      	asrs	r3, r3, #1
 80060f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
   yp += ys;
 80060f4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80060f6:	8c3b      	ldrh	r3, [r7, #32]
 80060f8:	4413      	add	r3, r2
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	84fb      	strh	r3, [r7, #38]	@ 0x26

   while( 1 )
   {
      sl=0;
 80060fe:	2300      	movs	r3, #0
 8006100:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      c=str;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	60bb      	str	r3, [r7, #8]
      wl = 0;
 8006106:	2300      	movs	r3, #0
 8006108:	857b      	strh	r3, [r7, #42]	@ 0x2a
      while(1)
      {
        #ifdef UGUI_USE_UTF8
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800610a:	4b54      	ldr	r3, [pc, #336]	@ (800625c <_UG_PutText+0x284>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006112:	2b00      	cmp	r3, #0
 8006114:	d107      	bne.n	8006126 <_UG_PutText+0x14e>
          chr = _UG_DecodeUTF8(&c);
 8006116:	f107 0308 	add.w	r3, r7, #8
 800611a:	4618      	mov	r0, r3
 800611c:	f7ff f968 	bl	80053f0 <_UG_DecodeUTF8>
 8006120:	4603      	mov	r3, r0
 8006122:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006124:	e004      	b.n	8006130 <_UG_PutText+0x158>
        }
        else{
          chr = *c++;
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	1c5a      	adds	r2, r3, #1
 800612a:	60ba      	str	r2, [r7, #8]
 800612c:	781b      	ldrb	r3, [r3, #0]
 800612e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        }
        #else
        chr = *c++;
        #endif
        if( chr == 0 || chr == '\n'){
 8006130:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006132:	2b00      	cmp	r3, #0
 8006134:	d01b      	beq.n	800616e <_UG_PutText+0x196>
 8006136:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006138:	2b0a      	cmp	r3, #10
 800613a:	d018      	beq.n	800616e <_UG_PutText+0x196>
          break;
        }
         w = _UG_GetCharData(chr, NULL);
 800613c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800613e:	2100      	movs	r1, #0
 8006140:	4618      	mov	r0, r3
 8006142:	f7ff f9cd 	bl	80054e0 <_UG_GetCharData>
 8006146:	4603      	mov	r3, r0
 8006148:	827b      	strh	r3, [r7, #18]
         if (w == -1){continue;}
 800614a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800614e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006152:	d00a      	beq.n	800616a <_UG_PutText+0x192>
         sl++;
 8006154:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006156:	3301      	adds	r3, #1
 8006158:	85fb      	strh	r3, [r7, #46]	@ 0x2e
         wl += w + char_h_space;
 800615a:	8a7a      	ldrh	r2, [r7, #18]
 800615c:	8afb      	ldrh	r3, [r7, #22]
 800615e:	4413      	add	r3, r2
 8006160:	b29a      	uxth	r2, r3
 8006162:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006164:	4413      	add	r3, r2
 8006166:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006168:	e7cf      	b.n	800610a <_UG_PutText+0x132>
         if (w == -1){continue;}
 800616a:	bf00      	nop
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800616c:	e7cd      	b.n	800610a <_UG_PutText+0x132>
      }
      wl -= char_h_space;
 800616e:	8afb      	ldrh	r3, [r7, #22]
 8006170:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8006172:	1ad3      	subs	r3, r2, r3
 8006174:	857b      	strh	r3, [r7, #42]	@ 0x2a

      xp = xe - xs + 1;
 8006176:	8b7a      	ldrh	r2, [r7, #26]
 8006178:	8bbb      	ldrh	r3, [r7, #28]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	b29b      	uxth	r3, r3
 800617e:	3301      	adds	r3, #1
 8006180:	b29b      	uxth	r3, r3
 8006182:	853b      	strh	r3, [r7, #40]	@ 0x28
      xp -= wl;
 8006184:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006186:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006188:	1ad3      	subs	r3, r2, r3
 800618a:	b29b      	uxth	r3, r3
 800618c:	853b      	strh	r3, [r7, #40]	@ 0x28
      if ( xp < 0 ) break;
 800618e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8006192:	2b00      	cmp	r3, #0
 8006194:	db5b      	blt.n	800624e <_UG_PutText+0x276>

      if ( align & ALIGN_H_LEFT ) xp = 0;
 8006196:	7e7b      	ldrb	r3, [r7, #25]
 8006198:	f003 0301 	and.w	r3, r3, #1
 800619c:	2b00      	cmp	r3, #0
 800619e:	d002      	beq.n	80061a6 <_UG_PutText+0x1ce>
 80061a0:	2300      	movs	r3, #0
 80061a2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80061a4:	e008      	b.n	80061b8 <_UG_PutText+0x1e0>
      else if ( align & ALIGN_H_CENTER ) xp >>= 1;
 80061a6:	7e7b      	ldrb	r3, [r7, #25]
 80061a8:	f003 0302 	and.w	r3, r3, #2
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d003      	beq.n	80061b8 <_UG_PutText+0x1e0>
 80061b0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80061b4:	105b      	asrs	r3, r3, #1
 80061b6:	853b      	strh	r3, [r7, #40]	@ 0x28
      xp += xs;
 80061b8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80061ba:	8bbb      	ldrh	r3, [r7, #28]
 80061bc:	4413      	add	r3, r2
 80061be:	b29b      	uxth	r3, r3
 80061c0:	853b      	strh	r3, [r7, #40]	@ 0x28


      while(1){
         #ifdef UGUI_USE_UTF8
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 80061c2:	4b26      	ldr	r3, [pc, #152]	@ (800625c <_UG_PutText+0x284>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d107      	bne.n	80061de <_UG_PutText+0x206>
           chr = _UG_DecodeUTF8(&str);
 80061ce:	f107 030c 	add.w	r3, r7, #12
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7ff f90c 	bl	80053f0 <_UG_DecodeUTF8>
 80061d8:	4603      	mov	r3, r0
 80061da:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80061dc:	e004      	b.n	80061e8 <_UG_PutText+0x210>
         }
         else{
           chr = *str++;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	1c5a      	adds	r2, r3, #1
 80061e2:	60fa      	str	r2, [r7, #12]
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	84bb      	strh	r3, [r7, #36]	@ 0x24
         }
         #else
         chr = *str++;
         #endif
         if ( chr == 0 ){
 80061e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d031      	beq.n	8006252 <_UG_PutText+0x27a>
           return;
         }
         else if(chr=='\n'){
 80061ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061f0:	2b0a      	cmp	r3, #10
 80061f2:	d01c      	beq.n	800622e <_UG_PutText+0x256>
           break;
         }
         w = _UG_PutChar(chr,xp,yp,txt->fc,txt->bc);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	8a1c      	ldrh	r4, [r3, #16]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	8a5b      	ldrh	r3, [r3, #18]
 80061fc:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8006200:	f9b7 1028 	ldrsh.w	r1, [r7, #40]	@ 0x28
 8006204:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 8006206:	9300      	str	r3, [sp, #0]
 8006208:	4623      	mov	r3, r4
 800620a:	f7ff fb37 	bl	800587c <_UG_PutChar>
 800620e:	4603      	mov	r3, r0
 8006210:	827b      	strh	r3, [r7, #18]
         if(w!=-1)
 8006212:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800621a:	d0d2      	beq.n	80061c2 <_UG_PutText+0x1ea>
           xp += w + char_h_space;
 800621c:	8a7a      	ldrh	r2, [r7, #18]
 800621e:	8afb      	ldrh	r3, [r7, #22]
 8006220:	4413      	add	r3, r2
 8006222:	b29a      	uxth	r2, r3
 8006224:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006226:	4413      	add	r3, r2
 8006228:	b29b      	uxth	r3, r3
 800622a:	853b      	strh	r3, [r7, #40]	@ 0x28
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800622c:	e7c9      	b.n	80061c2 <_UG_PutText+0x1ea>
           break;
 800622e:	bf00      	nop
      }
      yp += char_height + char_v_space;
 8006230:	8bfa      	ldrh	r2, [r7, #30]
 8006232:	8abb      	ldrh	r3, [r7, #20]
 8006234:	4413      	add	r3, r2
 8006236:	b29a      	uxth	r2, r3
 8006238:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800623a:	4413      	add	r3, r2
 800623c:	b29b      	uxth	r3, r3
 800623e:	84fb      	strh	r3, [r7, #38]	@ 0x26
      sl=0;
 8006240:	e75d      	b.n	80060fe <_UG_PutText+0x126>
     return;
 8006242:	bf00      	nop
 8006244:	e006      	b.n	8006254 <_UG_PutText+0x27c>
     return;
 8006246:	bf00      	nop
 8006248:	e004      	b.n	8006254 <_UG_PutText+0x27c>
        return;
 800624a:	bf00      	nop
 800624c:	e002      	b.n	8006254 <_UG_PutText+0x27c>
      if ( xp < 0 ) break;
 800624e:	bf00      	nop
 8006250:	e000      	b.n	8006254 <_UG_PutText+0x27c>
           return;
 8006252:	bf00      	nop
   }
}
 8006254:	3734      	adds	r7, #52	@ 0x34
 8006256:	46bd      	mov	sp, r7
 8006258:	bd90      	pop	{r4, r7, pc}
 800625a:	bf00      	nop
 800625c:	20000b90 	.word	0x20000b90

08006260 <_UG_DrawObjectFrame>:
   }
   return NULL;
}

void _UG_DrawObjectFrame( UG_S16 xs, UG_S16 ys, UG_S16 xe, UG_S16 ye, UG_COLOR* p )
{
 8006260:	b5b0      	push	{r4, r5, r7, lr}
 8006262:	b084      	sub	sp, #16
 8006264:	af02      	add	r7, sp, #8
 8006266:	4604      	mov	r4, r0
 8006268:	4608      	mov	r0, r1
 800626a:	4611      	mov	r1, r2
 800626c:	461a      	mov	r2, r3
 800626e:	4623      	mov	r3, r4
 8006270:	80fb      	strh	r3, [r7, #6]
 8006272:	4603      	mov	r3, r0
 8006274:	80bb      	strh	r3, [r7, #4]
 8006276:	460b      	mov	r3, r1
 8006278:	807b      	strh	r3, [r7, #2]
 800627a:	4613      	mov	r3, r2
 800627c:	803b      	strh	r3, [r7, #0]
   // Frame 0
   UG_DrawLine(xs, ys  , xe-1, ys  , *p++);
 800627e:	887b      	ldrh	r3, [r7, #2]
 8006280:	3b01      	subs	r3, #1
 8006282:	b29b      	uxth	r3, r3
 8006284:	b21c      	sxth	r4, r3
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	1c9a      	adds	r2, r3, #2
 800628a:	61ba      	str	r2, [r7, #24]
 800628c:	881b      	ldrh	r3, [r3, #0]
 800628e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006292:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006296:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800629a:	9300      	str	r3, [sp, #0]
 800629c:	4613      	mov	r3, r2
 800629e:	4622      	mov	r2, r4
 80062a0:	f7fe fe94 	bl	8004fcc <UG_DrawLine>
   UG_DrawLine(xs, ys+1, xs  , ye-1, *p++);
 80062a4:	88bb      	ldrh	r3, [r7, #4]
 80062a6:	3301      	adds	r3, #1
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	b219      	sxth	r1, r3
 80062ac:	883b      	ldrh	r3, [r7, #0]
 80062ae:	3b01      	subs	r3, #1
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	b21c      	sxth	r4, r3
 80062b4:	69bb      	ldr	r3, [r7, #24]
 80062b6:	1c9a      	adds	r2, r3, #2
 80062b8:	61ba      	str	r2, [r7, #24]
 80062ba:	881b      	ldrh	r3, [r3, #0]
 80062bc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80062c0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	4623      	mov	r3, r4
 80062c8:	f7fe fe80 	bl	8004fcc <UG_DrawLine>
   UG_DrawLine(xs, ye  , xe  , ye  , *p++);
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	1c9a      	adds	r2, r3, #2
 80062d0:	61ba      	str	r2, [r7, #24]
 80062d2:	881b      	ldrh	r3, [r3, #0]
 80062d4:	f9b7 4000 	ldrsh.w	r4, [r7]
 80062d8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80062dc:	f9b7 1000 	ldrsh.w	r1, [r7]
 80062e0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80062e4:	9300      	str	r3, [sp, #0]
 80062e6:	4623      	mov	r3, r4
 80062e8:	f7fe fe70 	bl	8004fcc <UG_DrawLine>
   UG_DrawLine(xe, ys  , xe  , ye-1, *p++);
 80062ec:	883b      	ldrh	r3, [r7, #0]
 80062ee:	3b01      	subs	r3, #1
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	b21c      	sxth	r4, r3
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	1c9a      	adds	r2, r3, #2
 80062f8:	61ba      	str	r2, [r7, #24]
 80062fa:	881b      	ldrh	r3, [r3, #0]
 80062fc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8006300:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006304:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8006308:	9300      	str	r3, [sp, #0]
 800630a:	4623      	mov	r3, r4
 800630c:	f7fe fe5e 	bl	8004fcc <UG_DrawLine>
   // Frame 1
   UG_DrawLine(xs+1, ys+1, xe-2, ys+1, *p++);
 8006310:	88fb      	ldrh	r3, [r7, #6]
 8006312:	3301      	adds	r3, #1
 8006314:	b29b      	uxth	r3, r3
 8006316:	b218      	sxth	r0, r3
 8006318:	88bb      	ldrh	r3, [r7, #4]
 800631a:	3301      	adds	r3, #1
 800631c:	b29b      	uxth	r3, r3
 800631e:	b219      	sxth	r1, r3
 8006320:	887b      	ldrh	r3, [r7, #2]
 8006322:	3b02      	subs	r3, #2
 8006324:	b29b      	uxth	r3, r3
 8006326:	b21c      	sxth	r4, r3
 8006328:	88bb      	ldrh	r3, [r7, #4]
 800632a:	3301      	adds	r3, #1
 800632c:	b29b      	uxth	r3, r3
 800632e:	b21d      	sxth	r5, r3
 8006330:	69bb      	ldr	r3, [r7, #24]
 8006332:	1c9a      	adds	r2, r3, #2
 8006334:	61ba      	str	r2, [r7, #24]
 8006336:	881b      	ldrh	r3, [r3, #0]
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	462b      	mov	r3, r5
 800633c:	4622      	mov	r2, r4
 800633e:	f7fe fe45 	bl	8004fcc <UG_DrawLine>
   UG_DrawLine(xs+1, ys+2, xs+1, ye-2, *p++);
 8006342:	88fb      	ldrh	r3, [r7, #6]
 8006344:	3301      	adds	r3, #1
 8006346:	b29b      	uxth	r3, r3
 8006348:	b218      	sxth	r0, r3
 800634a:	88bb      	ldrh	r3, [r7, #4]
 800634c:	3302      	adds	r3, #2
 800634e:	b29b      	uxth	r3, r3
 8006350:	b219      	sxth	r1, r3
 8006352:	88fb      	ldrh	r3, [r7, #6]
 8006354:	3301      	adds	r3, #1
 8006356:	b29b      	uxth	r3, r3
 8006358:	b21c      	sxth	r4, r3
 800635a:	883b      	ldrh	r3, [r7, #0]
 800635c:	3b02      	subs	r3, #2
 800635e:	b29b      	uxth	r3, r3
 8006360:	b21d      	sxth	r5, r3
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	1c9a      	adds	r2, r3, #2
 8006366:	61ba      	str	r2, [r7, #24]
 8006368:	881b      	ldrh	r3, [r3, #0]
 800636a:	9300      	str	r3, [sp, #0]
 800636c:	462b      	mov	r3, r5
 800636e:	4622      	mov	r2, r4
 8006370:	f7fe fe2c 	bl	8004fcc <UG_DrawLine>
   UG_DrawLine(xs+1, ye-1, xe-1, ye-1, *p++);
 8006374:	88fb      	ldrh	r3, [r7, #6]
 8006376:	3301      	adds	r3, #1
 8006378:	b29b      	uxth	r3, r3
 800637a:	b218      	sxth	r0, r3
 800637c:	883b      	ldrh	r3, [r7, #0]
 800637e:	3b01      	subs	r3, #1
 8006380:	b29b      	uxth	r3, r3
 8006382:	b219      	sxth	r1, r3
 8006384:	887b      	ldrh	r3, [r7, #2]
 8006386:	3b01      	subs	r3, #1
 8006388:	b29b      	uxth	r3, r3
 800638a:	b21c      	sxth	r4, r3
 800638c:	883b      	ldrh	r3, [r7, #0]
 800638e:	3b01      	subs	r3, #1
 8006390:	b29b      	uxth	r3, r3
 8006392:	b21d      	sxth	r5, r3
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	1c9a      	adds	r2, r3, #2
 8006398:	61ba      	str	r2, [r7, #24]
 800639a:	881b      	ldrh	r3, [r3, #0]
 800639c:	9300      	str	r3, [sp, #0]
 800639e:	462b      	mov	r3, r5
 80063a0:	4622      	mov	r2, r4
 80063a2:	f7fe fe13 	bl	8004fcc <UG_DrawLine>
   UG_DrawLine(xe-1, ys+1, xe-1, ye-2, *p++);
 80063a6:	887b      	ldrh	r3, [r7, #2]
 80063a8:	3b01      	subs	r3, #1
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	b218      	sxth	r0, r3
 80063ae:	88bb      	ldrh	r3, [r7, #4]
 80063b0:	3301      	adds	r3, #1
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	b219      	sxth	r1, r3
 80063b6:	887b      	ldrh	r3, [r7, #2]
 80063b8:	3b01      	subs	r3, #1
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	b21c      	sxth	r4, r3
 80063be:	883b      	ldrh	r3, [r7, #0]
 80063c0:	3b02      	subs	r3, #2
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	b21d      	sxth	r5, r3
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	1c9a      	adds	r2, r3, #2
 80063ca:	61ba      	str	r2, [r7, #24]
 80063cc:	881b      	ldrh	r3, [r3, #0]
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	462b      	mov	r3, r5
 80063d2:	4622      	mov	r2, r4
 80063d4:	f7fe fdfa 	bl	8004fcc <UG_DrawLine>
   // Frame 2
   UG_DrawLine(xs+2, ys+2, xe-3, ys+2, *p++);
 80063d8:	88fb      	ldrh	r3, [r7, #6]
 80063da:	3302      	adds	r3, #2
 80063dc:	b29b      	uxth	r3, r3
 80063de:	b218      	sxth	r0, r3
 80063e0:	88bb      	ldrh	r3, [r7, #4]
 80063e2:	3302      	adds	r3, #2
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	b219      	sxth	r1, r3
 80063e8:	887b      	ldrh	r3, [r7, #2]
 80063ea:	3b03      	subs	r3, #3
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	b21c      	sxth	r4, r3
 80063f0:	88bb      	ldrh	r3, [r7, #4]
 80063f2:	3302      	adds	r3, #2
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	b21d      	sxth	r5, r3
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	1c9a      	adds	r2, r3, #2
 80063fc:	61ba      	str	r2, [r7, #24]
 80063fe:	881b      	ldrh	r3, [r3, #0]
 8006400:	9300      	str	r3, [sp, #0]
 8006402:	462b      	mov	r3, r5
 8006404:	4622      	mov	r2, r4
 8006406:	f7fe fde1 	bl	8004fcc <UG_DrawLine>
   UG_DrawLine(xs+2, ys+3, xs+2, ye-3, *p++);
 800640a:	88fb      	ldrh	r3, [r7, #6]
 800640c:	3302      	adds	r3, #2
 800640e:	b29b      	uxth	r3, r3
 8006410:	b218      	sxth	r0, r3
 8006412:	88bb      	ldrh	r3, [r7, #4]
 8006414:	3303      	adds	r3, #3
 8006416:	b29b      	uxth	r3, r3
 8006418:	b219      	sxth	r1, r3
 800641a:	88fb      	ldrh	r3, [r7, #6]
 800641c:	3302      	adds	r3, #2
 800641e:	b29b      	uxth	r3, r3
 8006420:	b21c      	sxth	r4, r3
 8006422:	883b      	ldrh	r3, [r7, #0]
 8006424:	3b03      	subs	r3, #3
 8006426:	b29b      	uxth	r3, r3
 8006428:	b21d      	sxth	r5, r3
 800642a:	69bb      	ldr	r3, [r7, #24]
 800642c:	1c9a      	adds	r2, r3, #2
 800642e:	61ba      	str	r2, [r7, #24]
 8006430:	881b      	ldrh	r3, [r3, #0]
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	462b      	mov	r3, r5
 8006436:	4622      	mov	r2, r4
 8006438:	f7fe fdc8 	bl	8004fcc <UG_DrawLine>
   UG_DrawLine(xs+2, ye-2, xe-2, ye-2, *p++);
 800643c:	88fb      	ldrh	r3, [r7, #6]
 800643e:	3302      	adds	r3, #2
 8006440:	b29b      	uxth	r3, r3
 8006442:	b218      	sxth	r0, r3
 8006444:	883b      	ldrh	r3, [r7, #0]
 8006446:	3b02      	subs	r3, #2
 8006448:	b29b      	uxth	r3, r3
 800644a:	b219      	sxth	r1, r3
 800644c:	887b      	ldrh	r3, [r7, #2]
 800644e:	3b02      	subs	r3, #2
 8006450:	b29b      	uxth	r3, r3
 8006452:	b21c      	sxth	r4, r3
 8006454:	883b      	ldrh	r3, [r7, #0]
 8006456:	3b02      	subs	r3, #2
 8006458:	b29b      	uxth	r3, r3
 800645a:	b21d      	sxth	r5, r3
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	1c9a      	adds	r2, r3, #2
 8006460:	61ba      	str	r2, [r7, #24]
 8006462:	881b      	ldrh	r3, [r3, #0]
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	462b      	mov	r3, r5
 8006468:	4622      	mov	r2, r4
 800646a:	f7fe fdaf 	bl	8004fcc <UG_DrawLine>
   UG_DrawLine(xe-2, ys+2, xe-2, ye-3, *p);
 800646e:	887b      	ldrh	r3, [r7, #2]
 8006470:	3b02      	subs	r3, #2
 8006472:	b29b      	uxth	r3, r3
 8006474:	b218      	sxth	r0, r3
 8006476:	88bb      	ldrh	r3, [r7, #4]
 8006478:	3302      	adds	r3, #2
 800647a:	b29b      	uxth	r3, r3
 800647c:	b219      	sxth	r1, r3
 800647e:	887b      	ldrh	r3, [r7, #2]
 8006480:	3b02      	subs	r3, #2
 8006482:	b29b      	uxth	r3, r3
 8006484:	b21a      	sxth	r2, r3
 8006486:	883b      	ldrh	r3, [r7, #0]
 8006488:	3b03      	subs	r3, #3
 800648a:	b29b      	uxth	r3, r3
 800648c:	b21c      	sxth	r4, r3
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	881b      	ldrh	r3, [r3, #0]
 8006492:	9300      	str	r3, [sp, #0]
 8006494:	4623      	mov	r3, r4
 8006496:	f7fe fd99 	bl	8004fcc <UG_DrawLine>
}
 800649a:	bf00      	nop
 800649c:	3708      	adds	r7, #8
 800649e:	46bd      	mov	sp, r7
 80064a0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080064a4 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 80064a4:	b480      	push	{r7}
 80064a6:	b083      	sub	sp, #12
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	4603      	mov	r3, r0
 80064ac:	6039      	str	r1, [r7, #0]
 80064ae:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 80064b0:	79fb      	ldrb	r3, [r7, #7]
 80064b2:	2b03      	cmp	r3, #3
 80064b4:	d810      	bhi.n	80064d8 <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 80064b6:	4b0b      	ldr	r3, [pc, #44]	@ (80064e4 <UG_DriverRegister+0x40>)
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	79fb      	ldrb	r3, [r7, #7]
 80064bc:	330a      	adds	r3, #10
 80064be:	00db      	lsls	r3, r3, #3
 80064c0:	4413      	add	r3, r2
 80064c2:	683a      	ldr	r2, [r7, #0]
 80064c4:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 80064c6:	4b07      	ldr	r3, [pc, #28]	@ (80064e4 <UG_DriverRegister+0x40>)
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	330a      	adds	r3, #10
 80064ce:	00db      	lsls	r3, r3, #3
 80064d0:	4413      	add	r3, r2
 80064d2:	2203      	movs	r2, #3
 80064d4:	721a      	strb	r2, [r3, #8]
 80064d6:	e000      	b.n	80064da <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 80064d8:	bf00      	nop
}
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr
 80064e4:	20000b90 	.word	0x20000b90

080064e8 <UG_Update>:

/* -------------------------------------------------------------------------------- */
/* -- MISCELLANEOUS FUNCTIONS                                                    -- */
/* -------------------------------------------------------------------------------- */
void UG_Update( void )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
   UG_WINDOW* wnd;

   /* Is somebody waiting for this update? */
   if ( gui->state & UG_STATUS_WAIT_FOR_UPDATE ) gui->state &= ~UG_STATUS_WAIT_FOR_UPDATE;
 80064ee:	4b5e      	ldr	r3, [pc, #376]	@ (8006668 <UG_Update+0x180>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80064f6:	f003 0301 	and.w	r3, r3, #1
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d00a      	beq.n	8006514 <UG_Update+0x2c>
 80064fe:	4b5a      	ldr	r3, [pc, #360]	@ (8006668 <UG_Update+0x180>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8006506:	4b58      	ldr	r3, [pc, #352]	@ (8006668 <UG_Update+0x180>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f022 0201 	bic.w	r2, r2, #1
 800650e:	b2d2      	uxtb	r2, r2
 8006510:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52

   /* Keep track of the windows */
   if ( gui->next_window != gui->active_window )
 8006514:	4b54      	ldr	r3, [pc, #336]	@ (8006668 <UG_Update+0x180>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68da      	ldr	r2, [r3, #12]
 800651a:	4b53      	ldr	r3, [pc, #332]	@ (8006668 <UG_Update+0x180>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	691b      	ldr	r3, [r3, #16]
 8006520:	429a      	cmp	r2, r3
 8006522:	d071      	beq.n	8006608 <UG_Update+0x120>
   {
      if ( gui->next_window != NULL )
 8006524:	4b50      	ldr	r3, [pc, #320]	@ (8006668 <UG_Update+0x180>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d06c      	beq.n	8006608 <UG_Update+0x120>
      {
         gui->last_window = gui->active_window;
 800652e:	4b4e      	ldr	r3, [pc, #312]	@ (8006668 <UG_Update+0x180>)
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	4b4d      	ldr	r3, [pc, #308]	@ (8006668 <UG_Update+0x180>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	6912      	ldr	r2, [r2, #16]
 8006538:	615a      	str	r2, [r3, #20]
         gui->active_window = gui->next_window;
 800653a:	4b4b      	ldr	r3, [pc, #300]	@ (8006668 <UG_Update+0x180>)
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	4b4a      	ldr	r3, [pc, #296]	@ (8006668 <UG_Update+0x180>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68d2      	ldr	r2, [r2, #12]
 8006544:	611a      	str	r2, [r3, #16]

         /* Do we need to draw an inactive title? */
         if ((gui->last_window != NULL) && (gui->last_window->style & WND_STYLE_SHOW_TITLE) && (gui->last_window->state & WND_STATE_VISIBLE) )
 8006546:	4b48      	ldr	r3, [pc, #288]	@ (8006668 <UG_Update+0x180>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	695b      	ldr	r3, [r3, #20]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d045      	beq.n	80065dc <UG_Update+0xf4>
 8006550:	4b45      	ldr	r3, [pc, #276]	@ (8006668 <UG_Update+0x180>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	695b      	ldr	r3, [r3, #20]
 8006556:	7d9b      	ldrb	r3, [r3, #22]
 8006558:	f003 0302 	and.w	r3, r3, #2
 800655c:	2b00      	cmp	r3, #0
 800655e:	d03d      	beq.n	80065dc <UG_Update+0xf4>
 8006560:	4b41      	ldr	r3, [pc, #260]	@ (8006668 <UG_Update+0x180>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	695b      	ldr	r3, [r3, #20]
 8006566:	7a1b      	ldrb	r3, [r3, #8]
 8006568:	f003 0308 	and.w	r3, r3, #8
 800656c:	2b00      	cmp	r3, #0
 800656e:	d035      	beq.n	80065dc <UG_Update+0xf4>
         {
            /* Do both windows differ in size */
            if ( (gui->last_window->xs != gui->active_window->xs) || (gui->last_window->xe != gui->active_window->xe) || (gui->last_window->ys != gui->active_window->ys) || (gui->last_window->ye != gui->active_window->ye) )
 8006570:	4b3d      	ldr	r3, [pc, #244]	@ (8006668 <UG_Update+0x180>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	695b      	ldr	r3, [r3, #20]
 8006576:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 800657a:	4b3b      	ldr	r3, [pc, #236]	@ (8006668 <UG_Update+0x180>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	691b      	ldr	r3, [r3, #16]
 8006580:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8006584:	429a      	cmp	r2, r3
 8006586:	d123      	bne.n	80065d0 <UG_Update+0xe8>
 8006588:	4b37      	ldr	r3, [pc, #220]	@ (8006668 <UG_Update+0x180>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8006592:	4b35      	ldr	r3, [pc, #212]	@ (8006668 <UG_Update+0x180>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800659c:	429a      	cmp	r2, r3
 800659e:	d117      	bne.n	80065d0 <UG_Update+0xe8>
 80065a0:	4b31      	ldr	r3, [pc, #196]	@ (8006668 <UG_Update+0x180>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	695b      	ldr	r3, [r3, #20]
 80065a6:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 80065aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006668 <UG_Update+0x180>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	691b      	ldr	r3, [r3, #16]
 80065b0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d10b      	bne.n	80065d0 <UG_Update+0xe8>
 80065b8:	4b2b      	ldr	r3, [pc, #172]	@ (8006668 <UG_Update+0x180>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	695b      	ldr	r3, [r3, #20]
 80065be:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 80065c2:	4b29      	ldr	r3, [pc, #164]	@ (8006668 <UG_Update+0x180>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d005      	beq.n	80065dc <UG_Update+0xf4>
            {
               /* Redraw title of the last window */
               _UG_WindowDrawTitle( gui->last_window );
 80065d0:	4b25      	ldr	r3, [pc, #148]	@ (8006668 <UG_Update+0x180>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 f848 	bl	800666c <_UG_WindowDrawTitle>
            }
         }
         gui->active_window->state &= ~WND_STATE_REDRAW_TITLE;
 80065dc:	4b22      	ldr	r3, [pc, #136]	@ (8006668 <UG_Update+0x180>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	7a1a      	ldrb	r2, [r3, #8]
 80065e4:	4b20      	ldr	r3, [pc, #128]	@ (8006668 <UG_Update+0x180>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065ee:	b2d2      	uxtb	r2, r2
 80065f0:	721a      	strb	r2, [r3, #8]
         gui->active_window->state |= WND_STATE_UPDATE | WND_STATE_VISIBLE;
 80065f2:	4b1d      	ldr	r3, [pc, #116]	@ (8006668 <UG_Update+0x180>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	7a1a      	ldrb	r2, [r3, #8]
 80065fa:	4b1b      	ldr	r3, [pc, #108]	@ (8006668 <UG_Update+0x180>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	691b      	ldr	r3, [r3, #16]
 8006600:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8006604:	b2d2      	uxtb	r2, r2
 8006606:	721a      	strb	r2, [r3, #8]
      }
   }

   /* Is there an active window */
   if ( gui->active_window != NULL )
 8006608:	4b17      	ldr	r3, [pc, #92]	@ (8006668 <UG_Update+0x180>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d01b      	beq.n	800664a <UG_Update+0x162>
   {
      wnd = gui->active_window;
 8006612:	4b15      	ldr	r3, [pc, #84]	@ (8006668 <UG_Update+0x180>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	691b      	ldr	r3, [r3, #16]
 8006618:	607b      	str	r3, [r7, #4]

      /* Does the window need to be updated? */
      if ( wnd->state & WND_STATE_UPDATE )
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	7a1b      	ldrb	r3, [r3, #8]
 800661e:	f003 0320 	and.w	r3, r3, #32
 8006622:	2b00      	cmp	r3, #0
 8006624:	d002      	beq.n	800662c <UG_Update+0x144>
      {
         /* Do it! */
         _UG_WindowUpdate( wnd );
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 f8c8 	bl	80067bc <_UG_WindowUpdate>
      }

      /* Is the window visible? */
      if ( wnd->state & WND_STATE_VISIBLE )
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	7a1b      	ldrb	r3, [r3, #8]
 8006630:	f003 0308 	and.w	r3, r3, #8
 8006634:	2b00      	cmp	r3, #0
 8006636:	d008      	beq.n	800664a <UG_Update+0x162>
      {
         #ifdef UGUI_USE_TOUCH
         _UG_ProcessTouchData( wnd );
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f7ff fb81 	bl	8005d40 <_UG_ProcessTouchData>
         #endif
         _UG_UpdateObjects( wnd );
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f7ff fc34 	bl	8005eac <_UG_UpdateObjects>
         _UG_HandleEvents( wnd );
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f7ff fc7b 	bl	8005f40 <_UG_HandleEvents>
      }
   }
   if(gui->device->flush){
 800664a:	4b07      	ldr	r3, [pc, #28]	@ (8006668 <UG_Update+0x180>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d004      	beq.n	8006660 <UG_Update+0x178>
     gui->device->flush();
 8006656:	4b04      	ldr	r3, [pc, #16]	@ (8006668 <UG_Update+0x180>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	4798      	blx	r3
   }
}
 8006660:	bf00      	nop
 8006662:	3708      	adds	r7, #8
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}
 8006668:	20000b90 	.word	0x20000b90

0800666c <_UG_WindowDrawTitle>:
   }
   return h;
}

static UG_RESULT _UG_WindowDrawTitle( UG_WINDOW* wnd )
{
 800666c:	b590      	push	{r4, r7, lr}
 800666e:	b08f      	sub	sp, #60	@ 0x3c
 8006670:	af02      	add	r7, sp, #8
 8006672:	6078      	str	r0, [r7, #4]
   UG_TEXT txt;
   UG_S16 xs,ys,xe,ye;

   if ( (wnd != NULL) && (wnd->state & WND_STATE_VALID) )
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2b00      	cmp	r3, #0
 8006678:	f000 8098 	beq.w	80067ac <_UG_WindowDrawTitle+0x140>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	7a1b      	ldrb	r3, [r3, #8]
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b00      	cmp	r3, #0
 8006686:	f000 8091 	beq.w	80067ac <_UG_WindowDrawTitle+0x140>
   {
      xs = wnd->xs;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	89db      	ldrh	r3, [r3, #14]
 800668e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      ys = wnd->ys;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	8a1b      	ldrh	r3, [r3, #16]
 8006694:	85bb      	strh	r3, [r7, #44]	@ 0x2c
      xe = wnd->xe;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	8a5b      	ldrh	r3, [r3, #18]
 800669a:	857b      	strh	r3, [r7, #42]	@ 0x2a
      ye = wnd->ye;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	8a9b      	ldrh	r3, [r3, #20]
 80066a0:	853b      	strh	r3, [r7, #40]	@ 0x28

      /* 3D style? */
      if ( wnd->style & WND_STYLE_3D )
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	7d9b      	ldrb	r3, [r3, #22]
 80066a6:	f003 0301 	and.w	r3, r3, #1
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d00f      	beq.n	80066ce <_UG_WindowDrawTitle+0x62>
      {
         xs+=3;
 80066ae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80066b0:	3303      	adds	r3, #3
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
         ys+=3;
 80066b6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80066b8:	3303      	adds	r3, #3
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
         xe-=3;
 80066be:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80066c0:	3b03      	subs	r3, #3
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	857b      	strh	r3, [r7, #42]	@ 0x2a
         ye-=3;
 80066c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80066c8:	3b03      	subs	r3, #3
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	853b      	strh	r3, [r7, #40]	@ 0x28
      }

      /* Is the window active or inactive? */
      if ( wnd == gui->active_window )
 80066ce:	4b3a      	ldr	r3, [pc, #232]	@ (80067b8 <_UG_WindowDrawTitle+0x14c>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d106      	bne.n	80066e8 <_UG_WindowDrawTitle+0x7c>
      {
         txt.bc = wnd->title.bc;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80066de:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.fc;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80066e4:	83bb      	strh	r3, [r7, #28]
 80066e6:	e005      	b.n	80066f4 <_UG_WindowDrawTitle+0x88>
      }
      else
      {
         txt.bc = wnd->title.ibc;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ec:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.ifc;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066f2:	83bb      	strh	r3, [r7, #28]
      }

      /* Draw title */
      UG_FillFrame(xs,ys,xe,ys+wnd->title.height-1,txt.bc);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80066fa:	461a      	mov	r2, r3
 80066fc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80066fe:	4413      	add	r3, r2
 8006700:	b29b      	uxth	r3, r3
 8006702:	3b01      	subs	r3, #1
 8006704:	b29b      	uxth	r3, r3
 8006706:	b21c      	sxth	r4, r3
 8006708:	8bfb      	ldrh	r3, [r7, #30]
 800670a:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 800670e:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8006712:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8006716:	9300      	str	r3, [sp, #0]
 8006718:	4623      	mov	r3, r4
 800671a:	f7fe fc01 	bl	8004f20 <UG_FillFrame>

      /* Draw title text */
      txt.str = wnd->title.str;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	699b      	ldr	r3, [r3, #24]
 8006722:	60fb      	str	r3, [r7, #12]
      txt.font = wnd->title.font;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	69db      	ldr	r3, [r3, #28]
 8006728:	613b      	str	r3, [r7, #16]
      txt.a.xs = xs+3;
 800672a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800672c:	3303      	adds	r3, #3
 800672e:	b29b      	uxth	r3, r3
 8006730:	b21b      	sxth	r3, r3
 8006732:	82bb      	strh	r3, [r7, #20]
      txt.a.ys = ys;
 8006734:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006736:	82fb      	strh	r3, [r7, #22]
      txt.a.xe = xe;
 8006738:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800673a:	833b      	strh	r3, [r7, #24]
      txt.a.ye = ys+wnd->title.height-1;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006742:	461a      	mov	r2, r3
 8006744:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006746:	4413      	add	r3, r2
 8006748:	b29b      	uxth	r3, r3
 800674a:	3b01      	subs	r3, #1
 800674c:	b29b      	uxth	r3, r3
 800674e:	b21b      	sxth	r3, r3
 8006750:	837b      	strh	r3, [r7, #26]
      txt.align = wnd->title.align;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8006758:	f887 3020 	strb.w	r3, [r7, #32]
      txt.h_space = wnd->title.h_space;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8006762:	847b      	strh	r3, [r7, #34]	@ 0x22
      txt.v_space = wnd->title.v_space;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f993 3021 	ldrsb.w	r3, [r3, #33]	@ 0x21
 800676a:	84bb      	strh	r3, [r7, #36]	@ 0x24
      _UG_PutText( &txt );
 800676c:	f107 030c 	add.w	r3, r7, #12
 8006770:	4618      	mov	r0, r3
 8006772:	f7ff fc31 	bl	8005fd8 <_UG_PutText>

      /* Draw line */
      UG_DrawLine(xs,ys+wnd->title.height,xe,ys+wnd->title.height,pal_window[11]);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800677c:	461a      	mov	r2, r3
 800677e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006780:	4413      	add	r3, r2
 8006782:	b29b      	uxth	r3, r3
 8006784:	b219      	sxth	r1, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800678c:	461a      	mov	r2, r3
 800678e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006790:	4413      	add	r3, r2
 8006792:	b29b      	uxth	r3, r3
 8006794:	b21b      	sxth	r3, r3
 8006796:	f649 5413 	movw	r4, #40211	@ 0x9d13
 800679a:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 800679e:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 80067a2:	9400      	str	r4, [sp, #0]
 80067a4:	f7fe fc12 	bl	8004fcc <UG_DrawLine>
      return UG_RESULT_OK;
 80067a8:	2300      	movs	r3, #0
 80067aa:	e001      	b.n	80067b0 <_UG_WindowDrawTitle+0x144>
   }
   return UG_RESULT_FAIL;
 80067ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3734      	adds	r7, #52	@ 0x34
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd90      	pop	{r4, r7, pc}
 80067b8:	20000b90 	.word	0x20000b90

080067bc <_UG_WindowUpdate>:

static void _UG_WindowUpdate( UG_WINDOW* wnd )
{
 80067bc:	b590      	push	{r4, r7, lr}
 80067be:	b089      	sub	sp, #36	@ 0x24
 80067c0:	af02      	add	r7, sp, #8
 80067c2:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_S16 xs,ys,xe,ye;

   xs = wnd->xs;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	89db      	ldrh	r3, [r3, #14]
 80067c8:	82bb      	strh	r3, [r7, #20]
   ys = wnd->ys;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	8a1b      	ldrh	r3, [r3, #16]
 80067ce:	827b      	strh	r3, [r7, #18]
   xe = wnd->xe;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	8a5b      	ldrh	r3, [r3, #18]
 80067d4:	823b      	strh	r3, [r7, #16]
   ye = wnd->ye;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	8a9b      	ldrh	r3, [r3, #20]
 80067da:	81fb      	strh	r3, [r7, #14]

   wnd->state &= ~WND_STATE_UPDATE;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	7a1b      	ldrb	r3, [r3, #8]
 80067e0:	f023 0320 	bic.w	r3, r3, #32
 80067e4:	b2da      	uxtb	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	721a      	strb	r2, [r3, #8]
   /* Is the window visible? */
   if ( wnd->state & WND_STATE_VISIBLE )
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	7a1b      	ldrb	r3, [r3, #8]
 80067ee:	f003 0308 	and.w	r3, r3, #8
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 8084 	beq.w	8006900 <_UG_WindowUpdate+0x144>
   {
      /* 3D style? */
      if ( (wnd->style & WND_STYLE_3D) && !(wnd->state & WND_STATE_REDRAW_TITLE) )
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	7d9b      	ldrb	r3, [r3, #22]
 80067fc:	f003 0301 	and.w	r3, r3, #1
 8006800:	2b00      	cmp	r3, #0
 8006802:	d021      	beq.n	8006848 <_UG_WindowUpdate+0x8c>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	7a1b      	ldrb	r3, [r3, #8]
 8006808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800680c:	2b00      	cmp	r3, #0
 800680e:	d11b      	bne.n	8006848 <_UG_WindowUpdate+0x8c>
      {
         _UG_DrawObjectFrame(xs,ys,xe,ye,(UG_COLOR*)pal_window);
 8006810:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006814:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006818:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 800681c:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8006820:	4c43      	ldr	r4, [pc, #268]	@ (8006930 <_UG_WindowUpdate+0x174>)
 8006822:	9400      	str	r4, [sp, #0]
 8006824:	f7ff fd1c 	bl	8006260 <_UG_DrawObjectFrame>
         xs+=3;
 8006828:	8abb      	ldrh	r3, [r7, #20]
 800682a:	3303      	adds	r3, #3
 800682c:	b29b      	uxth	r3, r3
 800682e:	82bb      	strh	r3, [r7, #20]
         ys+=3;
 8006830:	8a7b      	ldrh	r3, [r7, #18]
 8006832:	3303      	adds	r3, #3
 8006834:	b29b      	uxth	r3, r3
 8006836:	827b      	strh	r3, [r7, #18]
         xe-=3;
 8006838:	8a3b      	ldrh	r3, [r7, #16]
 800683a:	3b03      	subs	r3, #3
 800683c:	b29b      	uxth	r3, r3
 800683e:	823b      	strh	r3, [r7, #16]
         ye-=3;
 8006840:	89fb      	ldrh	r3, [r7, #14]
 8006842:	3b03      	subs	r3, #3
 8006844:	b29b      	uxth	r3, r3
 8006846:	81fb      	strh	r3, [r7, #14]
      }
      /* Show title bar? */
      if ( wnd->style & WND_STYLE_SHOW_TITLE )
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	7d9b      	ldrb	r3, [r3, #22]
 800684c:	f003 0302 	and.w	r3, r3, #2
 8006850:	2b00      	cmp	r3, #0
 8006852:	d01a      	beq.n	800688a <_UG_WindowUpdate+0xce>
      {
         _UG_WindowDrawTitle( wnd );
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f7ff ff09 	bl	800666c <_UG_WindowDrawTitle>
         ys += wnd->title.height+1;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006860:	461a      	mov	r2, r3
 8006862:	8a7b      	ldrh	r3, [r7, #18]
 8006864:	4413      	add	r3, r2
 8006866:	b29b      	uxth	r3, r3
 8006868:	3301      	adds	r3, #1
 800686a:	b29b      	uxth	r3, r3
 800686c:	827b      	strh	r3, [r7, #18]
         if ( wnd->state & WND_STATE_REDRAW_TITLE )
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	7a1b      	ldrb	r3, [r3, #8]
 8006872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006876:	2b00      	cmp	r3, #0
 8006878:	d007      	beq.n	800688a <_UG_WindowUpdate+0xce>
         {
            wnd->state &= ~WND_STATE_REDRAW_TITLE;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	7a1b      	ldrb	r3, [r3, #8]
 800687e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006882:	b2da      	uxtb	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	721a      	strb	r2, [r3, #8]
            return;
 8006888:	e04e      	b.n	8006928 <_UG_WindowUpdate+0x16c>
         }
      }
      /* Draw window area? */
      UG_FillFrame(xs,ys,xe,ye,wnd->bc);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	899b      	ldrh	r3, [r3, #12]
 800688e:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 8006892:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006896:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 800689a:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	4623      	mov	r3, r4
 80068a2:	f7fe fb3d 	bl	8004f20 <UG_FillFrame>

      /* Force each object to be updated! */
      objcnt = wnd->objcnt;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	81bb      	strh	r3, [r7, #12]
      for(i=0; i<objcnt; i++)
 80068ac:	2300      	movs	r3, #0
 80068ae:	82fb      	strh	r3, [r7, #22]
 80068b0:	e021      	b.n	80068f6 <_UG_WindowUpdate+0x13a>
      {
         obj = (UG_OBJECT*)&wnd->objlst[i];
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	685a      	ldr	r2, [r3, #4]
 80068b6:	8afb      	ldrh	r3, [r7, #22]
 80068b8:	015b      	lsls	r3, r3, #5
 80068ba:	4413      	add	r3, r2
 80068bc:	60bb      	str	r3, [r7, #8]
         if ( !(obj->state & OBJ_STATE_FREE) && (obj->state & OBJ_STATE_VALID) && (obj->state & OBJ_STATE_VISIBLE) ) obj->state |= (OBJ_STATE_UPDATE | OBJ_STATE_REDRAW);
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d112      	bne.n	80068f0 <_UG_WindowUpdate+0x134>
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	781b      	ldrb	r3, [r3, #0]
 80068ce:	f003 0302 	and.w	r3, r3, #2
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00c      	beq.n	80068f0 <_UG_WindowUpdate+0x134>
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	f003 0308 	and.w	r3, r3, #8
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d006      	beq.n	80068f0 <_UG_WindowUpdate+0x134>
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	701a      	strb	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 80068f0:	8afb      	ldrh	r3, [r7, #22]
 80068f2:	3301      	adds	r3, #1
 80068f4:	82fb      	strh	r3, [r7, #22]
 80068f6:	8afa      	ldrh	r2, [r7, #22]
 80068f8:	89bb      	ldrh	r3, [r7, #12]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d3d9      	bcc.n	80068b2 <_UG_WindowUpdate+0xf6>
 80068fe:	e013      	b.n	8006928 <_UG_WindowUpdate+0x16c>
      }
   }
   else
   {
      UG_FillFrame(wnd->xs,wnd->xs,wnd->xe,wnd->ye,gui->desktop_color);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f9b3 100e 	ldrsh.w	r1, [r3, #14]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f9b3 4014 	ldrsh.w	r4, [r3, #20]
 8006918:	4b06      	ldr	r3, [pc, #24]	@ (8006934 <_UG_WindowUpdate+0x178>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006920:	9300      	str	r3, [sp, #0]
 8006922:	4623      	mov	r3, r4
 8006924:	f7fe fafc 	bl	8004f20 <UG_FillFrame>
   }
}
 8006928:	371c      	adds	r7, #28
 800692a:	46bd      	mov	sp, r7
 800692c:	bd90      	pop	{r4, r7, pc}
 800692e:	bf00      	nop
 8006930:	0801806c 	.word	0x0801806c
 8006934:	20000b90 	.word	0x20000b90

08006938 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8006938:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006970 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800693c:	f7fe f9f8 	bl	8004d30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006940:	480c      	ldr	r0, [pc, #48]	@ (8006974 <LoopForever+0x6>)
  ldr r1, =_edata
 8006942:	490d      	ldr	r1, [pc, #52]	@ (8006978 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006944:	4a0d      	ldr	r2, [pc, #52]	@ (800697c <LoopForever+0xe>)
  movs r3, #0
 8006946:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006948:	e002      	b.n	8006950 <LoopCopyDataInit>

0800694a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800694a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800694c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800694e:	3304      	adds	r3, #4

08006950 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006950:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006952:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006954:	d3f9      	bcc.n	800694a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006956:	4a0a      	ldr	r2, [pc, #40]	@ (8006980 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006958:	4c0a      	ldr	r4, [pc, #40]	@ (8006984 <LoopForever+0x16>)
  movs r3, #0
 800695a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800695c:	e001      	b.n	8006962 <LoopFillZerobss>

0800695e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800695e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006960:	3204      	adds	r2, #4

08006962 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006962:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006964:	d3fb      	bcc.n	800695e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006966:	f00a f947 	bl	8010bf8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800696a:	f7fb fe45 	bl	80025f8 <main>

0800696e <LoopForever>:

LoopForever:
    b LoopForever
 800696e:	e7fe      	b.n	800696e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8006970:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8006974:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006978:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 800697c:	08018430 	.word	0x08018430
  ldr r2, =_sbss
 8006980:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8006984:	20000cfc 	.word	0x20000cfc

08006988 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006988:	e7fe      	b.n	8006988 <ADC1_IRQHandler>

0800698a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800698a:	b580      	push	{r7, lr}
 800698c:	b082      	sub	sp, #8
 800698e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006990:	2300      	movs	r3, #0
 8006992:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006994:	2003      	movs	r0, #3
 8006996:	f001 f9dd 	bl	8007d54 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800699a:	2000      	movs	r0, #0
 800699c:	f000 f80e 	bl	80069bc <HAL_InitTick>
 80069a0:	4603      	mov	r3, r0
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d002      	beq.n	80069ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	71fb      	strb	r3, [r7, #7]
 80069aa:	e001      	b.n	80069b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80069ac:	f7fd f940 	bl	8003c30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80069b0:	79fb      	ldrb	r3, [r7, #7]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3708      	adds	r7, #8
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
	...

080069bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b084      	sub	sp, #16
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80069c4:	2300      	movs	r3, #0
 80069c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80069c8:	4b17      	ldr	r3, [pc, #92]	@ (8006a28 <HAL_InitTick+0x6c>)
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d023      	beq.n	8006a18 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80069d0:	4b16      	ldr	r3, [pc, #88]	@ (8006a2c <HAL_InitTick+0x70>)
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	4b14      	ldr	r3, [pc, #80]	@ (8006a28 <HAL_InitTick+0x6c>)
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	4619      	mov	r1, r3
 80069da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80069de:	fbb3 f3f1 	udiv	r3, r3, r1
 80069e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80069e6:	4618      	mov	r0, r3
 80069e8:	f001 f9e9 	bl	8007dbe <HAL_SYSTICK_Config>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d10f      	bne.n	8006a12 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2b0f      	cmp	r3, #15
 80069f6:	d809      	bhi.n	8006a0c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80069f8:	2200      	movs	r2, #0
 80069fa:	6879      	ldr	r1, [r7, #4]
 80069fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006a00:	f001 f9b3 	bl	8007d6a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006a04:	4a0a      	ldr	r2, [pc, #40]	@ (8006a30 <HAL_InitTick+0x74>)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6013      	str	r3, [r2, #0]
 8006a0a:	e007      	b.n	8006a1c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	73fb      	strb	r3, [r7, #15]
 8006a10:	e004      	b.n	8006a1c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	73fb      	strb	r3, [r7, #15]
 8006a16:	e001      	b.n	8006a1c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	2000002c 	.word	0x2000002c
 8006a2c:	20000024 	.word	0x20000024
 8006a30:	20000028 	.word	0x20000028

08006a34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006a34:	b480      	push	{r7}
 8006a36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006a38:	4b06      	ldr	r3, [pc, #24]	@ (8006a54 <HAL_IncTick+0x20>)
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	4b06      	ldr	r3, [pc, #24]	@ (8006a58 <HAL_IncTick+0x24>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4413      	add	r3, r2
 8006a44:	4a04      	ldr	r2, [pc, #16]	@ (8006a58 <HAL_IncTick+0x24>)
 8006a46:	6013      	str	r3, [r2, #0]
}
 8006a48:	bf00      	nop
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr
 8006a52:	bf00      	nop
 8006a54:	2000002c 	.word	0x2000002c
 8006a58:	20000bac 	.word	0x20000bac

08006a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8006a60:	4b03      	ldr	r3, [pc, #12]	@ (8006a70 <HAL_GetTick+0x14>)
 8006a62:	681b      	ldr	r3, [r3, #0]
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	20000bac 	.word	0x20000bac

08006a74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006a7c:	f7ff ffee 	bl	8006a5c <HAL_GetTick>
 8006a80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a8c:	d005      	beq.n	8006a9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8006a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8006ab8 <HAL_Delay+0x44>)
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	461a      	mov	r2, r3
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	4413      	add	r3, r2
 8006a98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006a9a:	bf00      	nop
 8006a9c:	f7ff ffde 	bl	8006a5c <HAL_GetTick>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	1ad3      	subs	r3, r2, r3
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d8f7      	bhi.n	8006a9c <HAL_Delay+0x28>
  {
  }
}
 8006aac:	bf00      	nop
 8006aae:	bf00      	nop
 8006ab0:	3710      	adds	r7, #16
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	2000002c 	.word	0x2000002c

08006abc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	431a      	orrs	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	609a      	str	r2, [r3, #8]
}
 8006ad6:	bf00      	nop
 8006ad8:	370c      	adds	r7, #12
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr

08006ae2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006ae2:	b480      	push	{r7}
 8006ae4:	b083      	sub	sp, #12
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
 8006aea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	431a      	orrs	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	609a      	str	r2, [r3, #8]
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b087      	sub	sp, #28
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	60f8      	str	r0, [r7, #12]
 8006b2c:	60b9      	str	r1, [r7, #8]
 8006b2e:	607a      	str	r2, [r7, #4]
 8006b30:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	3360      	adds	r3, #96	@ 0x60
 8006b36:	461a      	mov	r2, r3
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	4413      	add	r3, r2
 8006b3e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	4b08      	ldr	r3, [pc, #32]	@ (8006b68 <LL_ADC_SetOffset+0x44>)
 8006b46:	4013      	ands	r3, r2
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	430a      	orrs	r2, r1
 8006b52:	4313      	orrs	r3, r2
 8006b54:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006b5c:	bf00      	nop
 8006b5e:	371c      	adds	r7, #28
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr
 8006b68:	03fff000 	.word	0x03fff000

08006b6c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	3360      	adds	r3, #96	@ 0x60
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	4413      	add	r3, r2
 8006b82:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3714      	adds	r7, #20
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b087      	sub	sp, #28
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	3360      	adds	r3, #96	@ 0x60
 8006ba8:	461a      	mov	r2, r3
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	431a      	orrs	r2, r3
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006bc2:	bf00      	nop
 8006bc4:	371c      	adds	r7, #28
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b083      	sub	sp, #12
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
 8006bd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	695b      	ldr	r3, [r3, #20]
 8006bdc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	431a      	orrs	r2, r3
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	615a      	str	r2, [r3, #20]
}
 8006be8:	bf00      	nop
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b087      	sub	sp, #28
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	3330      	adds	r3, #48	@ 0x30
 8006c04:	461a      	mov	r2, r3
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	0a1b      	lsrs	r3, r3, #8
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	f003 030c 	and.w	r3, r3, #12
 8006c10:	4413      	add	r3, r2
 8006c12:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	f003 031f 	and.w	r3, r3, #31
 8006c1e:	211f      	movs	r1, #31
 8006c20:	fa01 f303 	lsl.w	r3, r1, r3
 8006c24:	43db      	mvns	r3, r3
 8006c26:	401a      	ands	r2, r3
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	0e9b      	lsrs	r3, r3, #26
 8006c2c:	f003 011f 	and.w	r1, r3, #31
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	f003 031f 	and.w	r3, r3, #31
 8006c36:	fa01 f303 	lsl.w	r3, r1, r3
 8006c3a:	431a      	orrs	r2, r3
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006c40:	bf00      	nop
 8006c42:	371c      	adds	r7, #28
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr

08006c4c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b087      	sub	sp, #28
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	60f8      	str	r0, [r7, #12]
 8006c54:	60b9      	str	r1, [r7, #8]
 8006c56:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	3314      	adds	r3, #20
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	0e5b      	lsrs	r3, r3, #25
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	f003 0304 	and.w	r3, r3, #4
 8006c68:	4413      	add	r3, r2
 8006c6a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	0d1b      	lsrs	r3, r3, #20
 8006c74:	f003 031f 	and.w	r3, r3, #31
 8006c78:	2107      	movs	r1, #7
 8006c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c7e:	43db      	mvns	r3, r3
 8006c80:	401a      	ands	r2, r3
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	0d1b      	lsrs	r3, r3, #20
 8006c86:	f003 031f 	and.w	r3, r3, #31
 8006c8a:	6879      	ldr	r1, [r7, #4]
 8006c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c90:	431a      	orrs	r2, r3
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006c96:	bf00      	nop
 8006c98:	371c      	adds	r7, #28
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr
	...

08006ca4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cbc:	43db      	mvns	r3, r3
 8006cbe:	401a      	ands	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f003 0318 	and.w	r3, r3, #24
 8006cc6:	4908      	ldr	r1, [pc, #32]	@ (8006ce8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006cc8:	40d9      	lsrs	r1, r3
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	400b      	ands	r3, r1
 8006cce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cd2:	431a      	orrs	r2, r3
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006cda:	bf00      	nop
 8006cdc:	3714      	adds	r7, #20
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	0007ffff 	.word	0x0007ffff

08006cec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006cfc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006d00:	687a      	ldr	r2, [r7, #4]
 8006d02:	6093      	str	r3, [r2, #8]
}
 8006d04:	bf00      	nop
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d24:	d101      	bne.n	8006d2a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006d26:	2301      	movs	r3, #1
 8006d28:	e000      	b.n	8006d2c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	370c      	adds	r7, #12
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006d48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006d4c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006d54:	bf00      	nop
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d74:	d101      	bne.n	8006d7a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006d76:	2301      	movs	r3, #1
 8006d78:	e000      	b.n	8006d7c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d101      	bne.n	8006da0 <LL_ADC_IsEnabled+0x18>
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e000      	b.n	8006da2 <LL_ADC_IsEnabled+0x1a>
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	370c      	adds	r7, #12
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr

08006dae <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006dae:	b480      	push	{r7}
 8006db0:	b083      	sub	sp, #12
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f003 0304 	and.w	r3, r3, #4
 8006dbe:	2b04      	cmp	r3, #4
 8006dc0:	d101      	bne.n	8006dc6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e000      	b.n	8006dc8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006dc6:	2300      	movs	r3, #0
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	f003 0308 	and.w	r3, r3, #8
 8006de4:	2b08      	cmp	r3, #8
 8006de6:	d101      	bne.n	8006dec <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006de8:	2301      	movs	r3, #1
 8006dea:	e000      	b.n	8006dee <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	370c      	adds	r7, #12
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr
	...

08006dfc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b088      	sub	sp, #32
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006e04:	2300      	movs	r3, #0
 8006e06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d101      	bne.n	8006e16 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e129      	b.n	800706a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	691b      	ldr	r3, [r3, #16]
 8006e1a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d109      	bne.n	8006e38 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f7fc ff27 	bl	8003c78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7ff ff67 	bl	8006d10 <LL_ADC_IsDeepPowerDownEnabled>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d004      	beq.n	8006e52 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f7ff ff4d 	bl	8006cec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4618      	mov	r0, r3
 8006e58:	f7ff ff82 	bl	8006d60 <LL_ADC_IsInternalRegulatorEnabled>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d115      	bne.n	8006e8e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4618      	mov	r0, r3
 8006e68:	f7ff ff66 	bl	8006d38 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006e6c:	4b81      	ldr	r3, [pc, #516]	@ (8007074 <HAL_ADC_Init+0x278>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	099b      	lsrs	r3, r3, #6
 8006e72:	4a81      	ldr	r2, [pc, #516]	@ (8007078 <HAL_ADC_Init+0x27c>)
 8006e74:	fba2 2303 	umull	r2, r3, r2, r3
 8006e78:	099b      	lsrs	r3, r3, #6
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	005b      	lsls	r3, r3, #1
 8006e7e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006e80:	e002      	b.n	8006e88 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	3b01      	subs	r3, #1
 8006e86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1f9      	bne.n	8006e82 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7ff ff64 	bl	8006d60 <LL_ADC_IsInternalRegulatorEnabled>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d10d      	bne.n	8006eba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ea2:	f043 0210 	orr.w	r2, r3, #16
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eae:	f043 0201 	orr.w	r2, r3, #1
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7ff ff75 	bl	8006dae <LL_ADC_REG_IsConversionOngoing>
 8006ec4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eca:	f003 0310 	and.w	r3, r3, #16
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	f040 80c2 	bne.w	8007058 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f040 80be 	bne.w	8007058 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ee0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006ee4:	f043 0202 	orr.w	r2, r3, #2
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7ff ff49 	bl	8006d88 <LL_ADC_IsEnabled>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10b      	bne.n	8006f14 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006efc:	485f      	ldr	r0, [pc, #380]	@ (800707c <HAL_ADC_Init+0x280>)
 8006efe:	f7ff ff43 	bl	8006d88 <LL_ADC_IsEnabled>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d105      	bne.n	8006f14 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	485c      	ldr	r0, [pc, #368]	@ (8007080 <HAL_ADC_Init+0x284>)
 8006f10:	f7ff fdd4 	bl	8006abc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	7e5b      	ldrb	r3, [r3, #25]
 8006f18:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006f1e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006f24:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006f2a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f32:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006f34:	4313      	orrs	r3, r2
 8006f36:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d106      	bne.n	8006f50 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f46:	3b01      	subs	r3, #1
 8006f48:	045b      	lsls	r3, r3, #17
 8006f4a:	69ba      	ldr	r2, [r7, #24]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d009      	beq.n	8006f6c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f5c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f64:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006f66:	69ba      	ldr	r2, [r7, #24]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	68da      	ldr	r2, [r3, #12]
 8006f72:	4b44      	ldr	r3, [pc, #272]	@ (8007084 <HAL_ADC_Init+0x288>)
 8006f74:	4013      	ands	r3, r2
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	6812      	ldr	r2, [r2, #0]
 8006f7a:	69b9      	ldr	r1, [r7, #24]
 8006f7c:	430b      	orrs	r3, r1
 8006f7e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7ff ff25 	bl	8006dd4 <LL_ADC_INJ_IsConversionOngoing>
 8006f8a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d140      	bne.n	8007014 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d13d      	bne.n	8007014 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	7e1b      	ldrb	r3, [r3, #24]
 8006fa0:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006fa2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006faa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006fac:	4313      	orrs	r3, r2
 8006fae:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	68db      	ldr	r3, [r3, #12]
 8006fb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006fba:	f023 0306 	bic.w	r3, r3, #6
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	6812      	ldr	r2, [r2, #0]
 8006fc2:	69b9      	ldr	r1, [r7, #24]
 8006fc4:	430b      	orrs	r3, r1
 8006fc6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d118      	bne.n	8007004 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	691b      	ldr	r3, [r3, #16]
 8006fd8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006fdc:	f023 0304 	bic.w	r3, r3, #4
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006fe8:	4311      	orrs	r1, r2
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006fee:	4311      	orrs	r1, r2
 8006ff0:	687a      	ldr	r2, [r7, #4]
 8006ff2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006ff4:	430a      	orrs	r2, r1
 8006ff6:	431a      	orrs	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f042 0201 	orr.w	r2, r2, #1
 8007000:	611a      	str	r2, [r3, #16]
 8007002:	e007      	b.n	8007014 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	691a      	ldr	r2, [r3, #16]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f022 0201 	bic.w	r2, r2, #1
 8007012:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	691b      	ldr	r3, [r3, #16]
 8007018:	2b01      	cmp	r3, #1
 800701a:	d10c      	bne.n	8007036 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007022:	f023 010f 	bic.w	r1, r3, #15
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	69db      	ldr	r3, [r3, #28]
 800702a:	1e5a      	subs	r2, r3, #1
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	430a      	orrs	r2, r1
 8007032:	631a      	str	r2, [r3, #48]	@ 0x30
 8007034:	e007      	b.n	8007046 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f022 020f 	bic.w	r2, r2, #15
 8007044:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800704a:	f023 0303 	bic.w	r3, r3, #3
 800704e:	f043 0201 	orr.w	r2, r3, #1
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	659a      	str	r2, [r3, #88]	@ 0x58
 8007056:	e007      	b.n	8007068 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705c:	f043 0210 	orr.w	r2, r3, #16
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007068:	7ffb      	ldrb	r3, [r7, #31]
}
 800706a:	4618      	mov	r0, r3
 800706c:	3720      	adds	r7, #32
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	20000024 	.word	0x20000024
 8007078:	053e2d63 	.word	0x053e2d63
 800707c:	50040000 	.word	0x50040000
 8007080:	50040300 	.word	0x50040300
 8007084:	fff0c007 	.word	0xfff0c007

08007088 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b0b6      	sub	sp, #216	@ 0xd8
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007092:	2300      	movs	r3, #0
 8007094:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007098:	2300      	movs	r3, #0
 800709a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d101      	bne.n	80070aa <HAL_ADC_ConfigChannel+0x22>
 80070a6:	2302      	movs	r3, #2
 80070a8:	e3d5      	b.n	8007856 <HAL_ADC_ConfigChannel+0x7ce>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2201      	movs	r2, #1
 80070ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4618      	mov	r0, r3
 80070b8:	f7ff fe79 	bl	8006dae <LL_ADC_REG_IsConversionOngoing>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f040 83ba 	bne.w	8007838 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	2b05      	cmp	r3, #5
 80070d2:	d824      	bhi.n	800711e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	3b02      	subs	r3, #2
 80070da:	2b03      	cmp	r3, #3
 80070dc:	d81b      	bhi.n	8007116 <HAL_ADC_ConfigChannel+0x8e>
 80070de:	a201      	add	r2, pc, #4	@ (adr r2, 80070e4 <HAL_ADC_ConfigChannel+0x5c>)
 80070e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070e4:	080070f5 	.word	0x080070f5
 80070e8:	080070fd 	.word	0x080070fd
 80070ec:	08007105 	.word	0x08007105
 80070f0:	0800710d 	.word	0x0800710d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80070f4:	230c      	movs	r3, #12
 80070f6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80070fa:	e010      	b.n	800711e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80070fc:	2312      	movs	r3, #18
 80070fe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8007102:	e00c      	b.n	800711e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8007104:	2318      	movs	r3, #24
 8007106:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800710a:	e008      	b.n	800711e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800710c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007110:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8007114:	e003      	b.n	800711e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8007116:	2306      	movs	r3, #6
 8007118:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800711c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6818      	ldr	r0, [r3, #0]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	461a      	mov	r2, r3
 8007128:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800712c:	f7ff fd62 	bl	8006bf4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4618      	mov	r0, r3
 8007136:	f7ff fe3a 	bl	8006dae <LL_ADC_REG_IsConversionOngoing>
 800713a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4618      	mov	r0, r3
 8007144:	f7ff fe46 	bl	8006dd4 <LL_ADC_INJ_IsConversionOngoing>
 8007148:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800714c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007150:	2b00      	cmp	r3, #0
 8007152:	f040 81bf 	bne.w	80074d4 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007156:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800715a:	2b00      	cmp	r3, #0
 800715c:	f040 81ba 	bne.w	80074d4 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007168:	d10f      	bne.n	800718a <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6818      	ldr	r0, [r3, #0]
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2200      	movs	r2, #0
 8007174:	4619      	mov	r1, r3
 8007176:	f7ff fd69 	bl	8006c4c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8007182:	4618      	mov	r0, r3
 8007184:	f7ff fd23 	bl	8006bce <LL_ADC_SetSamplingTimeCommonConfig>
 8007188:	e00e      	b.n	80071a8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6818      	ldr	r0, [r3, #0]
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	6819      	ldr	r1, [r3, #0]
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	461a      	mov	r2, r3
 8007198:	f7ff fd58 	bl	8006c4c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	2100      	movs	r1, #0
 80071a2:	4618      	mov	r0, r3
 80071a4:	f7ff fd13 	bl	8006bce <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	695a      	ldr	r2, [r3, #20]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	08db      	lsrs	r3, r3, #3
 80071b4:	f003 0303 	and.w	r3, r3, #3
 80071b8:	005b      	lsls	r3, r3, #1
 80071ba:	fa02 f303 	lsl.w	r3, r2, r3
 80071be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	2b04      	cmp	r3, #4
 80071c8:	d00a      	beq.n	80071e0 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6818      	ldr	r0, [r3, #0]
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	6919      	ldr	r1, [r3, #16]
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80071da:	f7ff fca3 	bl	8006b24 <LL_ADC_SetOffset>
 80071de:	e179      	b.n	80074d4 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2100      	movs	r1, #0
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7ff fcc0 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 80071ec:	4603      	mov	r3, r0
 80071ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d10a      	bne.n	800720c <HAL_ADC_ConfigChannel+0x184>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	2100      	movs	r1, #0
 80071fc:	4618      	mov	r0, r3
 80071fe:	f7ff fcb5 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 8007202:	4603      	mov	r3, r0
 8007204:	0e9b      	lsrs	r3, r3, #26
 8007206:	f003 021f 	and.w	r2, r3, #31
 800720a:	e01e      	b.n	800724a <HAL_ADC_ConfigChannel+0x1c2>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2100      	movs	r1, #0
 8007212:	4618      	mov	r0, r3
 8007214:	f7ff fcaa 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 8007218:	4603      	mov	r3, r0
 800721a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800721e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007222:	fa93 f3a3 	rbit	r3, r3
 8007226:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800722a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800722e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007232:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007236:	2b00      	cmp	r3, #0
 8007238:	d101      	bne.n	800723e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800723a:	2320      	movs	r3, #32
 800723c:	e004      	b.n	8007248 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800723e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007242:	fab3 f383 	clz	r3, r3
 8007246:	b2db      	uxtb	r3, r3
 8007248:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007252:	2b00      	cmp	r3, #0
 8007254:	d105      	bne.n	8007262 <HAL_ADC_ConfigChannel+0x1da>
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	0e9b      	lsrs	r3, r3, #26
 800725c:	f003 031f 	and.w	r3, r3, #31
 8007260:	e018      	b.n	8007294 <HAL_ADC_ConfigChannel+0x20c>
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800726a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800726e:	fa93 f3a3 	rbit	r3, r3
 8007272:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8007276:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800727a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800727e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d101      	bne.n	800728a <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8007286:	2320      	movs	r3, #32
 8007288:	e004      	b.n	8007294 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800728a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800728e:	fab3 f383 	clz	r3, r3
 8007292:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007294:	429a      	cmp	r2, r3
 8007296:	d106      	bne.n	80072a6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2200      	movs	r2, #0
 800729e:	2100      	movs	r1, #0
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7ff fc79 	bl	8006b98 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2101      	movs	r1, #1
 80072ac:	4618      	mov	r0, r3
 80072ae:	f7ff fc5d 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 80072b2:	4603      	mov	r3, r0
 80072b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d10a      	bne.n	80072d2 <HAL_ADC_ConfigChannel+0x24a>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2101      	movs	r1, #1
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7ff fc52 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 80072c8:	4603      	mov	r3, r0
 80072ca:	0e9b      	lsrs	r3, r3, #26
 80072cc:	f003 021f 	and.w	r2, r3, #31
 80072d0:	e01e      	b.n	8007310 <HAL_ADC_ConfigChannel+0x288>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	2101      	movs	r1, #1
 80072d8:	4618      	mov	r0, r3
 80072da:	f7ff fc47 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 80072de:	4603      	mov	r3, r0
 80072e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80072e8:	fa93 f3a3 	rbit	r3, r3
 80072ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80072f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80072f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80072f8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d101      	bne.n	8007304 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8007300:	2320      	movs	r3, #32
 8007302:	e004      	b.n	800730e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8007304:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007308:	fab3 f383 	clz	r3, r3
 800730c:	b2db      	uxtb	r3, r3
 800730e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007318:	2b00      	cmp	r3, #0
 800731a:	d105      	bne.n	8007328 <HAL_ADC_ConfigChannel+0x2a0>
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	0e9b      	lsrs	r3, r3, #26
 8007322:	f003 031f 	and.w	r3, r3, #31
 8007326:	e018      	b.n	800735a <HAL_ADC_ConfigChannel+0x2d2>
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007330:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007334:	fa93 f3a3 	rbit	r3, r3
 8007338:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800733c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007340:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8007344:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007348:	2b00      	cmp	r3, #0
 800734a:	d101      	bne.n	8007350 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800734c:	2320      	movs	r3, #32
 800734e:	e004      	b.n	800735a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8007350:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007354:	fab3 f383 	clz	r3, r3
 8007358:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800735a:	429a      	cmp	r2, r3
 800735c:	d106      	bne.n	800736c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2200      	movs	r2, #0
 8007364:	2101      	movs	r1, #1
 8007366:	4618      	mov	r0, r3
 8007368:	f7ff fc16 	bl	8006b98 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2102      	movs	r1, #2
 8007372:	4618      	mov	r0, r3
 8007374:	f7ff fbfa 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 8007378:	4603      	mov	r3, r0
 800737a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800737e:	2b00      	cmp	r3, #0
 8007380:	d10a      	bne.n	8007398 <HAL_ADC_ConfigChannel+0x310>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2102      	movs	r1, #2
 8007388:	4618      	mov	r0, r3
 800738a:	f7ff fbef 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 800738e:	4603      	mov	r3, r0
 8007390:	0e9b      	lsrs	r3, r3, #26
 8007392:	f003 021f 	and.w	r2, r3, #31
 8007396:	e01e      	b.n	80073d6 <HAL_ADC_ConfigChannel+0x34e>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2102      	movs	r1, #2
 800739e:	4618      	mov	r0, r3
 80073a0:	f7ff fbe4 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 80073a4:	4603      	mov	r3, r0
 80073a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80073ae:	fa93 f3a3 	rbit	r3, r3
 80073b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80073b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80073ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80073be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d101      	bne.n	80073ca <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80073c6:	2320      	movs	r3, #32
 80073c8:	e004      	b.n	80073d4 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80073ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80073ce:	fab3 f383 	clz	r3, r3
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d105      	bne.n	80073ee <HAL_ADC_ConfigChannel+0x366>
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	0e9b      	lsrs	r3, r3, #26
 80073e8:	f003 031f 	and.w	r3, r3, #31
 80073ec:	e014      	b.n	8007418 <HAL_ADC_ConfigChannel+0x390>
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80073f6:	fa93 f3a3 	rbit	r3, r3
 80073fa:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80073fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80073fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8007402:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007406:	2b00      	cmp	r3, #0
 8007408:	d101      	bne.n	800740e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800740a:	2320      	movs	r3, #32
 800740c:	e004      	b.n	8007418 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800740e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007412:	fab3 f383 	clz	r3, r3
 8007416:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007418:	429a      	cmp	r2, r3
 800741a:	d106      	bne.n	800742a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2200      	movs	r2, #0
 8007422:	2102      	movs	r1, #2
 8007424:	4618      	mov	r0, r3
 8007426:	f7ff fbb7 	bl	8006b98 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	2103      	movs	r1, #3
 8007430:	4618      	mov	r0, r3
 8007432:	f7ff fb9b 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 8007436:	4603      	mov	r3, r0
 8007438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800743c:	2b00      	cmp	r3, #0
 800743e:	d10a      	bne.n	8007456 <HAL_ADC_ConfigChannel+0x3ce>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2103      	movs	r1, #3
 8007446:	4618      	mov	r0, r3
 8007448:	f7ff fb90 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 800744c:	4603      	mov	r3, r0
 800744e:	0e9b      	lsrs	r3, r3, #26
 8007450:	f003 021f 	and.w	r2, r3, #31
 8007454:	e017      	b.n	8007486 <HAL_ADC_ConfigChannel+0x3fe>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	2103      	movs	r1, #3
 800745c:	4618      	mov	r0, r3
 800745e:	f7ff fb85 	bl	8006b6c <LL_ADC_GetOffsetChannel>
 8007462:	4603      	mov	r3, r0
 8007464:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007466:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007468:	fa93 f3a3 	rbit	r3, r3
 800746c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800746e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007470:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8007472:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007474:	2b00      	cmp	r3, #0
 8007476:	d101      	bne.n	800747c <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8007478:	2320      	movs	r3, #32
 800747a:	e003      	b.n	8007484 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 800747c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800747e:	fab3 f383 	clz	r3, r3
 8007482:	b2db      	uxtb	r3, r3
 8007484:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800748e:	2b00      	cmp	r3, #0
 8007490:	d105      	bne.n	800749e <HAL_ADC_ConfigChannel+0x416>
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	0e9b      	lsrs	r3, r3, #26
 8007498:	f003 031f 	and.w	r3, r3, #31
 800749c:	e011      	b.n	80074c2 <HAL_ADC_ConfigChannel+0x43a>
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074a6:	fa93 f3a3 	rbit	r3, r3
 80074aa:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80074ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074ae:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80074b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d101      	bne.n	80074ba <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80074b6:	2320      	movs	r3, #32
 80074b8:	e003      	b.n	80074c2 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80074ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80074bc:	fab3 f383 	clz	r3, r3
 80074c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d106      	bne.n	80074d4 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2200      	movs	r2, #0
 80074cc:	2103      	movs	r1, #3
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7ff fb62 	bl	8006b98 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4618      	mov	r0, r3
 80074da:	f7ff fc55 	bl	8006d88 <LL_ADC_IsEnabled>
 80074de:	4603      	mov	r3, r0
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	f040 813f 	bne.w	8007764 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6818      	ldr	r0, [r3, #0]
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	6819      	ldr	r1, [r3, #0]
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	461a      	mov	r2, r3
 80074f4:	f7ff fbd6 	bl	8006ca4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	4a8e      	ldr	r2, [pc, #568]	@ (8007738 <HAL_ADC_ConfigChannel+0x6b0>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	f040 8130 	bne.w	8007764 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007510:	2b00      	cmp	r3, #0
 8007512:	d10b      	bne.n	800752c <HAL_ADC_ConfigChannel+0x4a4>
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	0e9b      	lsrs	r3, r3, #26
 800751a:	3301      	adds	r3, #1
 800751c:	f003 031f 	and.w	r3, r3, #31
 8007520:	2b09      	cmp	r3, #9
 8007522:	bf94      	ite	ls
 8007524:	2301      	movls	r3, #1
 8007526:	2300      	movhi	r3, #0
 8007528:	b2db      	uxtb	r3, r3
 800752a:	e019      	b.n	8007560 <HAL_ADC_ConfigChannel+0x4d8>
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007532:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007534:	fa93 f3a3 	rbit	r3, r3
 8007538:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800753a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800753c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800753e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8007544:	2320      	movs	r3, #32
 8007546:	e003      	b.n	8007550 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8007548:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800754a:	fab3 f383 	clz	r3, r3
 800754e:	b2db      	uxtb	r3, r3
 8007550:	3301      	adds	r3, #1
 8007552:	f003 031f 	and.w	r3, r3, #31
 8007556:	2b09      	cmp	r3, #9
 8007558:	bf94      	ite	ls
 800755a:	2301      	movls	r3, #1
 800755c:	2300      	movhi	r3, #0
 800755e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007560:	2b00      	cmp	r3, #0
 8007562:	d079      	beq.n	8007658 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800756c:	2b00      	cmp	r3, #0
 800756e:	d107      	bne.n	8007580 <HAL_ADC_ConfigChannel+0x4f8>
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	0e9b      	lsrs	r3, r3, #26
 8007576:	3301      	adds	r3, #1
 8007578:	069b      	lsls	r3, r3, #26
 800757a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800757e:	e015      	b.n	80075ac <HAL_ADC_ConfigChannel+0x524>
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007586:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007588:	fa93 f3a3 	rbit	r3, r3
 800758c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800758e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007590:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8007592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007594:	2b00      	cmp	r3, #0
 8007596:	d101      	bne.n	800759c <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8007598:	2320      	movs	r3, #32
 800759a:	e003      	b.n	80075a4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 800759c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800759e:	fab3 f383 	clz	r3, r3
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	3301      	adds	r3, #1
 80075a6:	069b      	lsls	r3, r3, #26
 80075a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d109      	bne.n	80075cc <HAL_ADC_ConfigChannel+0x544>
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	0e9b      	lsrs	r3, r3, #26
 80075be:	3301      	adds	r3, #1
 80075c0:	f003 031f 	and.w	r3, r3, #31
 80075c4:	2101      	movs	r1, #1
 80075c6:	fa01 f303 	lsl.w	r3, r1, r3
 80075ca:	e017      	b.n	80075fc <HAL_ADC_ConfigChannel+0x574>
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075d4:	fa93 f3a3 	rbit	r3, r3
 80075d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80075da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075dc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80075de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d101      	bne.n	80075e8 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80075e4:	2320      	movs	r3, #32
 80075e6:	e003      	b.n	80075f0 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80075e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075ea:	fab3 f383 	clz	r3, r3
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	3301      	adds	r3, #1
 80075f2:	f003 031f 	and.w	r3, r3, #31
 80075f6:	2101      	movs	r1, #1
 80075f8:	fa01 f303 	lsl.w	r3, r1, r3
 80075fc:	ea42 0103 	orr.w	r1, r2, r3
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007608:	2b00      	cmp	r3, #0
 800760a:	d10a      	bne.n	8007622 <HAL_ADC_ConfigChannel+0x59a>
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	0e9b      	lsrs	r3, r3, #26
 8007612:	3301      	adds	r3, #1
 8007614:	f003 021f 	and.w	r2, r3, #31
 8007618:	4613      	mov	r3, r2
 800761a:	005b      	lsls	r3, r3, #1
 800761c:	4413      	add	r3, r2
 800761e:	051b      	lsls	r3, r3, #20
 8007620:	e018      	b.n	8007654 <HAL_ADC_ConfigChannel+0x5cc>
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800762a:	fa93 f3a3 	rbit	r3, r3
 800762e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8007630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007632:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8007634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007636:	2b00      	cmp	r3, #0
 8007638:	d101      	bne.n	800763e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800763a:	2320      	movs	r3, #32
 800763c:	e003      	b.n	8007646 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800763e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007640:	fab3 f383 	clz	r3, r3
 8007644:	b2db      	uxtb	r3, r3
 8007646:	3301      	adds	r3, #1
 8007648:	f003 021f 	and.w	r2, r3, #31
 800764c:	4613      	mov	r3, r2
 800764e:	005b      	lsls	r3, r3, #1
 8007650:	4413      	add	r3, r2
 8007652:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007654:	430b      	orrs	r3, r1
 8007656:	e080      	b.n	800775a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007660:	2b00      	cmp	r3, #0
 8007662:	d107      	bne.n	8007674 <HAL_ADC_ConfigChannel+0x5ec>
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	0e9b      	lsrs	r3, r3, #26
 800766a:	3301      	adds	r3, #1
 800766c:	069b      	lsls	r3, r3, #26
 800766e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007672:	e015      	b.n	80076a0 <HAL_ADC_ConfigChannel+0x618>
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800767a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800767c:	fa93 f3a3 	rbit	r3, r3
 8007680:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8007682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007684:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8007686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007688:	2b00      	cmp	r3, #0
 800768a:	d101      	bne.n	8007690 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 800768c:	2320      	movs	r3, #32
 800768e:	e003      	b.n	8007698 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8007690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007692:	fab3 f383 	clz	r3, r3
 8007696:	b2db      	uxtb	r3, r3
 8007698:	3301      	adds	r3, #1
 800769a:	069b      	lsls	r3, r3, #26
 800769c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d109      	bne.n	80076c0 <HAL_ADC_ConfigChannel+0x638>
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	0e9b      	lsrs	r3, r3, #26
 80076b2:	3301      	adds	r3, #1
 80076b4:	f003 031f 	and.w	r3, r3, #31
 80076b8:	2101      	movs	r1, #1
 80076ba:	fa01 f303 	lsl.w	r3, r1, r3
 80076be:	e017      	b.n	80076f0 <HAL_ADC_ConfigChannel+0x668>
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076c6:	69fb      	ldr	r3, [r7, #28]
 80076c8:	fa93 f3a3 	rbit	r3, r3
 80076cc:	61bb      	str	r3, [r7, #24]
  return result;
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80076d2:	6a3b      	ldr	r3, [r7, #32]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d101      	bne.n	80076dc <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80076d8:	2320      	movs	r3, #32
 80076da:	e003      	b.n	80076e4 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80076dc:	6a3b      	ldr	r3, [r7, #32]
 80076de:	fab3 f383 	clz	r3, r3
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	3301      	adds	r3, #1
 80076e6:	f003 031f 	and.w	r3, r3, #31
 80076ea:	2101      	movs	r1, #1
 80076ec:	fa01 f303 	lsl.w	r3, r1, r3
 80076f0:	ea42 0103 	orr.w	r1, r2, r3
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d10d      	bne.n	800771c <HAL_ADC_ConfigChannel+0x694>
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	0e9b      	lsrs	r3, r3, #26
 8007706:	3301      	adds	r3, #1
 8007708:	f003 021f 	and.w	r2, r3, #31
 800770c:	4613      	mov	r3, r2
 800770e:	005b      	lsls	r3, r3, #1
 8007710:	4413      	add	r3, r2
 8007712:	3b1e      	subs	r3, #30
 8007714:	051b      	lsls	r3, r3, #20
 8007716:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800771a:	e01d      	b.n	8007758 <HAL_ADC_ConfigChannel+0x6d0>
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	fa93 f3a3 	rbit	r3, r3
 8007728:	60fb      	str	r3, [r7, #12]
  return result;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d103      	bne.n	800773c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8007734:	2320      	movs	r3, #32
 8007736:	e005      	b.n	8007744 <HAL_ADC_ConfigChannel+0x6bc>
 8007738:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	fab3 f383 	clz	r3, r3
 8007742:	b2db      	uxtb	r3, r3
 8007744:	3301      	adds	r3, #1
 8007746:	f003 021f 	and.w	r2, r3, #31
 800774a:	4613      	mov	r3, r2
 800774c:	005b      	lsls	r3, r3, #1
 800774e:	4413      	add	r3, r2
 8007750:	3b1e      	subs	r3, #30
 8007752:	051b      	lsls	r3, r3, #20
 8007754:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007758:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800775a:	683a      	ldr	r2, [r7, #0]
 800775c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800775e:	4619      	mov	r1, r3
 8007760:	f7ff fa74 	bl	8006c4c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	4b3d      	ldr	r3, [pc, #244]	@ (8007860 <HAL_ADC_ConfigChannel+0x7d8>)
 800776a:	4013      	ands	r3, r2
 800776c:	2b00      	cmp	r3, #0
 800776e:	d06c      	beq.n	800784a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007770:	483c      	ldr	r0, [pc, #240]	@ (8007864 <HAL_ADC_ConfigChannel+0x7dc>)
 8007772:	f7ff f9c9 	bl	8006b08 <LL_ADC_GetCommonPathInternalCh>
 8007776:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a3a      	ldr	r2, [pc, #232]	@ (8007868 <HAL_ADC_ConfigChannel+0x7e0>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d127      	bne.n	80077d4 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007784:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007788:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800778c:	2b00      	cmp	r3, #0
 800778e:	d121      	bne.n	80077d4 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a35      	ldr	r2, [pc, #212]	@ (800786c <HAL_ADC_ConfigChannel+0x7e4>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d157      	bne.n	800784a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800779a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800779e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80077a2:	4619      	mov	r1, r3
 80077a4:	482f      	ldr	r0, [pc, #188]	@ (8007864 <HAL_ADC_ConfigChannel+0x7dc>)
 80077a6:	f7ff f99c 	bl	8006ae2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80077aa:	4b31      	ldr	r3, [pc, #196]	@ (8007870 <HAL_ADC_ConfigChannel+0x7e8>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	099b      	lsrs	r3, r3, #6
 80077b0:	4a30      	ldr	r2, [pc, #192]	@ (8007874 <HAL_ADC_ConfigChannel+0x7ec>)
 80077b2:	fba2 2303 	umull	r2, r3, r2, r3
 80077b6:	099b      	lsrs	r3, r3, #6
 80077b8:	1c5a      	adds	r2, r3, #1
 80077ba:	4613      	mov	r3, r2
 80077bc:	005b      	lsls	r3, r3, #1
 80077be:	4413      	add	r3, r2
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80077c4:	e002      	b.n	80077cc <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	3b01      	subs	r3, #1
 80077ca:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d1f9      	bne.n	80077c6 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80077d2:	e03a      	b.n	800784a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a27      	ldr	r2, [pc, #156]	@ (8007878 <HAL_ADC_ConfigChannel+0x7f0>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d113      	bne.n	8007806 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80077de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80077e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d10d      	bne.n	8007806 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a1f      	ldr	r2, [pc, #124]	@ (800786c <HAL_ADC_ConfigChannel+0x7e4>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d12a      	bne.n	800784a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80077f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80077f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80077fc:	4619      	mov	r1, r3
 80077fe:	4819      	ldr	r0, [pc, #100]	@ (8007864 <HAL_ADC_ConfigChannel+0x7dc>)
 8007800:	f7ff f96f 	bl	8006ae2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007804:	e021      	b.n	800784a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a1c      	ldr	r2, [pc, #112]	@ (800787c <HAL_ADC_ConfigChannel+0x7f4>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d11c      	bne.n	800784a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007810:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007814:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007818:	2b00      	cmp	r3, #0
 800781a:	d116      	bne.n	800784a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a12      	ldr	r2, [pc, #72]	@ (800786c <HAL_ADC_ConfigChannel+0x7e4>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d111      	bne.n	800784a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007826:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800782a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800782e:	4619      	mov	r1, r3
 8007830:	480c      	ldr	r0, [pc, #48]	@ (8007864 <HAL_ADC_ConfigChannel+0x7dc>)
 8007832:	f7ff f956 	bl	8006ae2 <LL_ADC_SetCommonPathInternalCh>
 8007836:	e008      	b.n	800784a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800783c:	f043 0220 	orr.w	r2, r3, #32
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8007852:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007856:	4618      	mov	r0, r3
 8007858:	37d8      	adds	r7, #216	@ 0xd8
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop
 8007860:	80080000 	.word	0x80080000
 8007864:	50040300 	.word	0x50040300
 8007868:	c7520000 	.word	0xc7520000
 800786c:	50040000 	.word	0x50040000
 8007870:	20000024 	.word	0x20000024
 8007874:	053e2d63 	.word	0x053e2d63
 8007878:	cb840000 	.word	0xcb840000
 800787c:	80000001 	.word	0x80000001

08007880 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8007888:	4b05      	ldr	r3, [pc, #20]	@ (80078a0 <LL_EXTI_EnableIT_0_31+0x20>)
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	4904      	ldr	r1, [pc, #16]	@ (80078a0 <LL_EXTI_EnableIT_0_31+0x20>)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4313      	orrs	r3, r2
 8007892:	600b      	str	r3, [r1, #0]
}
 8007894:	bf00      	nop
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr
 80078a0:	40010400 	.word	0x40010400

080078a4 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80078ac:	4b06      	ldr	r3, [pc, #24]	@ (80078c8 <LL_EXTI_DisableIT_0_31+0x24>)
 80078ae:	681a      	ldr	r2, [r3, #0]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	43db      	mvns	r3, r3
 80078b4:	4904      	ldr	r1, [pc, #16]	@ (80078c8 <LL_EXTI_DisableIT_0_31+0x24>)
 80078b6:	4013      	ands	r3, r2
 80078b8:	600b      	str	r3, [r1, #0]
}
 80078ba:	bf00      	nop
 80078bc:	370c      	adds	r7, #12
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	40010400 	.word	0x40010400

080078cc <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80078d4:	4b05      	ldr	r3, [pc, #20]	@ (80078ec <LL_EXTI_EnableEvent_0_31+0x20>)
 80078d6:	685a      	ldr	r2, [r3, #4]
 80078d8:	4904      	ldr	r1, [pc, #16]	@ (80078ec <LL_EXTI_EnableEvent_0_31+0x20>)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4313      	orrs	r3, r2
 80078de:	604b      	str	r3, [r1, #4]

}
 80078e0:	bf00      	nop
 80078e2:	370c      	adds	r7, #12
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr
 80078ec:	40010400 	.word	0x40010400

080078f0 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80078f8:	4b06      	ldr	r3, [pc, #24]	@ (8007914 <LL_EXTI_DisableEvent_0_31+0x24>)
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	43db      	mvns	r3, r3
 8007900:	4904      	ldr	r1, [pc, #16]	@ (8007914 <LL_EXTI_DisableEvent_0_31+0x24>)
 8007902:	4013      	ands	r3, r2
 8007904:	604b      	str	r3, [r1, #4]
}
 8007906:	bf00      	nop
 8007908:	370c      	adds	r7, #12
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	40010400 	.word	0x40010400

08007918 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8007920:	4b05      	ldr	r3, [pc, #20]	@ (8007938 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007922:	689a      	ldr	r2, [r3, #8]
 8007924:	4904      	ldr	r1, [pc, #16]	@ (8007938 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4313      	orrs	r3, r2
 800792a:	608b      	str	r3, [r1, #8]

}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	40010400 	.word	0x40010400

0800793c <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800793c:	b480      	push	{r7}
 800793e:	b083      	sub	sp, #12
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8007944:	4b06      	ldr	r3, [pc, #24]	@ (8007960 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007946:	689a      	ldr	r2, [r3, #8]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	43db      	mvns	r3, r3
 800794c:	4904      	ldr	r1, [pc, #16]	@ (8007960 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800794e:	4013      	ands	r3, r2
 8007950:	608b      	str	r3, [r1, #8]

}
 8007952:	bf00      	nop
 8007954:	370c      	adds	r7, #12
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	40010400 	.word	0x40010400

08007964 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800796c:	4b05      	ldr	r3, [pc, #20]	@ (8007984 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800796e:	68da      	ldr	r2, [r3, #12]
 8007970:	4904      	ldr	r1, [pc, #16]	@ (8007984 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	4313      	orrs	r3, r2
 8007976:	60cb      	str	r3, [r1, #12]
}
 8007978:	bf00      	nop
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr
 8007984:	40010400 	.word	0x40010400

08007988 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8007988:	b480      	push	{r7}
 800798a:	b083      	sub	sp, #12
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8007990:	4b06      	ldr	r3, [pc, #24]	@ (80079ac <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007992:	68da      	ldr	r2, [r3, #12]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	43db      	mvns	r3, r3
 8007998:	4904      	ldr	r1, [pc, #16]	@ (80079ac <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800799a:	4013      	ands	r3, r2
 800799c:	60cb      	str	r3, [r1, #12]
}
 800799e:	bf00      	nop
 80079a0:	370c      	adds	r7, #12
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	40010400 	.word	0x40010400

080079b0 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b083      	sub	sp, #12
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80079b8:	4a04      	ldr	r2, [pc, #16]	@ (80079cc <LL_EXTI_ClearFlag_0_31+0x1c>)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6153      	str	r3, [r2, #20]
}
 80079be:	bf00      	nop
 80079c0:	370c      	adds	r7, #12
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop
 80079cc:	40010400 	.word	0x40010400

080079d0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b088      	sub	sp, #32
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80079d8:	2300      	movs	r3, #0
 80079da:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80079dc:	2300      	movs	r3, #0
 80079de:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d102      	bne.n	80079ec <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	77fb      	strb	r3, [r7, #31]
 80079ea:	e0d1      	b.n	8007b90 <HAL_COMP_Init+0x1c0>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079fa:	d102      	bne.n	8007a02 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	77fb      	strb	r3, [r7, #31]
 8007a00:	e0c6      	b.n	8007b90 <HAL_COMP_Init+0x1c0>
#if defined(COMP2)
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
#endif /* COMP2 */


    if (hcomp->State == HAL_COMP_STATE_RESET)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d115      	bne.n	8007a3a <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	629a      	str	r2, [r3, #40]	@ 0x28
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a1c:	4b5f      	ldr	r3, [pc, #380]	@ (8007b9c <HAL_COMP_Init+0x1cc>)
 8007a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a20:	4a5e      	ldr	r2, [pc, #376]	@ (8007b9c <HAL_COMP_Init+0x1cc>)
 8007a22:	f043 0301 	orr.w	r3, r3, #1
 8007a26:	6613      	str	r3, [r2, #96]	@ 0x60
 8007a28:	4b5c      	ldr	r3, [pc, #368]	@ (8007b9c <HAL_COMP_Init+0x1cc>)
 8007a2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a2c:	f003 0301 	and.w	r3, r3, #1
 8007a30:	60bb      	str	r3, [r7, #8]
 8007a32:	68bb      	ldr	r3, [r7, #8]

      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f7fc f991 	bl	8003d5c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a44:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.NonInvertingInput
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	691b      	ldr	r3, [r3, #16]
 8007a4e:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	69db      	ldr	r3, [r3, #28]
 8007a54:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	695b      	ldr	r3, [r3, #20]
 8007a5a:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.NonInvertingInput
 8007a66:	4313      	orrs	r3, r2
 8007a68:	617b      	str	r3, [r7, #20]
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#endif /* COMP_CSR_WINMODE */
#else
    MODIFY_REG(hcomp->Instance->CSR,
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	4b4b      	ldr	r3, [pc, #300]	@ (8007ba0 <HAL_COMP_Init+0x1d0>)
 8007a72:	4013      	ands	r3, r2
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	6812      	ldr	r2, [r2, #0]
 8007a78:	6979      	ldr	r1, [r7, #20]
 8007a7a:	430b      	orrs	r3, r1
 8007a7c:	6013      	str	r3, [r2, #0]
#if defined(COMP2)
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a86:	d106      	bne.n	8007a96 <HAL_COMP_Init+0xc6>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8007a88:	4b46      	ldr	r3, [pc, #280]	@ (8007ba4 <HAL_COMP_Init+0x1d4>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a45      	ldr	r2, [pc, #276]	@ (8007ba4 <HAL_COMP_Init+0x1d4>)
 8007a8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007a92:	6013      	str	r3, [r2, #0]
 8007a94:	e005      	b.n	8007aa2 <HAL_COMP_Init+0xd2>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8007a96:	4b43      	ldr	r3, [pc, #268]	@ (8007ba4 <HAL_COMP_Init+0x1d4>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a42      	ldr	r2, [pc, #264]	@ (8007ba4 <HAL_COMP_Init+0x1d4>)
 8007a9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007aa0:	6013      	str	r3, [r2, #0]
#endif /* COMP2 */


    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d016      	beq.n	8007ade <HAL_COMP_Init+0x10e>
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d113      	bne.n	8007ade <HAL_COMP_Init+0x10e>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007ab6:	4b3c      	ldr	r3, [pc, #240]	@ (8007ba8 <HAL_COMP_Init+0x1d8>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	099b      	lsrs	r3, r3, #6
 8007abc:	4a3b      	ldr	r2, [pc, #236]	@ (8007bac <HAL_COMP_Init+0x1dc>)
 8007abe:	fba2 2303 	umull	r2, r3, r2, r3
 8007ac2:	099b      	lsrs	r3, r3, #6
 8007ac4:	1c5a      	adds	r2, r3, #1
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	4413      	add	r3, r2
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8007ad0:	e002      	b.n	8007ad8 <HAL_COMP_Init+0x108>
      {
        wait_loop_index--;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	3b01      	subs	r3, #1
 8007ad6:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d1f9      	bne.n	8007ad2 <HAL_COMP_Init+0x102>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a33      	ldr	r2, [pc, #204]	@ (8007bb0 <HAL_COMP_Init+0x1e0>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d102      	bne.n	8007aee <HAL_COMP_Init+0x11e>
 8007ae8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007aec:	e001      	b.n	8007af2 <HAL_COMP_Init+0x122>
 8007aee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007af2:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a1b      	ldr	r3, [r3, #32]
 8007af8:	f003 0303 	and.w	r3, r3, #3
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d037      	beq.n	8007b70 <HAL_COMP_Init+0x1a0>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a1b      	ldr	r3, [r3, #32]
 8007b04:	f003 0310 	and.w	r3, r3, #16
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d003      	beq.n	8007b14 <HAL_COMP_Init+0x144>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8007b0c:	6938      	ldr	r0, [r7, #16]
 8007b0e:	f7ff ff03 	bl	8007918 <LL_EXTI_EnableRisingTrig_0_31>
 8007b12:	e002      	b.n	8007b1a <HAL_COMP_Init+0x14a>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8007b14:	6938      	ldr	r0, [r7, #16]
 8007b16:	f7ff ff11 	bl	800793c <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	f003 0320 	and.w	r3, r3, #32
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d003      	beq.n	8007b2e <HAL_COMP_Init+0x15e>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8007b26:	6938      	ldr	r0, [r7, #16]
 8007b28:	f7ff ff1c 	bl	8007964 <LL_EXTI_EnableFallingTrig_0_31>
 8007b2c:	e002      	b.n	8007b34 <HAL_COMP_Init+0x164>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8007b2e:	6938      	ldr	r0, [r7, #16]
 8007b30:	f7ff ff2a 	bl	8007988 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8007b34:	6938      	ldr	r0, [r7, #16]
 8007b36:	f7ff ff3b 	bl	80079b0 <LL_EXTI_ClearFlag_0_31>

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a1b      	ldr	r3, [r3, #32]
 8007b3e:	f003 0302 	and.w	r3, r3, #2
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d003      	beq.n	8007b4e <HAL_COMP_Init+0x17e>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8007b46:	6938      	ldr	r0, [r7, #16]
 8007b48:	f7ff fec0 	bl	80078cc <LL_EXTI_EnableEvent_0_31>
 8007b4c:	e002      	b.n	8007b54 <HAL_COMP_Init+0x184>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8007b4e:	6938      	ldr	r0, [r7, #16]
 8007b50:	f7ff fece 	bl	80078f0 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6a1b      	ldr	r3, [r3, #32]
 8007b58:	f003 0301 	and.w	r3, r3, #1
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d003      	beq.n	8007b68 <HAL_COMP_Init+0x198>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8007b60:	6938      	ldr	r0, [r7, #16]
 8007b62:	f7ff fe8d 	bl	8007880 <LL_EXTI_EnableIT_0_31>
 8007b66:	e009      	b.n	8007b7c <HAL_COMP_Init+0x1ac>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8007b68:	6938      	ldr	r0, [r7, #16]
 8007b6a:	f7ff fe9b 	bl	80078a4 <LL_EXTI_DisableIT_0_31>
 8007b6e:	e005      	b.n	8007b7c <HAL_COMP_Init+0x1ac>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8007b70:	6938      	ldr	r0, [r7, #16]
 8007b72:	f7ff febd 	bl	80078f0 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8007b76:	6938      	ldr	r0, [r7, #16]
 8007b78:	f7ff fe94 	bl	80078a4 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007b82:	b2db      	uxtb	r3, r3
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d103      	bne.n	8007b90 <HAL_COMP_Init+0x1c0>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 8007b90:	7ffb      	ldrb	r3, [r7, #31]
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3720      	adds	r7, #32
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	40021000 	.word	0x40021000
 8007ba0:	ff207d03 	.word	0xff207d03
 8007ba4:	40010204 	.word	0x40010204
 8007ba8:	20000024 	.word	0x20000024
 8007bac:	053e2d63 	.word	0x053e2d63
 8007bb0:	40010200 	.word	0x40010200

08007bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b085      	sub	sp, #20
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f003 0307 	and.w	r3, r3, #7
 8007bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8007bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8007bc6:	68db      	ldr	r3, [r3, #12]
 8007bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007bca:	68ba      	ldr	r2, [r7, #8]
 8007bcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007bdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007be0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007be6:	4a04      	ldr	r2, [pc, #16]	@ (8007bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	60d3      	str	r3, [r2, #12]
}
 8007bec:	bf00      	nop
 8007bee:	3714      	adds	r7, #20
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr
 8007bf8:	e000ed00 	.word	0xe000ed00

08007bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007c00:	4b04      	ldr	r3, [pc, #16]	@ (8007c14 <__NVIC_GetPriorityGrouping+0x18>)
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	0a1b      	lsrs	r3, r3, #8
 8007c06:	f003 0307 	and.w	r3, r3, #7
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr
 8007c14:	e000ed00 	.word	0xe000ed00

08007c18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	4603      	mov	r3, r0
 8007c20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	db0b      	blt.n	8007c42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007c2a:	79fb      	ldrb	r3, [r7, #7]
 8007c2c:	f003 021f 	and.w	r2, r3, #31
 8007c30:	4907      	ldr	r1, [pc, #28]	@ (8007c50 <__NVIC_EnableIRQ+0x38>)
 8007c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c36:	095b      	lsrs	r3, r3, #5
 8007c38:	2001      	movs	r0, #1
 8007c3a:	fa00 f202 	lsl.w	r2, r0, r2
 8007c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007c42:	bf00      	nop
 8007c44:	370c      	adds	r7, #12
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
 8007c4e:	bf00      	nop
 8007c50:	e000e100 	.word	0xe000e100

08007c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b083      	sub	sp, #12
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	6039      	str	r1, [r7, #0]
 8007c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	db0a      	blt.n	8007c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	b2da      	uxtb	r2, r3
 8007c6c:	490c      	ldr	r1, [pc, #48]	@ (8007ca0 <__NVIC_SetPriority+0x4c>)
 8007c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c72:	0112      	lsls	r2, r2, #4
 8007c74:	b2d2      	uxtb	r2, r2
 8007c76:	440b      	add	r3, r1
 8007c78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007c7c:	e00a      	b.n	8007c94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	b2da      	uxtb	r2, r3
 8007c82:	4908      	ldr	r1, [pc, #32]	@ (8007ca4 <__NVIC_SetPriority+0x50>)
 8007c84:	79fb      	ldrb	r3, [r7, #7]
 8007c86:	f003 030f 	and.w	r3, r3, #15
 8007c8a:	3b04      	subs	r3, #4
 8007c8c:	0112      	lsls	r2, r2, #4
 8007c8e:	b2d2      	uxtb	r2, r2
 8007c90:	440b      	add	r3, r1
 8007c92:	761a      	strb	r2, [r3, #24]
}
 8007c94:	bf00      	nop
 8007c96:	370c      	adds	r7, #12
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr
 8007ca0:	e000e100 	.word	0xe000e100
 8007ca4:	e000ed00 	.word	0xe000ed00

08007ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b089      	sub	sp, #36	@ 0x24
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f003 0307 	and.w	r3, r3, #7
 8007cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007cbc:	69fb      	ldr	r3, [r7, #28]
 8007cbe:	f1c3 0307 	rsb	r3, r3, #7
 8007cc2:	2b04      	cmp	r3, #4
 8007cc4:	bf28      	it	cs
 8007cc6:	2304      	movcs	r3, #4
 8007cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007cca:	69fb      	ldr	r3, [r7, #28]
 8007ccc:	3304      	adds	r3, #4
 8007cce:	2b06      	cmp	r3, #6
 8007cd0:	d902      	bls.n	8007cd8 <NVIC_EncodePriority+0x30>
 8007cd2:	69fb      	ldr	r3, [r7, #28]
 8007cd4:	3b03      	subs	r3, #3
 8007cd6:	e000      	b.n	8007cda <NVIC_EncodePriority+0x32>
 8007cd8:	2300      	movs	r3, #0
 8007cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ce6:	43da      	mvns	r2, r3
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	401a      	ands	r2, r3
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8007cfa:	43d9      	mvns	r1, r3
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d00:	4313      	orrs	r3, r2
         );
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3724      	adds	r7, #36	@ 0x24
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
	...

08007d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b082      	sub	sp, #8
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d20:	d301      	bcc.n	8007d26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007d22:	2301      	movs	r3, #1
 8007d24:	e00f      	b.n	8007d46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007d26:	4a0a      	ldr	r2, [pc, #40]	@ (8007d50 <SysTick_Config+0x40>)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	3b01      	subs	r3, #1
 8007d2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007d2e:	210f      	movs	r1, #15
 8007d30:	f04f 30ff 	mov.w	r0, #4294967295
 8007d34:	f7ff ff8e 	bl	8007c54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007d38:	4b05      	ldr	r3, [pc, #20]	@ (8007d50 <SysTick_Config+0x40>)
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007d3e:	4b04      	ldr	r3, [pc, #16]	@ (8007d50 <SysTick_Config+0x40>)
 8007d40:	2207      	movs	r2, #7
 8007d42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007d44:	2300      	movs	r3, #0
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3708      	adds	r7, #8
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	e000e010 	.word	0xe000e010

08007d54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b082      	sub	sp, #8
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f7ff ff29 	bl	8007bb4 <__NVIC_SetPriorityGrouping>
}
 8007d62:	bf00      	nop
 8007d64:	3708      	adds	r7, #8
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}

08007d6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b086      	sub	sp, #24
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	4603      	mov	r3, r0
 8007d72:	60b9      	str	r1, [r7, #8]
 8007d74:	607a      	str	r2, [r7, #4]
 8007d76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007d7c:	f7ff ff3e 	bl	8007bfc <__NVIC_GetPriorityGrouping>
 8007d80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	68b9      	ldr	r1, [r7, #8]
 8007d86:	6978      	ldr	r0, [r7, #20]
 8007d88:	f7ff ff8e 	bl	8007ca8 <NVIC_EncodePriority>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d92:	4611      	mov	r1, r2
 8007d94:	4618      	mov	r0, r3
 8007d96:	f7ff ff5d 	bl	8007c54 <__NVIC_SetPriority>
}
 8007d9a:	bf00      	nop
 8007d9c:	3718      	adds	r7, #24
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}

08007da2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007da2:	b580      	push	{r7, lr}
 8007da4:	b082      	sub	sp, #8
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	4603      	mov	r3, r0
 8007daa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7ff ff31 	bl	8007c18 <__NVIC_EnableIRQ>
}
 8007db6:	bf00      	nop
 8007db8:	3708      	adds	r7, #8
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}

08007dbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007dbe:	b580      	push	{r7, lr}
 8007dc0:	b082      	sub	sp, #8
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f7ff ffa2 	bl	8007d10 <SysTick_Config>
 8007dcc:	4603      	mov	r3, r0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3708      	adds	r7, #8
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}

08007dd6 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007dd6:	b580      	push	{r7, lr}
 8007dd8:	b086      	sub	sp, #24
 8007dda:	af00      	add	r7, sp, #0
 8007ddc:	60f8      	str	r0, [r7, #12]
 8007dde:	60b9      	str	r1, [r7, #8]
 8007de0:	607a      	str	r2, [r7, #4]
 8007de2:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007de4:	2300      	movs	r3, #0
 8007de6:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d101      	bne.n	8007df6 <HAL_DMA_Start_IT+0x20>
 8007df2:	2302      	movs	r3, #2
 8007df4:	e066      	b.n	8007ec4 <HAL_DMA_Start_IT+0xee>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007e04:	b2db      	uxtb	r3, r3
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d155      	bne.n	8007eb6 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2202      	movs	r2, #2
 8007e0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2200      	movs	r2, #0
 8007e16:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f022 0201 	bic.w	r2, r2, #1
 8007e26:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	68b9      	ldr	r1, [r7, #8]
 8007e2e:	68f8      	ldr	r0, [r7, #12]
 8007e30:	f000 f84c 	bl	8007ecc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d008      	beq.n	8007e4e <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f042 020e 	orr.w	r2, r2, #14
 8007e4a:	601a      	str	r2, [r3, #0]
 8007e4c:	e00f      	b.n	8007e6e <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f022 0204 	bic.w	r2, r2, #4
 8007e5c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f042 020a 	orr.w	r2, r2, #10
 8007e6c:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d007      	beq.n	8007e8c <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e8a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d007      	beq.n	8007ea4 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e98:	681a      	ldr	r2, [r3, #0]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007ea2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f042 0201 	orr.w	r2, r2, #1
 8007eb2:	601a      	str	r2, [r3, #0]
 8007eb4:	e005      	b.n	8007ec2 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007ebe:	2302      	movs	r3, #2
 8007ec0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007ec2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	3718      	adds	r7, #24
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}

08007ecc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b085      	sub	sp, #20
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	60b9      	str	r1, [r7, #8]
 8007ed6:	607a      	str	r2, [r7, #4]
 8007ed8:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ede:	68fa      	ldr	r2, [r7, #12]
 8007ee0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007ee2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d004      	beq.n	8007ef6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ef0:	68fa      	ldr	r2, [r7, #12]
 8007ef2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007ef4:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007efa:	f003 021c 	and.w	r2, r3, #28
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f02:	2101      	movs	r1, #1
 8007f04:	fa01 f202 	lsl.w	r2, r1, r2
 8007f08:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	683a      	ldr	r2, [r7, #0]
 8007f10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	2b10      	cmp	r3, #16
 8007f18:	d108      	bne.n	8007f2c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	687a      	ldr	r2, [r7, #4]
 8007f20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	68ba      	ldr	r2, [r7, #8]
 8007f28:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007f2a:	e007      	b.n	8007f3c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	68ba      	ldr	r2, [r7, #8]
 8007f32:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	60da      	str	r2, [r3, #12]
}
 8007f3c:	bf00      	nop
 8007f3e:	3714      	adds	r7, #20
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr

08007f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b087      	sub	sp, #28
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007f52:	2300      	movs	r3, #0
 8007f54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007f56:	e166      	b.n	8008226 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	2101      	movs	r1, #1
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	fa01 f303 	lsl.w	r3, r1, r3
 8007f64:	4013      	ands	r3, r2
 8007f66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	f000 8158 	beq.w	8008220 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	f003 0303 	and.w	r3, r3, #3
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d005      	beq.n	8007f88 <HAL_GPIO_Init+0x40>
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	f003 0303 	and.w	r3, r3, #3
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d130      	bne.n	8007fea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	005b      	lsls	r3, r3, #1
 8007f92:	2203      	movs	r2, #3
 8007f94:	fa02 f303 	lsl.w	r3, r2, r3
 8007f98:	43db      	mvns	r3, r3
 8007f9a:	693a      	ldr	r2, [r7, #16]
 8007f9c:	4013      	ands	r3, r2
 8007f9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	68da      	ldr	r2, [r3, #12]
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	005b      	lsls	r3, r3, #1
 8007fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fac:	693a      	ldr	r2, [r7, #16]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	693a      	ldr	r2, [r7, #16]
 8007fb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc6:	43db      	mvns	r3, r3
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	4013      	ands	r3, r2
 8007fcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	091b      	lsrs	r3, r3, #4
 8007fd4:	f003 0201 	and.w	r2, r3, #1
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	fa02 f303 	lsl.w	r3, r2, r3
 8007fde:	693a      	ldr	r2, [r7, #16]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	693a      	ldr	r2, [r7, #16]
 8007fe8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	f003 0303 	and.w	r3, r3, #3
 8007ff2:	2b03      	cmp	r3, #3
 8007ff4:	d017      	beq.n	8008026 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	68db      	ldr	r3, [r3, #12]
 8007ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	005b      	lsls	r3, r3, #1
 8008000:	2203      	movs	r2, #3
 8008002:	fa02 f303 	lsl.w	r3, r2, r3
 8008006:	43db      	mvns	r3, r3
 8008008:	693a      	ldr	r2, [r7, #16]
 800800a:	4013      	ands	r3, r2
 800800c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	689a      	ldr	r2, [r3, #8]
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	005b      	lsls	r3, r3, #1
 8008016:	fa02 f303 	lsl.w	r3, r2, r3
 800801a:	693a      	ldr	r2, [r7, #16]
 800801c:	4313      	orrs	r3, r2
 800801e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	693a      	ldr	r2, [r7, #16]
 8008024:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	f003 0303 	and.w	r3, r3, #3
 800802e:	2b02      	cmp	r3, #2
 8008030:	d123      	bne.n	800807a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	08da      	lsrs	r2, r3, #3
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	3208      	adds	r2, #8
 800803a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800803e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	f003 0307 	and.w	r3, r3, #7
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	220f      	movs	r2, #15
 800804a:	fa02 f303 	lsl.w	r3, r2, r3
 800804e:	43db      	mvns	r3, r3
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	4013      	ands	r3, r2
 8008054:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	691a      	ldr	r2, [r3, #16]
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	f003 0307 	and.w	r3, r3, #7
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	fa02 f303 	lsl.w	r3, r2, r3
 8008066:	693a      	ldr	r2, [r7, #16]
 8008068:	4313      	orrs	r3, r2
 800806a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	08da      	lsrs	r2, r3, #3
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	3208      	adds	r2, #8
 8008074:	6939      	ldr	r1, [r7, #16]
 8008076:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	005b      	lsls	r3, r3, #1
 8008084:	2203      	movs	r2, #3
 8008086:	fa02 f303 	lsl.w	r3, r2, r3
 800808a:	43db      	mvns	r3, r3
 800808c:	693a      	ldr	r2, [r7, #16]
 800808e:	4013      	ands	r3, r2
 8008090:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	f003 0203 	and.w	r2, r3, #3
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	005b      	lsls	r3, r3, #1
 800809e:	fa02 f303 	lsl.w	r3, r2, r3
 80080a2:	693a      	ldr	r2, [r7, #16]
 80080a4:	4313      	orrs	r3, r2
 80080a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	693a      	ldr	r2, [r7, #16]
 80080ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	f000 80b2 	beq.w	8008220 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80080bc:	4b61      	ldr	r3, [pc, #388]	@ (8008244 <HAL_GPIO_Init+0x2fc>)
 80080be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080c0:	4a60      	ldr	r2, [pc, #384]	@ (8008244 <HAL_GPIO_Init+0x2fc>)
 80080c2:	f043 0301 	orr.w	r3, r3, #1
 80080c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80080c8:	4b5e      	ldr	r3, [pc, #376]	@ (8008244 <HAL_GPIO_Init+0x2fc>)
 80080ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080cc:	f003 0301 	and.w	r3, r3, #1
 80080d0:	60bb      	str	r3, [r7, #8]
 80080d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80080d4:	4a5c      	ldr	r2, [pc, #368]	@ (8008248 <HAL_GPIO_Init+0x300>)
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	089b      	lsrs	r3, r3, #2
 80080da:	3302      	adds	r3, #2
 80080dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	f003 0303 	and.w	r3, r3, #3
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	220f      	movs	r2, #15
 80080ec:	fa02 f303 	lsl.w	r3, r2, r3
 80080f0:	43db      	mvns	r3, r3
 80080f2:	693a      	ldr	r2, [r7, #16]
 80080f4:	4013      	ands	r3, r2
 80080f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80080fe:	d02b      	beq.n	8008158 <HAL_GPIO_Init+0x210>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4a52      	ldr	r2, [pc, #328]	@ (800824c <HAL_GPIO_Init+0x304>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d025      	beq.n	8008154 <HAL_GPIO_Init+0x20c>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a51      	ldr	r2, [pc, #324]	@ (8008250 <HAL_GPIO_Init+0x308>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d01f      	beq.n	8008150 <HAL_GPIO_Init+0x208>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	4a50      	ldr	r2, [pc, #320]	@ (8008254 <HAL_GPIO_Init+0x30c>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d019      	beq.n	800814c <HAL_GPIO_Init+0x204>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	4a4f      	ldr	r2, [pc, #316]	@ (8008258 <HAL_GPIO_Init+0x310>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d013      	beq.n	8008148 <HAL_GPIO_Init+0x200>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	4a4e      	ldr	r2, [pc, #312]	@ (800825c <HAL_GPIO_Init+0x314>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d00d      	beq.n	8008144 <HAL_GPIO_Init+0x1fc>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	4a4d      	ldr	r2, [pc, #308]	@ (8008260 <HAL_GPIO_Init+0x318>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d007      	beq.n	8008140 <HAL_GPIO_Init+0x1f8>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	4a4c      	ldr	r2, [pc, #304]	@ (8008264 <HAL_GPIO_Init+0x31c>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d101      	bne.n	800813c <HAL_GPIO_Init+0x1f4>
 8008138:	2307      	movs	r3, #7
 800813a:	e00e      	b.n	800815a <HAL_GPIO_Init+0x212>
 800813c:	2308      	movs	r3, #8
 800813e:	e00c      	b.n	800815a <HAL_GPIO_Init+0x212>
 8008140:	2306      	movs	r3, #6
 8008142:	e00a      	b.n	800815a <HAL_GPIO_Init+0x212>
 8008144:	2305      	movs	r3, #5
 8008146:	e008      	b.n	800815a <HAL_GPIO_Init+0x212>
 8008148:	2304      	movs	r3, #4
 800814a:	e006      	b.n	800815a <HAL_GPIO_Init+0x212>
 800814c:	2303      	movs	r3, #3
 800814e:	e004      	b.n	800815a <HAL_GPIO_Init+0x212>
 8008150:	2302      	movs	r3, #2
 8008152:	e002      	b.n	800815a <HAL_GPIO_Init+0x212>
 8008154:	2301      	movs	r3, #1
 8008156:	e000      	b.n	800815a <HAL_GPIO_Init+0x212>
 8008158:	2300      	movs	r3, #0
 800815a:	697a      	ldr	r2, [r7, #20]
 800815c:	f002 0203 	and.w	r2, r2, #3
 8008160:	0092      	lsls	r2, r2, #2
 8008162:	4093      	lsls	r3, r2
 8008164:	693a      	ldr	r2, [r7, #16]
 8008166:	4313      	orrs	r3, r2
 8008168:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800816a:	4937      	ldr	r1, [pc, #220]	@ (8008248 <HAL_GPIO_Init+0x300>)
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	089b      	lsrs	r3, r3, #2
 8008170:	3302      	adds	r3, #2
 8008172:	693a      	ldr	r2, [r7, #16]
 8008174:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008178:	4b3b      	ldr	r3, [pc, #236]	@ (8008268 <HAL_GPIO_Init+0x320>)
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	43db      	mvns	r3, r3
 8008182:	693a      	ldr	r2, [r7, #16]
 8008184:	4013      	ands	r3, r2
 8008186:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008190:	2b00      	cmp	r3, #0
 8008192:	d003      	beq.n	800819c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8008194:	693a      	ldr	r2, [r7, #16]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	4313      	orrs	r3, r2
 800819a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800819c:	4a32      	ldr	r2, [pc, #200]	@ (8008268 <HAL_GPIO_Init+0x320>)
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80081a2:	4b31      	ldr	r3, [pc, #196]	@ (8008268 <HAL_GPIO_Init+0x320>)
 80081a4:	68db      	ldr	r3, [r3, #12]
 80081a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	43db      	mvns	r3, r3
 80081ac:	693a      	ldr	r2, [r7, #16]
 80081ae:	4013      	ands	r3, r2
 80081b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d003      	beq.n	80081c6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80081be:	693a      	ldr	r2, [r7, #16]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	4313      	orrs	r3, r2
 80081c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80081c6:	4a28      	ldr	r2, [pc, #160]	@ (8008268 <HAL_GPIO_Init+0x320>)
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80081cc:	4b26      	ldr	r3, [pc, #152]	@ (8008268 <HAL_GPIO_Init+0x320>)
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	43db      	mvns	r3, r3
 80081d6:	693a      	ldr	r2, [r7, #16]
 80081d8:	4013      	ands	r3, r2
 80081da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d003      	beq.n	80081f0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80081e8:	693a      	ldr	r2, [r7, #16]
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80081f0:	4a1d      	ldr	r2, [pc, #116]	@ (8008268 <HAL_GPIO_Init+0x320>)
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80081f6:	4b1c      	ldr	r3, [pc, #112]	@ (8008268 <HAL_GPIO_Init+0x320>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	43db      	mvns	r3, r3
 8008200:	693a      	ldr	r2, [r7, #16]
 8008202:	4013      	ands	r3, r2
 8008204:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d003      	beq.n	800821a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8008212:	693a      	ldr	r2, [r7, #16]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	4313      	orrs	r3, r2
 8008218:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800821a:	4a13      	ldr	r2, [pc, #76]	@ (8008268 <HAL_GPIO_Init+0x320>)
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	3301      	adds	r3, #1
 8008224:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	681a      	ldr	r2, [r3, #0]
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	fa22 f303 	lsr.w	r3, r2, r3
 8008230:	2b00      	cmp	r3, #0
 8008232:	f47f ae91 	bne.w	8007f58 <HAL_GPIO_Init+0x10>
  }
}
 8008236:	bf00      	nop
 8008238:	bf00      	nop
 800823a:	371c      	adds	r7, #28
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr
 8008244:	40021000 	.word	0x40021000
 8008248:	40010000 	.word	0x40010000
 800824c:	48000400 	.word	0x48000400
 8008250:	48000800 	.word	0x48000800
 8008254:	48000c00 	.word	0x48000c00
 8008258:	48001000 	.word	0x48001000
 800825c:	48001400 	.word	0x48001400
 8008260:	48001800 	.word	0x48001800
 8008264:	48001c00 	.word	0x48001c00
 8008268:	40010400 	.word	0x40010400

0800826c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800826c:	b480      	push	{r7}
 800826e:	b085      	sub	sp, #20
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	460b      	mov	r3, r1
 8008276:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	691a      	ldr	r2, [r3, #16]
 800827c:	887b      	ldrh	r3, [r7, #2]
 800827e:	4013      	ands	r3, r2
 8008280:	2b00      	cmp	r3, #0
 8008282:	d002      	beq.n	800828a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008284:	2301      	movs	r3, #1
 8008286:	73fb      	strb	r3, [r7, #15]
 8008288:	e001      	b.n	800828e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800828a:	2300      	movs	r3, #0
 800828c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800828e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008290:	4618      	mov	r0, r3
 8008292:	3714      	adds	r7, #20
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr

0800829c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	460b      	mov	r3, r1
 80082a6:	807b      	strh	r3, [r7, #2]
 80082a8:	4613      	mov	r3, r2
 80082aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80082ac:	787b      	ldrb	r3, [r7, #1]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d003      	beq.n	80082ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80082b2:	887a      	ldrh	r2, [r7, #2]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80082b8:	e002      	b.n	80082c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80082ba:	887a      	ldrh	r2, [r7, #2]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b082      	sub	sp, #8
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	4603      	mov	r3, r0
 80082d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80082d6:	4b08      	ldr	r3, [pc, #32]	@ (80082f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80082d8:	695a      	ldr	r2, [r3, #20]
 80082da:	88fb      	ldrh	r3, [r7, #6]
 80082dc:	4013      	ands	r3, r2
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d006      	beq.n	80082f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80082e2:	4a05      	ldr	r2, [pc, #20]	@ (80082f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80082e4:	88fb      	ldrh	r3, [r7, #6]
 80082e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80082e8:	88fb      	ldrh	r3, [r7, #6]
 80082ea:	4618      	mov	r0, r3
 80082ec:	f000 f806 	bl	80082fc <HAL_GPIO_EXTI_Callback>
  }
}
 80082f0:	bf00      	nop
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}
 80082f8:	40010400 	.word	0x40010400

080082fc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b083      	sub	sp, #12
 8008300:	af00      	add	r7, sp, #0
 8008302:	4603      	mov	r3, r0
 8008304:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8008306:	bf00      	nop
 8008308:	370c      	adds	r7, #12
 800830a:	46bd      	mov	sp, r7
 800830c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008310:	4770      	bx	lr

08008312 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008312:	b580      	push	{r7, lr}
 8008314:	b082      	sub	sp, #8
 8008316:	af00      	add	r7, sp, #0
 8008318:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d101      	bne.n	8008324 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	e08d      	b.n	8008440 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800832a:	b2db      	uxtb	r3, r3
 800832c:	2b00      	cmp	r3, #0
 800832e:	d106      	bne.n	800833e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2200      	movs	r2, #0
 8008334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f7fb fd63 	bl	8003e04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2224      	movs	r2, #36	@ 0x24
 8008342:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f022 0201 	bic.w	r2, r2, #1
 8008354:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	685a      	ldr	r2, [r3, #4]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008362:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	689a      	ldr	r2, [r3, #8]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008372:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	68db      	ldr	r3, [r3, #12]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d107      	bne.n	800838c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	689a      	ldr	r2, [r3, #8]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008388:	609a      	str	r2, [r3, #8]
 800838a:	e006      	b.n	800839a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	689a      	ldr	r2, [r3, #8]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008398:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	68db      	ldr	r3, [r3, #12]
 800839e:	2b02      	cmp	r3, #2
 80083a0:	d108      	bne.n	80083b4 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	685a      	ldr	r2, [r3, #4]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80083b0:	605a      	str	r2, [r3, #4]
 80083b2:	e007      	b.n	80083c4 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	685a      	ldr	r2, [r3, #4]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80083c2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	6812      	ldr	r2, [r2, #0]
 80083ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80083d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083d6:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	68da      	ldr	r2, [r3, #12]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80083e6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	691a      	ldr	r2, [r3, #16]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	695b      	ldr	r3, [r3, #20]
 80083f0:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	699b      	ldr	r3, [r3, #24]
 80083f8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	430a      	orrs	r2, r1
 8008400:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	69d9      	ldr	r1, [r3, #28]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6a1a      	ldr	r2, [r3, #32]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	430a      	orrs	r2, r1
 8008410:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f042 0201 	orr.w	r2, r2, #1
 8008420:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2200      	movs	r2, #0
 8008426:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2220      	movs	r2, #32
 800842c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2200      	movs	r2, #0
 8008434:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800843e:	2300      	movs	r3, #0
}
 8008440:	4618      	mov	r0, r3
 8008442:	3708      	adds	r7, #8
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b088      	sub	sp, #32
 800844c:	af02      	add	r7, sp, #8
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	607a      	str	r2, [r7, #4]
 8008452:	461a      	mov	r2, r3
 8008454:	460b      	mov	r3, r1
 8008456:	817b      	strh	r3, [r7, #10]
 8008458:	4613      	mov	r3, r2
 800845a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008462:	b2db      	uxtb	r3, r3
 8008464:	2b20      	cmp	r3, #32
 8008466:	f040 80fd 	bne.w	8008664 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008470:	2b01      	cmp	r3, #1
 8008472:	d101      	bne.n	8008478 <HAL_I2C_Master_Transmit+0x30>
 8008474:	2302      	movs	r3, #2
 8008476:	e0f6      	b.n	8008666 <HAL_I2C_Master_Transmit+0x21e>
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008480:	f7fe faec 	bl	8006a5c <HAL_GetTick>
 8008484:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	9300      	str	r3, [sp, #0]
 800848a:	2319      	movs	r3, #25
 800848c:	2201      	movs	r2, #1
 800848e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008492:	68f8      	ldr	r0, [r7, #12]
 8008494:	f000 fa0a 	bl	80088ac <I2C_WaitOnFlagUntilTimeout>
 8008498:	4603      	mov	r3, r0
 800849a:	2b00      	cmp	r3, #0
 800849c:	d001      	beq.n	80084a2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	e0e1      	b.n	8008666 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	2221      	movs	r2, #33	@ 0x21
 80084a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	2210      	movs	r2, #16
 80084ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2200      	movs	r2, #0
 80084b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	687a      	ldr	r2, [r7, #4]
 80084bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	893a      	ldrh	r2, [r7, #8]
 80084c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2200      	movs	r2, #0
 80084c8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	2bff      	cmp	r3, #255	@ 0xff
 80084d2:	d906      	bls.n	80084e2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	22ff      	movs	r2, #255	@ 0xff
 80084d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80084da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80084de:	617b      	str	r3, [r7, #20]
 80084e0:	e007      	b.n	80084f2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084e6:	b29a      	uxth	r2, r3
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80084ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80084f0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d024      	beq.n	8008544 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084fe:	781a      	ldrb	r2, [r3, #0]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800850a:	1c5a      	adds	r2, r3, #1
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008514:	b29b      	uxth	r3, r3
 8008516:	3b01      	subs	r3, #1
 8008518:	b29a      	uxth	r2, r3
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008522:	3b01      	subs	r3, #1
 8008524:	b29a      	uxth	r2, r3
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800852e:	b2db      	uxtb	r3, r3
 8008530:	3301      	adds	r3, #1
 8008532:	b2da      	uxtb	r2, r3
 8008534:	8979      	ldrh	r1, [r7, #10]
 8008536:	4b4e      	ldr	r3, [pc, #312]	@ (8008670 <HAL_I2C_Master_Transmit+0x228>)
 8008538:	9300      	str	r3, [sp, #0]
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	68f8      	ldr	r0, [r7, #12]
 800853e:	f000 fbf1 	bl	8008d24 <I2C_TransferConfig>
 8008542:	e066      	b.n	8008612 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008548:	b2da      	uxtb	r2, r3
 800854a:	8979      	ldrh	r1, [r7, #10]
 800854c:	4b48      	ldr	r3, [pc, #288]	@ (8008670 <HAL_I2C_Master_Transmit+0x228>)
 800854e:	9300      	str	r3, [sp, #0]
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f000 fbe6 	bl	8008d24 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008558:	e05b      	b.n	8008612 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800855a:	693a      	ldr	r2, [r7, #16]
 800855c:	6a39      	ldr	r1, [r7, #32]
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f000 f9f3 	bl	800894a <I2C_WaitOnTXISFlagUntilTimeout>
 8008564:	4603      	mov	r3, r0
 8008566:	2b00      	cmp	r3, #0
 8008568:	d001      	beq.n	800856e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	e07b      	b.n	8008666 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008572:	781a      	ldrb	r2, [r3, #0]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800857e:	1c5a      	adds	r2, r3, #1
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008588:	b29b      	uxth	r3, r3
 800858a:	3b01      	subs	r3, #1
 800858c:	b29a      	uxth	r2, r3
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008596:	3b01      	subs	r3, #1
 8008598:	b29a      	uxth	r2, r3
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d034      	beq.n	8008612 <HAL_I2C_Master_Transmit+0x1ca>
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d130      	bne.n	8008612 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	9300      	str	r3, [sp, #0]
 80085b4:	6a3b      	ldr	r3, [r7, #32]
 80085b6:	2200      	movs	r2, #0
 80085b8:	2180      	movs	r1, #128	@ 0x80
 80085ba:	68f8      	ldr	r0, [r7, #12]
 80085bc:	f000 f976 	bl	80088ac <I2C_WaitOnFlagUntilTimeout>
 80085c0:	4603      	mov	r3, r0
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d001      	beq.n	80085ca <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80085c6:	2301      	movs	r3, #1
 80085c8:	e04d      	b.n	8008666 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085ce:	b29b      	uxth	r3, r3
 80085d0:	2bff      	cmp	r3, #255	@ 0xff
 80085d2:	d90e      	bls.n	80085f2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	22ff      	movs	r2, #255	@ 0xff
 80085d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085de:	b2da      	uxtb	r2, r3
 80085e0:	8979      	ldrh	r1, [r7, #10]
 80085e2:	2300      	movs	r3, #0
 80085e4:	9300      	str	r3, [sp, #0]
 80085e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80085ea:	68f8      	ldr	r0, [r7, #12]
 80085ec:	f000 fb9a 	bl	8008d24 <I2C_TransferConfig>
 80085f0:	e00f      	b.n	8008612 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085f6:	b29a      	uxth	r2, r3
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008600:	b2da      	uxtb	r2, r3
 8008602:	8979      	ldrh	r1, [r7, #10]
 8008604:	2300      	movs	r3, #0
 8008606:	9300      	str	r3, [sp, #0]
 8008608:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800860c:	68f8      	ldr	r0, [r7, #12]
 800860e:	f000 fb89 	bl	8008d24 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008616:	b29b      	uxth	r3, r3
 8008618:	2b00      	cmp	r3, #0
 800861a:	d19e      	bne.n	800855a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	6a39      	ldr	r1, [r7, #32]
 8008620:	68f8      	ldr	r0, [r7, #12]
 8008622:	f000 f9d9 	bl	80089d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008626:	4603      	mov	r3, r0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d001      	beq.n	8008630 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	e01a      	b.n	8008666 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2220      	movs	r2, #32
 8008636:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	6859      	ldr	r1, [r3, #4]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	4b0c      	ldr	r3, [pc, #48]	@ (8008674 <HAL_I2C_Master_Transmit+0x22c>)
 8008644:	400b      	ands	r3, r1
 8008646:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2220      	movs	r2, #32
 800864c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2200      	movs	r2, #0
 8008654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2200      	movs	r2, #0
 800865c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008660:	2300      	movs	r3, #0
 8008662:	e000      	b.n	8008666 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8008664:	2302      	movs	r3, #2
  }
}
 8008666:	4618      	mov	r0, r3
 8008668:	3718      	adds	r7, #24
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}
 800866e:	bf00      	nop
 8008670:	80002000 	.word	0x80002000
 8008674:	fe00e800 	.word	0xfe00e800

08008678 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b088      	sub	sp, #32
 800867c:	af02      	add	r7, sp, #8
 800867e:	60f8      	str	r0, [r7, #12]
 8008680:	607a      	str	r2, [r7, #4]
 8008682:	461a      	mov	r2, r3
 8008684:	460b      	mov	r3, r1
 8008686:	817b      	strh	r3, [r7, #10]
 8008688:	4613      	mov	r3, r2
 800868a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008692:	b2db      	uxtb	r3, r3
 8008694:	2b20      	cmp	r3, #32
 8008696:	f040 80db 	bne.w	8008850 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d101      	bne.n	80086a8 <HAL_I2C_Master_Receive+0x30>
 80086a4:	2302      	movs	r3, #2
 80086a6:	e0d4      	b.n	8008852 <HAL_I2C_Master_Receive+0x1da>
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2201      	movs	r2, #1
 80086ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80086b0:	f7fe f9d4 	bl	8006a5c <HAL_GetTick>
 80086b4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	9300      	str	r3, [sp, #0]
 80086ba:	2319      	movs	r3, #25
 80086bc:	2201      	movs	r2, #1
 80086be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80086c2:	68f8      	ldr	r0, [r7, #12]
 80086c4:	f000 f8f2 	bl	80088ac <I2C_WaitOnFlagUntilTimeout>
 80086c8:	4603      	mov	r3, r0
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d001      	beq.n	80086d2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80086ce:	2301      	movs	r3, #1
 80086d0:	e0bf      	b.n	8008852 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2222      	movs	r2, #34	@ 0x22
 80086d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2210      	movs	r2, #16
 80086de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	893a      	ldrh	r2, [r7, #8]
 80086f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2200      	movs	r2, #0
 80086f8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086fe:	b29b      	uxth	r3, r3
 8008700:	2bff      	cmp	r3, #255	@ 0xff
 8008702:	d90e      	bls.n	8008722 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	22ff      	movs	r2, #255	@ 0xff
 8008708:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800870e:	b2da      	uxtb	r2, r3
 8008710:	8979      	ldrh	r1, [r7, #10]
 8008712:	4b52      	ldr	r3, [pc, #328]	@ (800885c <HAL_I2C_Master_Receive+0x1e4>)
 8008714:	9300      	str	r3, [sp, #0]
 8008716:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800871a:	68f8      	ldr	r0, [r7, #12]
 800871c:	f000 fb02 	bl	8008d24 <I2C_TransferConfig>
 8008720:	e06d      	b.n	80087fe <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008726:	b29a      	uxth	r2, r3
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008730:	b2da      	uxtb	r2, r3
 8008732:	8979      	ldrh	r1, [r7, #10]
 8008734:	4b49      	ldr	r3, [pc, #292]	@ (800885c <HAL_I2C_Master_Receive+0x1e4>)
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800873c:	68f8      	ldr	r0, [r7, #12]
 800873e:	f000 faf1 	bl	8008d24 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008742:	e05c      	b.n	80087fe <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008744:	697a      	ldr	r2, [r7, #20]
 8008746:	6a39      	ldr	r1, [r7, #32]
 8008748:	68f8      	ldr	r0, [r7, #12]
 800874a:	f000 f989 	bl	8008a60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d001      	beq.n	8008758 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	e07c      	b.n	8008852 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008762:	b2d2      	uxtb	r2, r2
 8008764:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800876a:	1c5a      	adds	r2, r3, #1
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008774:	3b01      	subs	r3, #1
 8008776:	b29a      	uxth	r2, r3
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008780:	b29b      	uxth	r3, r3
 8008782:	3b01      	subs	r3, #1
 8008784:	b29a      	uxth	r2, r3
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800878e:	b29b      	uxth	r3, r3
 8008790:	2b00      	cmp	r3, #0
 8008792:	d034      	beq.n	80087fe <HAL_I2C_Master_Receive+0x186>
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008798:	2b00      	cmp	r3, #0
 800879a:	d130      	bne.n	80087fe <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	9300      	str	r3, [sp, #0]
 80087a0:	6a3b      	ldr	r3, [r7, #32]
 80087a2:	2200      	movs	r2, #0
 80087a4:	2180      	movs	r1, #128	@ 0x80
 80087a6:	68f8      	ldr	r0, [r7, #12]
 80087a8:	f000 f880 	bl	80088ac <I2C_WaitOnFlagUntilTimeout>
 80087ac:	4603      	mov	r3, r0
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d001      	beq.n	80087b6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	e04d      	b.n	8008852 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	2bff      	cmp	r3, #255	@ 0xff
 80087be:	d90e      	bls.n	80087de <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	22ff      	movs	r2, #255	@ 0xff
 80087c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087ca:	b2da      	uxtb	r2, r3
 80087cc:	8979      	ldrh	r1, [r7, #10]
 80087ce:	2300      	movs	r3, #0
 80087d0:	9300      	str	r3, [sp, #0]
 80087d2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80087d6:	68f8      	ldr	r0, [r7, #12]
 80087d8:	f000 faa4 	bl	8008d24 <I2C_TransferConfig>
 80087dc:	e00f      	b.n	80087fe <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087e2:	b29a      	uxth	r2, r3
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087ec:	b2da      	uxtb	r2, r3
 80087ee:	8979      	ldrh	r1, [r7, #10]
 80087f0:	2300      	movs	r3, #0
 80087f2:	9300      	str	r3, [sp, #0]
 80087f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80087f8:	68f8      	ldr	r0, [r7, #12]
 80087fa:	f000 fa93 	bl	8008d24 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008802:	b29b      	uxth	r3, r3
 8008804:	2b00      	cmp	r3, #0
 8008806:	d19d      	bne.n	8008744 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008808:	697a      	ldr	r2, [r7, #20]
 800880a:	6a39      	ldr	r1, [r7, #32]
 800880c:	68f8      	ldr	r0, [r7, #12]
 800880e:	f000 f8e3 	bl	80089d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d001      	beq.n	800881c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8008818:	2301      	movs	r3, #1
 800881a:	e01a      	b.n	8008852 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2220      	movs	r2, #32
 8008822:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	6859      	ldr	r1, [r3, #4]
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	4b0c      	ldr	r3, [pc, #48]	@ (8008860 <HAL_I2C_Master_Receive+0x1e8>)
 8008830:	400b      	ands	r3, r1
 8008832:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2220      	movs	r2, #32
 8008838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2200      	movs	r2, #0
 8008840:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2200      	movs	r2, #0
 8008848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800884c:	2300      	movs	r3, #0
 800884e:	e000      	b.n	8008852 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8008850:	2302      	movs	r3, #2
  }
}
 8008852:	4618      	mov	r0, r3
 8008854:	3718      	adds	r7, #24
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop
 800885c:	80002400 	.word	0x80002400
 8008860:	fe00e800 	.word	0xfe00e800

08008864 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	699b      	ldr	r3, [r3, #24]
 8008872:	f003 0302 	and.w	r3, r3, #2
 8008876:	2b02      	cmp	r3, #2
 8008878:	d103      	bne.n	8008882 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	2200      	movs	r2, #0
 8008880:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	699b      	ldr	r3, [r3, #24]
 8008888:	f003 0301 	and.w	r3, r3, #1
 800888c:	2b01      	cmp	r3, #1
 800888e:	d007      	beq.n	80088a0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	699a      	ldr	r2, [r3, #24]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f042 0201 	orr.w	r2, r2, #1
 800889e:	619a      	str	r2, [r3, #24]
  }
}
 80088a0:	bf00      	nop
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b084      	sub	sp, #16
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	60f8      	str	r0, [r7, #12]
 80088b4:	60b9      	str	r1, [r7, #8]
 80088b6:	603b      	str	r3, [r7, #0]
 80088b8:	4613      	mov	r3, r2
 80088ba:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80088bc:	e031      	b.n	8008922 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088c4:	d02d      	beq.n	8008922 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088c6:	f7fe f8c9 	bl	8006a5c <HAL_GetTick>
 80088ca:	4602      	mov	r2, r0
 80088cc:	69bb      	ldr	r3, [r7, #24]
 80088ce:	1ad3      	subs	r3, r2, r3
 80088d0:	683a      	ldr	r2, [r7, #0]
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d302      	bcc.n	80088dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d122      	bne.n	8008922 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	699a      	ldr	r2, [r3, #24]
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	4013      	ands	r3, r2
 80088e6:	68ba      	ldr	r2, [r7, #8]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	bf0c      	ite	eq
 80088ec:	2301      	moveq	r3, #1
 80088ee:	2300      	movne	r3, #0
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	461a      	mov	r2, r3
 80088f4:	79fb      	ldrb	r3, [r7, #7]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d113      	bne.n	8008922 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088fe:	f043 0220 	orr.w	r2, r3, #32
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2220      	movs	r2, #32
 800890a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2200      	movs	r2, #0
 8008912:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2200      	movs	r2, #0
 800891a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	e00f      	b.n	8008942 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	699a      	ldr	r2, [r3, #24]
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	4013      	ands	r3, r2
 800892c:	68ba      	ldr	r2, [r7, #8]
 800892e:	429a      	cmp	r2, r3
 8008930:	bf0c      	ite	eq
 8008932:	2301      	moveq	r3, #1
 8008934:	2300      	movne	r3, #0
 8008936:	b2db      	uxtb	r3, r3
 8008938:	461a      	mov	r2, r3
 800893a:	79fb      	ldrb	r3, [r7, #7]
 800893c:	429a      	cmp	r2, r3
 800893e:	d0be      	beq.n	80088be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008940:	2300      	movs	r3, #0
}
 8008942:	4618      	mov	r0, r3
 8008944:	3710      	adds	r7, #16
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}

0800894a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800894a:	b580      	push	{r7, lr}
 800894c:	b084      	sub	sp, #16
 800894e:	af00      	add	r7, sp, #0
 8008950:	60f8      	str	r0, [r7, #12]
 8008952:	60b9      	str	r1, [r7, #8]
 8008954:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008956:	e033      	b.n	80089c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008958:	687a      	ldr	r2, [r7, #4]
 800895a:	68b9      	ldr	r1, [r7, #8]
 800895c:	68f8      	ldr	r0, [r7, #12]
 800895e:	f000 f901 	bl	8008b64 <I2C_IsErrorOccurred>
 8008962:	4603      	mov	r3, r0
 8008964:	2b00      	cmp	r3, #0
 8008966:	d001      	beq.n	800896c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008968:	2301      	movs	r3, #1
 800896a:	e031      	b.n	80089d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008972:	d025      	beq.n	80089c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008974:	f7fe f872 	bl	8006a5c <HAL_GetTick>
 8008978:	4602      	mov	r2, r0
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	1ad3      	subs	r3, r2, r3
 800897e:	68ba      	ldr	r2, [r7, #8]
 8008980:	429a      	cmp	r2, r3
 8008982:	d302      	bcc.n	800898a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d11a      	bne.n	80089c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	699b      	ldr	r3, [r3, #24]
 8008990:	f003 0302 	and.w	r3, r3, #2
 8008994:	2b02      	cmp	r3, #2
 8008996:	d013      	beq.n	80089c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800899c:	f043 0220 	orr.w	r2, r3, #32
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2220      	movs	r2, #32
 80089a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2200      	movs	r2, #0
 80089b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2200      	movs	r2, #0
 80089b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80089bc:	2301      	movs	r3, #1
 80089be:	e007      	b.n	80089d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	699b      	ldr	r3, [r3, #24]
 80089c6:	f003 0302 	and.w	r3, r3, #2
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d1c4      	bne.n	8008958 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80089ce:	2300      	movs	r3, #0
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3710      	adds	r7, #16
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}

080089d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b084      	sub	sp, #16
 80089dc:	af00      	add	r7, sp, #0
 80089de:	60f8      	str	r0, [r7, #12]
 80089e0:	60b9      	str	r1, [r7, #8]
 80089e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80089e4:	e02f      	b.n	8008a46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	68b9      	ldr	r1, [r7, #8]
 80089ea:	68f8      	ldr	r0, [r7, #12]
 80089ec:	f000 f8ba 	bl	8008b64 <I2C_IsErrorOccurred>
 80089f0:	4603      	mov	r3, r0
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d001      	beq.n	80089fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80089f6:	2301      	movs	r3, #1
 80089f8:	e02d      	b.n	8008a56 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089fa:	f7fe f82f 	bl	8006a5c <HAL_GetTick>
 80089fe:	4602      	mov	r2, r0
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	1ad3      	subs	r3, r2, r3
 8008a04:	68ba      	ldr	r2, [r7, #8]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d302      	bcc.n	8008a10 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d11a      	bne.n	8008a46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	699b      	ldr	r3, [r3, #24]
 8008a16:	f003 0320 	and.w	r3, r3, #32
 8008a1a:	2b20      	cmp	r3, #32
 8008a1c:	d013      	beq.n	8008a46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a22:	f043 0220 	orr.w	r2, r3, #32
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2220      	movs	r2, #32
 8008a2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2200      	movs	r2, #0
 8008a36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	e007      	b.n	8008a56 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	699b      	ldr	r3, [r3, #24]
 8008a4c:	f003 0320 	and.w	r3, r3, #32
 8008a50:	2b20      	cmp	r3, #32
 8008a52:	d1c8      	bne.n	80089e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008a54:	2300      	movs	r3, #0
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
	...

08008a60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	60b9      	str	r1, [r7, #8]
 8008a6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008a6c:	e06b      	b.n	8008b46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	68b9      	ldr	r1, [r7, #8]
 8008a72:	68f8      	ldr	r0, [r7, #12]
 8008a74:	f000 f876 	bl	8008b64 <I2C_IsErrorOccurred>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d001      	beq.n	8008a82 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e069      	b.n	8008b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	699b      	ldr	r3, [r3, #24]
 8008a88:	f003 0320 	and.w	r3, r3, #32
 8008a8c:	2b20      	cmp	r3, #32
 8008a8e:	d138      	bne.n	8008b02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	699b      	ldr	r3, [r3, #24]
 8008a96:	f003 0304 	and.w	r3, r3, #4
 8008a9a:	2b04      	cmp	r3, #4
 8008a9c:	d105      	bne.n	8008aaa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d001      	beq.n	8008aaa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	e055      	b.n	8008b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	699b      	ldr	r3, [r3, #24]
 8008ab0:	f003 0310 	and.w	r3, r3, #16
 8008ab4:	2b10      	cmp	r3, #16
 8008ab6:	d107      	bne.n	8008ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2210      	movs	r2, #16
 8008abe:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2204      	movs	r2, #4
 8008ac4:	645a      	str	r2, [r3, #68]	@ 0x44
 8008ac6:	e002      	b.n	8008ace <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2200      	movs	r2, #0
 8008acc:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2220      	movs	r2, #32
 8008ad4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	6859      	ldr	r1, [r3, #4]
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8008b60 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8008ae2:	400b      	ands	r3, r1
 8008ae4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2220      	movs	r2, #32
 8008aea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	e029      	b.n	8008b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b02:	f7fd ffab 	bl	8006a5c <HAL_GetTick>
 8008b06:	4602      	mov	r2, r0
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	1ad3      	subs	r3, r2, r3
 8008b0c:	68ba      	ldr	r2, [r7, #8]
 8008b0e:	429a      	cmp	r2, r3
 8008b10:	d302      	bcc.n	8008b18 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d116      	bne.n	8008b46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	699b      	ldr	r3, [r3, #24]
 8008b1e:	f003 0304 	and.w	r3, r3, #4
 8008b22:	2b04      	cmp	r3, #4
 8008b24:	d00f      	beq.n	8008b46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b2a:	f043 0220 	orr.w	r2, r3, #32
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2220      	movs	r2, #32
 8008b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008b42:	2301      	movs	r3, #1
 8008b44:	e007      	b.n	8008b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	699b      	ldr	r3, [r3, #24]
 8008b4c:	f003 0304 	and.w	r3, r3, #4
 8008b50:	2b04      	cmp	r3, #4
 8008b52:	d18c      	bne.n	8008a6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008b54:	2300      	movs	r3, #0
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3710      	adds	r7, #16
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
 8008b5e:	bf00      	nop
 8008b60:	fe00e800 	.word	0xfe00e800

08008b64 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b08a      	sub	sp, #40	@ 0x28
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b70:	2300      	movs	r3, #0
 8008b72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	699b      	ldr	r3, [r3, #24]
 8008b7c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	f003 0310 	and.w	r3, r3, #16
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d068      	beq.n	8008c62 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2210      	movs	r2, #16
 8008b96:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008b98:	e049      	b.n	8008c2e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba0:	d045      	beq.n	8008c2e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008ba2:	f7fd ff5b 	bl	8006a5c <HAL_GetTick>
 8008ba6:	4602      	mov	r2, r0
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	1ad3      	subs	r3, r2, r3
 8008bac:	68ba      	ldr	r2, [r7, #8]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d302      	bcc.n	8008bb8 <I2C_IsErrorOccurred+0x54>
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d13a      	bne.n	8008c2e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008bc2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008bca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	699b      	ldr	r3, [r3, #24]
 8008bd2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008bd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008bda:	d121      	bne.n	8008c20 <I2C_IsErrorOccurred+0xbc>
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008be2:	d01d      	beq.n	8008c20 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008be4:	7cfb      	ldrb	r3, [r7, #19]
 8008be6:	2b20      	cmp	r3, #32
 8008be8:	d01a      	beq.n	8008c20 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	685a      	ldr	r2, [r3, #4]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008bf8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008bfa:	f7fd ff2f 	bl	8006a5c <HAL_GetTick>
 8008bfe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c00:	e00e      	b.n	8008c20 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008c02:	f7fd ff2b 	bl	8006a5c <HAL_GetTick>
 8008c06:	4602      	mov	r2, r0
 8008c08:	69fb      	ldr	r3, [r7, #28]
 8008c0a:	1ad3      	subs	r3, r2, r3
 8008c0c:	2b19      	cmp	r3, #25
 8008c0e:	d907      	bls.n	8008c20 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008c10:	6a3b      	ldr	r3, [r7, #32]
 8008c12:	f043 0320 	orr.w	r3, r3, #32
 8008c16:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8008c1e:	e006      	b.n	8008c2e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	699b      	ldr	r3, [r3, #24]
 8008c26:	f003 0320 	and.w	r3, r3, #32
 8008c2a:	2b20      	cmp	r3, #32
 8008c2c:	d1e9      	bne.n	8008c02 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	699b      	ldr	r3, [r3, #24]
 8008c34:	f003 0320 	and.w	r3, r3, #32
 8008c38:	2b20      	cmp	r3, #32
 8008c3a:	d003      	beq.n	8008c44 <I2C_IsErrorOccurred+0xe0>
 8008c3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d0aa      	beq.n	8008b9a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008c44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d103      	bne.n	8008c54 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2220      	movs	r2, #32
 8008c52:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008c54:	6a3b      	ldr	r3, [r7, #32]
 8008c56:	f043 0304 	orr.w	r3, r3, #4
 8008c5a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	699b      	ldr	r3, [r3, #24]
 8008c68:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d00b      	beq.n	8008c8c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008c74:	6a3b      	ldr	r3, [r7, #32]
 8008c76:	f043 0301 	orr.w	r3, r3, #1
 8008c7a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008c84:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008c86:	2301      	movs	r3, #1
 8008c88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00b      	beq.n	8008cae <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008c96:	6a3b      	ldr	r3, [r7, #32]
 8008c98:	f043 0308 	orr.w	r3, r3, #8
 8008c9c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008ca6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008cae:	69bb      	ldr	r3, [r7, #24]
 8008cb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00b      	beq.n	8008cd0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008cb8:	6a3b      	ldr	r3, [r7, #32]
 8008cba:	f043 0302 	orr.w	r3, r3, #2
 8008cbe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008cc8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008cd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d01c      	beq.n	8008d12 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008cd8:	68f8      	ldr	r0, [r7, #12]
 8008cda:	f7ff fdc3 	bl	8008864 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	6859      	ldr	r1, [r3, #4]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8008d20 <I2C_IsErrorOccurred+0x1bc>)
 8008cea:	400b      	ands	r3, r1
 8008cec:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	431a      	orrs	r2, r3
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2220      	movs	r2, #32
 8008cfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2200      	movs	r2, #0
 8008d06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008d12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3728      	adds	r7, #40	@ 0x28
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}
 8008d1e:	bf00      	nop
 8008d20:	fe00e800 	.word	0xfe00e800

08008d24 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b087      	sub	sp, #28
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	60f8      	str	r0, [r7, #12]
 8008d2c:	607b      	str	r3, [r7, #4]
 8008d2e:	460b      	mov	r3, r1
 8008d30:	817b      	strh	r3, [r7, #10]
 8008d32:	4613      	mov	r3, r2
 8008d34:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d36:	897b      	ldrh	r3, [r7, #10]
 8008d38:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008d3c:	7a7b      	ldrb	r3, [r7, #9]
 8008d3e:	041b      	lsls	r3, r3, #16
 8008d40:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d44:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d4a:	6a3b      	ldr	r3, [r7, #32]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d52:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	6a3b      	ldr	r3, [r7, #32]
 8008d5c:	0d5b      	lsrs	r3, r3, #21
 8008d5e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008d62:	4b08      	ldr	r3, [pc, #32]	@ (8008d84 <I2C_TransferConfig+0x60>)
 8008d64:	430b      	orrs	r3, r1
 8008d66:	43db      	mvns	r3, r3
 8008d68:	ea02 0103 	and.w	r1, r2, r3
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	697a      	ldr	r2, [r7, #20]
 8008d72:	430a      	orrs	r2, r1
 8008d74:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008d76:	bf00      	nop
 8008d78:	371c      	adds	r7, #28
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	03ff63ff 	.word	0x03ff63ff

08008d88 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b083      	sub	sp, #12
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	2b20      	cmp	r3, #32
 8008d9c:	d138      	bne.n	8008e10 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	d101      	bne.n	8008dac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008da8:	2302      	movs	r3, #2
 8008daa:	e032      	b.n	8008e12 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2201      	movs	r2, #1
 8008db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2224      	movs	r2, #36	@ 0x24
 8008db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f022 0201 	bic.w	r2, r2, #1
 8008dca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	681a      	ldr	r2, [r3, #0]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008dda:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	6819      	ldr	r1, [r3, #0]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	683a      	ldr	r2, [r7, #0]
 8008de8:	430a      	orrs	r2, r1
 8008dea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	681a      	ldr	r2, [r3, #0]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f042 0201 	orr.w	r2, r2, #1
 8008dfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2220      	movs	r2, #32
 8008e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	e000      	b.n	8008e12 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008e10:	2302      	movs	r3, #2
  }
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	370c      	adds	r7, #12
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr

08008e1e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008e1e:	b480      	push	{r7}
 8008e20:	b085      	sub	sp, #20
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
 8008e26:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	2b20      	cmp	r3, #32
 8008e32:	d139      	bne.n	8008ea8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d101      	bne.n	8008e42 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008e3e:	2302      	movs	r3, #2
 8008e40:	e033      	b.n	8008eaa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2201      	movs	r2, #1
 8008e46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2224      	movs	r2, #36	@ 0x24
 8008e4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	681a      	ldr	r2, [r3, #0]
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f022 0201 	bic.w	r2, r2, #1
 8008e60:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008e70:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	021b      	lsls	r3, r3, #8
 8008e76:	68fa      	ldr	r2, [r7, #12]
 8008e78:	4313      	orrs	r3, r2
 8008e7a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	68fa      	ldr	r2, [r7, #12]
 8008e82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681a      	ldr	r2, [r3, #0]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f042 0201 	orr.w	r2, r2, #1
 8008e92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2220      	movs	r2, #32
 8008e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	e000      	b.n	8008eaa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008ea8:	2302      	movs	r3, #2
  }
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3714      	adds	r7, #20
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
	...

08008eb8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008ebc:	4b05      	ldr	r3, [pc, #20]	@ (8008ed4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a04      	ldr	r2, [pc, #16]	@ (8008ed4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008ec2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ec6:	6013      	str	r3, [r2, #0]
}
 8008ec8:	bf00      	nop
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop
 8008ed4:	40007000 	.word	0x40007000

08008ed8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008ed8:	b480      	push	{r7}
 8008eda:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008edc:	4b0d      	ldr	r3, [pc, #52]	@ (8008f14 <HAL_PWREx_GetVoltageRange+0x3c>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008ee4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ee8:	d102      	bne.n	8008ef0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8008eea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008eee:	e00b      	b.n	8008f08 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8008ef0:	4b08      	ldr	r3, [pc, #32]	@ (8008f14 <HAL_PWREx_GetVoltageRange+0x3c>)
 8008ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008efa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008efe:	d102      	bne.n	8008f06 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8008f00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008f04:	e000      	b.n	8008f08 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8008f06:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop
 8008f14:	40007000 	.word	0x40007000

08008f18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b085      	sub	sp, #20
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d141      	bne.n	8008faa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008f26:	4b4b      	ldr	r3, [pc, #300]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008f2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f32:	d131      	bne.n	8008f98 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008f34:	4b47      	ldr	r3, [pc, #284]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f3a:	4a46      	ldr	r2, [pc, #280]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008f44:	4b43      	ldr	r3, [pc, #268]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008f4c:	4a41      	ldr	r2, [pc, #260]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008f52:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8008f54:	4b40      	ldr	r3, [pc, #256]	@ (8009058 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	2232      	movs	r2, #50	@ 0x32
 8008f5a:	fb02 f303 	mul.w	r3, r2, r3
 8008f5e:	4a3f      	ldr	r2, [pc, #252]	@ (800905c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008f60:	fba2 2303 	umull	r2, r3, r2, r3
 8008f64:	0c9b      	lsrs	r3, r3, #18
 8008f66:	3301      	adds	r3, #1
 8008f68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008f6a:	e002      	b.n	8008f72 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	3b01      	subs	r3, #1
 8008f70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008f72:	4b38      	ldr	r3, [pc, #224]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f74:	695b      	ldr	r3, [r3, #20]
 8008f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f7e:	d102      	bne.n	8008f86 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d1f2      	bne.n	8008f6c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008f86:	4b33      	ldr	r3, [pc, #204]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f88:	695b      	ldr	r3, [r3, #20]
 8008f8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f92:	d158      	bne.n	8009046 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008f94:	2303      	movs	r3, #3
 8008f96:	e057      	b.n	8009048 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008f98:	4b2e      	ldr	r3, [pc, #184]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f9e:	4a2d      	ldr	r2, [pc, #180]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008fa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008fa4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008fa8:	e04d      	b.n	8009046 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fb0:	d141      	bne.n	8009036 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008fb2:	4b28      	ldr	r3, [pc, #160]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008fba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fbe:	d131      	bne.n	8009024 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008fc0:	4b24      	ldr	r3, [pc, #144]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fc6:	4a23      	ldr	r2, [pc, #140]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008fc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fcc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008fd0:	4b20      	ldr	r3, [pc, #128]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008fd8:	4a1e      	ldr	r2, [pc, #120]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008fda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008fde:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8008fe0:	4b1d      	ldr	r3, [pc, #116]	@ (8009058 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2232      	movs	r2, #50	@ 0x32
 8008fe6:	fb02 f303 	mul.w	r3, r2, r3
 8008fea:	4a1c      	ldr	r2, [pc, #112]	@ (800905c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008fec:	fba2 2303 	umull	r2, r3, r2, r3
 8008ff0:	0c9b      	lsrs	r3, r3, #18
 8008ff2:	3301      	adds	r3, #1
 8008ff4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ff6:	e002      	b.n	8008ffe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	3b01      	subs	r3, #1
 8008ffc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ffe:	4b15      	ldr	r3, [pc, #84]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009000:	695b      	ldr	r3, [r3, #20]
 8009002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800900a:	d102      	bne.n	8009012 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d1f2      	bne.n	8008ff8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009012:	4b10      	ldr	r3, [pc, #64]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009014:	695b      	ldr	r3, [r3, #20]
 8009016:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800901a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800901e:	d112      	bne.n	8009046 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009020:	2303      	movs	r3, #3
 8009022:	e011      	b.n	8009048 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009024:	4b0b      	ldr	r3, [pc, #44]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009026:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800902a:	4a0a      	ldr	r2, [pc, #40]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800902c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009030:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009034:	e007      	b.n	8009046 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009036:	4b07      	ldr	r3, [pc, #28]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800903e:	4a05      	ldr	r2, [pc, #20]	@ (8009054 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009040:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009044:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3714      	adds	r7, #20
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr
 8009054:	40007000 	.word	0x40007000
 8009058:	20000024 	.word	0x20000024
 800905c:	431bde83 	.word	0x431bde83

08009060 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8009060:	b480      	push	{r7}
 8009062:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8009064:	4b05      	ldr	r3, [pc, #20]	@ (800907c <HAL_PWREx_EnableVddIO2+0x1c>)
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	4a04      	ldr	r2, [pc, #16]	@ (800907c <HAL_PWREx_EnableVddIO2+0x1c>)
 800906a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800906e:	6053      	str	r3, [r2, #4]
}
 8009070:	bf00      	nop
 8009072:	46bd      	mov	sp, r7
 8009074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009078:	4770      	bx	lr
 800907a:	bf00      	nop
 800907c:	40007000 	.word	0x40007000

08009080 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b088      	sub	sp, #32
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d102      	bne.n	8009094 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800908e:	2301      	movs	r3, #1
 8009090:	f000 bc08 	b.w	80098a4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009094:	4b96      	ldr	r3, [pc, #600]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009096:	689b      	ldr	r3, [r3, #8]
 8009098:	f003 030c 	and.w	r3, r3, #12
 800909c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800909e:	4b94      	ldr	r3, [pc, #592]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	f003 0303 	and.w	r3, r3, #3
 80090a6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f003 0310 	and.w	r3, r3, #16
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	f000 80e4 	beq.w	800927e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d007      	beq.n	80090cc <HAL_RCC_OscConfig+0x4c>
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	2b0c      	cmp	r3, #12
 80090c0:	f040 808b 	bne.w	80091da <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	f040 8087 	bne.w	80091da <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80090cc:	4b88      	ldr	r3, [pc, #544]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f003 0302 	and.w	r3, r3, #2
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d005      	beq.n	80090e4 <HAL_RCC_OscConfig+0x64>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	699b      	ldr	r3, [r3, #24]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d101      	bne.n	80090e4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80090e0:	2301      	movs	r3, #1
 80090e2:	e3df      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6a1a      	ldr	r2, [r3, #32]
 80090e8:	4b81      	ldr	r3, [pc, #516]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f003 0308 	and.w	r3, r3, #8
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d004      	beq.n	80090fe <HAL_RCC_OscConfig+0x7e>
 80090f4:	4b7e      	ldr	r3, [pc, #504]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80090fc:	e005      	b.n	800910a <HAL_RCC_OscConfig+0x8a>
 80090fe:	4b7c      	ldr	r3, [pc, #496]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009100:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009104:	091b      	lsrs	r3, r3, #4
 8009106:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800910a:	4293      	cmp	r3, r2
 800910c:	d223      	bcs.n	8009156 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6a1b      	ldr	r3, [r3, #32]
 8009112:	4618      	mov	r0, r3
 8009114:	f000 fdcc 	bl	8009cb0 <RCC_SetFlashLatencyFromMSIRange>
 8009118:	4603      	mov	r3, r0
 800911a:	2b00      	cmp	r3, #0
 800911c:	d001      	beq.n	8009122 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800911e:	2301      	movs	r3, #1
 8009120:	e3c0      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009122:	4b73      	ldr	r3, [pc, #460]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a72      	ldr	r2, [pc, #456]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009128:	f043 0308 	orr.w	r3, r3, #8
 800912c:	6013      	str	r3, [r2, #0]
 800912e:	4b70      	ldr	r3, [pc, #448]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6a1b      	ldr	r3, [r3, #32]
 800913a:	496d      	ldr	r1, [pc, #436]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 800913c:	4313      	orrs	r3, r2
 800913e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009140:	4b6b      	ldr	r3, [pc, #428]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	69db      	ldr	r3, [r3, #28]
 800914c:	021b      	lsls	r3, r3, #8
 800914e:	4968      	ldr	r1, [pc, #416]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009150:	4313      	orrs	r3, r2
 8009152:	604b      	str	r3, [r1, #4]
 8009154:	e025      	b.n	80091a2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009156:	4b66      	ldr	r3, [pc, #408]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a65      	ldr	r2, [pc, #404]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 800915c:	f043 0308 	orr.w	r3, r3, #8
 8009160:	6013      	str	r3, [r2, #0]
 8009162:	4b63      	ldr	r3, [pc, #396]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6a1b      	ldr	r3, [r3, #32]
 800916e:	4960      	ldr	r1, [pc, #384]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009170:	4313      	orrs	r3, r2
 8009172:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009174:	4b5e      	ldr	r3, [pc, #376]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	69db      	ldr	r3, [r3, #28]
 8009180:	021b      	lsls	r3, r3, #8
 8009182:	495b      	ldr	r1, [pc, #364]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009184:	4313      	orrs	r3, r2
 8009186:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009188:	69bb      	ldr	r3, [r7, #24]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d109      	bne.n	80091a2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6a1b      	ldr	r3, [r3, #32]
 8009192:	4618      	mov	r0, r3
 8009194:	f000 fd8c 	bl	8009cb0 <RCC_SetFlashLatencyFromMSIRange>
 8009198:	4603      	mov	r3, r0
 800919a:	2b00      	cmp	r3, #0
 800919c:	d001      	beq.n	80091a2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800919e:	2301      	movs	r3, #1
 80091a0:	e380      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80091a2:	f000 fcc1 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 80091a6:	4602      	mov	r2, r0
 80091a8:	4b51      	ldr	r3, [pc, #324]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	091b      	lsrs	r3, r3, #4
 80091ae:	f003 030f 	and.w	r3, r3, #15
 80091b2:	4950      	ldr	r1, [pc, #320]	@ (80092f4 <HAL_RCC_OscConfig+0x274>)
 80091b4:	5ccb      	ldrb	r3, [r1, r3]
 80091b6:	f003 031f 	and.w	r3, r3, #31
 80091ba:	fa22 f303 	lsr.w	r3, r2, r3
 80091be:	4a4e      	ldr	r2, [pc, #312]	@ (80092f8 <HAL_RCC_OscConfig+0x278>)
 80091c0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80091c2:	4b4e      	ldr	r3, [pc, #312]	@ (80092fc <HAL_RCC_OscConfig+0x27c>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7fd fbf8 	bl	80069bc <HAL_InitTick>
 80091cc:	4603      	mov	r3, r0
 80091ce:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80091d0:	7bfb      	ldrb	r3, [r7, #15]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d052      	beq.n	800927c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80091d6:	7bfb      	ldrb	r3, [r7, #15]
 80091d8:	e364      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d032      	beq.n	8009248 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80091e2:	4b43      	ldr	r3, [pc, #268]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4a42      	ldr	r2, [pc, #264]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80091e8:	f043 0301 	orr.w	r3, r3, #1
 80091ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80091ee:	f7fd fc35 	bl	8006a5c <HAL_GetTick>
 80091f2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80091f4:	e008      	b.n	8009208 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80091f6:	f7fd fc31 	bl	8006a5c <HAL_GetTick>
 80091fa:	4602      	mov	r2, r0
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	1ad3      	subs	r3, r2, r3
 8009200:	2b02      	cmp	r3, #2
 8009202:	d901      	bls.n	8009208 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8009204:	2303      	movs	r3, #3
 8009206:	e34d      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009208:	4b39      	ldr	r3, [pc, #228]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f003 0302 	and.w	r3, r3, #2
 8009210:	2b00      	cmp	r3, #0
 8009212:	d0f0      	beq.n	80091f6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009214:	4b36      	ldr	r3, [pc, #216]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a35      	ldr	r2, [pc, #212]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 800921a:	f043 0308 	orr.w	r3, r3, #8
 800921e:	6013      	str	r3, [r2, #0]
 8009220:	4b33      	ldr	r3, [pc, #204]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6a1b      	ldr	r3, [r3, #32]
 800922c:	4930      	ldr	r1, [pc, #192]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 800922e:	4313      	orrs	r3, r2
 8009230:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009232:	4b2f      	ldr	r3, [pc, #188]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009234:	685b      	ldr	r3, [r3, #4]
 8009236:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	69db      	ldr	r3, [r3, #28]
 800923e:	021b      	lsls	r3, r3, #8
 8009240:	492b      	ldr	r1, [pc, #172]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009242:	4313      	orrs	r3, r2
 8009244:	604b      	str	r3, [r1, #4]
 8009246:	e01a      	b.n	800927e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009248:	4b29      	ldr	r3, [pc, #164]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a28      	ldr	r2, [pc, #160]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 800924e:	f023 0301 	bic.w	r3, r3, #1
 8009252:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009254:	f7fd fc02 	bl	8006a5c <HAL_GetTick>
 8009258:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800925a:	e008      	b.n	800926e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800925c:	f7fd fbfe 	bl	8006a5c <HAL_GetTick>
 8009260:	4602      	mov	r2, r0
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	1ad3      	subs	r3, r2, r3
 8009266:	2b02      	cmp	r3, #2
 8009268:	d901      	bls.n	800926e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800926a:	2303      	movs	r3, #3
 800926c:	e31a      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800926e:	4b20      	ldr	r3, [pc, #128]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f003 0302 	and.w	r3, r3, #2
 8009276:	2b00      	cmp	r3, #0
 8009278:	d1f0      	bne.n	800925c <HAL_RCC_OscConfig+0x1dc>
 800927a:	e000      	b.n	800927e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800927c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f003 0301 	and.w	r3, r3, #1
 8009286:	2b00      	cmp	r3, #0
 8009288:	d073      	beq.n	8009372 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800928a:	69bb      	ldr	r3, [r7, #24]
 800928c:	2b08      	cmp	r3, #8
 800928e:	d005      	beq.n	800929c <HAL_RCC_OscConfig+0x21c>
 8009290:	69bb      	ldr	r3, [r7, #24]
 8009292:	2b0c      	cmp	r3, #12
 8009294:	d10e      	bne.n	80092b4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	2b03      	cmp	r3, #3
 800929a:	d10b      	bne.n	80092b4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800929c:	4b14      	ldr	r3, [pc, #80]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d063      	beq.n	8009370 <HAL_RCC_OscConfig+0x2f0>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d15f      	bne.n	8009370 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80092b0:	2301      	movs	r3, #1
 80092b2:	e2f7      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092bc:	d106      	bne.n	80092cc <HAL_RCC_OscConfig+0x24c>
 80092be:	4b0c      	ldr	r3, [pc, #48]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4a0b      	ldr	r2, [pc, #44]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80092c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80092c8:	6013      	str	r3, [r2, #0]
 80092ca:	e025      	b.n	8009318 <HAL_RCC_OscConfig+0x298>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80092d4:	d114      	bne.n	8009300 <HAL_RCC_OscConfig+0x280>
 80092d6:	4b06      	ldr	r3, [pc, #24]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a05      	ldr	r2, [pc, #20]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80092dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80092e0:	6013      	str	r3, [r2, #0]
 80092e2:	4b03      	ldr	r3, [pc, #12]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a02      	ldr	r2, [pc, #8]	@ (80092f0 <HAL_RCC_OscConfig+0x270>)
 80092e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80092ec:	6013      	str	r3, [r2, #0]
 80092ee:	e013      	b.n	8009318 <HAL_RCC_OscConfig+0x298>
 80092f0:	40021000 	.word	0x40021000
 80092f4:	08018024 	.word	0x08018024
 80092f8:	20000024 	.word	0x20000024
 80092fc:	20000028 	.word	0x20000028
 8009300:	4ba0      	ldr	r3, [pc, #640]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4a9f      	ldr	r2, [pc, #636]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009306:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800930a:	6013      	str	r3, [r2, #0]
 800930c:	4b9d      	ldr	r3, [pc, #628]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4a9c      	ldr	r2, [pc, #624]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009312:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009316:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d013      	beq.n	8009348 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009320:	f7fd fb9c 	bl	8006a5c <HAL_GetTick>
 8009324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009326:	e008      	b.n	800933a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009328:	f7fd fb98 	bl	8006a5c <HAL_GetTick>
 800932c:	4602      	mov	r2, r0
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	1ad3      	subs	r3, r2, r3
 8009332:	2b64      	cmp	r3, #100	@ 0x64
 8009334:	d901      	bls.n	800933a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009336:	2303      	movs	r3, #3
 8009338:	e2b4      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800933a:	4b92      	ldr	r3, [pc, #584]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009342:	2b00      	cmp	r3, #0
 8009344:	d0f0      	beq.n	8009328 <HAL_RCC_OscConfig+0x2a8>
 8009346:	e014      	b.n	8009372 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009348:	f7fd fb88 	bl	8006a5c <HAL_GetTick>
 800934c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800934e:	e008      	b.n	8009362 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009350:	f7fd fb84 	bl	8006a5c <HAL_GetTick>
 8009354:	4602      	mov	r2, r0
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	1ad3      	subs	r3, r2, r3
 800935a:	2b64      	cmp	r3, #100	@ 0x64
 800935c:	d901      	bls.n	8009362 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800935e:	2303      	movs	r3, #3
 8009360:	e2a0      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009362:	4b88      	ldr	r3, [pc, #544]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800936a:	2b00      	cmp	r3, #0
 800936c:	d1f0      	bne.n	8009350 <HAL_RCC_OscConfig+0x2d0>
 800936e:	e000      	b.n	8009372 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009370:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f003 0302 	and.w	r3, r3, #2
 800937a:	2b00      	cmp	r3, #0
 800937c:	d060      	beq.n	8009440 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800937e:	69bb      	ldr	r3, [r7, #24]
 8009380:	2b04      	cmp	r3, #4
 8009382:	d005      	beq.n	8009390 <HAL_RCC_OscConfig+0x310>
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	2b0c      	cmp	r3, #12
 8009388:	d119      	bne.n	80093be <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	2b02      	cmp	r3, #2
 800938e:	d116      	bne.n	80093be <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009390:	4b7c      	ldr	r3, [pc, #496]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009398:	2b00      	cmp	r3, #0
 800939a:	d005      	beq.n	80093a8 <HAL_RCC_OscConfig+0x328>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	68db      	ldr	r3, [r3, #12]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d101      	bne.n	80093a8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80093a4:	2301      	movs	r3, #1
 80093a6:	e27d      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80093a8:	4b76      	ldr	r3, [pc, #472]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	691b      	ldr	r3, [r3, #16]
 80093b4:	061b      	lsls	r3, r3, #24
 80093b6:	4973      	ldr	r1, [pc, #460]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80093b8:	4313      	orrs	r3, r2
 80093ba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80093bc:	e040      	b.n	8009440 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	68db      	ldr	r3, [r3, #12]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d023      	beq.n	800940e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80093c6:	4b6f      	ldr	r3, [pc, #444]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a6e      	ldr	r2, [pc, #440]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80093cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80093d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093d2:	f7fd fb43 	bl	8006a5c <HAL_GetTick>
 80093d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80093d8:	e008      	b.n	80093ec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80093da:	f7fd fb3f 	bl	8006a5c <HAL_GetTick>
 80093de:	4602      	mov	r2, r0
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	1ad3      	subs	r3, r2, r3
 80093e4:	2b02      	cmp	r3, #2
 80093e6:	d901      	bls.n	80093ec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80093e8:	2303      	movs	r3, #3
 80093ea:	e25b      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80093ec:	4b65      	ldr	r3, [pc, #404]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d0f0      	beq.n	80093da <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80093f8:	4b62      	ldr	r3, [pc, #392]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	691b      	ldr	r3, [r3, #16]
 8009404:	061b      	lsls	r3, r3, #24
 8009406:	495f      	ldr	r1, [pc, #380]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009408:	4313      	orrs	r3, r2
 800940a:	604b      	str	r3, [r1, #4]
 800940c:	e018      	b.n	8009440 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800940e:	4b5d      	ldr	r3, [pc, #372]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4a5c      	ldr	r2, [pc, #368]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009414:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009418:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800941a:	f7fd fb1f 	bl	8006a5c <HAL_GetTick>
 800941e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009420:	e008      	b.n	8009434 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009422:	f7fd fb1b 	bl	8006a5c <HAL_GetTick>
 8009426:	4602      	mov	r2, r0
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	1ad3      	subs	r3, r2, r3
 800942c:	2b02      	cmp	r3, #2
 800942e:	d901      	bls.n	8009434 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8009430:	2303      	movs	r3, #3
 8009432:	e237      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009434:	4b53      	ldr	r3, [pc, #332]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1f0      	bne.n	8009422 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f003 0308 	and.w	r3, r3, #8
 8009448:	2b00      	cmp	r3, #0
 800944a:	d03c      	beq.n	80094c6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	695b      	ldr	r3, [r3, #20]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d01c      	beq.n	800948e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009454:	4b4b      	ldr	r3, [pc, #300]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009456:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800945a:	4a4a      	ldr	r2, [pc, #296]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 800945c:	f043 0301 	orr.w	r3, r3, #1
 8009460:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009464:	f7fd fafa 	bl	8006a5c <HAL_GetTick>
 8009468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800946a:	e008      	b.n	800947e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800946c:	f7fd faf6 	bl	8006a5c <HAL_GetTick>
 8009470:	4602      	mov	r2, r0
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	1ad3      	subs	r3, r2, r3
 8009476:	2b02      	cmp	r3, #2
 8009478:	d901      	bls.n	800947e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800947a:	2303      	movs	r3, #3
 800947c:	e212      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800947e:	4b41      	ldr	r3, [pc, #260]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009480:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009484:	f003 0302 	and.w	r3, r3, #2
 8009488:	2b00      	cmp	r3, #0
 800948a:	d0ef      	beq.n	800946c <HAL_RCC_OscConfig+0x3ec>
 800948c:	e01b      	b.n	80094c6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800948e:	4b3d      	ldr	r3, [pc, #244]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009490:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009494:	4a3b      	ldr	r2, [pc, #236]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009496:	f023 0301 	bic.w	r3, r3, #1
 800949a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800949e:	f7fd fadd 	bl	8006a5c <HAL_GetTick>
 80094a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80094a4:	e008      	b.n	80094b8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80094a6:	f7fd fad9 	bl	8006a5c <HAL_GetTick>
 80094aa:	4602      	mov	r2, r0
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	1ad3      	subs	r3, r2, r3
 80094b0:	2b02      	cmp	r3, #2
 80094b2:	d901      	bls.n	80094b8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80094b4:	2303      	movs	r3, #3
 80094b6:	e1f5      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80094b8:	4b32      	ldr	r3, [pc, #200]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80094ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094be:	f003 0302 	and.w	r3, r3, #2
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d1ef      	bne.n	80094a6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 0304 	and.w	r3, r3, #4
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	f000 80a6 	beq.w	8009620 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80094d4:	2300      	movs	r3, #0
 80094d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80094d8:	4b2a      	ldr	r3, [pc, #168]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80094da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d10d      	bne.n	8009500 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80094e4:	4b27      	ldr	r3, [pc, #156]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80094e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094e8:	4a26      	ldr	r2, [pc, #152]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80094ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80094ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80094f0:	4b24      	ldr	r3, [pc, #144]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 80094f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80094f8:	60bb      	str	r3, [r7, #8]
 80094fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80094fc:	2301      	movs	r3, #1
 80094fe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009500:	4b21      	ldr	r3, [pc, #132]	@ (8009588 <HAL_RCC_OscConfig+0x508>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009508:	2b00      	cmp	r3, #0
 800950a:	d118      	bne.n	800953e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800950c:	4b1e      	ldr	r3, [pc, #120]	@ (8009588 <HAL_RCC_OscConfig+0x508>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a1d      	ldr	r2, [pc, #116]	@ (8009588 <HAL_RCC_OscConfig+0x508>)
 8009512:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009516:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009518:	f7fd faa0 	bl	8006a5c <HAL_GetTick>
 800951c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800951e:	e008      	b.n	8009532 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009520:	f7fd fa9c 	bl	8006a5c <HAL_GetTick>
 8009524:	4602      	mov	r2, r0
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	1ad3      	subs	r3, r2, r3
 800952a:	2b02      	cmp	r3, #2
 800952c:	d901      	bls.n	8009532 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800952e:	2303      	movs	r3, #3
 8009530:	e1b8      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009532:	4b15      	ldr	r3, [pc, #84]	@ (8009588 <HAL_RCC_OscConfig+0x508>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800953a:	2b00      	cmp	r3, #0
 800953c:	d0f0      	beq.n	8009520 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	689b      	ldr	r3, [r3, #8]
 8009542:	2b01      	cmp	r3, #1
 8009544:	d108      	bne.n	8009558 <HAL_RCC_OscConfig+0x4d8>
 8009546:	4b0f      	ldr	r3, [pc, #60]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800954c:	4a0d      	ldr	r2, [pc, #52]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 800954e:	f043 0301 	orr.w	r3, r3, #1
 8009552:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009556:	e029      	b.n	80095ac <HAL_RCC_OscConfig+0x52c>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	689b      	ldr	r3, [r3, #8]
 800955c:	2b05      	cmp	r3, #5
 800955e:	d115      	bne.n	800958c <HAL_RCC_OscConfig+0x50c>
 8009560:	4b08      	ldr	r3, [pc, #32]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009566:	4a07      	ldr	r2, [pc, #28]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009568:	f043 0304 	orr.w	r3, r3, #4
 800956c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009570:	4b04      	ldr	r3, [pc, #16]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009576:	4a03      	ldr	r2, [pc, #12]	@ (8009584 <HAL_RCC_OscConfig+0x504>)
 8009578:	f043 0301 	orr.w	r3, r3, #1
 800957c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009580:	e014      	b.n	80095ac <HAL_RCC_OscConfig+0x52c>
 8009582:	bf00      	nop
 8009584:	40021000 	.word	0x40021000
 8009588:	40007000 	.word	0x40007000
 800958c:	4b9d      	ldr	r3, [pc, #628]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 800958e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009592:	4a9c      	ldr	r2, [pc, #624]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 8009594:	f023 0301 	bic.w	r3, r3, #1
 8009598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800959c:	4b99      	ldr	r3, [pc, #612]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 800959e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095a2:	4a98      	ldr	r2, [pc, #608]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 80095a4:	f023 0304 	bic.w	r3, r3, #4
 80095a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d016      	beq.n	80095e2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095b4:	f7fd fa52 	bl	8006a5c <HAL_GetTick>
 80095b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80095ba:	e00a      	b.n	80095d2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095bc:	f7fd fa4e 	bl	8006a5c <HAL_GetTick>
 80095c0:	4602      	mov	r2, r0
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	1ad3      	subs	r3, r2, r3
 80095c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d901      	bls.n	80095d2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80095ce:	2303      	movs	r3, #3
 80095d0:	e168      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80095d2:	4b8c      	ldr	r3, [pc, #560]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 80095d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095d8:	f003 0302 	and.w	r3, r3, #2
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d0ed      	beq.n	80095bc <HAL_RCC_OscConfig+0x53c>
 80095e0:	e015      	b.n	800960e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095e2:	f7fd fa3b 	bl	8006a5c <HAL_GetTick>
 80095e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80095e8:	e00a      	b.n	8009600 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095ea:	f7fd fa37 	bl	8006a5c <HAL_GetTick>
 80095ee:	4602      	mov	r2, r0
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	1ad3      	subs	r3, r2, r3
 80095f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d901      	bls.n	8009600 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80095fc:	2303      	movs	r3, #3
 80095fe:	e151      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009600:	4b80      	ldr	r3, [pc, #512]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 8009602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009606:	f003 0302 	and.w	r3, r3, #2
 800960a:	2b00      	cmp	r3, #0
 800960c:	d1ed      	bne.n	80095ea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800960e:	7ffb      	ldrb	r3, [r7, #31]
 8009610:	2b01      	cmp	r3, #1
 8009612:	d105      	bne.n	8009620 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009614:	4b7b      	ldr	r3, [pc, #492]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 8009616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009618:	4a7a      	ldr	r2, [pc, #488]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 800961a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800961e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f003 0320 	and.w	r3, r3, #32
 8009628:	2b00      	cmp	r3, #0
 800962a:	d03c      	beq.n	80096a6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009630:	2b00      	cmp	r3, #0
 8009632:	d01c      	beq.n	800966e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009634:	4b73      	ldr	r3, [pc, #460]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 8009636:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800963a:	4a72      	ldr	r2, [pc, #456]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 800963c:	f043 0301 	orr.w	r3, r3, #1
 8009640:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009644:	f7fd fa0a 	bl	8006a5c <HAL_GetTick>
 8009648:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800964a:	e008      	b.n	800965e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800964c:	f7fd fa06 	bl	8006a5c <HAL_GetTick>
 8009650:	4602      	mov	r2, r0
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	1ad3      	subs	r3, r2, r3
 8009656:	2b02      	cmp	r3, #2
 8009658:	d901      	bls.n	800965e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800965a:	2303      	movs	r3, #3
 800965c:	e122      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800965e:	4b69      	ldr	r3, [pc, #420]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 8009660:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009664:	f003 0302 	and.w	r3, r3, #2
 8009668:	2b00      	cmp	r3, #0
 800966a:	d0ef      	beq.n	800964c <HAL_RCC_OscConfig+0x5cc>
 800966c:	e01b      	b.n	80096a6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800966e:	4b65      	ldr	r3, [pc, #404]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 8009670:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009674:	4a63      	ldr	r2, [pc, #396]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 8009676:	f023 0301 	bic.w	r3, r3, #1
 800967a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800967e:	f7fd f9ed 	bl	8006a5c <HAL_GetTick>
 8009682:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009684:	e008      	b.n	8009698 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009686:	f7fd f9e9 	bl	8006a5c <HAL_GetTick>
 800968a:	4602      	mov	r2, r0
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	1ad3      	subs	r3, r2, r3
 8009690:	2b02      	cmp	r3, #2
 8009692:	d901      	bls.n	8009698 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8009694:	2303      	movs	r3, #3
 8009696:	e105      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009698:	4b5a      	ldr	r3, [pc, #360]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 800969a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800969e:	f003 0302 	and.w	r3, r3, #2
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1ef      	bne.n	8009686 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	f000 80f9 	beq.w	80098a2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b4:	2b02      	cmp	r3, #2
 80096b6:	f040 80cf 	bne.w	8009858 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80096ba:	4b52      	ldr	r3, [pc, #328]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	f003 0203 	and.w	r2, r3, #3
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d12c      	bne.n	8009728 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096d8:	3b01      	subs	r3, #1
 80096da:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80096dc:	429a      	cmp	r2, r3
 80096de:	d123      	bne.n	8009728 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80096e0:	697b      	ldr	r3, [r7, #20]
 80096e2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096ea:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80096ec:	429a      	cmp	r2, r3
 80096ee:	d11b      	bne.n	8009728 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096fa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80096fc:	429a      	cmp	r2, r3
 80096fe:	d113      	bne.n	8009728 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800970a:	085b      	lsrs	r3, r3, #1
 800970c:	3b01      	subs	r3, #1
 800970e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009710:	429a      	cmp	r2, r3
 8009712:	d109      	bne.n	8009728 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800971e:	085b      	lsrs	r3, r3, #1
 8009720:	3b01      	subs	r3, #1
 8009722:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009724:	429a      	cmp	r2, r3
 8009726:	d071      	beq.n	800980c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009728:	69bb      	ldr	r3, [r7, #24]
 800972a:	2b0c      	cmp	r3, #12
 800972c:	d068      	beq.n	8009800 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800972e:	4b35      	ldr	r3, [pc, #212]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009736:	2b00      	cmp	r3, #0
 8009738:	d105      	bne.n	8009746 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800973a:	4b32      	ldr	r3, [pc, #200]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009742:	2b00      	cmp	r3, #0
 8009744:	d001      	beq.n	800974a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	e0ac      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800974a:	4b2e      	ldr	r3, [pc, #184]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a2d      	ldr	r2, [pc, #180]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 8009750:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009754:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009756:	f7fd f981 	bl	8006a5c <HAL_GetTick>
 800975a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800975c:	e008      	b.n	8009770 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800975e:	f7fd f97d 	bl	8006a5c <HAL_GetTick>
 8009762:	4602      	mov	r2, r0
 8009764:	693b      	ldr	r3, [r7, #16]
 8009766:	1ad3      	subs	r3, r2, r3
 8009768:	2b02      	cmp	r3, #2
 800976a:	d901      	bls.n	8009770 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800976c:	2303      	movs	r3, #3
 800976e:	e099      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009770:	4b24      	ldr	r3, [pc, #144]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009778:	2b00      	cmp	r3, #0
 800977a:	d1f0      	bne.n	800975e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800977c:	4b21      	ldr	r3, [pc, #132]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 800977e:	68da      	ldr	r2, [r3, #12]
 8009780:	4b21      	ldr	r3, [pc, #132]	@ (8009808 <HAL_RCC_OscConfig+0x788>)
 8009782:	4013      	ands	r3, r2
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8009788:	687a      	ldr	r2, [r7, #4]
 800978a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800978c:	3a01      	subs	r2, #1
 800978e:	0112      	lsls	r2, r2, #4
 8009790:	4311      	orrs	r1, r2
 8009792:	687a      	ldr	r2, [r7, #4]
 8009794:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009796:	0212      	lsls	r2, r2, #8
 8009798:	4311      	orrs	r1, r2
 800979a:	687a      	ldr	r2, [r7, #4]
 800979c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800979e:	0852      	lsrs	r2, r2, #1
 80097a0:	3a01      	subs	r2, #1
 80097a2:	0552      	lsls	r2, r2, #21
 80097a4:	4311      	orrs	r1, r2
 80097a6:	687a      	ldr	r2, [r7, #4]
 80097a8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80097aa:	0852      	lsrs	r2, r2, #1
 80097ac:	3a01      	subs	r2, #1
 80097ae:	0652      	lsls	r2, r2, #25
 80097b0:	4311      	orrs	r1, r2
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80097b6:	06d2      	lsls	r2, r2, #27
 80097b8:	430a      	orrs	r2, r1
 80097ba:	4912      	ldr	r1, [pc, #72]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 80097bc:	4313      	orrs	r3, r2
 80097be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80097c0:	4b10      	ldr	r3, [pc, #64]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a0f      	ldr	r2, [pc, #60]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 80097c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80097ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80097cc:	4b0d      	ldr	r3, [pc, #52]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 80097ce:	68db      	ldr	r3, [r3, #12]
 80097d0:	4a0c      	ldr	r2, [pc, #48]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 80097d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80097d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80097d8:	f7fd f940 	bl	8006a5c <HAL_GetTick>
 80097dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80097de:	e008      	b.n	80097f2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097e0:	f7fd f93c 	bl	8006a5c <HAL_GetTick>
 80097e4:	4602      	mov	r2, r0
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	1ad3      	subs	r3, r2, r3
 80097ea:	2b02      	cmp	r3, #2
 80097ec:	d901      	bls.n	80097f2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80097ee:	2303      	movs	r3, #3
 80097f0:	e058      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80097f2:	4b04      	ldr	r3, [pc, #16]	@ (8009804 <HAL_RCC_OscConfig+0x784>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d0f0      	beq.n	80097e0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80097fe:	e050      	b.n	80098a2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009800:	2301      	movs	r3, #1
 8009802:	e04f      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
 8009804:	40021000 	.word	0x40021000
 8009808:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800980c:	4b27      	ldr	r3, [pc, #156]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009814:	2b00      	cmp	r3, #0
 8009816:	d144      	bne.n	80098a2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009818:	4b24      	ldr	r3, [pc, #144]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a23      	ldr	r2, [pc, #140]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 800981e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009822:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009824:	4b21      	ldr	r3, [pc, #132]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	4a20      	ldr	r2, [pc, #128]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 800982a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800982e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009830:	f7fd f914 	bl	8006a5c <HAL_GetTick>
 8009834:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009836:	e008      	b.n	800984a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009838:	f7fd f910 	bl	8006a5c <HAL_GetTick>
 800983c:	4602      	mov	r2, r0
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	1ad3      	subs	r3, r2, r3
 8009842:	2b02      	cmp	r3, #2
 8009844:	d901      	bls.n	800984a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8009846:	2303      	movs	r3, #3
 8009848:	e02c      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800984a:	4b18      	ldr	r3, [pc, #96]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009852:	2b00      	cmp	r3, #0
 8009854:	d0f0      	beq.n	8009838 <HAL_RCC_OscConfig+0x7b8>
 8009856:	e024      	b.n	80098a2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009858:	69bb      	ldr	r3, [r7, #24]
 800985a:	2b0c      	cmp	r3, #12
 800985c:	d01f      	beq.n	800989e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800985e:	4b13      	ldr	r3, [pc, #76]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	4a12      	ldr	r2, [pc, #72]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 8009864:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800986a:	f7fd f8f7 	bl	8006a5c <HAL_GetTick>
 800986e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009870:	e008      	b.n	8009884 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009872:	f7fd f8f3 	bl	8006a5c <HAL_GetTick>
 8009876:	4602      	mov	r2, r0
 8009878:	693b      	ldr	r3, [r7, #16]
 800987a:	1ad3      	subs	r3, r2, r3
 800987c:	2b02      	cmp	r3, #2
 800987e:	d901      	bls.n	8009884 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8009880:	2303      	movs	r3, #3
 8009882:	e00f      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009884:	4b09      	ldr	r3, [pc, #36]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800988c:	2b00      	cmp	r3, #0
 800988e:	d1f0      	bne.n	8009872 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8009890:	4b06      	ldr	r3, [pc, #24]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 8009892:	68da      	ldr	r2, [r3, #12]
 8009894:	4905      	ldr	r1, [pc, #20]	@ (80098ac <HAL_RCC_OscConfig+0x82c>)
 8009896:	4b06      	ldr	r3, [pc, #24]	@ (80098b0 <HAL_RCC_OscConfig+0x830>)
 8009898:	4013      	ands	r3, r2
 800989a:	60cb      	str	r3, [r1, #12]
 800989c:	e001      	b.n	80098a2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	e000      	b.n	80098a4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80098a2:	2300      	movs	r3, #0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3720      	adds	r7, #32
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}
 80098ac:	40021000 	.word	0x40021000
 80098b0:	feeefffc 	.word	0xfeeefffc

080098b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b086      	sub	sp, #24
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
 80098bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80098be:	2300      	movs	r3, #0
 80098c0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d101      	bne.n	80098cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80098c8:	2301      	movs	r3, #1
 80098ca:	e11d      	b.n	8009b08 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80098cc:	4b90      	ldr	r3, [pc, #576]	@ (8009b10 <HAL_RCC_ClockConfig+0x25c>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f003 030f 	and.w	r3, r3, #15
 80098d4:	683a      	ldr	r2, [r7, #0]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d910      	bls.n	80098fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80098da:	4b8d      	ldr	r3, [pc, #564]	@ (8009b10 <HAL_RCC_ClockConfig+0x25c>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f023 020f 	bic.w	r2, r3, #15
 80098e2:	498b      	ldr	r1, [pc, #556]	@ (8009b10 <HAL_RCC_ClockConfig+0x25c>)
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	4313      	orrs	r3, r2
 80098e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80098ea:	4b89      	ldr	r3, [pc, #548]	@ (8009b10 <HAL_RCC_ClockConfig+0x25c>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f003 030f 	and.w	r3, r3, #15
 80098f2:	683a      	ldr	r2, [r7, #0]
 80098f4:	429a      	cmp	r2, r3
 80098f6:	d001      	beq.n	80098fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80098f8:	2301      	movs	r3, #1
 80098fa:	e105      	b.n	8009b08 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f003 0302 	and.w	r3, r3, #2
 8009904:	2b00      	cmp	r3, #0
 8009906:	d010      	beq.n	800992a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	689a      	ldr	r2, [r3, #8]
 800990c:	4b81      	ldr	r3, [pc, #516]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009914:	429a      	cmp	r2, r3
 8009916:	d908      	bls.n	800992a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009918:	4b7e      	ldr	r3, [pc, #504]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 800991a:	689b      	ldr	r3, [r3, #8]
 800991c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	689b      	ldr	r3, [r3, #8]
 8009924:	497b      	ldr	r1, [pc, #492]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009926:	4313      	orrs	r3, r2
 8009928:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f003 0301 	and.w	r3, r3, #1
 8009932:	2b00      	cmp	r3, #0
 8009934:	d079      	beq.n	8009a2a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	2b03      	cmp	r3, #3
 800993c:	d11e      	bne.n	800997c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800993e:	4b75      	ldr	r3, [pc, #468]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009946:	2b00      	cmp	r3, #0
 8009948:	d101      	bne.n	800994e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800994a:	2301      	movs	r3, #1
 800994c:	e0dc      	b.n	8009b08 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800994e:	f000 fa09 	bl	8009d64 <RCC_GetSysClockFreqFromPLLSource>
 8009952:	4603      	mov	r3, r0
 8009954:	4a70      	ldr	r2, [pc, #448]	@ (8009b18 <HAL_RCC_ClockConfig+0x264>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d946      	bls.n	80099e8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800995a:	4b6e      	ldr	r3, [pc, #440]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009962:	2b00      	cmp	r3, #0
 8009964:	d140      	bne.n	80099e8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009966:	4b6b      	ldr	r3, [pc, #428]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009968:	689b      	ldr	r3, [r3, #8]
 800996a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800996e:	4a69      	ldr	r2, [pc, #420]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009970:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009974:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009976:	2380      	movs	r3, #128	@ 0x80
 8009978:	617b      	str	r3, [r7, #20]
 800997a:	e035      	b.n	80099e8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	685b      	ldr	r3, [r3, #4]
 8009980:	2b02      	cmp	r3, #2
 8009982:	d107      	bne.n	8009994 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009984:	4b63      	ldr	r3, [pc, #396]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800998c:	2b00      	cmp	r3, #0
 800998e:	d115      	bne.n	80099bc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8009990:	2301      	movs	r3, #1
 8009992:	e0b9      	b.n	8009b08 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d107      	bne.n	80099ac <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800999c:	4b5d      	ldr	r3, [pc, #372]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f003 0302 	and.w	r3, r3, #2
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d109      	bne.n	80099bc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80099a8:	2301      	movs	r3, #1
 80099aa:	e0ad      	b.n	8009b08 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80099ac:	4b59      	ldr	r3, [pc, #356]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d101      	bne.n	80099bc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	e0a5      	b.n	8009b08 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80099bc:	f000 f8b4 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 80099c0:	4603      	mov	r3, r0
 80099c2:	4a55      	ldr	r2, [pc, #340]	@ (8009b18 <HAL_RCC_ClockConfig+0x264>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d90f      	bls.n	80099e8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80099c8:	4b52      	ldr	r3, [pc, #328]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 80099ca:	689b      	ldr	r3, [r3, #8]
 80099cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d109      	bne.n	80099e8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80099d4:	4b4f      	ldr	r3, [pc, #316]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80099dc:	4a4d      	ldr	r2, [pc, #308]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 80099de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099e2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80099e4:	2380      	movs	r3, #128	@ 0x80
 80099e6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80099e8:	4b4a      	ldr	r3, [pc, #296]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	f023 0203 	bic.w	r2, r3, #3
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	4947      	ldr	r1, [pc, #284]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 80099f6:	4313      	orrs	r3, r2
 80099f8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099fa:	f7fd f82f 	bl	8006a5c <HAL_GetTick>
 80099fe:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009a00:	e00a      	b.n	8009a18 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009a02:	f7fd f82b 	bl	8006a5c <HAL_GetTick>
 8009a06:	4602      	mov	r2, r0
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	1ad3      	subs	r3, r2, r3
 8009a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d901      	bls.n	8009a18 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8009a14:	2303      	movs	r3, #3
 8009a16:	e077      	b.n	8009b08 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009a18:	4b3e      	ldr	r3, [pc, #248]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009a1a:	689b      	ldr	r3, [r3, #8]
 8009a1c:	f003 020c 	and.w	r2, r3, #12
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	009b      	lsls	r3, r3, #2
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d1eb      	bne.n	8009a02 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	2b80      	cmp	r3, #128	@ 0x80
 8009a2e:	d105      	bne.n	8009a3c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009a30:	4b38      	ldr	r3, [pc, #224]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	4a37      	ldr	r2, [pc, #220]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009a36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009a3a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 0302 	and.w	r3, r3, #2
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d010      	beq.n	8009a6a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	689a      	ldr	r2, [r3, #8]
 8009a4c:	4b31      	ldr	r3, [pc, #196]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009a4e:	689b      	ldr	r3, [r3, #8]
 8009a50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d208      	bcs.n	8009a6a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009a58:	4b2e      	ldr	r3, [pc, #184]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	689b      	ldr	r3, [r3, #8]
 8009a64:	492b      	ldr	r1, [pc, #172]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009a66:	4313      	orrs	r3, r2
 8009a68:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009a6a:	4b29      	ldr	r3, [pc, #164]	@ (8009b10 <HAL_RCC_ClockConfig+0x25c>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f003 030f 	and.w	r3, r3, #15
 8009a72:	683a      	ldr	r2, [r7, #0]
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d210      	bcs.n	8009a9a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a78:	4b25      	ldr	r3, [pc, #148]	@ (8009b10 <HAL_RCC_ClockConfig+0x25c>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f023 020f 	bic.w	r2, r3, #15
 8009a80:	4923      	ldr	r1, [pc, #140]	@ (8009b10 <HAL_RCC_ClockConfig+0x25c>)
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	4313      	orrs	r3, r2
 8009a86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a88:	4b21      	ldr	r3, [pc, #132]	@ (8009b10 <HAL_RCC_ClockConfig+0x25c>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f003 030f 	and.w	r3, r3, #15
 8009a90:	683a      	ldr	r2, [r7, #0]
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d001      	beq.n	8009a9a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
 8009a98:	e036      	b.n	8009b08 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f003 0304 	and.w	r3, r3, #4
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d008      	beq.n	8009ab8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009aa8:	689b      	ldr	r3, [r3, #8]
 8009aaa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	68db      	ldr	r3, [r3, #12]
 8009ab2:	4918      	ldr	r1, [pc, #96]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f003 0308 	and.w	r3, r3, #8
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d009      	beq.n	8009ad8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009ac4:	4b13      	ldr	r3, [pc, #76]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009ac6:	689b      	ldr	r3, [r3, #8]
 8009ac8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	691b      	ldr	r3, [r3, #16]
 8009ad0:	00db      	lsls	r3, r3, #3
 8009ad2:	4910      	ldr	r1, [pc, #64]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009ad8:	f000 f826 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 8009adc:	4602      	mov	r2, r0
 8009ade:	4b0d      	ldr	r3, [pc, #52]	@ (8009b14 <HAL_RCC_ClockConfig+0x260>)
 8009ae0:	689b      	ldr	r3, [r3, #8]
 8009ae2:	091b      	lsrs	r3, r3, #4
 8009ae4:	f003 030f 	and.w	r3, r3, #15
 8009ae8:	490c      	ldr	r1, [pc, #48]	@ (8009b1c <HAL_RCC_ClockConfig+0x268>)
 8009aea:	5ccb      	ldrb	r3, [r1, r3]
 8009aec:	f003 031f 	and.w	r3, r3, #31
 8009af0:	fa22 f303 	lsr.w	r3, r2, r3
 8009af4:	4a0a      	ldr	r2, [pc, #40]	@ (8009b20 <HAL_RCC_ClockConfig+0x26c>)
 8009af6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009af8:	4b0a      	ldr	r3, [pc, #40]	@ (8009b24 <HAL_RCC_ClockConfig+0x270>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4618      	mov	r0, r3
 8009afe:	f7fc ff5d 	bl	80069bc <HAL_InitTick>
 8009b02:	4603      	mov	r3, r0
 8009b04:	73fb      	strb	r3, [r7, #15]

  return status;
 8009b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3718      	adds	r7, #24
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}
 8009b10:	40022000 	.word	0x40022000
 8009b14:	40021000 	.word	0x40021000
 8009b18:	04c4b400 	.word	0x04c4b400
 8009b1c:	08018024 	.word	0x08018024
 8009b20:	20000024 	.word	0x20000024
 8009b24:	20000028 	.word	0x20000028

08009b28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b089      	sub	sp, #36	@ 0x24
 8009b2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	61fb      	str	r3, [r7, #28]
 8009b32:	2300      	movs	r3, #0
 8009b34:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009b36:	4b3e      	ldr	r3, [pc, #248]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	f003 030c 	and.w	r3, r3, #12
 8009b3e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009b40:	4b3b      	ldr	r3, [pc, #236]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b42:	68db      	ldr	r3, [r3, #12]
 8009b44:	f003 0303 	and.w	r3, r3, #3
 8009b48:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d005      	beq.n	8009b5c <HAL_RCC_GetSysClockFreq+0x34>
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	2b0c      	cmp	r3, #12
 8009b54:	d121      	bne.n	8009b9a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d11e      	bne.n	8009b9a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009b5c:	4b34      	ldr	r3, [pc, #208]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f003 0308 	and.w	r3, r3, #8
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d107      	bne.n	8009b78 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009b68:	4b31      	ldr	r3, [pc, #196]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b6e:	0a1b      	lsrs	r3, r3, #8
 8009b70:	f003 030f 	and.w	r3, r3, #15
 8009b74:	61fb      	str	r3, [r7, #28]
 8009b76:	e005      	b.n	8009b84 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009b78:	4b2d      	ldr	r3, [pc, #180]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	091b      	lsrs	r3, r3, #4
 8009b7e:	f003 030f 	and.w	r3, r3, #15
 8009b82:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009b84:	4a2b      	ldr	r2, [pc, #172]	@ (8009c34 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009b86:	69fb      	ldr	r3, [r7, #28]
 8009b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b8c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d10d      	bne.n	8009bb0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009b94:	69fb      	ldr	r3, [r7, #28]
 8009b96:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009b98:	e00a      	b.n	8009bb0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8009b9a:	693b      	ldr	r3, [r7, #16]
 8009b9c:	2b04      	cmp	r3, #4
 8009b9e:	d102      	bne.n	8009ba6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009ba0:	4b25      	ldr	r3, [pc, #148]	@ (8009c38 <HAL_RCC_GetSysClockFreq+0x110>)
 8009ba2:	61bb      	str	r3, [r7, #24]
 8009ba4:	e004      	b.n	8009bb0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	2b08      	cmp	r3, #8
 8009baa:	d101      	bne.n	8009bb0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009bac:	4b23      	ldr	r3, [pc, #140]	@ (8009c3c <HAL_RCC_GetSysClockFreq+0x114>)
 8009bae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	2b0c      	cmp	r3, #12
 8009bb4:	d134      	bne.n	8009c20 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8009bb8:	68db      	ldr	r3, [r3, #12]
 8009bba:	f003 0303 	and.w	r3, r3, #3
 8009bbe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	2b02      	cmp	r3, #2
 8009bc4:	d003      	beq.n	8009bce <HAL_RCC_GetSysClockFreq+0xa6>
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	2b03      	cmp	r3, #3
 8009bca:	d003      	beq.n	8009bd4 <HAL_RCC_GetSysClockFreq+0xac>
 8009bcc:	e005      	b.n	8009bda <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009bce:	4b1a      	ldr	r3, [pc, #104]	@ (8009c38 <HAL_RCC_GetSysClockFreq+0x110>)
 8009bd0:	617b      	str	r3, [r7, #20]
      break;
 8009bd2:	e005      	b.n	8009be0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009bd4:	4b19      	ldr	r3, [pc, #100]	@ (8009c3c <HAL_RCC_GetSysClockFreq+0x114>)
 8009bd6:	617b      	str	r3, [r7, #20]
      break;
 8009bd8:	e002      	b.n	8009be0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009bda:	69fb      	ldr	r3, [r7, #28]
 8009bdc:	617b      	str	r3, [r7, #20]
      break;
 8009bde:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009be0:	4b13      	ldr	r3, [pc, #76]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8009be2:	68db      	ldr	r3, [r3, #12]
 8009be4:	091b      	lsrs	r3, r3, #4
 8009be6:	f003 030f 	and.w	r3, r3, #15
 8009bea:	3301      	adds	r3, #1
 8009bec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009bee:	4b10      	ldr	r3, [pc, #64]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	0a1b      	lsrs	r3, r3, #8
 8009bf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bf8:	697a      	ldr	r2, [r7, #20]
 8009bfa:	fb03 f202 	mul.w	r2, r3, r2
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c04:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009c06:	4b0a      	ldr	r3, [pc, #40]	@ (8009c30 <HAL_RCC_GetSysClockFreq+0x108>)
 8009c08:	68db      	ldr	r3, [r3, #12]
 8009c0a:	0e5b      	lsrs	r3, r3, #25
 8009c0c:	f003 0303 	and.w	r3, r3, #3
 8009c10:	3301      	adds	r3, #1
 8009c12:	005b      	lsls	r3, r3, #1
 8009c14:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009c16:	697a      	ldr	r2, [r7, #20]
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c1e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009c20:	69bb      	ldr	r3, [r7, #24]
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3724      	adds	r7, #36	@ 0x24
 8009c26:	46bd      	mov	sp, r7
 8009c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2c:	4770      	bx	lr
 8009c2e:	bf00      	nop
 8009c30:	40021000 	.word	0x40021000
 8009c34:	0801803c 	.word	0x0801803c
 8009c38:	00f42400 	.word	0x00f42400
 8009c3c:	007a1200 	.word	0x007a1200

08009c40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009c40:	b480      	push	{r7}
 8009c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009c44:	4b03      	ldr	r3, [pc, #12]	@ (8009c54 <HAL_RCC_GetHCLKFreq+0x14>)
 8009c46:	681b      	ldr	r3, [r3, #0]
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c50:	4770      	bx	lr
 8009c52:	bf00      	nop
 8009c54:	20000024 	.word	0x20000024

08009c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009c5c:	f7ff fff0 	bl	8009c40 <HAL_RCC_GetHCLKFreq>
 8009c60:	4602      	mov	r2, r0
 8009c62:	4b06      	ldr	r3, [pc, #24]	@ (8009c7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009c64:	689b      	ldr	r3, [r3, #8]
 8009c66:	0a1b      	lsrs	r3, r3, #8
 8009c68:	f003 0307 	and.w	r3, r3, #7
 8009c6c:	4904      	ldr	r1, [pc, #16]	@ (8009c80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009c6e:	5ccb      	ldrb	r3, [r1, r3]
 8009c70:	f003 031f 	and.w	r3, r3, #31
 8009c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	bd80      	pop	{r7, pc}
 8009c7c:	40021000 	.word	0x40021000
 8009c80:	08018034 	.word	0x08018034

08009c84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009c88:	f7ff ffda 	bl	8009c40 <HAL_RCC_GetHCLKFreq>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	4b06      	ldr	r3, [pc, #24]	@ (8009ca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	0adb      	lsrs	r3, r3, #11
 8009c94:	f003 0307 	and.w	r3, r3, #7
 8009c98:	4904      	ldr	r1, [pc, #16]	@ (8009cac <HAL_RCC_GetPCLK2Freq+0x28>)
 8009c9a:	5ccb      	ldrb	r3, [r1, r3]
 8009c9c:	f003 031f 	and.w	r3, r3, #31
 8009ca0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	bd80      	pop	{r7, pc}
 8009ca8:	40021000 	.word	0x40021000
 8009cac:	08018034 	.word	0x08018034

08009cb0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b086      	sub	sp, #24
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009cb8:	2300      	movs	r3, #0
 8009cba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009cbc:	4b27      	ldr	r3, [pc, #156]	@ (8009d5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d003      	beq.n	8009cd0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009cc8:	f7ff f906 	bl	8008ed8 <HAL_PWREx_GetVoltageRange>
 8009ccc:	6178      	str	r0, [r7, #20]
 8009cce:	e014      	b.n	8009cfa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009cd0:	4b22      	ldr	r3, [pc, #136]	@ (8009d5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cd4:	4a21      	ldr	r2, [pc, #132]	@ (8009d5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009cd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009cda:	6593      	str	r3, [r2, #88]	@ 0x58
 8009cdc:	4b1f      	ldr	r3, [pc, #124]	@ (8009d5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ce4:	60fb      	str	r3, [r7, #12]
 8009ce6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009ce8:	f7ff f8f6 	bl	8008ed8 <HAL_PWREx_GetVoltageRange>
 8009cec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009cee:	4b1b      	ldr	r3, [pc, #108]	@ (8009d5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cf2:	4a1a      	ldr	r2, [pc, #104]	@ (8009d5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8009cf4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009cf8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d00:	d10b      	bne.n	8009d1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2b80      	cmp	r3, #128	@ 0x80
 8009d06:	d913      	bls.n	8009d30 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2ba0      	cmp	r3, #160	@ 0xa0
 8009d0c:	d902      	bls.n	8009d14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009d0e:	2302      	movs	r3, #2
 8009d10:	613b      	str	r3, [r7, #16]
 8009d12:	e00d      	b.n	8009d30 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009d14:	2301      	movs	r3, #1
 8009d16:	613b      	str	r3, [r7, #16]
 8009d18:	e00a      	b.n	8009d30 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2b7f      	cmp	r3, #127	@ 0x7f
 8009d1e:	d902      	bls.n	8009d26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8009d20:	2302      	movs	r3, #2
 8009d22:	613b      	str	r3, [r7, #16]
 8009d24:	e004      	b.n	8009d30 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2b70      	cmp	r3, #112	@ 0x70
 8009d2a:	d101      	bne.n	8009d30 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009d30:	4b0b      	ldr	r3, [pc, #44]	@ (8009d60 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f023 020f 	bic.w	r2, r3, #15
 8009d38:	4909      	ldr	r1, [pc, #36]	@ (8009d60 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009d40:	4b07      	ldr	r3, [pc, #28]	@ (8009d60 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f003 030f 	and.w	r3, r3, #15
 8009d48:	693a      	ldr	r2, [r7, #16]
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d001      	beq.n	8009d52 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8009d4e:	2301      	movs	r3, #1
 8009d50:	e000      	b.n	8009d54 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8009d52:	2300      	movs	r3, #0
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3718      	adds	r7, #24
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}
 8009d5c:	40021000 	.word	0x40021000
 8009d60:	40022000 	.word	0x40022000

08009d64 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009d64:	b480      	push	{r7}
 8009d66:	b087      	sub	sp, #28
 8009d68:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009d6a:	4b2d      	ldr	r3, [pc, #180]	@ (8009e20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009d6c:	68db      	ldr	r3, [r3, #12]
 8009d6e:	f003 0303 	and.w	r3, r3, #3
 8009d72:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2b03      	cmp	r3, #3
 8009d78:	d00b      	beq.n	8009d92 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2b03      	cmp	r3, #3
 8009d7e:	d825      	bhi.n	8009dcc <RCC_GetSysClockFreqFromPLLSource+0x68>
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d008      	beq.n	8009d98 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2b02      	cmp	r3, #2
 8009d8a:	d11f      	bne.n	8009dcc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8009d8c:	4b25      	ldr	r3, [pc, #148]	@ (8009e24 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8009d8e:	613b      	str	r3, [r7, #16]
    break;
 8009d90:	e01f      	b.n	8009dd2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8009d92:	4b25      	ldr	r3, [pc, #148]	@ (8009e28 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8009d94:	613b      	str	r3, [r7, #16]
    break;
 8009d96:	e01c      	b.n	8009dd2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009d98:	4b21      	ldr	r3, [pc, #132]	@ (8009e20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f003 0308 	and.w	r3, r3, #8
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d107      	bne.n	8009db4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009da4:	4b1e      	ldr	r3, [pc, #120]	@ (8009e20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009da6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009daa:	0a1b      	lsrs	r3, r3, #8
 8009dac:	f003 030f 	and.w	r3, r3, #15
 8009db0:	617b      	str	r3, [r7, #20]
 8009db2:	e005      	b.n	8009dc0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009db4:	4b1a      	ldr	r3, [pc, #104]	@ (8009e20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	091b      	lsrs	r3, r3, #4
 8009dba:	f003 030f 	and.w	r3, r3, #15
 8009dbe:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8009dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8009e2c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009dc8:	613b      	str	r3, [r7, #16]
    break;
 8009dca:	e002      	b.n	8009dd2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8009dcc:	2300      	movs	r3, #0
 8009dce:	613b      	str	r3, [r7, #16]
    break;
 8009dd0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009dd2:	4b13      	ldr	r3, [pc, #76]	@ (8009e20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	091b      	lsrs	r3, r3, #4
 8009dd8:	f003 030f 	and.w	r3, r3, #15
 8009ddc:	3301      	adds	r3, #1
 8009dde:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009de0:	4b0f      	ldr	r3, [pc, #60]	@ (8009e20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	0a1b      	lsrs	r3, r3, #8
 8009de6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009dea:	693a      	ldr	r2, [r7, #16]
 8009dec:	fb03 f202 	mul.w	r2, r3, r2
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009df6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009df8:	4b09      	ldr	r3, [pc, #36]	@ (8009e20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8009dfa:	68db      	ldr	r3, [r3, #12]
 8009dfc:	0e5b      	lsrs	r3, r3, #25
 8009dfe:	f003 0303 	and.w	r3, r3, #3
 8009e02:	3301      	adds	r3, #1
 8009e04:	005b      	lsls	r3, r3, #1
 8009e06:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8009e08:	693a      	ldr	r2, [r7, #16]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e10:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8009e12:	683b      	ldr	r3, [r7, #0]
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	371c      	adds	r7, #28
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1e:	4770      	bx	lr
 8009e20:	40021000 	.word	0x40021000
 8009e24:	00f42400 	.word	0x00f42400
 8009e28:	007a1200 	.word	0x007a1200
 8009e2c:	0801803c 	.word	0x0801803c

08009e30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b086      	sub	sp, #24
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009e38:	2300      	movs	r3, #0
 8009e3a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d040      	beq.n	8009ece <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e50:	2b80      	cmp	r3, #128	@ 0x80
 8009e52:	d02a      	beq.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009e54:	2b80      	cmp	r3, #128	@ 0x80
 8009e56:	d825      	bhi.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009e58:	2b60      	cmp	r3, #96	@ 0x60
 8009e5a:	d026      	beq.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009e5c:	2b60      	cmp	r3, #96	@ 0x60
 8009e5e:	d821      	bhi.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009e60:	2b40      	cmp	r3, #64	@ 0x40
 8009e62:	d006      	beq.n	8009e72 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8009e64:	2b40      	cmp	r3, #64	@ 0x40
 8009e66:	d81d      	bhi.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d009      	beq.n	8009e80 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8009e6c:	2b20      	cmp	r3, #32
 8009e6e:	d010      	beq.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8009e70:	e018      	b.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009e72:	4b89      	ldr	r3, [pc, #548]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009e74:	68db      	ldr	r3, [r3, #12]
 8009e76:	4a88      	ldr	r2, [pc, #544]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e7c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009e7e:	e015      	b.n	8009eac <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	3304      	adds	r3, #4
 8009e84:	2100      	movs	r1, #0
 8009e86:	4618      	mov	r0, r3
 8009e88:	f001 fa34 	bl	800b2f4 <RCCEx_PLLSAI1_Config>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009e90:	e00c      	b.n	8009eac <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	3320      	adds	r3, #32
 8009e96:	2100      	movs	r1, #0
 8009e98:	4618      	mov	r0, r3
 8009e9a:	f001 fb1f 	bl	800b4dc <RCCEx_PLLSAI2_Config>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009ea2:	e003      	b.n	8009eac <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	74fb      	strb	r3, [r7, #19]
      break;
 8009ea8:	e000      	b.n	8009eac <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8009eaa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009eac:	7cfb      	ldrb	r3, [r7, #19]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d10b      	bne.n	8009eca <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009eb2:	4b79      	ldr	r3, [pc, #484]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009eb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009eb8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ec0:	4975      	ldr	r1, [pc, #468]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8009ec8:	e001      	b.n	8009ece <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009eca:	7cfb      	ldrb	r3, [r7, #19]
 8009ecc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d047      	beq.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ede:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ee2:	d030      	beq.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8009ee4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ee8:	d82a      	bhi.n	8009f40 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8009eea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009eee:	d02a      	beq.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8009ef0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ef4:	d824      	bhi.n	8009f40 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8009ef6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009efa:	d008      	beq.n	8009f0e <HAL_RCCEx_PeriphCLKConfig+0xde>
 8009efc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f00:	d81e      	bhi.n	8009f40 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d00a      	beq.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8009f06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f0a:	d010      	beq.n	8009f2e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8009f0c:	e018      	b.n	8009f40 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009f0e:	4b62      	ldr	r3, [pc, #392]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009f10:	68db      	ldr	r3, [r3, #12]
 8009f12:	4a61      	ldr	r2, [pc, #388]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009f14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009f18:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009f1a:	e015      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	3304      	adds	r3, #4
 8009f20:	2100      	movs	r1, #0
 8009f22:	4618      	mov	r0, r3
 8009f24:	f001 f9e6 	bl	800b2f4 <RCCEx_PLLSAI1_Config>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009f2c:	e00c      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	3320      	adds	r3, #32
 8009f32:	2100      	movs	r1, #0
 8009f34:	4618      	mov	r0, r3
 8009f36:	f001 fad1 	bl	800b4dc <RCCEx_PLLSAI2_Config>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009f3e:	e003      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009f40:	2301      	movs	r3, #1
 8009f42:	74fb      	strb	r3, [r7, #19]
      break;
 8009f44:	e000      	b.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8009f46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009f48:	7cfb      	ldrb	r3, [r7, #19]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d10b      	bne.n	8009f66 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009f4e:	4b52      	ldr	r3, [pc, #328]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009f50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f5c:	494e      	ldr	r1, [pc, #312]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8009f64:	e001      	b.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f66:	7cfb      	ldrb	r3, [r7, #19]
 8009f68:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	f000 809f 	beq.w	800a0b6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009f7c:	4b46      	ldr	r3, [pc, #280]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d101      	bne.n	8009f8c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e000      	b.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d00d      	beq.n	8009fae <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f92:	4b41      	ldr	r3, [pc, #260]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f96:	4a40      	ldr	r2, [pc, #256]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009f98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f9e:	4b3e      	ldr	r3, [pc, #248]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009fa6:	60bb      	str	r3, [r7, #8]
 8009fa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009faa:	2301      	movs	r3, #1
 8009fac:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009fae:	4b3b      	ldr	r3, [pc, #236]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	4a3a      	ldr	r2, [pc, #232]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8009fb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009fb8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009fba:	f7fc fd4f 	bl	8006a5c <HAL_GetTick>
 8009fbe:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009fc0:	e009      	b.n	8009fd6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009fc2:	f7fc fd4b 	bl	8006a5c <HAL_GetTick>
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	1ad3      	subs	r3, r2, r3
 8009fcc:	2b02      	cmp	r3, #2
 8009fce:	d902      	bls.n	8009fd6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8009fd0:	2303      	movs	r3, #3
 8009fd2:	74fb      	strb	r3, [r7, #19]
        break;
 8009fd4:	e005      	b.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009fd6:	4b31      	ldr	r3, [pc, #196]	@ (800a09c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d0ef      	beq.n	8009fc2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8009fe2:	7cfb      	ldrb	r3, [r7, #19]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d15b      	bne.n	800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009fe8:	4b2b      	ldr	r3, [pc, #172]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8009fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ff2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d01f      	beq.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a000:	697a      	ldr	r2, [r7, #20]
 800a002:	429a      	cmp	r2, r3
 800a004:	d019      	beq.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a006:	4b24      	ldr	r3, [pc, #144]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a00c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a010:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a012:	4b21      	ldr	r3, [pc, #132]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a018:	4a1f      	ldr	r2, [pc, #124]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a01a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a01e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a022:	4b1d      	ldr	r3, [pc, #116]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a028:	4a1b      	ldr	r2, [pc, #108]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a02a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a02e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a032:	4a19      	ldr	r2, [pc, #100]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	f003 0301 	and.w	r3, r3, #1
 800a040:	2b00      	cmp	r3, #0
 800a042:	d016      	beq.n	800a072 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a044:	f7fc fd0a 	bl	8006a5c <HAL_GetTick>
 800a048:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a04a:	e00b      	b.n	800a064 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a04c:	f7fc fd06 	bl	8006a5c <HAL_GetTick>
 800a050:	4602      	mov	r2, r0
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	1ad3      	subs	r3, r2, r3
 800a056:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d902      	bls.n	800a064 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800a05e:	2303      	movs	r3, #3
 800a060:	74fb      	strb	r3, [r7, #19]
            break;
 800a062:	e006      	b.n	800a072 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a064:	4b0c      	ldr	r3, [pc, #48]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a06a:	f003 0302 	and.w	r3, r3, #2
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d0ec      	beq.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800a072:	7cfb      	ldrb	r3, [r7, #19]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d10c      	bne.n	800a092 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a078:	4b07      	ldr	r3, [pc, #28]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a07a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a07e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a088:	4903      	ldr	r1, [pc, #12]	@ (800a098 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a08a:	4313      	orrs	r3, r2
 800a08c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a090:	e008      	b.n	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a092:	7cfb      	ldrb	r3, [r7, #19]
 800a094:	74bb      	strb	r3, [r7, #18]
 800a096:	e005      	b.n	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800a098:	40021000 	.word	0x40021000
 800a09c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0a0:	7cfb      	ldrb	r3, [r7, #19]
 800a0a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a0a4:	7c7b      	ldrb	r3, [r7, #17]
 800a0a6:	2b01      	cmp	r3, #1
 800a0a8:	d105      	bne.n	800a0b6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a0aa:	4ba0      	ldr	r3, [pc, #640]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a0ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0ae:	4a9f      	ldr	r2, [pc, #636]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a0b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a0b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f003 0301 	and.w	r3, r3, #1
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d00a      	beq.n	800a0d8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a0c2:	4b9a      	ldr	r3, [pc, #616]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a0c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0c8:	f023 0203 	bic.w	r2, r3, #3
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0d0:	4996      	ldr	r1, [pc, #600]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a0d2:	4313      	orrs	r3, r2
 800a0d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f003 0302 	and.w	r3, r3, #2
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d00a      	beq.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a0e4:	4b91      	ldr	r3, [pc, #580]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a0e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0ea:	f023 020c 	bic.w	r2, r3, #12
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0f2:	498e      	ldr	r1, [pc, #568]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a0f4:	4313      	orrs	r3, r2
 800a0f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f003 0304 	and.w	r3, r3, #4
 800a102:	2b00      	cmp	r3, #0
 800a104:	d00a      	beq.n	800a11c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a106:	4b89      	ldr	r3, [pc, #548]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a10c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a114:	4985      	ldr	r1, [pc, #532]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a116:	4313      	orrs	r3, r2
 800a118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f003 0308 	and.w	r3, r3, #8
 800a124:	2b00      	cmp	r3, #0
 800a126:	d00a      	beq.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a128:	4b80      	ldr	r3, [pc, #512]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a12a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a12e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a136:	497d      	ldr	r1, [pc, #500]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a138:	4313      	orrs	r3, r2
 800a13a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f003 0310 	and.w	r3, r3, #16
 800a146:	2b00      	cmp	r3, #0
 800a148:	d00a      	beq.n	800a160 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a14a:	4b78      	ldr	r3, [pc, #480]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a14c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a150:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a158:	4974      	ldr	r1, [pc, #464]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a15a:	4313      	orrs	r3, r2
 800a15c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f003 0320 	and.w	r3, r3, #32
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d00a      	beq.n	800a182 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a16c:	4b6f      	ldr	r3, [pc, #444]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a16e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a172:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a17a:	496c      	ldr	r1, [pc, #432]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a17c:	4313      	orrs	r3, r2
 800a17e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d00a      	beq.n	800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a18e:	4b67      	ldr	r3, [pc, #412]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a194:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a19c:	4963      	ldr	r1, [pc, #396]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d00a      	beq.n	800a1c6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a1b0:	4b5e      	ldr	r3, [pc, #376]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a1b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a1be:	495b      	ldr	r1, [pc, #364]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d00a      	beq.n	800a1e8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a1d2:	4b56      	ldr	r3, [pc, #344]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a1d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1d8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1e0:	4952      	ldr	r1, [pc, #328]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d00a      	beq.n	800a20a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a1f4:	4b4d      	ldr	r3, [pc, #308]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a1f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1fa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a202:	494a      	ldr	r1, [pc, #296]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a204:	4313      	orrs	r3, r2
 800a206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a212:	2b00      	cmp	r3, #0
 800a214:	d00a      	beq.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a216:	4b45      	ldr	r3, [pc, #276]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a21c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a224:	4941      	ldr	r1, [pc, #260]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a226:	4313      	orrs	r3, r2
 800a228:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a234:	2b00      	cmp	r3, #0
 800a236:	d00a      	beq.n	800a24e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a238:	4b3c      	ldr	r3, [pc, #240]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a23a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a23e:	f023 0203 	bic.w	r2, r3, #3
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a246:	4939      	ldr	r1, [pc, #228]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a248:	4313      	orrs	r3, r2
 800a24a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a256:	2b00      	cmp	r3, #0
 800a258:	d028      	beq.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a25a:	4b34      	ldr	r3, [pc, #208]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a25c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a260:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a268:	4930      	ldr	r1, [pc, #192]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a26a:	4313      	orrs	r3, r2
 800a26c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a278:	d106      	bne.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a27a:	4b2c      	ldr	r3, [pc, #176]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a27c:	68db      	ldr	r3, [r3, #12]
 800a27e:	4a2b      	ldr	r2, [pc, #172]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a280:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a284:	60d3      	str	r3, [r2, #12]
 800a286:	e011      	b.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a28c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a290:	d10c      	bne.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	3304      	adds	r3, #4
 800a296:	2101      	movs	r1, #1
 800a298:	4618      	mov	r0, r3
 800a29a:	f001 f82b 	bl	800b2f4 <RCCEx_PLLSAI1_Config>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a2a2:	7cfb      	ldrb	r3, [r7, #19]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d001      	beq.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800a2a8:	7cfb      	ldrb	r3, [r7, #19]
 800a2aa:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d04d      	beq.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a2bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a2c0:	d108      	bne.n	800a2d4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800a2c2:	4b1a      	ldr	r3, [pc, #104]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a2c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a2c8:	4a18      	ldr	r2, [pc, #96]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a2ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a2ce:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800a2d2:	e012      	b.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800a2d4:	4b15      	ldr	r3, [pc, #84]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a2d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a2da:	4a14      	ldr	r2, [pc, #80]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a2dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a2e0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800a2e4:	4b11      	ldr	r3, [pc, #68]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a2e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a2f2:	490e      	ldr	r1, [pc, #56]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a2fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a302:	d106      	bne.n	800a312 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a304:	4b09      	ldr	r3, [pc, #36]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a306:	68db      	ldr	r3, [r3, #12]
 800a308:	4a08      	ldr	r2, [pc, #32]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a30a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a30e:	60d3      	str	r3, [r2, #12]
 800a310:	e020      	b.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a316:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a31a:	d109      	bne.n	800a330 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a31c:	4b03      	ldr	r3, [pc, #12]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	4a02      	ldr	r2, [pc, #8]	@ (800a32c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a322:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a326:	60d3      	str	r3, [r2, #12]
 800a328:	e014      	b.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800a32a:	bf00      	nop
 800a32c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a334:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a338:	d10c      	bne.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	3304      	adds	r3, #4
 800a33e:	2101      	movs	r1, #1
 800a340:	4618      	mov	r0, r3
 800a342:	f000 ffd7 	bl	800b2f4 <RCCEx_PLLSAI1_Config>
 800a346:	4603      	mov	r3, r0
 800a348:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a34a:	7cfb      	ldrb	r3, [r7, #19]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d001      	beq.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800a350:	7cfb      	ldrb	r3, [r7, #19]
 800a352:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d028      	beq.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a360:	4b4a      	ldr	r3, [pc, #296]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a366:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a36e:	4947      	ldr	r1, [pc, #284]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a370:	4313      	orrs	r3, r2
 800a372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a37a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a37e:	d106      	bne.n	800a38e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a380:	4b42      	ldr	r3, [pc, #264]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	4a41      	ldr	r2, [pc, #260]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a386:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a38a:	60d3      	str	r3, [r2, #12]
 800a38c:	e011      	b.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a392:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a396:	d10c      	bne.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	3304      	adds	r3, #4
 800a39c:	2101      	movs	r1, #1
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f000 ffa8 	bl	800b2f4 <RCCEx_PLLSAI1_Config>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a3a8:	7cfb      	ldrb	r3, [r7, #19]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d001      	beq.n	800a3b2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800a3ae:	7cfb      	ldrb	r3, [r7, #19]
 800a3b0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d01e      	beq.n	800a3fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a3be:	4b33      	ldr	r3, [pc, #204]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a3c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3c4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3ce:	492f      	ldr	r1, [pc, #188]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a3e0:	d10c      	bne.n	800a3fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	3304      	adds	r3, #4
 800a3e6:	2102      	movs	r1, #2
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f000 ff83 	bl	800b2f4 <RCCEx_PLLSAI1_Config>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a3f2:	7cfb      	ldrb	r3, [r7, #19]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d001      	beq.n	800a3fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800a3f8:	7cfb      	ldrb	r3, [r7, #19]
 800a3fa:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a404:	2b00      	cmp	r3, #0
 800a406:	d00b      	beq.n	800a420 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a408:	4b20      	ldr	r3, [pc, #128]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a40a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a40e:	f023 0204 	bic.w	r2, r3, #4
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a418:	491c      	ldr	r1, [pc, #112]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a41a:	4313      	orrs	r3, r2
 800a41c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d00b      	beq.n	800a444 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800a42c:	4b17      	ldr	r3, [pc, #92]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a42e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a432:	f023 0218 	bic.w	r2, r3, #24
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a43c:	4913      	ldr	r1, [pc, #76]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a43e:	4313      	orrs	r3, r2
 800a440:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d017      	beq.n	800a480 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800a450:	4b0e      	ldr	r3, [pc, #56]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a452:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a456:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a460:	490a      	ldr	r1, [pc, #40]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a462:	4313      	orrs	r3, r2
 800a464:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a46e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a472:	d105      	bne.n	800a480 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a474:	4b05      	ldr	r3, [pc, #20]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a476:	68db      	ldr	r3, [r3, #12]
 800a478:	4a04      	ldr	r2, [pc, #16]	@ (800a48c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800a47a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a47e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a480:	7cbb      	ldrb	r3, [r7, #18]
}
 800a482:	4618      	mov	r0, r3
 800a484:	3718      	adds	r7, #24
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
 800a48a:	bf00      	nop
 800a48c:	40021000 	.word	0x40021000

0800a490 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b088      	sub	sp, #32
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800a498:	2300      	movs	r3, #0
 800a49a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a4a2:	d13e      	bne.n	800a522 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800a4a4:	4bb6      	ldr	r3, [pc, #728]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a4a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a4ae:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a4b6:	d028      	beq.n	800a50a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a4be:	f200 86f4 	bhi.w	800b2aa <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a4c8:	d005      	beq.n	800a4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4d0:	d00e      	beq.n	800a4f0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800a4d2:	f000 beea 	b.w	800b2aa <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a4d6:	4baa      	ldr	r3, [pc, #680]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a4d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4dc:	f003 0302 	and.w	r3, r3, #2
 800a4e0:	2b02      	cmp	r3, #2
 800a4e2:	f040 86e4 	bne.w	800b2ae <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 800a4e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a4ea:	61fb      	str	r3, [r7, #28]
      break;
 800a4ec:	f000 bedf 	b.w	800b2ae <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a4f0:	4ba3      	ldr	r3, [pc, #652]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a4f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a4f6:	f003 0302 	and.w	r3, r3, #2
 800a4fa:	2b02      	cmp	r3, #2
 800a4fc:	f040 86d9 	bne.w	800b2b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 800a500:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a504:	61fb      	str	r3, [r7, #28]
      break;
 800a506:	f000 bed4 	b.w	800b2b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a50a:	4b9d      	ldr	r3, [pc, #628]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a512:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a516:	f040 86ce 	bne.w	800b2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 800a51a:	4b9a      	ldr	r3, [pc, #616]	@ (800a784 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800a51c:	61fb      	str	r3, [r7, #28]
      break;
 800a51e:	f000 beca 	b.w	800b2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a522:	4b97      	ldr	r3, [pc, #604]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a524:	68db      	ldr	r3, [r3, #12]
 800a526:	f003 0303 	and.w	r3, r3, #3
 800a52a:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	2b03      	cmp	r3, #3
 800a530:	d036      	beq.n	800a5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	2b03      	cmp	r3, #3
 800a536:	d840      	bhi.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d003      	beq.n	800a546 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	2b02      	cmp	r3, #2
 800a542:	d020      	beq.n	800a586 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800a544:	e039      	b.n	800a5ba <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a546:	4b8e      	ldr	r3, [pc, #568]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	f003 0302 	and.w	r3, r3, #2
 800a54e:	2b02      	cmp	r3, #2
 800a550:	d116      	bne.n	800a580 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a552:	4b8b      	ldr	r3, [pc, #556]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f003 0308 	and.w	r3, r3, #8
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d005      	beq.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800a55e:	4b88      	ldr	r3, [pc, #544]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	091b      	lsrs	r3, r3, #4
 800a564:	f003 030f 	and.w	r3, r3, #15
 800a568:	e005      	b.n	800a576 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800a56a:	4b85      	ldr	r3, [pc, #532]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a56c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a570:	0a1b      	lsrs	r3, r3, #8
 800a572:	f003 030f 	and.w	r3, r3, #15
 800a576:	4a84      	ldr	r2, [pc, #528]	@ (800a788 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a57c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800a57e:	e01f      	b.n	800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800a580:	2300      	movs	r3, #0
 800a582:	61bb      	str	r3, [r7, #24]
      break;
 800a584:	e01c      	b.n	800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a586:	4b7e      	ldr	r3, [pc, #504]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a58e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a592:	d102      	bne.n	800a59a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800a594:	4b7d      	ldr	r3, [pc, #500]	@ (800a78c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800a596:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800a598:	e012      	b.n	800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800a59a:	2300      	movs	r3, #0
 800a59c:	61bb      	str	r3, [r7, #24]
      break;
 800a59e:	e00f      	b.n	800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a5a0:	4b77      	ldr	r3, [pc, #476]	@ (800a780 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a5ac:	d102      	bne.n	800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800a5ae:	4b78      	ldr	r3, [pc, #480]	@ (800a790 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800a5b0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800a5b2:	e005      	b.n	800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	61bb      	str	r3, [r7, #24]
      break;
 800a5b8:	e002      	b.n	800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	61bb      	str	r3, [r7, #24]
      break;
 800a5be:	bf00      	nop
    }

    switch(PeriphClk)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a5c6:	f000 8606 	beq.w	800b1d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a5d0:	f200 8673 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a5da:	f000 8469 	beq.w	800aeb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a5e4:	f200 8669 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5ee:	f000 8531 	beq.w	800b054 <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5f8:	f200 865f 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a602:	f000 8187 	beq.w	800a914 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a60c:	f200 8655 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a616:	f000 80cd 	beq.w	800a7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a620:	f200 864b 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a62a:	f000 8430 	beq.w	800ae8e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a634:	f200 8641 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a63e:	f000 83e4 	beq.w	800ae0a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a648:	f200 8637 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a652:	f000 80af 	beq.w	800a7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a65c:	f200 862d 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a666:	f000 809d 	beq.w	800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a670:	f200 8623 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a67a:	f000 808b 	beq.w	800a794 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a684:	f200 8619 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a68e:	f000 8554 	beq.w	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a698:	f200 860f 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6a2:	f000 8500 	beq.w	800b0a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6ac:	f200 8605 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6b6:	f000 84a1 	beq.w	800affc <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6c0:	f200 85fb 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2b80      	cmp	r3, #128	@ 0x80
 800a6c8:	f000 846c 	beq.w	800afa4 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2b80      	cmp	r3, #128	@ 0x80
 800a6d0:	f200 85f3 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2b20      	cmp	r3, #32
 800a6d8:	d84c      	bhi.n	800a774 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	f000 85ec 	beq.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	3b01      	subs	r3, #1
 800a6e6:	2b1f      	cmp	r3, #31
 800a6e8:	f200 85e7 	bhi.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a6ec:	a201      	add	r2, pc, #4	@ (adr r2, 800a6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 800a6ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6f2:	bf00      	nop
 800a6f4:	0800ab09 	.word	0x0800ab09
 800a6f8:	0800ab77 	.word	0x0800ab77
 800a6fc:	0800b2bb 	.word	0x0800b2bb
 800a700:	0800ac0b 	.word	0x0800ac0b
 800a704:	0800b2bb 	.word	0x0800b2bb
 800a708:	0800b2bb 	.word	0x0800b2bb
 800a70c:	0800b2bb 	.word	0x0800b2bb
 800a710:	0800ac83 	.word	0x0800ac83
 800a714:	0800b2bb 	.word	0x0800b2bb
 800a718:	0800b2bb 	.word	0x0800b2bb
 800a71c:	0800b2bb 	.word	0x0800b2bb
 800a720:	0800b2bb 	.word	0x0800b2bb
 800a724:	0800b2bb 	.word	0x0800b2bb
 800a728:	0800b2bb 	.word	0x0800b2bb
 800a72c:	0800b2bb 	.word	0x0800b2bb
 800a730:	0800ad07 	.word	0x0800ad07
 800a734:	0800b2bb 	.word	0x0800b2bb
 800a738:	0800b2bb 	.word	0x0800b2bb
 800a73c:	0800b2bb 	.word	0x0800b2bb
 800a740:	0800b2bb 	.word	0x0800b2bb
 800a744:	0800b2bb 	.word	0x0800b2bb
 800a748:	0800b2bb 	.word	0x0800b2bb
 800a74c:	0800b2bb 	.word	0x0800b2bb
 800a750:	0800b2bb 	.word	0x0800b2bb
 800a754:	0800b2bb 	.word	0x0800b2bb
 800a758:	0800b2bb 	.word	0x0800b2bb
 800a75c:	0800b2bb 	.word	0x0800b2bb
 800a760:	0800b2bb 	.word	0x0800b2bb
 800a764:	0800b2bb 	.word	0x0800b2bb
 800a768:	0800b2bb 	.word	0x0800b2bb
 800a76c:	0800b2bb 	.word	0x0800b2bb
 800a770:	0800ad89 	.word	0x0800ad89
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2b40      	cmp	r3, #64	@ 0x40
 800a778:	f000 83e8 	beq.w	800af4c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800a77c:	f000 bd9d 	b.w	800b2ba <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800a780:	40021000 	.word	0x40021000
 800a784:	0003d090 	.word	0x0003d090
 800a788:	0801803c 	.word	0x0801803c
 800a78c:	00f42400 	.word	0x00f42400
 800a790:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800a794:	69b9      	ldr	r1, [r7, #24]
 800a796:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800a79a:	f000 ff93 	bl	800b6c4 <RCCEx_GetSAIxPeriphCLKFreq>
 800a79e:	61f8      	str	r0, [r7, #28]
      break;
 800a7a0:	f000 bd8e 	b.w	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800a7a4:	69b9      	ldr	r1, [r7, #24]
 800a7a6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800a7aa:	f000 ff8b 	bl	800b6c4 <RCCEx_GetSAIxPeriphCLKFreq>
 800a7ae:	61f8      	str	r0, [r7, #28]
      break;
 800a7b0:	f000 bd86 	b.w	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800a7b4:	4b9a      	ldr	r3, [pc, #616]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a7b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7ba:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800a7be:	60fb      	str	r3, [r7, #12]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a7c6:	d015      	beq.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a7ce:	f200 8092 	bhi.w	800a8f6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a7d8:	d029      	beq.n	800a82e <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a7e0:	f200 8089 	bhi.w	800a8f6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d07b      	beq.n	800a8e2 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a7f0:	d04a      	beq.n	800a888 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 800a7f2:	e080      	b.n	800a8f6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a7f4:	4b8a      	ldr	r3, [pc, #552]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f003 0302 	and.w	r3, r3, #2
 800a7fc:	2b02      	cmp	r3, #2
 800a7fe:	d17d      	bne.n	800a8fc <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a800:	4b87      	ldr	r3, [pc, #540]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f003 0308 	and.w	r3, r3, #8
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d005      	beq.n	800a818 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 800a80c:	4b84      	ldr	r3, [pc, #528]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	091b      	lsrs	r3, r3, #4
 800a812:	f003 030f 	and.w	r3, r3, #15
 800a816:	e005      	b.n	800a824 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 800a818:	4b81      	ldr	r3, [pc, #516]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a81a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a81e:	0a1b      	lsrs	r3, r3, #8
 800a820:	f003 030f 	and.w	r3, r3, #15
 800a824:	4a7f      	ldr	r2, [pc, #508]	@ (800aa24 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a82a:	61fb      	str	r3, [r7, #28]
          break;
 800a82c:	e066      	b.n	800a8fc <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800a82e:	4b7c      	ldr	r3, [pc, #496]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a836:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a83a:	d162      	bne.n	800a902 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800a83c:	4b78      	ldr	r3, [pc, #480]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a83e:	68db      	ldr	r3, [r3, #12]
 800a840:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a844:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a848:	d15b      	bne.n	800a902 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a84a:	4b75      	ldr	r3, [pc, #468]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a84c:	68db      	ldr	r3, [r3, #12]
 800a84e:	0a1b      	lsrs	r3, r3, #8
 800a850:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a854:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a856:	69bb      	ldr	r3, [r7, #24]
 800a858:	68ba      	ldr	r2, [r7, #8]
 800a85a:	fb03 f202 	mul.w	r2, r3, r2
 800a85e:	4b70      	ldr	r3, [pc, #448]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a860:	68db      	ldr	r3, [r3, #12]
 800a862:	091b      	lsrs	r3, r3, #4
 800a864:	f003 030f 	and.w	r3, r3, #15
 800a868:	3301      	adds	r3, #1
 800a86a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a86e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800a870:	4b6b      	ldr	r3, [pc, #428]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a872:	68db      	ldr	r3, [r3, #12]
 800a874:	0d5b      	lsrs	r3, r3, #21
 800a876:	f003 0303 	and.w	r3, r3, #3
 800a87a:	3301      	adds	r3, #1
 800a87c:	005b      	lsls	r3, r3, #1
 800a87e:	69ba      	ldr	r2, [r7, #24]
 800a880:	fbb2 f3f3 	udiv	r3, r2, r3
 800a884:	61fb      	str	r3, [r7, #28]
          break;
 800a886:	e03c      	b.n	800a902 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800a888:	4b65      	ldr	r3, [pc, #404]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a890:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a894:	d138      	bne.n	800a908 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800a896:	4b62      	ldr	r3, [pc, #392]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a898:	691b      	ldr	r3, [r3, #16]
 800a89a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a89e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a8a2:	d131      	bne.n	800a908 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a8a4:	4b5e      	ldr	r3, [pc, #376]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a8a6:	691b      	ldr	r3, [r3, #16]
 800a8a8:	0a1b      	lsrs	r3, r3, #8
 800a8aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a8ae:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800a8b0:	69bb      	ldr	r3, [r7, #24]
 800a8b2:	68ba      	ldr	r2, [r7, #8]
 800a8b4:	fb03 f202 	mul.w	r2, r3, r2
 800a8b8:	4b59      	ldr	r3, [pc, #356]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a8ba:	691b      	ldr	r3, [r3, #16]
 800a8bc:	091b      	lsrs	r3, r3, #4
 800a8be:	f003 030f 	and.w	r3, r3, #15
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8c8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800a8ca:	4b55      	ldr	r3, [pc, #340]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a8cc:	691b      	ldr	r3, [r3, #16]
 800a8ce:	0d5b      	lsrs	r3, r3, #21
 800a8d0:	f003 0303 	and.w	r3, r3, #3
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	005b      	lsls	r3, r3, #1
 800a8d8:	69ba      	ldr	r2, [r7, #24]
 800a8da:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8de:	61fb      	str	r3, [r7, #28]
          break;
 800a8e0:	e012      	b.n	800a908 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800a8e2:	4b4f      	ldr	r3, [pc, #316]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a8e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a8e8:	f003 0302 	and.w	r3, r3, #2
 800a8ec:	2b02      	cmp	r3, #2
 800a8ee:	d10e      	bne.n	800a90e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 800a8f0:	4b4d      	ldr	r3, [pc, #308]	@ (800aa28 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800a8f2:	61fb      	str	r3, [r7, #28]
          break;
 800a8f4:	e00b      	b.n	800a90e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800a8f6:	bf00      	nop
 800a8f8:	f000 bce2 	b.w	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a8fc:	bf00      	nop
 800a8fe:	f000 bcdf 	b.w	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a902:	bf00      	nop
 800a904:	f000 bcdc 	b.w	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a908:	bf00      	nop
 800a90a:	f000 bcd9 	b.w	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800a90e:	bf00      	nop
        break;
 800a910:	f000 bcd6 	b.w	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 800a914:	4b42      	ldr	r3, [pc, #264]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a916:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a91a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a91e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a922:	d13d      	bne.n	800a9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800a924:	4b3e      	ldr	r3, [pc, #248]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a92c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a930:	f040 84c5 	bne.w	800b2be <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 800a934:	4b3a      	ldr	r3, [pc, #232]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a936:	68db      	ldr	r3, [r3, #12]
 800a938:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a93c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a940:	f040 84bd 	bne.w	800b2be <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a944:	4b36      	ldr	r3, [pc, #216]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a946:	68db      	ldr	r3, [r3, #12]
 800a948:	0a1b      	lsrs	r3, r3, #8
 800a94a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a94e:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a950:	69bb      	ldr	r3, [r7, #24]
 800a952:	68ba      	ldr	r2, [r7, #8]
 800a954:	fb03 f202 	mul.w	r2, r3, r2
 800a958:	4b31      	ldr	r3, [pc, #196]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a95a:	68db      	ldr	r3, [r3, #12]
 800a95c:	091b      	lsrs	r3, r3, #4
 800a95e:	f003 030f 	and.w	r3, r3, #15
 800a962:	3301      	adds	r3, #1
 800a964:	fbb2 f3f3 	udiv	r3, r2, r3
 800a968:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800a96a:	4b2d      	ldr	r3, [pc, #180]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a96c:	68db      	ldr	r3, [r3, #12]
 800a96e:	0edb      	lsrs	r3, r3, #27
 800a970:	f003 031f 	and.w	r3, r3, #31
 800a974:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d10a      	bne.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800a97c:	4b28      	ldr	r3, [pc, #160]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a97e:	68db      	ldr	r3, [r3, #12]
 800a980:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a984:	2b00      	cmp	r3, #0
 800a986:	d002      	beq.n	800a98e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 800a988:	2311      	movs	r3, #17
 800a98a:	617b      	str	r3, [r7, #20]
 800a98c:	e001      	b.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 800a98e:	2307      	movs	r3, #7
 800a990:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 800a992:	69ba      	ldr	r2, [r7, #24]
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	fbb2 f3f3 	udiv	r3, r2, r3
 800a99a:	61fb      	str	r3, [r7, #28]
      break;
 800a99c:	f000 bc8f 	b.w	800b2be <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800a9a0:	4b1f      	ldr	r3, [pc, #124]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a9a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9a6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800a9aa:	60fb      	str	r3, [r7, #12]
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a9b2:	d016      	beq.n	800a9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a9ba:	f200 809b 	bhi.w	800aaf4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9c4:	d032      	beq.n	800aa2c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9cc:	f200 8092 	bhi.w	800aaf4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	f000 8084 	beq.w	800aae0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a9de:	d052      	beq.n	800aa86 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 800a9e0:	e088      	b.n	800aaf4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a9e2:	4b0f      	ldr	r3, [pc, #60]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f003 0302 	and.w	r3, r3, #2
 800a9ea:	2b02      	cmp	r3, #2
 800a9ec:	f040 8084 	bne.w	800aaf8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a9f0:	4b0b      	ldr	r3, [pc, #44]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f003 0308 	and.w	r3, r3, #8
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d005      	beq.n	800aa08 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800a9fc:	4b08      	ldr	r3, [pc, #32]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	091b      	lsrs	r3, r3, #4
 800aa02:	f003 030f 	and.w	r3, r3, #15
 800aa06:	e005      	b.n	800aa14 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 800aa08:	4b05      	ldr	r3, [pc, #20]	@ (800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800aa0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800aa0e:	0a1b      	lsrs	r3, r3, #8
 800aa10:	f003 030f 	and.w	r3, r3, #15
 800aa14:	4a03      	ldr	r2, [pc, #12]	@ (800aa24 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800aa16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa1a:	61fb      	str	r3, [r7, #28]
          break;
 800aa1c:	e06c      	b.n	800aaf8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 800aa1e:	bf00      	nop
 800aa20:	40021000 	.word	0x40021000
 800aa24:	0801803c 	.word	0x0801803c
 800aa28:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800aa2c:	4ba5      	ldr	r3, [pc, #660]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa38:	d160      	bne.n	800aafc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800aa3a:	4ba2      	ldr	r3, [pc, #648]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aa3c:	68db      	ldr	r3, [r3, #12]
 800aa3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aa42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aa46:	d159      	bne.n	800aafc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800aa48:	4b9e      	ldr	r3, [pc, #632]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aa4a:	68db      	ldr	r3, [r3, #12]
 800aa4c:	0a1b      	lsrs	r3, r3, #8
 800aa4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa52:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800aa54:	69bb      	ldr	r3, [r7, #24]
 800aa56:	68ba      	ldr	r2, [r7, #8]
 800aa58:	fb03 f202 	mul.w	r2, r3, r2
 800aa5c:	4b99      	ldr	r3, [pc, #612]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aa5e:	68db      	ldr	r3, [r3, #12]
 800aa60:	091b      	lsrs	r3, r3, #4
 800aa62:	f003 030f 	and.w	r3, r3, #15
 800aa66:	3301      	adds	r3, #1
 800aa68:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa6c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800aa6e:	4b95      	ldr	r3, [pc, #596]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aa70:	68db      	ldr	r3, [r3, #12]
 800aa72:	0d5b      	lsrs	r3, r3, #21
 800aa74:	f003 0303 	and.w	r3, r3, #3
 800aa78:	3301      	adds	r3, #1
 800aa7a:	005b      	lsls	r3, r3, #1
 800aa7c:	69ba      	ldr	r2, [r7, #24]
 800aa7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa82:	61fb      	str	r3, [r7, #28]
          break;
 800aa84:	e03a      	b.n	800aafc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800aa86:	4b8f      	ldr	r3, [pc, #572]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa92:	d135      	bne.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800aa94:	4b8b      	ldr	r3, [pc, #556]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aa96:	691b      	ldr	r3, [r3, #16]
 800aa98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aa9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aaa0:	d12e      	bne.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800aaa2:	4b88      	ldr	r3, [pc, #544]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aaa4:	691b      	ldr	r3, [r3, #16]
 800aaa6:	0a1b      	lsrs	r3, r3, #8
 800aaa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aaac:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800aaae:	69bb      	ldr	r3, [r7, #24]
 800aab0:	68ba      	ldr	r2, [r7, #8]
 800aab2:	fb03 f202 	mul.w	r2, r3, r2
 800aab6:	4b83      	ldr	r3, [pc, #524]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aab8:	691b      	ldr	r3, [r3, #16]
 800aaba:	091b      	lsrs	r3, r3, #4
 800aabc:	f003 030f 	and.w	r3, r3, #15
 800aac0:	3301      	adds	r3, #1
 800aac2:	fbb2 f3f3 	udiv	r3, r2, r3
 800aac6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800aac8:	4b7e      	ldr	r3, [pc, #504]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aaca:	691b      	ldr	r3, [r3, #16]
 800aacc:	0d5b      	lsrs	r3, r3, #21
 800aace:	f003 0303 	and.w	r3, r3, #3
 800aad2:	3301      	adds	r3, #1
 800aad4:	005b      	lsls	r3, r3, #1
 800aad6:	69ba      	ldr	r2, [r7, #24]
 800aad8:	fbb2 f3f3 	udiv	r3, r2, r3
 800aadc:	61fb      	str	r3, [r7, #28]
          break;
 800aade:	e00f      	b.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800aae0:	4b78      	ldr	r3, [pc, #480]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800aae2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aae6:	f003 0302 	and.w	r3, r3, #2
 800aaea:	2b02      	cmp	r3, #2
 800aaec:	d10a      	bne.n	800ab04 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 800aaee:	4b76      	ldr	r3, [pc, #472]	@ (800acc8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800aaf0:	61fb      	str	r3, [r7, #28]
          break;
 800aaf2:	e007      	b.n	800ab04 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 800aaf4:	bf00      	nop
 800aaf6:	e3e2      	b.n	800b2be <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800aaf8:	bf00      	nop
 800aafa:	e3e0      	b.n	800b2be <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800aafc:	bf00      	nop
 800aafe:	e3de      	b.n	800b2be <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800ab00:	bf00      	nop
 800ab02:	e3dc      	b.n	800b2be <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800ab04:	bf00      	nop
      break;
 800ab06:	e3da      	b.n	800b2be <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800ab08:	4b6e      	ldr	r3, [pc, #440]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800ab0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab0e:	f003 0303 	and.w	r3, r3, #3
 800ab12:	60fb      	str	r3, [r7, #12]
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2b03      	cmp	r3, #3
 800ab18:	d827      	bhi.n	800ab6a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800ab1a:	a201      	add	r2, pc, #4	@ (adr r2, 800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800ab1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab20:	0800ab31 	.word	0x0800ab31
 800ab24:	0800ab39 	.word	0x0800ab39
 800ab28:	0800ab41 	.word	0x0800ab41
 800ab2c:	0800ab55 	.word	0x0800ab55
          frequency = HAL_RCC_GetPCLK2Freq();
 800ab30:	f7ff f8a8 	bl	8009c84 <HAL_RCC_GetPCLK2Freq>
 800ab34:	61f8      	str	r0, [r7, #28]
          break;
 800ab36:	e01d      	b.n	800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 800ab38:	f7fe fff6 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800ab3c:	61f8      	str	r0, [r7, #28]
          break;
 800ab3e:	e019      	b.n	800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ab40:	4b60      	ldr	r3, [pc, #384]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab4c:	d10f      	bne.n	800ab6e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 800ab4e:	4b5f      	ldr	r3, [pc, #380]	@ (800accc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800ab50:	61fb      	str	r3, [r7, #28]
          break;
 800ab52:	e00c      	b.n	800ab6e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ab54:	4b5b      	ldr	r3, [pc, #364]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800ab56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab5a:	f003 0302 	and.w	r3, r3, #2
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	d107      	bne.n	800ab72 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 800ab62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab66:	61fb      	str	r3, [r7, #28]
          break;
 800ab68:	e003      	b.n	800ab72 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 800ab6a:	bf00      	nop
 800ab6c:	e3a8      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ab6e:	bf00      	nop
 800ab70:	e3a6      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ab72:	bf00      	nop
        break;
 800ab74:	e3a4      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800ab76:	4b53      	ldr	r3, [pc, #332]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800ab78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab7c:	f003 030c 	and.w	r3, r3, #12
 800ab80:	60fb      	str	r3, [r7, #12]
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	2b0c      	cmp	r3, #12
 800ab86:	d83a      	bhi.n	800abfe <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800ab88:	a201      	add	r2, pc, #4	@ (adr r2, 800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 800ab8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab8e:	bf00      	nop
 800ab90:	0800abc5 	.word	0x0800abc5
 800ab94:	0800abff 	.word	0x0800abff
 800ab98:	0800abff 	.word	0x0800abff
 800ab9c:	0800abff 	.word	0x0800abff
 800aba0:	0800abcd 	.word	0x0800abcd
 800aba4:	0800abff 	.word	0x0800abff
 800aba8:	0800abff 	.word	0x0800abff
 800abac:	0800abff 	.word	0x0800abff
 800abb0:	0800abd5 	.word	0x0800abd5
 800abb4:	0800abff 	.word	0x0800abff
 800abb8:	0800abff 	.word	0x0800abff
 800abbc:	0800abff 	.word	0x0800abff
 800abc0:	0800abe9 	.word	0x0800abe9
          frequency = HAL_RCC_GetPCLK1Freq();
 800abc4:	f7ff f848 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800abc8:	61f8      	str	r0, [r7, #28]
          break;
 800abca:	e01d      	b.n	800ac08 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 800abcc:	f7fe ffac 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800abd0:	61f8      	str	r0, [r7, #28]
          break;
 800abd2:	e019      	b.n	800ac08 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800abd4:	4b3b      	ldr	r3, [pc, #236]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800abdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abe0:	d10f      	bne.n	800ac02 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 800abe2:	4b3a      	ldr	r3, [pc, #232]	@ (800accc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800abe4:	61fb      	str	r3, [r7, #28]
          break;
 800abe6:	e00c      	b.n	800ac02 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800abe8:	4b36      	ldr	r3, [pc, #216]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800abea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abee:	f003 0302 	and.w	r3, r3, #2
 800abf2:	2b02      	cmp	r3, #2
 800abf4:	d107      	bne.n	800ac06 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 800abf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800abfa:	61fb      	str	r3, [r7, #28]
          break;
 800abfc:	e003      	b.n	800ac06 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 800abfe:	bf00      	nop
 800ac00:	e35e      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ac02:	bf00      	nop
 800ac04:	e35c      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ac06:	bf00      	nop
        break;
 800ac08:	e35a      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800ac0a:	4b2e      	ldr	r3, [pc, #184]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800ac0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac10:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ac14:	60fb      	str	r3, [r7, #12]
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	2b30      	cmp	r3, #48	@ 0x30
 800ac1a:	d021      	beq.n	800ac60 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	2b30      	cmp	r3, #48	@ 0x30
 800ac20:	d829      	bhi.n	800ac76 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	2b20      	cmp	r3, #32
 800ac26:	d011      	beq.n	800ac4c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	2b20      	cmp	r3, #32
 800ac2c:	d823      	bhi.n	800ac76 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d003      	beq.n	800ac3c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	2b10      	cmp	r3, #16
 800ac38:	d004      	beq.n	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800ac3a:	e01c      	b.n	800ac76 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ac3c:	f7ff f80c 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800ac40:	61f8      	str	r0, [r7, #28]
          break;
 800ac42:	e01d      	b.n	800ac80 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800ac44:	f7fe ff70 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800ac48:	61f8      	str	r0, [r7, #28]
          break;
 800ac4a:	e019      	b.n	800ac80 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ac4c:	4b1d      	ldr	r3, [pc, #116]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ac54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac58:	d10f      	bne.n	800ac7a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 800ac5a:	4b1c      	ldr	r3, [pc, #112]	@ (800accc <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800ac5c:	61fb      	str	r3, [r7, #28]
          break;
 800ac5e:	e00c      	b.n	800ac7a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ac60:	4b18      	ldr	r3, [pc, #96]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800ac62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac66:	f003 0302 	and.w	r3, r3, #2
 800ac6a:	2b02      	cmp	r3, #2
 800ac6c:	d107      	bne.n	800ac7e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 800ac6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac72:	61fb      	str	r3, [r7, #28]
          break;
 800ac74:	e003      	b.n	800ac7e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800ac76:	bf00      	nop
 800ac78:	e322      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ac7a:	bf00      	nop
 800ac7c:	e320      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ac7e:	bf00      	nop
        break;
 800ac80:	e31e      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800ac82:	4b10      	ldr	r3, [pc, #64]	@ (800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800ac84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac88:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ac8c:	60fb      	str	r3, [r7, #12]
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	2bc0      	cmp	r3, #192	@ 0xc0
 800ac92:	d027      	beq.n	800ace4 <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2bc0      	cmp	r3, #192	@ 0xc0
 800ac98:	d82f      	bhi.n	800acfa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2b80      	cmp	r3, #128	@ 0x80
 800ac9e:	d017      	beq.n	800acd0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	2b80      	cmp	r3, #128	@ 0x80
 800aca4:	d829      	bhi.n	800acfa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d003      	beq.n	800acb4 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2b40      	cmp	r3, #64	@ 0x40
 800acb0:	d004      	beq.n	800acbc <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 800acb2:	e022      	b.n	800acfa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800acb4:	f7fe ffd0 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800acb8:	61f8      	str	r0, [r7, #28]
          break;
 800acba:	e023      	b.n	800ad04 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 800acbc:	f7fe ff34 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800acc0:	61f8      	str	r0, [r7, #28]
          break;
 800acc2:	e01f      	b.n	800ad04 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 800acc4:	40021000 	.word	0x40021000
 800acc8:	02dc6c00 	.word	0x02dc6c00
 800accc:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800acd0:	4b9b      	ldr	r3, [pc, #620]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800acd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800acdc:	d10f      	bne.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 800acde:	4b99      	ldr	r3, [pc, #612]	@ (800af44 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800ace0:	61fb      	str	r3, [r7, #28]
          break;
 800ace2:	e00c      	b.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ace4:	4b96      	ldr	r3, [pc, #600]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ace6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acea:	f003 0302 	and.w	r3, r3, #2
 800acee:	2b02      	cmp	r3, #2
 800acf0:	d107      	bne.n	800ad02 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 800acf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800acf6:	61fb      	str	r3, [r7, #28]
          break;
 800acf8:	e003      	b.n	800ad02 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 800acfa:	bf00      	nop
 800acfc:	e2e0      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800acfe:	bf00      	nop
 800ad00:	e2de      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ad02:	bf00      	nop
        break;
 800ad04:	e2dc      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800ad06:	4b8e      	ldr	r3, [pc, #568]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ad08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ad10:	60fb      	str	r3, [r7, #12]
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad18:	d025      	beq.n	800ad66 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad20:	d82c      	bhi.n	800ad7c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad28:	d013      	beq.n	800ad52 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad30:	d824      	bhi.n	800ad7c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d004      	beq.n	800ad42 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad3e:	d004      	beq.n	800ad4a <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 800ad40:	e01c      	b.n	800ad7c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ad42:	f7fe ff89 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800ad46:	61f8      	str	r0, [r7, #28]
          break;
 800ad48:	e01d      	b.n	800ad86 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800ad4a:	f7fe feed 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800ad4e:	61f8      	str	r0, [r7, #28]
          break;
 800ad50:	e019      	b.n	800ad86 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ad52:	4b7b      	ldr	r3, [pc, #492]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ad5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad5e:	d10f      	bne.n	800ad80 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 800ad60:	4b78      	ldr	r3, [pc, #480]	@ (800af44 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800ad62:	61fb      	str	r3, [r7, #28]
          break;
 800ad64:	e00c      	b.n	800ad80 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ad66:	4b76      	ldr	r3, [pc, #472]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ad68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad6c:	f003 0302 	and.w	r3, r3, #2
 800ad70:	2b02      	cmp	r3, #2
 800ad72:	d107      	bne.n	800ad84 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 800ad74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad78:	61fb      	str	r3, [r7, #28]
          break;
 800ad7a:	e003      	b.n	800ad84 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 800ad7c:	bf00      	nop
 800ad7e:	e29f      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ad80:	bf00      	nop
 800ad82:	e29d      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ad84:	bf00      	nop
        break;
 800ad86:	e29b      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800ad88:	4b6d      	ldr	r3, [pc, #436]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ad8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad8e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ad92:	60fb      	str	r3, [r7, #12]
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ad9a:	d025      	beq.n	800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ada2:	d82c      	bhi.n	800adfe <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800adaa:	d013      	beq.n	800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800adb2:	d824      	bhi.n	800adfe <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d004      	beq.n	800adc4 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800adc0:	d004      	beq.n	800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 800adc2:	e01c      	b.n	800adfe <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800adc4:	f7fe ff48 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800adc8:	61f8      	str	r0, [r7, #28]
          break;
 800adca:	e01d      	b.n	800ae08 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 800adcc:	f7fe feac 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800add0:	61f8      	str	r0, [r7, #28]
          break;
 800add2:	e019      	b.n	800ae08 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800add4:	4b5a      	ldr	r3, [pc, #360]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800addc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ade0:	d10f      	bne.n	800ae02 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 800ade2:	4b58      	ldr	r3, [pc, #352]	@ (800af44 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800ade4:	61fb      	str	r3, [r7, #28]
          break;
 800ade6:	e00c      	b.n	800ae02 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ade8:	4b55      	ldr	r3, [pc, #340]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800adea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adee:	f003 0302 	and.w	r3, r3, #2
 800adf2:	2b02      	cmp	r3, #2
 800adf4:	d107      	bne.n	800ae06 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 800adf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800adfa:	61fb      	str	r3, [r7, #28]
          break;
 800adfc:	e003      	b.n	800ae06 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 800adfe:	bf00      	nop
 800ae00:	e25e      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ae02:	bf00      	nop
 800ae04:	e25c      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ae06:	bf00      	nop
        break;
 800ae08:	e25a      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800ae0a:	4b4d      	ldr	r3, [pc, #308]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ae0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae10:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ae14:	60fb      	str	r3, [r7, #12]
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae1c:	d007      	beq.n	800ae2e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ae24:	d12f      	bne.n	800ae86 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800ae26:	f7fe fe7f 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800ae2a:	61f8      	str	r0, [r7, #28]
          break;
 800ae2c:	e02e      	b.n	800ae8c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800ae2e:	4b44      	ldr	r3, [pc, #272]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae3a:	d126      	bne.n	800ae8a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 800ae3c:	4b40      	ldr	r3, [pc, #256]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ae3e:	691b      	ldr	r3, [r3, #16]
 800ae40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d020      	beq.n	800ae8a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800ae48:	4b3d      	ldr	r3, [pc, #244]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ae4a:	691b      	ldr	r3, [r3, #16]
 800ae4c:	0a1b      	lsrs	r3, r3, #8
 800ae4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae52:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800ae54:	69bb      	ldr	r3, [r7, #24]
 800ae56:	68ba      	ldr	r2, [r7, #8]
 800ae58:	fb03 f202 	mul.w	r2, r3, r2
 800ae5c:	4b38      	ldr	r3, [pc, #224]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ae5e:	691b      	ldr	r3, [r3, #16]
 800ae60:	091b      	lsrs	r3, r3, #4
 800ae62:	f003 030f 	and.w	r3, r3, #15
 800ae66:	3301      	adds	r3, #1
 800ae68:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae6c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800ae6e:	4b34      	ldr	r3, [pc, #208]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ae70:	691b      	ldr	r3, [r3, #16]
 800ae72:	0e5b      	lsrs	r3, r3, #25
 800ae74:	f003 0303 	and.w	r3, r3, #3
 800ae78:	3301      	adds	r3, #1
 800ae7a:	005b      	lsls	r3, r3, #1
 800ae7c:	69ba      	ldr	r2, [r7, #24]
 800ae7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae82:	61fb      	str	r3, [r7, #28]
          break;
 800ae84:	e001      	b.n	800ae8a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 800ae86:	bf00      	nop
 800ae88:	e21a      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ae8a:	bf00      	nop
        break;
 800ae8c:	e218      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800ae8e:	4b2c      	ldr	r3, [pc, #176]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800ae90:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ae94:	f003 0304 	and.w	r3, r3, #4
 800ae98:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d103      	bne.n	800aea8 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 800aea0:	f7fe fef0 	bl	8009c84 <HAL_RCC_GetPCLK2Freq>
 800aea4:	61f8      	str	r0, [r7, #28]
        break;
 800aea6:	e20b      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 800aea8:	f7fe fe3e 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800aeac:	61f8      	str	r0, [r7, #28]
        break;
 800aeae:	e207      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 800aeb0:	4b23      	ldr	r3, [pc, #140]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800aeb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800aeb6:	f003 0318 	and.w	r3, r3, #24
 800aeba:	60fb      	str	r3, [r7, #12]
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	2b10      	cmp	r3, #16
 800aec0:	d010      	beq.n	800aee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	2b10      	cmp	r3, #16
 800aec6:	d834      	bhi.n	800af32 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d003      	beq.n	800aed6 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	2b08      	cmp	r3, #8
 800aed2:	d024      	beq.n	800af1e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 800aed4:	e02d      	b.n	800af32 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800aed6:	69b9      	ldr	r1, [r7, #24]
 800aed8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800aedc:	f000 fbf2 	bl	800b6c4 <RCCEx_GetSAIxPeriphCLKFreq>
 800aee0:	61f8      	str	r0, [r7, #28]
          break;
 800aee2:	e02b      	b.n	800af3c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800aee4:	4b16      	ldr	r3, [pc, #88]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f003 0302 	and.w	r3, r3, #2
 800aeec:	2b02      	cmp	r3, #2
 800aeee:	d122      	bne.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800aef0:	4b13      	ldr	r3, [pc, #76]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f003 0308 	and.w	r3, r3, #8
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d005      	beq.n	800af08 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800aefc:	4b10      	ldr	r3, [pc, #64]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	091b      	lsrs	r3, r3, #4
 800af02:	f003 030f 	and.w	r3, r3, #15
 800af06:	e005      	b.n	800af14 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 800af08:	4b0d      	ldr	r3, [pc, #52]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800af0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800af0e:	0a1b      	lsrs	r3, r3, #8
 800af10:	f003 030f 	and.w	r3, r3, #15
 800af14:	4a0c      	ldr	r2, [pc, #48]	@ (800af48 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800af16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af1a:	61fb      	str	r3, [r7, #28]
          break;
 800af1c:	e00b      	b.n	800af36 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800af1e:	4b08      	ldr	r3, [pc, #32]	@ (800af40 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af2a:	d106      	bne.n	800af3a <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 800af2c:	4b05      	ldr	r3, [pc, #20]	@ (800af44 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800af2e:	61fb      	str	r3, [r7, #28]
          break;
 800af30:	e003      	b.n	800af3a <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 800af32:	bf00      	nop
 800af34:	e1c4      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800af36:	bf00      	nop
 800af38:	e1c2      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800af3a:	bf00      	nop
        break;
 800af3c:	e1c0      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 800af3e:	bf00      	nop
 800af40:	40021000 	.word	0x40021000
 800af44:	00f42400 	.word	0x00f42400
 800af48:	0801803c 	.word	0x0801803c
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800af4c:	4b96      	ldr	r3, [pc, #600]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800af4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af52:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800af56:	60fb      	str	r3, [r7, #12]
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800af5e:	d013      	beq.n	800af88 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800af66:	d819      	bhi.n	800af9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d004      	beq.n	800af78 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af74:	d004      	beq.n	800af80 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 800af76:	e011      	b.n	800af9c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800af78:	f7fe fe6e 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800af7c:	61f8      	str	r0, [r7, #28]
          break;
 800af7e:	e010      	b.n	800afa2 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 800af80:	f7fe fdd2 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800af84:	61f8      	str	r0, [r7, #28]
          break;
 800af86:	e00c      	b.n	800afa2 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800af88:	4b87      	ldr	r3, [pc, #540]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af94:	d104      	bne.n	800afa0 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 800af96:	4b85      	ldr	r3, [pc, #532]	@ (800b1ac <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800af98:	61fb      	str	r3, [r7, #28]
          break;
 800af9a:	e001      	b.n	800afa0 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 800af9c:	bf00      	nop
 800af9e:	e18f      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800afa0:	bf00      	nop
        break;
 800afa2:	e18d      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800afa4:	4b80      	ldr	r3, [pc, #512]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800afa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afaa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800afae:	60fb      	str	r3, [r7, #12]
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800afb6:	d013      	beq.n	800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800afbe:	d819      	bhi.n	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d004      	beq.n	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800afcc:	d004      	beq.n	800afd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800afce:	e011      	b.n	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 800afd0:	f7fe fe42 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800afd4:	61f8      	str	r0, [r7, #28]
          break;
 800afd6:	e010      	b.n	800affa <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 800afd8:	f7fe fda6 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800afdc:	61f8      	str	r0, [r7, #28]
          break;
 800afde:	e00c      	b.n	800affa <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800afe0:	4b71      	ldr	r3, [pc, #452]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800afe8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800afec:	d104      	bne.n	800aff8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 800afee:	4b6f      	ldr	r3, [pc, #444]	@ (800b1ac <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800aff0:	61fb      	str	r3, [r7, #28]
          break;
 800aff2:	e001      	b.n	800aff8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 800aff4:	bf00      	nop
 800aff6:	e163      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800aff8:	bf00      	nop
        break;
 800affa:	e161      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800affc:	4b6a      	ldr	r3, [pc, #424]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800affe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b002:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b006:	60fb      	str	r3, [r7, #12]
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b00e:	d013      	beq.n	800b038 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b016:	d819      	bhi.n	800b04c <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d004      	beq.n	800b028 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b024:	d004      	beq.n	800b030 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 800b026:	e011      	b.n	800b04c <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 800b028:	f7fe fe16 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800b02c:	61f8      	str	r0, [r7, #28]
          break;
 800b02e:	e010      	b.n	800b052 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 800b030:	f7fe fd7a 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800b034:	61f8      	str	r0, [r7, #28]
          break;
 800b036:	e00c      	b.n	800b052 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b038:	4b5b      	ldr	r3, [pc, #364]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b040:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b044:	d104      	bne.n	800b050 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 800b046:	4b59      	ldr	r3, [pc, #356]	@ (800b1ac <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800b048:	61fb      	str	r3, [r7, #28]
          break;
 800b04a:	e001      	b.n	800b050 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 800b04c:	bf00      	nop
 800b04e:	e137      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b050:	bf00      	nop
        break;
 800b052:	e135      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800b054:	4b54      	ldr	r3, [pc, #336]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800b056:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b05a:	f003 0303 	and.w	r3, r3, #3
 800b05e:	60fb      	str	r3, [r7, #12]
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	2b02      	cmp	r3, #2
 800b064:	d011      	beq.n	800b08a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	2b02      	cmp	r3, #2
 800b06a:	d818      	bhi.n	800b09e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d003      	beq.n	800b07a <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	2b01      	cmp	r3, #1
 800b076:	d004      	beq.n	800b082 <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 800b078:	e011      	b.n	800b09e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800b07a:	f7fe fded 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800b07e:	61f8      	str	r0, [r7, #28]
          break;
 800b080:	e010      	b.n	800b0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 800b082:	f7fe fd51 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800b086:	61f8      	str	r0, [r7, #28]
          break;
 800b088:	e00c      	b.n	800b0a4 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b08a:	4b47      	ldr	r3, [pc, #284]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b096:	d104      	bne.n	800b0a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 800b098:	4b44      	ldr	r3, [pc, #272]	@ (800b1ac <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800b09a:	61fb      	str	r3, [r7, #28]
          break;
 800b09c:	e001      	b.n	800b0a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 800b09e:	bf00      	nop
 800b0a0:	e10e      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b0a2:	bf00      	nop
        break;
 800b0a4:	e10c      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800b0a6:	4b40      	ldr	r3, [pc, #256]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800b0a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0ac:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800b0b0:	60fb      	str	r3, [r7, #12]
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b0b8:	d02c      	beq.n	800b114 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b0c0:	d833      	bhi.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b0c8:	d01a      	beq.n	800b100 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b0d0:	d82b      	bhi.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d004      	beq.n	800b0e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b0de:	d004      	beq.n	800b0ea <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 800b0e0:	e023      	b.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800b0e2:	f7fe fdb9 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800b0e6:	61f8      	str	r0, [r7, #28]
          break;
 800b0e8:	e026      	b.n	800b138 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800b0ea:	4b2f      	ldr	r3, [pc, #188]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800b0ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b0f0:	f003 0302 	and.w	r3, r3, #2
 800b0f4:	2b02      	cmp	r3, #2
 800b0f6:	d11a      	bne.n	800b12e <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 800b0f8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b0fc:	61fb      	str	r3, [r7, #28]
          break;
 800b0fe:	e016      	b.n	800b12e <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b100:	4b29      	ldr	r3, [pc, #164]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b108:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b10c:	d111      	bne.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 800b10e:	4b27      	ldr	r3, [pc, #156]	@ (800b1ac <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800b110:	61fb      	str	r3, [r7, #28]
          break;
 800b112:	e00e      	b.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b114:	4b24      	ldr	r3, [pc, #144]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800b116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b11a:	f003 0302 	and.w	r3, r3, #2
 800b11e:	2b02      	cmp	r3, #2
 800b120:	d109      	bne.n	800b136 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 800b122:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b126:	61fb      	str	r3, [r7, #28]
          break;
 800b128:	e005      	b.n	800b136 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 800b12a:	bf00      	nop
 800b12c:	e0c8      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b12e:	bf00      	nop
 800b130:	e0c6      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b132:	bf00      	nop
 800b134:	e0c4      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b136:	bf00      	nop
        break;
 800b138:	e0c2      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800b13a:	4b1b      	ldr	r3, [pc, #108]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800b13c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b140:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800b144:	60fb      	str	r3, [r7, #12]
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b14c:	d030      	beq.n	800b1b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b154:	d837      	bhi.n	800b1c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b15c:	d01a      	beq.n	800b194 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b164:	d82f      	bhi.n	800b1c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d004      	beq.n	800b176 <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b172:	d004      	beq.n	800b17e <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 800b174:	e027      	b.n	800b1c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 800b176:	f7fe fd6f 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800b17a:	61f8      	str	r0, [r7, #28]
          break;
 800b17c:	e02a      	b.n	800b1d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800b17e:	4b0a      	ldr	r3, [pc, #40]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800b180:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b184:	f003 0302 	and.w	r3, r3, #2
 800b188:	2b02      	cmp	r3, #2
 800b18a:	d11e      	bne.n	800b1ca <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 800b18c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b190:	61fb      	str	r3, [r7, #28]
          break;
 800b192:	e01a      	b.n	800b1ca <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b194:	4b04      	ldr	r3, [pc, #16]	@ (800b1a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b19c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b1a0:	d115      	bne.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 800b1a2:	4b02      	ldr	r3, [pc, #8]	@ (800b1ac <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800b1a4:	61fb      	str	r3, [r7, #28]
          break;
 800b1a6:	e012      	b.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800b1a8:	40021000 	.word	0x40021000
 800b1ac:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b1b0:	4b46      	ldr	r3, [pc, #280]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b1b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1b6:	f003 0302 	and.w	r3, r3, #2
 800b1ba:	2b02      	cmp	r3, #2
 800b1bc:	d109      	bne.n	800b1d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 800b1be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1c2:	61fb      	str	r3, [r7, #28]
          break;
 800b1c4:	e005      	b.n	800b1d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 800b1c6:	bf00      	nop
 800b1c8:	e07a      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b1ca:	bf00      	nop
 800b1cc:	e078      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b1ce:	bf00      	nop
 800b1d0:	e076      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b1d2:	bf00      	nop
        break;
 800b1d4:	e074      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800b1d6:	4b3d      	ldr	r3, [pc, #244]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b1d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b1dc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800b1e0:	60fb      	str	r3, [r7, #12]
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b1e8:	d02c      	beq.n	800b244 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b1f0:	d855      	bhi.n	800b29e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d004      	beq.n	800b202 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b1fe:	d004      	beq.n	800b20a <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 800b200:	e04d      	b.n	800b29e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800b202:	f7fe fc91 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800b206:	61f8      	str	r0, [r7, #28]
          break;
 800b208:	e04e      	b.n	800b2a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800b20a:	4b30      	ldr	r3, [pc, #192]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	f003 0302 	and.w	r3, r3, #2
 800b212:	2b02      	cmp	r3, #2
 800b214:	d145      	bne.n	800b2a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800b216:	4b2d      	ldr	r3, [pc, #180]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	f003 0308 	and.w	r3, r3, #8
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d005      	beq.n	800b22e <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800b222:	4b2a      	ldr	r3, [pc, #168]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	091b      	lsrs	r3, r3, #4
 800b228:	f003 030f 	and.w	r3, r3, #15
 800b22c:	e005      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 800b22e:	4b27      	ldr	r3, [pc, #156]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b230:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b234:	0a1b      	lsrs	r3, r3, #8
 800b236:	f003 030f 	and.w	r3, r3, #15
 800b23a:	4a25      	ldr	r2, [pc, #148]	@ (800b2d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 800b23c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b240:	61fb      	str	r3, [r7, #28]
          break;
 800b242:	e02e      	b.n	800b2a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800b244:	4b21      	ldr	r3, [pc, #132]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b24c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b250:	d129      	bne.n	800b2a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800b252:	4b1e      	ldr	r3, [pc, #120]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b254:	68db      	ldr	r3, [r3, #12]
 800b256:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b25a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b25e:	d122      	bne.n	800b2a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800b260:	4b1a      	ldr	r3, [pc, #104]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b262:	68db      	ldr	r3, [r3, #12]
 800b264:	0a1b      	lsrs	r3, r3, #8
 800b266:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b26a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800b26c:	69bb      	ldr	r3, [r7, #24]
 800b26e:	68ba      	ldr	r2, [r7, #8]
 800b270:	fb03 f202 	mul.w	r2, r3, r2
 800b274:	4b15      	ldr	r3, [pc, #84]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	091b      	lsrs	r3, r3, #4
 800b27a:	f003 030f 	and.w	r3, r3, #15
 800b27e:	3301      	adds	r3, #1
 800b280:	fbb2 f3f3 	udiv	r3, r2, r3
 800b284:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800b286:	4b11      	ldr	r3, [pc, #68]	@ (800b2cc <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800b288:	68db      	ldr	r3, [r3, #12]
 800b28a:	0d5b      	lsrs	r3, r3, #21
 800b28c:	f003 0303 	and.w	r3, r3, #3
 800b290:	3301      	adds	r3, #1
 800b292:	005b      	lsls	r3, r3, #1
 800b294:	69ba      	ldr	r2, [r7, #24]
 800b296:	fbb2 f3f3 	udiv	r3, r2, r3
 800b29a:	61fb      	str	r3, [r7, #28]
          break;
 800b29c:	e003      	b.n	800b2a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 800b29e:	bf00      	nop
 800b2a0:	e00e      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b2a2:	bf00      	nop
 800b2a4:	e00c      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800b2a6:	bf00      	nop
        break;
 800b2a8:	e00a      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800b2aa:	bf00      	nop
 800b2ac:	e008      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800b2ae:	bf00      	nop
 800b2b0:	e006      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800b2b2:	bf00      	nop
 800b2b4:	e004      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800b2b6:	bf00      	nop
 800b2b8:	e002      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800b2ba:	bf00      	nop
 800b2bc:	e000      	b.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800b2be:	bf00      	nop
    }
  }

  return(frequency);
 800b2c0:	69fb      	ldr	r3, [r7, #28]
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3720      	adds	r7, #32
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	40021000 	.word	0x40021000
 800b2d0:	0801803c 	.word	0x0801803c

0800b2d4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800b2d8:	4b05      	ldr	r3, [pc, #20]	@ (800b2f0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	4a04      	ldr	r2, [pc, #16]	@ (800b2f0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800b2de:	f043 0304 	orr.w	r3, r3, #4
 800b2e2:	6013      	str	r3, [r2, #0]
}
 800b2e4:	bf00      	nop
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr
 800b2ee:	bf00      	nop
 800b2f0:	40021000 	.word	0x40021000

0800b2f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b084      	sub	sp, #16
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
 800b2fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b2fe:	2300      	movs	r3, #0
 800b300:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b302:	4b72      	ldr	r3, [pc, #456]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b304:	68db      	ldr	r3, [r3, #12]
 800b306:	f003 0303 	and.w	r3, r3, #3
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d00e      	beq.n	800b32c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800b30e:	4b6f      	ldr	r3, [pc, #444]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b310:	68db      	ldr	r3, [r3, #12]
 800b312:	f003 0203 	and.w	r2, r3, #3
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	429a      	cmp	r2, r3
 800b31c:	d103      	bne.n	800b326 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
       ||
 800b322:	2b00      	cmp	r3, #0
 800b324:	d142      	bne.n	800b3ac <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800b326:	2301      	movs	r3, #1
 800b328:	73fb      	strb	r3, [r7, #15]
 800b32a:	e03f      	b.n	800b3ac <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	2b03      	cmp	r3, #3
 800b332:	d018      	beq.n	800b366 <RCCEx_PLLSAI1_Config+0x72>
 800b334:	2b03      	cmp	r3, #3
 800b336:	d825      	bhi.n	800b384 <RCCEx_PLLSAI1_Config+0x90>
 800b338:	2b01      	cmp	r3, #1
 800b33a:	d002      	beq.n	800b342 <RCCEx_PLLSAI1_Config+0x4e>
 800b33c:	2b02      	cmp	r3, #2
 800b33e:	d009      	beq.n	800b354 <RCCEx_PLLSAI1_Config+0x60>
 800b340:	e020      	b.n	800b384 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b342:	4b62      	ldr	r3, [pc, #392]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	f003 0302 	and.w	r3, r3, #2
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d11d      	bne.n	800b38a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800b34e:	2301      	movs	r3, #1
 800b350:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b352:	e01a      	b.n	800b38a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b354:	4b5d      	ldr	r3, [pc, #372]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d116      	bne.n	800b38e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800b360:	2301      	movs	r3, #1
 800b362:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b364:	e013      	b.n	800b38e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b366:	4b59      	ldr	r3, [pc, #356]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d10f      	bne.n	800b392 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b372:	4b56      	ldr	r3, [pc, #344]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d109      	bne.n	800b392 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800b37e:	2301      	movs	r3, #1
 800b380:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b382:	e006      	b.n	800b392 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800b384:	2301      	movs	r3, #1
 800b386:	73fb      	strb	r3, [r7, #15]
      break;
 800b388:	e004      	b.n	800b394 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800b38a:	bf00      	nop
 800b38c:	e002      	b.n	800b394 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800b38e:	bf00      	nop
 800b390:	e000      	b.n	800b394 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800b392:	bf00      	nop
    }

    if(status == HAL_OK)
 800b394:	7bfb      	ldrb	r3, [r7, #15]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d108      	bne.n	800b3ac <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800b39a:	4b4c      	ldr	r3, [pc, #304]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b39c:	68db      	ldr	r3, [r3, #12]
 800b39e:	f023 0203 	bic.w	r2, r3, #3
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	4949      	ldr	r1, [pc, #292]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b3a8:	4313      	orrs	r3, r2
 800b3aa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800b3ac:	7bfb      	ldrb	r3, [r7, #15]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	f040 8086 	bne.w	800b4c0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b3b4:	4b45      	ldr	r3, [pc, #276]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4a44      	ldr	r2, [pc, #272]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b3ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b3be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b3c0:	f7fb fb4c 	bl	8006a5c <HAL_GetTick>
 800b3c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b3c6:	e009      	b.n	800b3dc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b3c8:	f7fb fb48 	bl	8006a5c <HAL_GetTick>
 800b3cc:	4602      	mov	r2, r0
 800b3ce:	68bb      	ldr	r3, [r7, #8]
 800b3d0:	1ad3      	subs	r3, r2, r3
 800b3d2:	2b02      	cmp	r3, #2
 800b3d4:	d902      	bls.n	800b3dc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800b3d6:	2303      	movs	r3, #3
 800b3d8:	73fb      	strb	r3, [r7, #15]
        break;
 800b3da:	e005      	b.n	800b3e8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b3dc:	4b3b      	ldr	r3, [pc, #236]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d1ef      	bne.n	800b3c8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800b3e8:	7bfb      	ldrb	r3, [r7, #15]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d168      	bne.n	800b4c0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d113      	bne.n	800b41c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b3f4:	4b35      	ldr	r3, [pc, #212]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b3f6:	691a      	ldr	r2, [r3, #16]
 800b3f8:	4b35      	ldr	r3, [pc, #212]	@ (800b4d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800b3fa:	4013      	ands	r3, r2
 800b3fc:	687a      	ldr	r2, [r7, #4]
 800b3fe:	6892      	ldr	r2, [r2, #8]
 800b400:	0211      	lsls	r1, r2, #8
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	68d2      	ldr	r2, [r2, #12]
 800b406:	06d2      	lsls	r2, r2, #27
 800b408:	4311      	orrs	r1, r2
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	6852      	ldr	r2, [r2, #4]
 800b40e:	3a01      	subs	r2, #1
 800b410:	0112      	lsls	r2, r2, #4
 800b412:	430a      	orrs	r2, r1
 800b414:	492d      	ldr	r1, [pc, #180]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b416:	4313      	orrs	r3, r2
 800b418:	610b      	str	r3, [r1, #16]
 800b41a:	e02d      	b.n	800b478 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	2b01      	cmp	r3, #1
 800b420:	d115      	bne.n	800b44e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b422:	4b2a      	ldr	r3, [pc, #168]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b424:	691a      	ldr	r2, [r3, #16]
 800b426:	4b2b      	ldr	r3, [pc, #172]	@ (800b4d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b428:	4013      	ands	r3, r2
 800b42a:	687a      	ldr	r2, [r7, #4]
 800b42c:	6892      	ldr	r2, [r2, #8]
 800b42e:	0211      	lsls	r1, r2, #8
 800b430:	687a      	ldr	r2, [r7, #4]
 800b432:	6912      	ldr	r2, [r2, #16]
 800b434:	0852      	lsrs	r2, r2, #1
 800b436:	3a01      	subs	r2, #1
 800b438:	0552      	lsls	r2, r2, #21
 800b43a:	4311      	orrs	r1, r2
 800b43c:	687a      	ldr	r2, [r7, #4]
 800b43e:	6852      	ldr	r2, [r2, #4]
 800b440:	3a01      	subs	r2, #1
 800b442:	0112      	lsls	r2, r2, #4
 800b444:	430a      	orrs	r2, r1
 800b446:	4921      	ldr	r1, [pc, #132]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b448:	4313      	orrs	r3, r2
 800b44a:	610b      	str	r3, [r1, #16]
 800b44c:	e014      	b.n	800b478 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b44e:	4b1f      	ldr	r3, [pc, #124]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b450:	691a      	ldr	r2, [r3, #16]
 800b452:	4b21      	ldr	r3, [pc, #132]	@ (800b4d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b454:	4013      	ands	r3, r2
 800b456:	687a      	ldr	r2, [r7, #4]
 800b458:	6892      	ldr	r2, [r2, #8]
 800b45a:	0211      	lsls	r1, r2, #8
 800b45c:	687a      	ldr	r2, [r7, #4]
 800b45e:	6952      	ldr	r2, [r2, #20]
 800b460:	0852      	lsrs	r2, r2, #1
 800b462:	3a01      	subs	r2, #1
 800b464:	0652      	lsls	r2, r2, #25
 800b466:	4311      	orrs	r1, r2
 800b468:	687a      	ldr	r2, [r7, #4]
 800b46a:	6852      	ldr	r2, [r2, #4]
 800b46c:	3a01      	subs	r2, #1
 800b46e:	0112      	lsls	r2, r2, #4
 800b470:	430a      	orrs	r2, r1
 800b472:	4916      	ldr	r1, [pc, #88]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b474:	4313      	orrs	r3, r2
 800b476:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b478:	4b14      	ldr	r3, [pc, #80]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	4a13      	ldr	r2, [pc, #76]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b47e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b482:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b484:	f7fb faea 	bl	8006a5c <HAL_GetTick>
 800b488:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b48a:	e009      	b.n	800b4a0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b48c:	f7fb fae6 	bl	8006a5c <HAL_GetTick>
 800b490:	4602      	mov	r2, r0
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	1ad3      	subs	r3, r2, r3
 800b496:	2b02      	cmp	r3, #2
 800b498:	d902      	bls.n	800b4a0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800b49a:	2303      	movs	r3, #3
 800b49c:	73fb      	strb	r3, [r7, #15]
          break;
 800b49e:	e005      	b.n	800b4ac <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b4a0:	4b0a      	ldr	r3, [pc, #40]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d0ef      	beq.n	800b48c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800b4ac:	7bfb      	ldrb	r3, [r7, #15]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d106      	bne.n	800b4c0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b4b2:	4b06      	ldr	r3, [pc, #24]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b4b4:	691a      	ldr	r2, [r3, #16]
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	699b      	ldr	r3, [r3, #24]
 800b4ba:	4904      	ldr	r1, [pc, #16]	@ (800b4cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800b4bc:	4313      	orrs	r3, r2
 800b4be:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b4c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	3710      	adds	r7, #16
 800b4c6:	46bd      	mov	sp, r7
 800b4c8:	bd80      	pop	{r7, pc}
 800b4ca:	bf00      	nop
 800b4cc:	40021000 	.word	0x40021000
 800b4d0:	07ff800f 	.word	0x07ff800f
 800b4d4:	ff9f800f 	.word	0xff9f800f
 800b4d8:	f9ff800f 	.word	0xf9ff800f

0800b4dc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b084      	sub	sp, #16
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b4ea:	4b72      	ldr	r3, [pc, #456]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b4ec:	68db      	ldr	r3, [r3, #12]
 800b4ee:	f003 0303 	and.w	r3, r3, #3
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d00e      	beq.n	800b514 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b4f6:	4b6f      	ldr	r3, [pc, #444]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b4f8:	68db      	ldr	r3, [r3, #12]
 800b4fa:	f003 0203 	and.w	r2, r3, #3
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	429a      	cmp	r2, r3
 800b504:	d103      	bne.n	800b50e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
       ||
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d142      	bne.n	800b594 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800b50e:	2301      	movs	r3, #1
 800b510:	73fb      	strb	r3, [r7, #15]
 800b512:	e03f      	b.n	800b594 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	2b03      	cmp	r3, #3
 800b51a:	d018      	beq.n	800b54e <RCCEx_PLLSAI2_Config+0x72>
 800b51c:	2b03      	cmp	r3, #3
 800b51e:	d825      	bhi.n	800b56c <RCCEx_PLLSAI2_Config+0x90>
 800b520:	2b01      	cmp	r3, #1
 800b522:	d002      	beq.n	800b52a <RCCEx_PLLSAI2_Config+0x4e>
 800b524:	2b02      	cmp	r3, #2
 800b526:	d009      	beq.n	800b53c <RCCEx_PLLSAI2_Config+0x60>
 800b528:	e020      	b.n	800b56c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b52a:	4b62      	ldr	r3, [pc, #392]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f003 0302 	and.w	r3, r3, #2
 800b532:	2b00      	cmp	r3, #0
 800b534:	d11d      	bne.n	800b572 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800b536:	2301      	movs	r3, #1
 800b538:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b53a:	e01a      	b.n	800b572 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b53c:	4b5d      	ldr	r3, [pc, #372]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b544:	2b00      	cmp	r3, #0
 800b546:	d116      	bne.n	800b576 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800b548:	2301      	movs	r3, #1
 800b54a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b54c:	e013      	b.n	800b576 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b54e:	4b59      	ldr	r3, [pc, #356]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b556:	2b00      	cmp	r3, #0
 800b558:	d10f      	bne.n	800b57a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b55a:	4b56      	ldr	r3, [pc, #344]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b562:	2b00      	cmp	r3, #0
 800b564:	d109      	bne.n	800b57a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800b566:	2301      	movs	r3, #1
 800b568:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b56a:	e006      	b.n	800b57a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800b56c:	2301      	movs	r3, #1
 800b56e:	73fb      	strb	r3, [r7, #15]
      break;
 800b570:	e004      	b.n	800b57c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b572:	bf00      	nop
 800b574:	e002      	b.n	800b57c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b576:	bf00      	nop
 800b578:	e000      	b.n	800b57c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b57a:	bf00      	nop
    }

    if(status == HAL_OK)
 800b57c:	7bfb      	ldrb	r3, [r7, #15]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d108      	bne.n	800b594 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800b582:	4b4c      	ldr	r3, [pc, #304]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b584:	68db      	ldr	r3, [r3, #12]
 800b586:	f023 0203 	bic.w	r2, r3, #3
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	4949      	ldr	r1, [pc, #292]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b590:	4313      	orrs	r3, r2
 800b592:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800b594:	7bfb      	ldrb	r3, [r7, #15]
 800b596:	2b00      	cmp	r3, #0
 800b598:	f040 8086 	bne.w	800b6a8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b59c:	4b45      	ldr	r3, [pc, #276]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	4a44      	ldr	r2, [pc, #272]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b5a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b5a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5a8:	f7fb fa58 	bl	8006a5c <HAL_GetTick>
 800b5ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b5ae:	e009      	b.n	800b5c4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b5b0:	f7fb fa54 	bl	8006a5c <HAL_GetTick>
 800b5b4:	4602      	mov	r2, r0
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	1ad3      	subs	r3, r2, r3
 800b5ba:	2b02      	cmp	r3, #2
 800b5bc:	d902      	bls.n	800b5c4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800b5be:	2303      	movs	r3, #3
 800b5c0:	73fb      	strb	r3, [r7, #15]
        break;
 800b5c2:	e005      	b.n	800b5d0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b5c4:	4b3b      	ldr	r3, [pc, #236]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d1ef      	bne.n	800b5b0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800b5d0:	7bfb      	ldrb	r3, [r7, #15]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d168      	bne.n	800b6a8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d113      	bne.n	800b604 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b5dc:	4b35      	ldr	r3, [pc, #212]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b5de:	695a      	ldr	r2, [r3, #20]
 800b5e0:	4b35      	ldr	r3, [pc, #212]	@ (800b6b8 <RCCEx_PLLSAI2_Config+0x1dc>)
 800b5e2:	4013      	ands	r3, r2
 800b5e4:	687a      	ldr	r2, [r7, #4]
 800b5e6:	6892      	ldr	r2, [r2, #8]
 800b5e8:	0211      	lsls	r1, r2, #8
 800b5ea:	687a      	ldr	r2, [r7, #4]
 800b5ec:	68d2      	ldr	r2, [r2, #12]
 800b5ee:	06d2      	lsls	r2, r2, #27
 800b5f0:	4311      	orrs	r1, r2
 800b5f2:	687a      	ldr	r2, [r7, #4]
 800b5f4:	6852      	ldr	r2, [r2, #4]
 800b5f6:	3a01      	subs	r2, #1
 800b5f8:	0112      	lsls	r2, r2, #4
 800b5fa:	430a      	orrs	r2, r1
 800b5fc:	492d      	ldr	r1, [pc, #180]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b5fe:	4313      	orrs	r3, r2
 800b600:	614b      	str	r3, [r1, #20]
 800b602:	e02d      	b.n	800b660 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	2b01      	cmp	r3, #1
 800b608:	d115      	bne.n	800b636 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b60a:	4b2a      	ldr	r3, [pc, #168]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b60c:	695a      	ldr	r2, [r3, #20]
 800b60e:	4b2b      	ldr	r3, [pc, #172]	@ (800b6bc <RCCEx_PLLSAI2_Config+0x1e0>)
 800b610:	4013      	ands	r3, r2
 800b612:	687a      	ldr	r2, [r7, #4]
 800b614:	6892      	ldr	r2, [r2, #8]
 800b616:	0211      	lsls	r1, r2, #8
 800b618:	687a      	ldr	r2, [r7, #4]
 800b61a:	6912      	ldr	r2, [r2, #16]
 800b61c:	0852      	lsrs	r2, r2, #1
 800b61e:	3a01      	subs	r2, #1
 800b620:	0552      	lsls	r2, r2, #21
 800b622:	4311      	orrs	r1, r2
 800b624:	687a      	ldr	r2, [r7, #4]
 800b626:	6852      	ldr	r2, [r2, #4]
 800b628:	3a01      	subs	r2, #1
 800b62a:	0112      	lsls	r2, r2, #4
 800b62c:	430a      	orrs	r2, r1
 800b62e:	4921      	ldr	r1, [pc, #132]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b630:	4313      	orrs	r3, r2
 800b632:	614b      	str	r3, [r1, #20]
 800b634:	e014      	b.n	800b660 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b636:	4b1f      	ldr	r3, [pc, #124]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b638:	695a      	ldr	r2, [r3, #20]
 800b63a:	4b21      	ldr	r3, [pc, #132]	@ (800b6c0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800b63c:	4013      	ands	r3, r2
 800b63e:	687a      	ldr	r2, [r7, #4]
 800b640:	6892      	ldr	r2, [r2, #8]
 800b642:	0211      	lsls	r1, r2, #8
 800b644:	687a      	ldr	r2, [r7, #4]
 800b646:	6952      	ldr	r2, [r2, #20]
 800b648:	0852      	lsrs	r2, r2, #1
 800b64a:	3a01      	subs	r2, #1
 800b64c:	0652      	lsls	r2, r2, #25
 800b64e:	4311      	orrs	r1, r2
 800b650:	687a      	ldr	r2, [r7, #4]
 800b652:	6852      	ldr	r2, [r2, #4]
 800b654:	3a01      	subs	r2, #1
 800b656:	0112      	lsls	r2, r2, #4
 800b658:	430a      	orrs	r2, r1
 800b65a:	4916      	ldr	r1, [pc, #88]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b65c:	4313      	orrs	r3, r2
 800b65e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b660:	4b14      	ldr	r3, [pc, #80]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4a13      	ldr	r2, [pc, #76]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b66a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b66c:	f7fb f9f6 	bl	8006a5c <HAL_GetTick>
 800b670:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b672:	e009      	b.n	800b688 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b674:	f7fb f9f2 	bl	8006a5c <HAL_GetTick>
 800b678:	4602      	mov	r2, r0
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	1ad3      	subs	r3, r2, r3
 800b67e:	2b02      	cmp	r3, #2
 800b680:	d902      	bls.n	800b688 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800b682:	2303      	movs	r3, #3
 800b684:	73fb      	strb	r3, [r7, #15]
          break;
 800b686:	e005      	b.n	800b694 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b688:	4b0a      	ldr	r3, [pc, #40]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b690:	2b00      	cmp	r3, #0
 800b692:	d0ef      	beq.n	800b674 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800b694:	7bfb      	ldrb	r3, [r7, #15]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d106      	bne.n	800b6a8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b69a:	4b06      	ldr	r3, [pc, #24]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b69c:	695a      	ldr	r2, [r3, #20]
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	699b      	ldr	r3, [r3, #24]
 800b6a2:	4904      	ldr	r1, [pc, #16]	@ (800b6b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b6a4:	4313      	orrs	r3, r2
 800b6a6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b6a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	3710      	adds	r7, #16
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}
 800b6b2:	bf00      	nop
 800b6b4:	40021000 	.word	0x40021000
 800b6b8:	07ff800f 	.word	0x07ff800f
 800b6bc:	ff9f800f 	.word	0xff9f800f
 800b6c0:	f9ff800f 	.word	0xf9ff800f

0800b6c4 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b089      	sub	sp, #36	@ 0x24
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
 800b6cc:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6e0:	d10b      	bne.n	800b6fa <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800b6e2:	4b7e      	ldr	r3, [pc, #504]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b6e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b6e8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800b6ec:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800b6ee:	69bb      	ldr	r3, [r7, #24]
 800b6f0:	2b60      	cmp	r3, #96	@ 0x60
 800b6f2:	d112      	bne.n	800b71a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800b6f4:	4b7a      	ldr	r3, [pc, #488]	@ (800b8e0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800b6f6:	61fb      	str	r3, [r7, #28]
 800b6f8:	e00f      	b.n	800b71a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b700:	d10b      	bne.n	800b71a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800b702:	4b76      	ldr	r3, [pc, #472]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b704:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b708:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b70c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800b70e:	69bb      	ldr	r3, [r7, #24]
 800b710:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b714:	d101      	bne.n	800b71a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800b716:	4b72      	ldr	r3, [pc, #456]	@ (800b8e0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800b718:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800b71a:	69fb      	ldr	r3, [r7, #28]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	f040 80d6 	bne.w	800b8ce <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800b726:	69bb      	ldr	r3, [r7, #24]
 800b728:	2b40      	cmp	r3, #64	@ 0x40
 800b72a:	d003      	beq.n	800b734 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 800b72c:	69bb      	ldr	r3, [r7, #24]
 800b72e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b732:	d13b      	bne.n	800b7ac <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800b734:	4b69      	ldr	r3, [pc, #420]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b73c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b740:	f040 80c4 	bne.w	800b8cc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 800b744:	4b65      	ldr	r3, [pc, #404]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	f000 80bd 	beq.w	800b8cc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800b752:	4b62      	ldr	r3, [pc, #392]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b754:	68db      	ldr	r3, [r3, #12]
 800b756:	091b      	lsrs	r3, r3, #4
 800b758:	f003 030f 	and.w	r3, r3, #15
 800b75c:	3301      	adds	r3, #1
 800b75e:	693a      	ldr	r2, [r7, #16]
 800b760:	fbb2 f3f3 	udiv	r3, r2, r3
 800b764:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800b766:	4b5d      	ldr	r3, [pc, #372]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b768:	68db      	ldr	r3, [r3, #12]
 800b76a:	0a1b      	lsrs	r3, r3, #8
 800b76c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b770:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800b772:	4b5a      	ldr	r3, [pc, #360]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b774:	68db      	ldr	r3, [r3, #12]
 800b776:	0edb      	lsrs	r3, r3, #27
 800b778:	f003 031f 	and.w	r3, r3, #31
 800b77c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d10a      	bne.n	800b79a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800b784:	4b55      	ldr	r3, [pc, #340]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b786:	68db      	ldr	r3, [r3, #12]
 800b788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d002      	beq.n	800b796 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 800b790:	2311      	movs	r3, #17
 800b792:	617b      	str	r3, [r7, #20]
 800b794:	e001      	b.n	800b79a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 800b796:	2307      	movs	r3, #7
 800b798:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	68fa      	ldr	r2, [r7, #12]
 800b79e:	fb03 f202 	mul.w	r2, r3, r2
 800b7a2:	697b      	ldr	r3, [r7, #20]
 800b7a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7a8:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800b7aa:	e08f      	b.n	800b8cc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800b7ac:	69bb      	ldr	r3, [r7, #24]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d13a      	bne.n	800b828 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800b7b2:	4b4a      	ldr	r3, [pc, #296]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b7be:	f040 8086 	bne.w	800b8ce <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800b7c2:	4b46      	ldr	r3, [pc, #280]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b7c4:	691b      	ldr	r3, [r3, #16]
 800b7c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d07f      	beq.n	800b8ce <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800b7ce:	4b43      	ldr	r3, [pc, #268]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b7d0:	691b      	ldr	r3, [r3, #16]
 800b7d2:	091b      	lsrs	r3, r3, #4
 800b7d4:	f003 030f 	and.w	r3, r3, #15
 800b7d8:	3301      	adds	r3, #1
 800b7da:	693a      	ldr	r2, [r7, #16]
 800b7dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7e0:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800b7e2:	4b3e      	ldr	r3, [pc, #248]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b7e4:	691b      	ldr	r3, [r3, #16]
 800b7e6:	0a1b      	lsrs	r3, r3, #8
 800b7e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b7ec:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800b7ee:	4b3b      	ldr	r3, [pc, #236]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b7f0:	691b      	ldr	r3, [r3, #16]
 800b7f2:	0edb      	lsrs	r3, r3, #27
 800b7f4:	f003 031f 	and.w	r3, r3, #31
 800b7f8:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d10a      	bne.n	800b816 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800b800:	4b36      	ldr	r3, [pc, #216]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b802:	691b      	ldr	r3, [r3, #16]
 800b804:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d002      	beq.n	800b812 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 800b80c:	2311      	movs	r3, #17
 800b80e:	617b      	str	r3, [r7, #20]
 800b810:	e001      	b.n	800b816 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 800b812:	2307      	movs	r3, #7
 800b814:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	68fa      	ldr	r2, [r7, #12]
 800b81a:	fb03 f202 	mul.w	r2, r3, r2
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	fbb2 f3f3 	udiv	r3, r2, r3
 800b824:	61fb      	str	r3, [r7, #28]
 800b826:	e052      	b.n	800b8ce <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800b828:	69bb      	ldr	r3, [r7, #24]
 800b82a:	2b80      	cmp	r3, #128	@ 0x80
 800b82c:	d003      	beq.n	800b836 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 800b82e:	69bb      	ldr	r3, [r7, #24]
 800b830:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b834:	d109      	bne.n	800b84a <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b836:	4b29      	ldr	r3, [pc, #164]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b83e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b842:	d144      	bne.n	800b8ce <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 800b844:	4b27      	ldr	r3, [pc, #156]	@ (800b8e4 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800b846:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b848:	e041      	b.n	800b8ce <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800b84a:	69bb      	ldr	r3, [r7, #24]
 800b84c:	2b20      	cmp	r3, #32
 800b84e:	d003      	beq.n	800b858 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 800b850:	69bb      	ldr	r3, [r7, #24]
 800b852:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b856:	d13a      	bne.n	800b8ce <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800b858:	4b20      	ldr	r3, [pc, #128]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b860:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b864:	d133      	bne.n	800b8ce <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800b866:	4b1d      	ldr	r3, [pc, #116]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b868:	695b      	ldr	r3, [r3, #20]
 800b86a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d02d      	beq.n	800b8ce <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800b872:	4b1a      	ldr	r3, [pc, #104]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b874:	695b      	ldr	r3, [r3, #20]
 800b876:	091b      	lsrs	r3, r3, #4
 800b878:	f003 030f 	and.w	r3, r3, #15
 800b87c:	3301      	adds	r3, #1
 800b87e:	693a      	ldr	r2, [r7, #16]
 800b880:	fbb2 f3f3 	udiv	r3, r2, r3
 800b884:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800b886:	4b15      	ldr	r3, [pc, #84]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b888:	695b      	ldr	r3, [r3, #20]
 800b88a:	0a1b      	lsrs	r3, r3, #8
 800b88c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b890:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800b892:	4b12      	ldr	r3, [pc, #72]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b894:	695b      	ldr	r3, [r3, #20]
 800b896:	0edb      	lsrs	r3, r3, #27
 800b898:	f003 031f 	and.w	r3, r3, #31
 800b89c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d10a      	bne.n	800b8ba <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800b8a4:	4b0d      	ldr	r3, [pc, #52]	@ (800b8dc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800b8a6:	695b      	ldr	r3, [r3, #20]
 800b8a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d002      	beq.n	800b8b6 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 800b8b0:	2311      	movs	r3, #17
 800b8b2:	617b      	str	r3, [r7, #20]
 800b8b4:	e001      	b.n	800b8ba <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 800b8b6:	2307      	movs	r3, #7
 800b8b8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	68fa      	ldr	r2, [r7, #12]
 800b8be:	fb03 f202 	mul.w	r2, r3, r2
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8c8:	61fb      	str	r3, [r7, #28]
 800b8ca:	e000      	b.n	800b8ce <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800b8cc:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800b8ce:	69fb      	ldr	r3, [r7, #28]
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3724      	adds	r7, #36	@ 0x24
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8da:	4770      	bx	lr
 800b8dc:	40021000 	.word	0x40021000
 800b8e0:	001fff68 	.word	0x001fff68
 800b8e4:	00f42400 	.word	0x00f42400

0800b8e8 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b086      	sub	sp, #24
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	60f8      	str	r0, [r7, #12]
 800b8f0:	60b9      	str	r1, [r7, #8]
 800b8f2:	607a      	str	r2, [r7, #4]
 800b8f4:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	2b02      	cmp	r3, #2
 800b8fa:	d904      	bls.n	800b906 <HAL_SAI_InitProtocol+0x1e>
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	3b03      	subs	r3, #3
 800b900:	2b01      	cmp	r3, #1
 800b902:	d812      	bhi.n	800b92a <HAL_SAI_InitProtocol+0x42>
 800b904:	e008      	b.n	800b918 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	687a      	ldr	r2, [r7, #4]
 800b90a:	68b9      	ldr	r1, [r7, #8]
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	f000 f9fb 	bl	800bd08 <SAI_InitI2S>
 800b912:	4603      	mov	r3, r0
 800b914:	75fb      	strb	r3, [r7, #23]
      break;
 800b916:	e00b      	b.n	800b930 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	687a      	ldr	r2, [r7, #4]
 800b91c:	68b9      	ldr	r1, [r7, #8]
 800b91e:	68f8      	ldr	r0, [r7, #12]
 800b920:	f000 faa4 	bl	800be6c <SAI_InitPCM>
 800b924:	4603      	mov	r3, r0
 800b926:	75fb      	strb	r3, [r7, #23]
      break;
 800b928:	e002      	b.n	800b930 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800b92a:	2301      	movs	r3, #1
 800b92c:	75fb      	strb	r3, [r7, #23]
      break;
 800b92e:	bf00      	nop
  }

  if (status == HAL_OK)
 800b930:	7dfb      	ldrb	r3, [r7, #23]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d104      	bne.n	800b940 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800b936:	68f8      	ldr	r0, [r7, #12]
 800b938:	f000 f808 	bl	800b94c <HAL_SAI_Init>
 800b93c:	4603      	mov	r3, r0
 800b93e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800b940:	7dfb      	ldrb	r3, [r7, #23]
}
 800b942:	4618      	mov	r0, r3
 800b944:	3718      	adds	r7, #24
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}
	...

0800b94c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b08a      	sub	sp, #40	@ 0x28
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d101      	bne.n	800b95e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800b95a:	2301      	movs	r3, #1
 800b95c:	e1c7      	b.n	800bcee <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b964:	2b01      	cmp	r3, #1
 800b966:	d10e      	bne.n	800b986 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	4a81      	ldr	r2, [pc, #516]	@ (800bb74 <HAL_SAI_Init+0x228>)
 800b96e:	4293      	cmp	r3, r2
 800b970:	d107      	bne.n	800b982 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 800b976:	2b01      	cmp	r3, #1
 800b978:	d103      	bne.n	800b982 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d001      	beq.n	800b986 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 800b982:	2301      	movs	r3, #1
 800b984:	e1b3      	b.n	800bcee <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 800b98c:	b2db      	uxtb	r3, r3
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d106      	bne.n	800b9a0 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2200      	movs	r2, #0
 800b996:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f7f8 fe30 	bl	8004600 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800b9a0:	6878      	ldr	r0, [r7, #4]
 800b9a2:	f000 fae5 	bl	800bf70 <SAI_Disable>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d001      	beq.n	800b9b0 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	e19e      	b.n	800bcee <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2202      	movs	r2, #2
 800b9b4:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	68db      	ldr	r3, [r3, #12]
 800b9bc:	2b02      	cmp	r3, #2
 800b9be:	d00c      	beq.n	800b9da <HAL_SAI_Init+0x8e>
 800b9c0:	2b02      	cmp	r3, #2
 800b9c2:	d80d      	bhi.n	800b9e0 <HAL_SAI_Init+0x94>
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d002      	beq.n	800b9ce <HAL_SAI_Init+0x82>
 800b9c8:	2b01      	cmp	r3, #1
 800b9ca:	d003      	beq.n	800b9d4 <HAL_SAI_Init+0x88>
 800b9cc:	e008      	b.n	800b9e0 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b9d2:	e008      	b.n	800b9e6 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800b9d4:	2310      	movs	r3, #16
 800b9d6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b9d8:	e005      	b.n	800b9e6 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800b9da:	2320      	movs	r3, #32
 800b9dc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b9de:	e002      	b.n	800b9e6 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b9e4:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	689b      	ldr	r3, [r3, #8]
 800b9ea:	2b03      	cmp	r3, #3
 800b9ec:	d81d      	bhi.n	800ba2a <HAL_SAI_Init+0xde>
 800b9ee:	a201      	add	r2, pc, #4	@ (adr r2, 800b9f4 <HAL_SAI_Init+0xa8>)
 800b9f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9f4:	0800ba05 	.word	0x0800ba05
 800b9f8:	0800ba0b 	.word	0x0800ba0b
 800b9fc:	0800ba13 	.word	0x0800ba13
 800ba00:	0800ba1b 	.word	0x0800ba1b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800ba04:	2300      	movs	r3, #0
 800ba06:	61fb      	str	r3, [r7, #28]
      break;
 800ba08:	e012      	b.n	800ba30 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800ba0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ba0e:	61fb      	str	r3, [r7, #28]
      break;
 800ba10:	e00e      	b.n	800ba30 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ba12:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ba16:	61fb      	str	r3, [r7, #28]
      break;
 800ba18:	e00a      	b.n	800ba30 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ba1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ba1e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800ba20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba22:	f043 0301 	orr.w	r3, r3, #1
 800ba26:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800ba28:	e002      	b.n	800ba30 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	61fb      	str	r3, [r7, #28]
      break;
 800ba2e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	4a4f      	ldr	r2, [pc, #316]	@ (800bb74 <HAL_SAI_Init+0x228>)
 800ba36:	4293      	cmp	r3, r2
 800ba38:	d004      	beq.n	800ba44 <HAL_SAI_Init+0xf8>
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	4a4e      	ldr	r2, [pc, #312]	@ (800bb78 <HAL_SAI_Init+0x22c>)
 800ba40:	4293      	cmp	r3, r2
 800ba42:	d103      	bne.n	800ba4c <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 800ba44:	4a4d      	ldr	r2, [pc, #308]	@ (800bb7c <HAL_SAI_Init+0x230>)
 800ba46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba48:	6013      	str	r3, [r2, #0]
 800ba4a:	e002      	b.n	800ba52 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800ba4c:	4a4c      	ldr	r2, [pc, #304]	@ (800bb80 <HAL_SAI_Init+0x234>)
 800ba4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba50:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	69db      	ldr	r3, [r3, #28]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d073      	beq.n	800bb42 <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	4a45      	ldr	r2, [pc, #276]	@ (800bb74 <HAL_SAI_Init+0x228>)
 800ba60:	4293      	cmp	r3, r2
 800ba62:	d004      	beq.n	800ba6e <HAL_SAI_Init+0x122>
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	4a43      	ldr	r2, [pc, #268]	@ (800bb78 <HAL_SAI_Init+0x22c>)
 800ba6a:	4293      	cmp	r3, r2
 800ba6c:	d105      	bne.n	800ba7a <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800ba6e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800ba72:	f7fe fd0d 	bl	800a490 <HAL_RCCEx_GetPeriphCLKFreq>
 800ba76:	61b8      	str	r0, [r7, #24]
 800ba78:	e004      	b.n	800ba84 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800ba7a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800ba7e:	f7fe fd07 	bl	800a490 <HAL_RCCEx_GetPeriphCLKFreq>
 800ba82:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	695b      	ldr	r3, [r3, #20]
 800ba88:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ba8c:	d120      	bne.n	800bad0 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba92:	2b04      	cmp	r3, #4
 800ba94:	d102      	bne.n	800ba9c <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800ba96:	2340      	movs	r3, #64	@ 0x40
 800ba98:	613b      	str	r3, [r7, #16]
 800ba9a:	e00a      	b.n	800bab2 <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800baa0:	2b08      	cmp	r3, #8
 800baa2:	d103      	bne.n	800baac <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800baa4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800baa8:	613b      	str	r3, [r7, #16]
 800baaa:	e002      	b.n	800bab2 <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bab0:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800bab2:	69ba      	ldr	r2, [r7, #24]
 800bab4:	4613      	mov	r3, r2
 800bab6:	009b      	lsls	r3, r3, #2
 800bab8:	4413      	add	r3, r2
 800baba:	005b      	lsls	r3, r3, #1
 800babc:	4619      	mov	r1, r3
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	69db      	ldr	r3, [r3, #28]
 800bac2:	693a      	ldr	r2, [r7, #16]
 800bac4:	fb02 f303 	mul.w	r3, r2, r3
 800bac8:	fbb1 f3f3 	udiv	r3, r1, r3
 800bacc:	617b      	str	r3, [r7, #20]
 800bace:	e017      	b.n	800bb00 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bad4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bad8:	d101      	bne.n	800bade <HAL_SAI_Init+0x192>
 800bada:	2302      	movs	r3, #2
 800badc:	e000      	b.n	800bae0 <HAL_SAI_Init+0x194>
 800bade:	2301      	movs	r3, #1
 800bae0:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800bae2:	69ba      	ldr	r2, [r7, #24]
 800bae4:	4613      	mov	r3, r2
 800bae6:	009b      	lsls	r3, r3, #2
 800bae8:	4413      	add	r3, r2
 800baea:	005b      	lsls	r3, r3, #1
 800baec:	4619      	mov	r1, r3
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	69db      	ldr	r3, [r3, #28]
 800baf2:	68fa      	ldr	r2, [r7, #12]
 800baf4:	fb02 f303 	mul.w	r3, r2, r3
 800baf8:	021b      	lsls	r3, r3, #8
 800bafa:	fbb1 f3f3 	udiv	r3, r1, r3
 800bafe:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	4a20      	ldr	r2, [pc, #128]	@ (800bb84 <HAL_SAI_Init+0x238>)
 800bb04:	fba2 2303 	umull	r2, r3, r2, r3
 800bb08:	08da      	lsrs	r2, r3, #3
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800bb0e:	6979      	ldr	r1, [r7, #20]
 800bb10:	4b1c      	ldr	r3, [pc, #112]	@ (800bb84 <HAL_SAI_Init+0x238>)
 800bb12:	fba3 2301 	umull	r2, r3, r3, r1
 800bb16:	08da      	lsrs	r2, r3, #3
 800bb18:	4613      	mov	r3, r2
 800bb1a:	009b      	lsls	r3, r3, #2
 800bb1c:	4413      	add	r3, r2
 800bb1e:	005b      	lsls	r3, r3, #1
 800bb20:	1aca      	subs	r2, r1, r3
 800bb22:	2a08      	cmp	r2, #8
 800bb24:	d904      	bls.n	800bb30 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6a1b      	ldr	r3, [r3, #32]
 800bb2a:	1c5a      	adds	r2, r3, #1
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb34:	2b04      	cmp	r3, #4
 800bb36:	d104      	bne.n	800bb42 <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	6a1b      	ldr	r3, [r3, #32]
 800bb3c:	085a      	lsrs	r2, r3, #1
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	685b      	ldr	r3, [r3, #4]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d003      	beq.n	800bb52 <HAL_SAI_Init+0x206>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	685b      	ldr	r3, [r3, #4]
 800bb4e:	2b02      	cmp	r3, #2
 800bb50:	d109      	bne.n	800bb66 <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb56:	2b01      	cmp	r3, #1
 800bb58:	d101      	bne.n	800bb5e <HAL_SAI_Init+0x212>
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	e001      	b.n	800bb62 <HAL_SAI_Init+0x216>
 800bb5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb62:	623b      	str	r3, [r7, #32]
 800bb64:	e012      	b.n	800bb8c <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb6a:	2b01      	cmp	r3, #1
 800bb6c:	d10c      	bne.n	800bb88 <HAL_SAI_Init+0x23c>
 800bb6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb72:	e00a      	b.n	800bb8a <HAL_SAI_Init+0x23e>
 800bb74:	40015404 	.word	0x40015404
 800bb78:	40015424 	.word	0x40015424
 800bb7c:	40015400 	.word	0x40015400
 800bb80:	40015800 	.word	0x40015800
 800bb84:	cccccccd 	.word	0xcccccccd
 800bb88:	2300      	movs	r3, #0
 800bb8a:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	6819      	ldr	r1, [r3, #0]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681a      	ldr	r2, [r3, #0]
 800bb96:	4b58      	ldr	r3, [pc, #352]	@ (800bcf8 <HAL_SAI_Init+0x3ac>)
 800bb98:	400b      	ands	r3, r1
 800bb9a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	6819      	ldr	r1, [r3, #0]
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	685a      	ldr	r2, [r3, #4]
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbaa:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bbb0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbb6:	431a      	orrs	r2, r3
 800bbb8:	6a3b      	ldr	r3, [r7, #32]
 800bbba:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800bbbc:	69fb      	ldr	r3, [r7, #28]
 800bbbe:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 800bbc4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	691b      	ldr	r3, [r3, #16]
 800bbca:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bbd0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6a1b      	ldr	r3, [r3, #32]
 800bbd6:	051b      	lsls	r3, r3, #20
 800bbd8:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bbde:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	430a      	orrs	r2, r1
 800bbe6:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	685b      	ldr	r3, [r3, #4]
 800bbee:	687a      	ldr	r2, [r7, #4]
 800bbf0:	6812      	ldr	r2, [r2, #0]
 800bbf2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800bbf6:	f023 030f 	bic.w	r3, r3, #15
 800bbfa:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	6859      	ldr	r1, [r3, #4]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	699a      	ldr	r2, [r3, #24]
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc0a:	431a      	orrs	r2, r3
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc10:	431a      	orrs	r2, r3
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	430a      	orrs	r2, r1
 800bc18:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	6899      	ldr	r1, [r3, #8]
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681a      	ldr	r2, [r3, #0]
 800bc24:	4b35      	ldr	r3, [pc, #212]	@ (800bcfc <HAL_SAI_Init+0x3b0>)
 800bc26:	400b      	ands	r3, r1
 800bc28:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	6899      	ldr	r1, [r3, #8]
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc34:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bc3a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                           hsai->FrameInit.FSOffset |
 800bc40:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSDefinition |
 800bc46:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc4c:	3b01      	subs	r3, #1
 800bc4e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800bc50:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	430a      	orrs	r2, r1
 800bc58:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	68d9      	ldr	r1, [r3, #12]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681a      	ldr	r2, [r3, #0]
 800bc64:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800bc68:	400b      	ands	r3, r1
 800bc6a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	68d9      	ldr	r1, [r3, #12]
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bc7a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc80:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800bc82:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc88:	3b01      	subs	r3, #1
 800bc8a:	021b      	lsls	r3, r3, #8
 800bc8c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	430a      	orrs	r2, r1
 800bc94:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	4a19      	ldr	r2, [pc, #100]	@ (800bd00 <HAL_SAI_Init+0x3b4>)
 800bc9c:	4293      	cmp	r3, r2
 800bc9e:	d119      	bne.n	800bcd4 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800bca0:	4b18      	ldr	r3, [pc, #96]	@ (800bd04 <HAL_SAI_Init+0x3b8>)
 800bca2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bca4:	4a17      	ldr	r2, [pc, #92]	@ (800bd04 <HAL_SAI_Init+0x3b8>)
 800bca6:	f023 0301 	bic.w	r3, r3, #1
 800bcaa:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800bcb2:	2b01      	cmp	r3, #1
 800bcb4:	d10e      	bne.n	800bcd4 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcbe:	3b01      	subs	r3, #1
 800bcc0:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800bcc2:	4910      	ldr	r1, [pc, #64]	@ (800bd04 <HAL_SAI_Init+0x3b8>)
 800bcc4:	4313      	orrs	r3, r2
 800bcc6:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 800bcc8:	4b0e      	ldr	r3, [pc, #56]	@ (800bd04 <HAL_SAI_Init+0x3b8>)
 800bcca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bccc:	4a0d      	ldr	r2, [pc, #52]	@ (800bd04 <HAL_SAI_Init+0x3b8>)
 800bcce:	f043 0301 	orr.w	r3, r3, #1
 800bcd2:	6453      	str	r3, [r2, #68]	@ 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2201      	movs	r2, #1
 800bce0:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2200      	movs	r2, #0
 800bce8:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

  return HAL_OK;
 800bcec:	2300      	movs	r3, #0
}
 800bcee:	4618      	mov	r0, r3
 800bcf0:	3728      	adds	r7, #40	@ 0x28
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	bd80      	pop	{r7, pc}
 800bcf6:	bf00      	nop
 800bcf8:	f805c010 	.word	0xf805c010
 800bcfc:	fff88000 	.word	0xfff88000
 800bd00:	40015404 	.word	0x40015404
 800bd04:	40015400 	.word	0x40015400

0800bd08 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800bd08:	b480      	push	{r7}
 800bd0a:	b087      	sub	sp, #28
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	60f8      	str	r0, [r7, #12]
 800bd10:	60b9      	str	r1, [r7, #8]
 800bd12:	607a      	str	r2, [r7, #4]
 800bd14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bd16:	2300      	movs	r3, #0
 800bd18:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	2200      	movs	r2, #0
 800bd24:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	685b      	ldr	r3, [r3, #4]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d003      	beq.n	800bd36 <SAI_InitI2S+0x2e>
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	685b      	ldr	r3, [r3, #4]
 800bd32:	2b02      	cmp	r3, #2
 800bd34:	d103      	bne.n	800bd3e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800bd3c:	e002      	b.n	800bd44 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2201      	movs	r2, #1
 800bd42:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800bd4a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bd52:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.FirstBitOffset  = 0;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	2200      	movs	r2, #0
 800bd58:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	683a      	ldr	r2, [r7, #0]
 800bd5e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	f003 0301 	and.w	r3, r3, #1
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d001      	beq.n	800bd6e <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800bd6a:	2301      	movs	r3, #1
 800bd6c:	e077      	b.n	800be5e <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800bd6e:	68bb      	ldr	r3, [r7, #8]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d107      	bne.n	800bd84 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	2200      	movs	r2, #0
 800bd78:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800bd80:	661a      	str	r2, [r3, #96]	@ 0x60
 800bd82:	e006      	b.n	800bd92 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800bd8a:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	2200      	movs	r2, #0
 800bd90:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Frame definition */
  switch (datasize)
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2b03      	cmp	r3, #3
 800bd96:	d84f      	bhi.n	800be38 <SAI_InitI2S+0x130>
 800bd98:	a201      	add	r2, pc, #4	@ (adr r2, 800bda0 <SAI_InitI2S+0x98>)
 800bd9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd9e:	bf00      	nop
 800bda0:	0800bdb1 	.word	0x0800bdb1
 800bda4:	0800bdd3 	.word	0x0800bdd3
 800bda8:	0800bdf5 	.word	0x0800bdf5
 800bdac:	0800be17 	.word	0x0800be17
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2280      	movs	r2, #128	@ 0x80
 800bdb4:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	085b      	lsrs	r3, r3, #1
 800bdba:	015a      	lsls	r2, r3, #5
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	085b      	lsrs	r3, r3, #1
 800bdc4:	011a      	lsls	r2, r3, #4
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	2240      	movs	r2, #64	@ 0x40
 800bdce:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800bdd0:	e035      	b.n	800be3e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	2280      	movs	r2, #128	@ 0x80
 800bdd6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	085b      	lsrs	r3, r3, #1
 800bddc:	019a      	lsls	r2, r3, #6
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	085b      	lsrs	r3, r3, #1
 800bde6:	015a      	lsls	r2, r3, #5
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	2280      	movs	r2, #128	@ 0x80
 800bdf0:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800bdf2:	e024      	b.n	800be3e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	22c0      	movs	r2, #192	@ 0xc0
 800bdf8:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	085b      	lsrs	r3, r3, #1
 800bdfe:	019a      	lsls	r2, r3, #6
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	085b      	lsrs	r3, r3, #1
 800be08:	015a      	lsls	r2, r3, #5
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	2280      	movs	r2, #128	@ 0x80
 800be12:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800be14:	e013      	b.n	800be3e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	22e0      	movs	r2, #224	@ 0xe0
 800be1a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	085b      	lsrs	r3, r3, #1
 800be20:	019a      	lsls	r2, r3, #6
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	085b      	lsrs	r3, r3, #1
 800be2a:	015a      	lsls	r2, r3, #5
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	2280      	movs	r2, #128	@ 0x80
 800be34:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800be36:	e002      	b.n	800be3e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 800be38:	2301      	movs	r3, #1
 800be3a:	75fb      	strb	r3, [r7, #23]
      break;
 800be3c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	2b02      	cmp	r3, #2
 800be42:	d10b      	bne.n	800be5c <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2b01      	cmp	r3, #1
 800be48:	d102      	bne.n	800be50 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	2210      	movs	r2, #16
 800be4e:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2b02      	cmp	r3, #2
 800be54:	d102      	bne.n	800be5c <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	2208      	movs	r2, #8
 800be5a:	665a      	str	r2, [r3, #100]	@ 0x64
    }
  }
  return status;
 800be5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800be5e:	4618      	mov	r0, r3
 800be60:	371c      	adds	r7, #28
 800be62:	46bd      	mov	sp, r7
 800be64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be68:	4770      	bx	lr
 800be6a:	bf00      	nop

0800be6c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b087      	sub	sp, #28
 800be70:	af00      	add	r7, sp, #0
 800be72:	60f8      	str	r0, [r7, #12]
 800be74:	60b9      	str	r1, [r7, #8]
 800be76:	607a      	str	r2, [r7, #4]
 800be78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800be7a:	2300      	movs	r3, #0
 800be7c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	2200      	movs	r2, #0
 800be82:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	2200      	movs	r2, #0
 800be88:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d003      	beq.n	800be9a <SAI_InitPCM+0x2e>
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	685b      	ldr	r3, [r3, #4]
 800be96:	2b02      	cmp	r3, #2
 800be98:	d103      	bne.n	800bea2 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	2201      	movs	r2, #1
 800be9e:	64da      	str	r2, [r3, #76]	@ 0x4c
 800bea0:	e002      	b.n	800bea8 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	2200      	movs	r2, #0
 800bea6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2200      	movs	r2, #0
 800beac:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800beb4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800bebc:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	2200      	movs	r2, #0
 800bec2:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	683a      	ldr	r2, [r7, #0]
 800bec8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bed0:	671a      	str	r2, [r3, #112]	@ 0x70

  if (protocol == SAI_PCM_SHORT)
 800bed2:	68bb      	ldr	r3, [r7, #8]
 800bed4:	2b04      	cmp	r3, #4
 800bed6:	d103      	bne.n	800bee0 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	2201      	movs	r2, #1
 800bedc:	655a      	str	r2, [r3, #84]	@ 0x54
 800bede:	e002      	b.n	800bee6 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	220d      	movs	r2, #13
 800bee4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  switch (datasize)
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	2b03      	cmp	r3, #3
 800beea:	d837      	bhi.n	800bf5c <SAI_InitPCM+0xf0>
 800beec:	a201      	add	r2, pc, #4	@ (adr r2, 800bef4 <SAI_InitPCM+0x88>)
 800beee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bef2:	bf00      	nop
 800bef4:	0800bf05 	.word	0x0800bf05
 800bef8:	0800bf1b 	.word	0x0800bf1b
 800befc:	0800bf31 	.word	0x0800bf31
 800bf00:	0800bf47 	.word	0x0800bf47
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	2280      	movs	r2, #128	@ 0x80
 800bf08:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	011a      	lsls	r2, r3, #4
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	2240      	movs	r2, #64	@ 0x40
 800bf16:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800bf18:	e023      	b.n	800bf62 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2280      	movs	r2, #128	@ 0x80
 800bf1e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	015a      	lsls	r2, r3, #5
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2280      	movs	r2, #128	@ 0x80
 800bf2c:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800bf2e:	e018      	b.n	800bf62 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	22c0      	movs	r2, #192	@ 0xc0
 800bf34:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	015a      	lsls	r2, r3, #5
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	2280      	movs	r2, #128	@ 0x80
 800bf42:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800bf44:	e00d      	b.n	800bf62 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	22e0      	movs	r2, #224	@ 0xe0
 800bf4a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	015a      	lsls	r2, r3, #5
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	651a      	str	r2, [r3, #80]	@ 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	2280      	movs	r2, #128	@ 0x80
 800bf58:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 800bf5a:	e002      	b.n	800bf62 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	75fb      	strb	r3, [r7, #23]
      break;
 800bf60:	bf00      	nop
  }

  return status;
 800bf62:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	371c      	adds	r7, #28
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6e:	4770      	bx	lr

0800bf70 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b085      	sub	sp, #20
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800bf78:	4b18      	ldr	r3, [pc, #96]	@ (800bfdc <SAI_Disable+0x6c>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4a18      	ldr	r2, [pc, #96]	@ (800bfe0 <SAI_Disable+0x70>)
 800bf7e:	fba2 2303 	umull	r2, r3, r2, r3
 800bf82:	0b1b      	lsrs	r3, r3, #12
 800bf84:	009b      	lsls	r3, r3, #2
 800bf86:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800bf88:	2300      	movs	r3, #0
 800bf8a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	681a      	ldr	r2, [r3, #0]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800bf9a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d10a      	bne.n	800bfb8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfa8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      status = HAL_TIMEOUT;
 800bfb2:	2303      	movs	r3, #3
 800bfb4:	72fb      	strb	r3, [r7, #11]
      break;
 800bfb6:	e009      	b.n	800bfcc <SAI_Disable+0x5c>
    }
    count--;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	3b01      	subs	r3, #1
 800bfbc:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d1e7      	bne.n	800bf9c <SAI_Disable+0x2c>

  return status;
 800bfcc:	7afb      	ldrb	r3, [r7, #11]
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	3714      	adds	r7, #20
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd8:	4770      	bx	lr
 800bfda:	bf00      	nop
 800bfdc:	20000024 	.word	0x20000024
 800bfe0:	95cbec1b 	.word	0x95cbec1b

0800bfe4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b084      	sub	sp, #16
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d101      	bne.n	800bff6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bff2:	2301      	movs	r3, #1
 800bff4:	e095      	b.n	800c122 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d108      	bne.n	800c010 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	685b      	ldr	r3, [r3, #4]
 800c002:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c006:	d009      	beq.n	800c01c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2200      	movs	r2, #0
 800c00c:	61da      	str	r2, [r3, #28]
 800c00e:	e005      	b.n	800c01c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2200      	movs	r2, #0
 800c014:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2200      	movs	r2, #0
 800c01a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2200      	movs	r2, #0
 800c020:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c028:	b2db      	uxtb	r3, r3
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d106      	bne.n	800c03c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2200      	movs	r2, #0
 800c032:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	f7f8 f886 	bl	8004148 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2202      	movs	r2, #2
 800c040:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	681a      	ldr	r2, [r3, #0]
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c052:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	68db      	ldr	r3, [r3, #12]
 800c058:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c05c:	d902      	bls.n	800c064 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c05e:	2300      	movs	r3, #0
 800c060:	60fb      	str	r3, [r7, #12]
 800c062:	e002      	b.n	800c06a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c064:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c068:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	68db      	ldr	r3, [r3, #12]
 800c06e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800c072:	d007      	beq.n	800c084 <HAL_SPI_Init+0xa0>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	68db      	ldr	r3, [r3, #12]
 800c078:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c07c:	d002      	beq.n	800c084 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	2200      	movs	r2, #0
 800c082:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	685b      	ldr	r3, [r3, #4]
 800c088:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	689b      	ldr	r3, [r3, #8]
 800c090:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800c094:	431a      	orrs	r2, r3
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	691b      	ldr	r3, [r3, #16]
 800c09a:	f003 0302 	and.w	r3, r3, #2
 800c09e:	431a      	orrs	r2, r3
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	695b      	ldr	r3, [r3, #20]
 800c0a4:	f003 0301 	and.w	r3, r3, #1
 800c0a8:	431a      	orrs	r2, r3
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	699b      	ldr	r3, [r3, #24]
 800c0ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c0b2:	431a      	orrs	r2, r3
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	69db      	ldr	r3, [r3, #28]
 800c0b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c0bc:	431a      	orrs	r2, r3
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	6a1b      	ldr	r3, [r3, #32]
 800c0c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0c6:	ea42 0103 	orr.w	r1, r2, r3
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0ce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	430a      	orrs	r2, r1
 800c0d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	699b      	ldr	r3, [r3, #24]
 800c0de:	0c1b      	lsrs	r3, r3, #16
 800c0e0:	f003 0204 	and.w	r2, r3, #4
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0e8:	f003 0310 	and.w	r3, r3, #16
 800c0ec:	431a      	orrs	r2, r3
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c0f2:	f003 0308 	and.w	r3, r3, #8
 800c0f6:	431a      	orrs	r2, r3
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	68db      	ldr	r3, [r3, #12]
 800c0fc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800c100:	ea42 0103 	orr.w	r1, r2, r3
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	430a      	orrs	r2, r1
 800c110:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2200      	movs	r2, #0
 800c116:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2201      	movs	r2, #1
 800c11c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800c120:	2300      	movs	r3, #0
}
 800c122:	4618      	mov	r0, r3
 800c124:	3710      	adds	r7, #16
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}

0800c12a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c12a:	b580      	push	{r7, lr}
 800c12c:	b088      	sub	sp, #32
 800c12e:	af00      	add	r7, sp, #0
 800c130:	60f8      	str	r0, [r7, #12]
 800c132:	60b9      	str	r1, [r7, #8]
 800c134:	603b      	str	r3, [r7, #0]
 800c136:	4613      	mov	r3, r2
 800c138:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c13a:	2300      	movs	r3, #0
 800c13c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c144:	2b01      	cmp	r3, #1
 800c146:	d101      	bne.n	800c14c <HAL_SPI_Transmit+0x22>
 800c148:	2302      	movs	r3, #2
 800c14a:	e15f      	b.n	800c40c <HAL_SPI_Transmit+0x2e2>
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	2201      	movs	r2, #1
 800c150:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c154:	f7fa fc82 	bl	8006a5c <HAL_GetTick>
 800c158:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c15a:	88fb      	ldrh	r3, [r7, #6]
 800c15c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c164:	b2db      	uxtb	r3, r3
 800c166:	2b01      	cmp	r3, #1
 800c168:	d002      	beq.n	800c170 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c16a:	2302      	movs	r3, #2
 800c16c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c16e:	e148      	b.n	800c402 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c170:	68bb      	ldr	r3, [r7, #8]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d002      	beq.n	800c17c <HAL_SPI_Transmit+0x52>
 800c176:	88fb      	ldrh	r3, [r7, #6]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d102      	bne.n	800c182 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c17c:	2301      	movs	r3, #1
 800c17e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c180:	e13f      	b.n	800c402 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	2203      	movs	r2, #3
 800c186:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	2200      	movs	r2, #0
 800c18e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	68ba      	ldr	r2, [r7, #8]
 800c194:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	88fa      	ldrh	r2, [r7, #6]
 800c19a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	88fa      	ldrh	r2, [r7, #6]
 800c1a0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	689b      	ldr	r3, [r3, #8]
 800c1c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c1cc:	d10f      	bne.n	800c1ee <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	681a      	ldr	r2, [r3, #0]
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c1dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	681a      	ldr	r2, [r3, #0]
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c1ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1f8:	2b40      	cmp	r3, #64	@ 0x40
 800c1fa:	d007      	beq.n	800c20c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	681a      	ldr	r2, [r3, #0]
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c20a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	68db      	ldr	r3, [r3, #12]
 800c210:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c214:	d94f      	bls.n	800c2b6 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	685b      	ldr	r3, [r3, #4]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d002      	beq.n	800c224 <HAL_SPI_Transmit+0xfa>
 800c21e:	8afb      	ldrh	r3, [r7, #22]
 800c220:	2b01      	cmp	r3, #1
 800c222:	d142      	bne.n	800c2aa <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c228:	881a      	ldrh	r2, [r3, #0]
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c234:	1c9a      	adds	r2, r3, #2
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c23e:	b29b      	uxth	r3, r3
 800c240:	3b01      	subs	r3, #1
 800c242:	b29a      	uxth	r2, r3
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c248:	e02f      	b.n	800c2aa <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	689b      	ldr	r3, [r3, #8]
 800c250:	f003 0302 	and.w	r3, r3, #2
 800c254:	2b02      	cmp	r3, #2
 800c256:	d112      	bne.n	800c27e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c25c:	881a      	ldrh	r2, [r3, #0]
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c268:	1c9a      	adds	r2, r3, #2
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c272:	b29b      	uxth	r3, r3
 800c274:	3b01      	subs	r3, #1
 800c276:	b29a      	uxth	r2, r3
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c27c:	e015      	b.n	800c2aa <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c27e:	f7fa fbed 	bl	8006a5c <HAL_GetTick>
 800c282:	4602      	mov	r2, r0
 800c284:	69bb      	ldr	r3, [r7, #24]
 800c286:	1ad3      	subs	r3, r2, r3
 800c288:	683a      	ldr	r2, [r7, #0]
 800c28a:	429a      	cmp	r2, r3
 800c28c:	d803      	bhi.n	800c296 <HAL_SPI_Transmit+0x16c>
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c294:	d102      	bne.n	800c29c <HAL_SPI_Transmit+0x172>
 800c296:	683b      	ldr	r3, [r7, #0]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d106      	bne.n	800c2aa <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800c29c:	2303      	movs	r3, #3
 800c29e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800c2a8:	e0ab      	b.n	800c402 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c2ae:	b29b      	uxth	r3, r3
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d1ca      	bne.n	800c24a <HAL_SPI_Transmit+0x120>
 800c2b4:	e080      	b.n	800c3b8 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	685b      	ldr	r3, [r3, #4]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d002      	beq.n	800c2c4 <HAL_SPI_Transmit+0x19a>
 800c2be:	8afb      	ldrh	r3, [r7, #22]
 800c2c0:	2b01      	cmp	r3, #1
 800c2c2:	d174      	bne.n	800c3ae <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c2c8:	b29b      	uxth	r3, r3
 800c2ca:	2b01      	cmp	r3, #1
 800c2cc:	d912      	bls.n	800c2f4 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2d2:	881a      	ldrh	r2, [r3, #0]
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2de:	1c9a      	adds	r2, r3, #2
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c2e8:	b29b      	uxth	r3, r3
 800c2ea:	3b02      	subs	r3, #2
 800c2ec:	b29a      	uxth	r2, r3
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c2f2:	e05c      	b.n	800c3ae <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	330c      	adds	r3, #12
 800c2fe:	7812      	ldrb	r2, [r2, #0]
 800c300:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c306:	1c5a      	adds	r2, r3, #1
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c310:	b29b      	uxth	r3, r3
 800c312:	3b01      	subs	r3, #1
 800c314:	b29a      	uxth	r2, r3
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800c31a:	e048      	b.n	800c3ae <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	689b      	ldr	r3, [r3, #8]
 800c322:	f003 0302 	and.w	r3, r3, #2
 800c326:	2b02      	cmp	r3, #2
 800c328:	d12b      	bne.n	800c382 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c32e:	b29b      	uxth	r3, r3
 800c330:	2b01      	cmp	r3, #1
 800c332:	d912      	bls.n	800c35a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c338:	881a      	ldrh	r2, [r3, #0]
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c344:	1c9a      	adds	r2, r3, #2
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c34e:	b29b      	uxth	r3, r3
 800c350:	3b02      	subs	r3, #2
 800c352:	b29a      	uxth	r2, r3
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c358:	e029      	b.n	800c3ae <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	330c      	adds	r3, #12
 800c364:	7812      	ldrb	r2, [r2, #0]
 800c366:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c36c:	1c5a      	adds	r2, r3, #1
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c376:	b29b      	uxth	r3, r3
 800c378:	3b01      	subs	r3, #1
 800c37a:	b29a      	uxth	r2, r3
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c380:	e015      	b.n	800c3ae <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c382:	f7fa fb6b 	bl	8006a5c <HAL_GetTick>
 800c386:	4602      	mov	r2, r0
 800c388:	69bb      	ldr	r3, [r7, #24]
 800c38a:	1ad3      	subs	r3, r2, r3
 800c38c:	683a      	ldr	r2, [r7, #0]
 800c38e:	429a      	cmp	r2, r3
 800c390:	d803      	bhi.n	800c39a <HAL_SPI_Transmit+0x270>
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c398:	d102      	bne.n	800c3a0 <HAL_SPI_Transmit+0x276>
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d106      	bne.n	800c3ae <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800c3a0:	2303      	movs	r3, #3
 800c3a2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800c3ac:	e029      	b.n	800c402 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3b2:	b29b      	uxth	r3, r3
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d1b1      	bne.n	800c31c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c3b8:	69ba      	ldr	r2, [r7, #24]
 800c3ba:	6839      	ldr	r1, [r7, #0]
 800c3bc:	68f8      	ldr	r0, [r7, #12]
 800c3be:	f001 fa0d 	bl	800d7dc <SPI_EndRxTxTransaction>
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d002      	beq.n	800c3ce <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	2220      	movs	r2, #32
 800c3cc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	689b      	ldr	r3, [r3, #8]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d10a      	bne.n	800c3ec <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	613b      	str	r3, [r7, #16]
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	68db      	ldr	r3, [r3, #12]
 800c3e0:	613b      	str	r3, [r7, #16]
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	689b      	ldr	r3, [r3, #8]
 800c3e8:	613b      	str	r3, [r7, #16]
 800c3ea:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d002      	beq.n	800c3fa <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	77fb      	strb	r3, [r7, #31]
 800c3f8:	e003      	b.n	800c402 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	2201      	movs	r2, #1
 800c3fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	2200      	movs	r2, #0
 800c406:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800c40a:	7ffb      	ldrb	r3, [r7, #31]
}
 800c40c:	4618      	mov	r0, r3
 800c40e:	3720      	adds	r7, #32
 800c410:	46bd      	mov	sp, r7
 800c412:	bd80      	pop	{r7, pc}

0800c414 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b088      	sub	sp, #32
 800c418:	af02      	add	r7, sp, #8
 800c41a:	60f8      	str	r0, [r7, #12]
 800c41c:	60b9      	str	r1, [r7, #8]
 800c41e:	603b      	str	r3, [r7, #0]
 800c420:	4613      	mov	r3, r2
 800c422:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c424:	2300      	movs	r3, #0
 800c426:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c42e:	b2db      	uxtb	r3, r3
 800c430:	2b01      	cmp	r3, #1
 800c432:	d002      	beq.n	800c43a <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800c434:	2302      	movs	r3, #2
 800c436:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c438:	e11a      	b.n	800c670 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	685b      	ldr	r3, [r3, #4]
 800c43e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c442:	d112      	bne.n	800c46a <HAL_SPI_Receive+0x56>
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	689b      	ldr	r3, [r3, #8]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d10e      	bne.n	800c46a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	2204      	movs	r2, #4
 800c450:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c454:	88fa      	ldrh	r2, [r7, #6]
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	9300      	str	r3, [sp, #0]
 800c45a:	4613      	mov	r3, r2
 800c45c:	68ba      	ldr	r2, [r7, #8]
 800c45e:	68b9      	ldr	r1, [r7, #8]
 800c460:	68f8      	ldr	r0, [r7, #12]
 800c462:	f000 f90e 	bl	800c682 <HAL_SPI_TransmitReceive>
 800c466:	4603      	mov	r3, r0
 800c468:	e107      	b.n	800c67a <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c470:	2b01      	cmp	r3, #1
 800c472:	d101      	bne.n	800c478 <HAL_SPI_Receive+0x64>
 800c474:	2302      	movs	r3, #2
 800c476:	e100      	b.n	800c67a <HAL_SPI_Receive+0x266>
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	2201      	movs	r2, #1
 800c47c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c480:	f7fa faec 	bl	8006a5c <HAL_GetTick>
 800c484:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800c486:	68bb      	ldr	r3, [r7, #8]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d002      	beq.n	800c492 <HAL_SPI_Receive+0x7e>
 800c48c:	88fb      	ldrh	r3, [r7, #6]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d102      	bne.n	800c498 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c492:	2301      	movs	r3, #1
 800c494:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c496:	e0eb      	b.n	800c670 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	2204      	movs	r2, #4
 800c49c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	68ba      	ldr	r2, [r7, #8]
 800c4aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	88fa      	ldrh	r2, [r7, #6]
 800c4b0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	88fa      	ldrh	r2, [r7, #6]
 800c4b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	2200      	movs	r2, #0
 800c4c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	68db      	ldr	r3, [r3, #12]
 800c4de:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c4e2:	d908      	bls.n	800c4f6 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	685a      	ldr	r2, [r3, #4]
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c4f2:	605a      	str	r2, [r3, #4]
 800c4f4:	e007      	b.n	800c506 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	685a      	ldr	r2, [r3, #4]
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c504:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	689b      	ldr	r3, [r3, #8]
 800c50a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c50e:	d10f      	bne.n	800c530 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	681a      	ldr	r2, [r3, #0]
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c51e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	681a      	ldr	r2, [r3, #0]
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c52e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c53a:	2b40      	cmp	r3, #64	@ 0x40
 800c53c:	d007      	beq.n	800c54e <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	681a      	ldr	r2, [r3, #0]
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c54c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	68db      	ldr	r3, [r3, #12]
 800c552:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c556:	d86f      	bhi.n	800c638 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c558:	e034      	b.n	800c5c4 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	689b      	ldr	r3, [r3, #8]
 800c560:	f003 0301 	and.w	r3, r3, #1
 800c564:	2b01      	cmp	r3, #1
 800c566:	d117      	bne.n	800c598 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	f103 020c 	add.w	r2, r3, #12
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c574:	7812      	ldrb	r2, [r2, #0]
 800c576:	b2d2      	uxtb	r2, r2
 800c578:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c57e:	1c5a      	adds	r2, r3, #1
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c58a:	b29b      	uxth	r3, r3
 800c58c:	3b01      	subs	r3, #1
 800c58e:	b29a      	uxth	r2, r3
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c596:	e015      	b.n	800c5c4 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c598:	f7fa fa60 	bl	8006a5c <HAL_GetTick>
 800c59c:	4602      	mov	r2, r0
 800c59e:	693b      	ldr	r3, [r7, #16]
 800c5a0:	1ad3      	subs	r3, r2, r3
 800c5a2:	683a      	ldr	r2, [r7, #0]
 800c5a4:	429a      	cmp	r2, r3
 800c5a6:	d803      	bhi.n	800c5b0 <HAL_SPI_Receive+0x19c>
 800c5a8:	683b      	ldr	r3, [r7, #0]
 800c5aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5ae:	d102      	bne.n	800c5b6 <HAL_SPI_Receive+0x1a2>
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d106      	bne.n	800c5c4 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800c5b6:	2303      	movs	r3, #3
 800c5b8:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	2201      	movs	r2, #1
 800c5be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800c5c2:	e055      	b.n	800c670 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c5ca:	b29b      	uxth	r3, r3
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d1c4      	bne.n	800c55a <HAL_SPI_Receive+0x146>
 800c5d0:	e038      	b.n	800c644 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	689b      	ldr	r3, [r3, #8]
 800c5d8:	f003 0301 	and.w	r3, r3, #1
 800c5dc:	2b01      	cmp	r3, #1
 800c5de:	d115      	bne.n	800c60c <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	68da      	ldr	r2, [r3, #12]
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5ea:	b292      	uxth	r2, r2
 800c5ec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5f2:	1c9a      	adds	r2, r3, #2
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c5fe:	b29b      	uxth	r3, r3
 800c600:	3b01      	subs	r3, #1
 800c602:	b29a      	uxth	r2, r3
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c60a:	e015      	b.n	800c638 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c60c:	f7fa fa26 	bl	8006a5c <HAL_GetTick>
 800c610:	4602      	mov	r2, r0
 800c612:	693b      	ldr	r3, [r7, #16]
 800c614:	1ad3      	subs	r3, r2, r3
 800c616:	683a      	ldr	r2, [r7, #0]
 800c618:	429a      	cmp	r2, r3
 800c61a:	d803      	bhi.n	800c624 <HAL_SPI_Receive+0x210>
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c622:	d102      	bne.n	800c62a <HAL_SPI_Receive+0x216>
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d106      	bne.n	800c638 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 800c62a:	2303      	movs	r3, #3
 800c62c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	2201      	movs	r2, #1
 800c632:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800c636:	e01b      	b.n	800c670 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c63e:	b29b      	uxth	r3, r3
 800c640:	2b00      	cmp	r3, #0
 800c642:	d1c6      	bne.n	800c5d2 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c644:	693a      	ldr	r2, [r7, #16]
 800c646:	6839      	ldr	r1, [r7, #0]
 800c648:	68f8      	ldr	r0, [r7, #12]
 800c64a:	f001 f86f 	bl	800d72c <SPI_EndRxTransaction>
 800c64e:	4603      	mov	r3, r0
 800c650:	2b00      	cmp	r3, #0
 800c652:	d002      	beq.n	800c65a <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	2220      	movs	r2, #32
 800c658:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d002      	beq.n	800c668 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800c662:	2301      	movs	r3, #1
 800c664:	75fb      	strb	r3, [r7, #23]
 800c666:	e003      	b.n	800c670 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	2201      	movs	r2, #1
 800c66c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	2200      	movs	r2, #0
 800c674:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800c678:	7dfb      	ldrb	r3, [r7, #23]
}
 800c67a:	4618      	mov	r0, r3
 800c67c:	3718      	adds	r7, #24
 800c67e:	46bd      	mov	sp, r7
 800c680:	bd80      	pop	{r7, pc}

0800c682 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c682:	b580      	push	{r7, lr}
 800c684:	b08a      	sub	sp, #40	@ 0x28
 800c686:	af00      	add	r7, sp, #0
 800c688:	60f8      	str	r0, [r7, #12]
 800c68a:	60b9      	str	r1, [r7, #8]
 800c68c:	607a      	str	r2, [r7, #4]
 800c68e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c690:	2301      	movs	r3, #1
 800c692:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c694:	2300      	movs	r3, #0
 800c696:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c6a0:	2b01      	cmp	r3, #1
 800c6a2:	d101      	bne.n	800c6a8 <HAL_SPI_TransmitReceive+0x26>
 800c6a4:	2302      	movs	r3, #2
 800c6a6:	e20a      	b.n	800cabe <HAL_SPI_TransmitReceive+0x43c>
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c6b0:	f7fa f9d4 	bl	8006a5c <HAL_GetTick>
 800c6b4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c6bc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	685b      	ldr	r3, [r3, #4]
 800c6c2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800c6c4:	887b      	ldrh	r3, [r7, #2]
 800c6c6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800c6c8:	887b      	ldrh	r3, [r7, #2]
 800c6ca:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c6cc:	7efb      	ldrb	r3, [r7, #27]
 800c6ce:	2b01      	cmp	r3, #1
 800c6d0:	d00e      	beq.n	800c6f0 <HAL_SPI_TransmitReceive+0x6e>
 800c6d2:	697b      	ldr	r3, [r7, #20]
 800c6d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c6d8:	d106      	bne.n	800c6e8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	689b      	ldr	r3, [r3, #8]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d102      	bne.n	800c6e8 <HAL_SPI_TransmitReceive+0x66>
 800c6e2:	7efb      	ldrb	r3, [r7, #27]
 800c6e4:	2b04      	cmp	r3, #4
 800c6e6:	d003      	beq.n	800c6f0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800c6e8:	2302      	movs	r3, #2
 800c6ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800c6ee:	e1e0      	b.n	800cab2 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d005      	beq.n	800c702 <HAL_SPI_TransmitReceive+0x80>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d002      	beq.n	800c702 <HAL_SPI_TransmitReceive+0x80>
 800c6fc:	887b      	ldrh	r3, [r7, #2]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d103      	bne.n	800c70a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800c702:	2301      	movs	r3, #1
 800c704:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800c708:	e1d3      	b.n	800cab2 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c710:	b2db      	uxtb	r3, r3
 800c712:	2b04      	cmp	r3, #4
 800c714:	d003      	beq.n	800c71e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	2205      	movs	r2, #5
 800c71a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2200      	movs	r2, #0
 800c722:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	687a      	ldr	r2, [r7, #4]
 800c728:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	887a      	ldrh	r2, [r7, #2]
 800c72e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	887a      	ldrh	r2, [r7, #2]
 800c736:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	68ba      	ldr	r2, [r7, #8]
 800c73e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	887a      	ldrh	r2, [r7, #2]
 800c744:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	887a      	ldrh	r2, [r7, #2]
 800c74a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	2200      	movs	r2, #0
 800c750:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	2200      	movs	r2, #0
 800c756:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	68db      	ldr	r3, [r3, #12]
 800c75c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c760:	d802      	bhi.n	800c768 <HAL_SPI_TransmitReceive+0xe6>
 800c762:	8a3b      	ldrh	r3, [r7, #16]
 800c764:	2b01      	cmp	r3, #1
 800c766:	d908      	bls.n	800c77a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	685a      	ldr	r2, [r3, #4]
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c776:	605a      	str	r2, [r3, #4]
 800c778:	e007      	b.n	800c78a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	685a      	ldr	r2, [r3, #4]
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c788:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c794:	2b40      	cmp	r3, #64	@ 0x40
 800c796:	d007      	beq.n	800c7a8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	681a      	ldr	r2, [r3, #0]
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c7a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	68db      	ldr	r3, [r3, #12]
 800c7ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c7b0:	f240 8081 	bls.w	800c8b6 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	685b      	ldr	r3, [r3, #4]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d002      	beq.n	800c7c2 <HAL_SPI_TransmitReceive+0x140>
 800c7bc:	8a7b      	ldrh	r3, [r7, #18]
 800c7be:	2b01      	cmp	r3, #1
 800c7c0:	d16d      	bne.n	800c89e <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7c6:	881a      	ldrh	r2, [r3, #0]
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7d2:	1c9a      	adds	r2, r3, #2
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c7dc:	b29b      	uxth	r3, r3
 800c7de:	3b01      	subs	r3, #1
 800c7e0:	b29a      	uxth	r2, r3
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c7e6:	e05a      	b.n	800c89e <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	689b      	ldr	r3, [r3, #8]
 800c7ee:	f003 0302 	and.w	r3, r3, #2
 800c7f2:	2b02      	cmp	r3, #2
 800c7f4:	d11b      	bne.n	800c82e <HAL_SPI_TransmitReceive+0x1ac>
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c7fa:	b29b      	uxth	r3, r3
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d016      	beq.n	800c82e <HAL_SPI_TransmitReceive+0x1ac>
 800c800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c802:	2b01      	cmp	r3, #1
 800c804:	d113      	bne.n	800c82e <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c80a:	881a      	ldrh	r2, [r3, #0]
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c816:	1c9a      	adds	r2, r3, #2
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c820:	b29b      	uxth	r3, r3
 800c822:	3b01      	subs	r3, #1
 800c824:	b29a      	uxth	r2, r3
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c82a:	2300      	movs	r3, #0
 800c82c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	689b      	ldr	r3, [r3, #8]
 800c834:	f003 0301 	and.w	r3, r3, #1
 800c838:	2b01      	cmp	r3, #1
 800c83a:	d11c      	bne.n	800c876 <HAL_SPI_TransmitReceive+0x1f4>
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c842:	b29b      	uxth	r3, r3
 800c844:	2b00      	cmp	r3, #0
 800c846:	d016      	beq.n	800c876 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	68da      	ldr	r2, [r3, #12]
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c852:	b292      	uxth	r2, r2
 800c854:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c85a:	1c9a      	adds	r2, r3, #2
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c866:	b29b      	uxth	r3, r3
 800c868:	3b01      	subs	r3, #1
 800c86a:	b29a      	uxth	r2, r3
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c872:	2301      	movs	r3, #1
 800c874:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c876:	f7fa f8f1 	bl	8006a5c <HAL_GetTick>
 800c87a:	4602      	mov	r2, r0
 800c87c:	69fb      	ldr	r3, [r7, #28]
 800c87e:	1ad3      	subs	r3, r2, r3
 800c880:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c882:	429a      	cmp	r2, r3
 800c884:	d80b      	bhi.n	800c89e <HAL_SPI_TransmitReceive+0x21c>
 800c886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c88c:	d007      	beq.n	800c89e <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800c88e:	2303      	movs	r3, #3
 800c890:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	2201      	movs	r2, #1
 800c898:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800c89c:	e109      	b.n	800cab2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c8a2:	b29b      	uxth	r3, r3
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d19f      	bne.n	800c7e8 <HAL_SPI_TransmitReceive+0x166>
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c8ae:	b29b      	uxth	r3, r3
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d199      	bne.n	800c7e8 <HAL_SPI_TransmitReceive+0x166>
 800c8b4:	e0e3      	b.n	800ca7e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	685b      	ldr	r3, [r3, #4]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d003      	beq.n	800c8c6 <HAL_SPI_TransmitReceive+0x244>
 800c8be:	8a7b      	ldrh	r3, [r7, #18]
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	f040 80cf 	bne.w	800ca64 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c8ca:	b29b      	uxth	r3, r3
 800c8cc:	2b01      	cmp	r3, #1
 800c8ce:	d912      	bls.n	800c8f6 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8d4:	881a      	ldrh	r2, [r3, #0]
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8e0:	1c9a      	adds	r2, r3, #2
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c8ea:	b29b      	uxth	r3, r3
 800c8ec:	3b02      	subs	r3, #2
 800c8ee:	b29a      	uxth	r2, r3
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c8f4:	e0b6      	b.n	800ca64 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	330c      	adds	r3, #12
 800c900:	7812      	ldrb	r2, [r2, #0]
 800c902:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c908:	1c5a      	adds	r2, r3, #1
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c912:	b29b      	uxth	r3, r3
 800c914:	3b01      	subs	r3, #1
 800c916:	b29a      	uxth	r2, r3
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c91c:	e0a2      	b.n	800ca64 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	689b      	ldr	r3, [r3, #8]
 800c924:	f003 0302 	and.w	r3, r3, #2
 800c928:	2b02      	cmp	r3, #2
 800c92a:	d134      	bne.n	800c996 <HAL_SPI_TransmitReceive+0x314>
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c930:	b29b      	uxth	r3, r3
 800c932:	2b00      	cmp	r3, #0
 800c934:	d02f      	beq.n	800c996 <HAL_SPI_TransmitReceive+0x314>
 800c936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c938:	2b01      	cmp	r3, #1
 800c93a:	d12c      	bne.n	800c996 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c940:	b29b      	uxth	r3, r3
 800c942:	2b01      	cmp	r3, #1
 800c944:	d912      	bls.n	800c96c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c94a:	881a      	ldrh	r2, [r3, #0]
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c956:	1c9a      	adds	r2, r3, #2
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c960:	b29b      	uxth	r3, r3
 800c962:	3b02      	subs	r3, #2
 800c964:	b29a      	uxth	r2, r3
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c96a:	e012      	b.n	800c992 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	330c      	adds	r3, #12
 800c976:	7812      	ldrb	r2, [r2, #0]
 800c978:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c97e:	1c5a      	adds	r2, r3, #1
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c988:	b29b      	uxth	r3, r3
 800c98a:	3b01      	subs	r3, #1
 800c98c:	b29a      	uxth	r2, r3
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c992:	2300      	movs	r3, #0
 800c994:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	689b      	ldr	r3, [r3, #8]
 800c99c:	f003 0301 	and.w	r3, r3, #1
 800c9a0:	2b01      	cmp	r3, #1
 800c9a2:	d148      	bne.n	800ca36 <HAL_SPI_TransmitReceive+0x3b4>
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c9aa:	b29b      	uxth	r3, r3
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d042      	beq.n	800ca36 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c9b6:	b29b      	uxth	r3, r3
 800c9b8:	2b01      	cmp	r3, #1
 800c9ba:	d923      	bls.n	800ca04 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	68da      	ldr	r2, [r3, #12]
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9c6:	b292      	uxth	r2, r2
 800c9c8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9ce:	1c9a      	adds	r2, r3, #2
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c9da:	b29b      	uxth	r3, r3
 800c9dc:	3b02      	subs	r3, #2
 800c9de:	b29a      	uxth	r2, r3
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c9ec:	b29b      	uxth	r3, r3
 800c9ee:	2b01      	cmp	r3, #1
 800c9f0:	d81f      	bhi.n	800ca32 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	685a      	ldr	r2, [r3, #4]
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ca00:	605a      	str	r2, [r3, #4]
 800ca02:	e016      	b.n	800ca32 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	f103 020c 	add.w	r2, r3, #12
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca10:	7812      	ldrb	r2, [r2, #0]
 800ca12:	b2d2      	uxtb	r2, r2
 800ca14:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca1a:	1c5a      	adds	r2, r3, #1
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ca26:	b29b      	uxth	r3, r3
 800ca28:	3b01      	subs	r3, #1
 800ca2a:	b29a      	uxth	r2, r3
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ca32:	2301      	movs	r3, #1
 800ca34:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ca36:	f7fa f811 	bl	8006a5c <HAL_GetTick>
 800ca3a:	4602      	mov	r2, r0
 800ca3c:	69fb      	ldr	r3, [r7, #28]
 800ca3e:	1ad3      	subs	r3, r2, r3
 800ca40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca42:	429a      	cmp	r2, r3
 800ca44:	d803      	bhi.n	800ca4e <HAL_SPI_TransmitReceive+0x3cc>
 800ca46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca4c:	d102      	bne.n	800ca54 <HAL_SPI_TransmitReceive+0x3d2>
 800ca4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d107      	bne.n	800ca64 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800ca54:	2303      	movs	r3, #3
 800ca56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	2201      	movs	r2, #1
 800ca5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800ca62:	e026      	b.n	800cab2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ca68:	b29b      	uxth	r3, r3
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	f47f af57 	bne.w	800c91e <HAL_SPI_TransmitReceive+0x29c>
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ca76:	b29b      	uxth	r3, r3
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	f47f af50 	bne.w	800c91e <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ca7e:	69fa      	ldr	r2, [r7, #28]
 800ca80:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ca82:	68f8      	ldr	r0, [r7, #12]
 800ca84:	f000 feaa 	bl	800d7dc <SPI_EndRxTxTransaction>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d005      	beq.n	800ca9a <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800ca8e:	2301      	movs	r3, #1
 800ca90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	2220      	movs	r2, #32
 800ca98:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d003      	beq.n	800caaa <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800caa2:	2301      	movs	r3, #1
 800caa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800caa8:	e003      	b.n	800cab2 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	2201      	movs	r2, #1
 800caae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	2200      	movs	r2, #0
 800cab6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800caba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800cabe:	4618      	mov	r0, r3
 800cac0:	3728      	adds	r7, #40	@ 0x28
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd80      	pop	{r7, pc}
	...

0800cac8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b086      	sub	sp, #24
 800cacc:	af00      	add	r7, sp, #0
 800cace:	60f8      	str	r0, [r7, #12]
 800cad0:	60b9      	str	r1, [r7, #8]
 800cad2:	4613      	mov	r3, r2
 800cad4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cad6:	2300      	movs	r3, #0
 800cad8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800cae0:	2b01      	cmp	r3, #1
 800cae2:	d101      	bne.n	800cae8 <HAL_SPI_Transmit_DMA+0x20>
 800cae4:	2302      	movs	r3, #2
 800cae6:	e0d4      	b.n	800cc92 <HAL_SPI_Transmit_DMA+0x1ca>
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	2201      	movs	r2, #1
 800caec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800caf6:	b2db      	uxtb	r3, r3
 800caf8:	2b01      	cmp	r3, #1
 800cafa:	d002      	beq.n	800cb02 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800cafc:	2302      	movs	r3, #2
 800cafe:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cb00:	e0c2      	b.n	800cc88 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 800cb02:	68bb      	ldr	r3, [r7, #8]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d002      	beq.n	800cb0e <HAL_SPI_Transmit_DMA+0x46>
 800cb08:	88fb      	ldrh	r3, [r7, #6]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d102      	bne.n	800cb14 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800cb0e:	2301      	movs	r3, #1
 800cb10:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cb12:	e0b9      	b.n	800cc88 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	2203      	movs	r2, #3
 800cb18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	2200      	movs	r2, #0
 800cb20:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	68ba      	ldr	r2, [r7, #8]
 800cb26:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	88fa      	ldrh	r2, [r7, #6]
 800cb2c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	88fa      	ldrh	r2, [r7, #6]
 800cb32:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	2200      	movs	r2, #0
 800cb38:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	2200      	movs	r2, #0
 800cb44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	2200      	movs	r2, #0
 800cb4a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	2200      	movs	r2, #0
 800cb52:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	689b      	ldr	r3, [r3, #8]
 800cb5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cb5e:	d10f      	bne.n	800cb80 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	681a      	ldr	r2, [r3, #0]
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cb6e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	681a      	ldr	r2, [r3, #0]
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cb7e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb84:	4a45      	ldr	r2, [pc, #276]	@ (800cc9c <HAL_SPI_Transmit_DMA+0x1d4>)
 800cb86:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb8c:	4a44      	ldr	r2, [pc, #272]	@ (800cca0 <HAL_SPI_Transmit_DMA+0x1d8>)
 800cb8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb94:	4a43      	ldr	r2, [pc, #268]	@ (800cca4 <HAL_SPI_Transmit_DMA+0x1dc>)
 800cb96:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	685a      	ldr	r2, [r3, #4]
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800cbae:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	68db      	ldr	r3, [r3, #12]
 800cbb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cbb8:	d82d      	bhi.n	800cc16 <HAL_SPI_Transmit_DMA+0x14e>
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbbe:	699b      	ldr	r3, [r3, #24]
 800cbc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cbc4:	d127      	bne.n	800cc16 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cbca:	b29b      	uxth	r3, r3
 800cbcc:	f003 0301 	and.w	r3, r3, #1
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d10f      	bne.n	800cbf4 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	685a      	ldr	r2, [r3, #4]
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800cbe2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cbe8:	b29b      	uxth	r3, r3
 800cbea:	085b      	lsrs	r3, r3, #1
 800cbec:	b29a      	uxth	r2, r3
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800cbf2:	e010      	b.n	800cc16 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	685a      	ldr	r2, [r3, #4]
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cc02:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cc08:	b29b      	uxth	r3, r3
 800cc0a:	085b      	lsrs	r3, r3, #1
 800cc0c:	b29b      	uxth	r3, r3
 800cc0e:	3301      	adds	r3, #1
 800cc10:	b29a      	uxth	r2, r3
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc1e:	4619      	mov	r1, r3
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	330c      	adds	r3, #12
 800cc26:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cc2c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800cc2e:	f7fb f8d2 	bl	8007dd6 <HAL_DMA_Start_IT>
 800cc32:	4603      	mov	r3, r0
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d008      	beq.n	800cc4a <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cc3c:	f043 0210 	orr.w	r2, r3, #16
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 800cc44:	2301      	movs	r3, #1
 800cc46:	75fb      	strb	r3, [r7, #23]

    goto error;
 800cc48:	e01e      	b.n	800cc88 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc54:	2b40      	cmp	r3, #64	@ 0x40
 800cc56:	d007      	beq.n	800cc68 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	681a      	ldr	r2, [r3, #0]
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cc66:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	685a      	ldr	r2, [r3, #4]
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	f042 0220 	orr.w	r2, r2, #32
 800cc76:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	685a      	ldr	r2, [r3, #4]
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	f042 0202 	orr.w	r2, r2, #2
 800cc86:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800cc90:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc92:	4618      	mov	r0, r3
 800cc94:	3718      	adds	r7, #24
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}
 800cc9a:	bf00      	nop
 800cc9c:	0800d45b 	.word	0x0800d45b
 800cca0:	0800d27d 	.word	0x0800d27d
 800cca4:	0800d4af 	.word	0x0800d4af

0800cca8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b086      	sub	sp, #24
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	60f8      	str	r0, [r7, #12]
 800ccb0:	60b9      	str	r1, [r7, #8]
 800ccb2:	4613      	mov	r3, r2
 800ccb4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ccc0:	b2db      	uxtb	r3, r3
 800ccc2:	2b01      	cmp	r3, #1
 800ccc4:	d002      	beq.n	800cccc <HAL_SPI_Receive_DMA+0x24>
  {
    errorcode = HAL_BUSY;
 800ccc6:	2302      	movs	r3, #2
 800ccc8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ccca:	e0fe      	b.n	800ceca <HAL_SPI_Receive_DMA+0x222>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	689b      	ldr	r3, [r3, #8]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d110      	bne.n	800ccf6 <HAL_SPI_Receive_DMA+0x4e>
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	685b      	ldr	r3, [r3, #4]
 800ccd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ccdc:	d10b      	bne.n	800ccf6 <HAL_SPI_Receive_DMA+0x4e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	2204      	movs	r2, #4
 800cce2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800cce6:	88fb      	ldrh	r3, [r7, #6]
 800cce8:	68ba      	ldr	r2, [r7, #8]
 800ccea:	68b9      	ldr	r1, [r7, #8]
 800ccec:	68f8      	ldr	r0, [r7, #12]
 800ccee:	f000 f8fb 	bl	800cee8 <HAL_SPI_TransmitReceive_DMA>
 800ccf2:	4603      	mov	r3, r0
 800ccf4:	e0ee      	b.n	800ced4 <HAL_SPI_Receive_DMA+0x22c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ccfc:	2b01      	cmp	r3, #1
 800ccfe:	d101      	bne.n	800cd04 <HAL_SPI_Receive_DMA+0x5c>
 800cd00:	2302      	movs	r3, #2
 800cd02:	e0e7      	b.n	800ced4 <HAL_SPI_Receive_DMA+0x22c>
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	2201      	movs	r2, #1
 800cd08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if ((pData == NULL) || (Size == 0U))
 800cd0c:	68bb      	ldr	r3, [r7, #8]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d002      	beq.n	800cd18 <HAL_SPI_Receive_DMA+0x70>
 800cd12:	88fb      	ldrh	r3, [r7, #6]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d102      	bne.n	800cd1e <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 800cd18:	2301      	movs	r3, #1
 800cd1a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cd1c:	e0d5      	b.n	800ceca <HAL_SPI_Receive_DMA+0x222>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	2204      	movs	r2, #4
 800cd22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	2200      	movs	r2, #0
 800cd2a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	68ba      	ldr	r2, [r7, #8]
 800cd30:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	88fa      	ldrh	r2, [r7, #6]
 800cd36:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	88fa      	ldrh	r2, [r7, #6]
 800cd3e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	2200      	movs	r2, #0
 800cd46:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	2200      	movs	r2, #0
 800cd52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	2200      	movs	r2, #0
 800cd58:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	689b      	ldr	r3, [r3, #8]
 800cd5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd62:	d10f      	bne.n	800cd84 <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	681a      	ldr	r2, [r3, #0]
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cd72:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	681a      	ldr	r2, [r3, #0]
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800cd82:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	685a      	ldr	r2, [r3, #4]
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cd92:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	68db      	ldr	r3, [r3, #12]
 800cd98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cd9c:	d908      	bls.n	800cdb0 <HAL_SPI_Receive_DMA+0x108>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	685a      	ldr	r2, [r3, #4]
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cdac:	605a      	str	r2, [r3, #4]
 800cdae:	e042      	b.n	800ce36 <HAL_SPI_Receive_DMA+0x18e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	685a      	ldr	r2, [r3, #4]
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cdbe:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdc4:	699b      	ldr	r3, [r3, #24]
 800cdc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cdca:	d134      	bne.n	800ce36 <HAL_SPI_Receive_DMA+0x18e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	685a      	ldr	r2, [r3, #4]
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cdda:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800cde2:	b29b      	uxth	r3, r3
 800cde4:	f003 0301 	and.w	r3, r3, #1
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d111      	bne.n	800ce10 <HAL_SPI_Receive_DMA+0x168>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	685a      	ldr	r2, [r3, #4]
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cdfa:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ce02:	b29b      	uxth	r3, r3
 800ce04:	085b      	lsrs	r3, r3, #1
 800ce06:	b29a      	uxth	r2, r3
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800ce0e:	e012      	b.n	800ce36 <HAL_SPI_Receive_DMA+0x18e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	685a      	ldr	r2, [r3, #4]
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ce1e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ce26:	b29b      	uxth	r3, r3
 800ce28:	085b      	lsrs	r3, r3, #1
 800ce2a:	b29b      	uxth	r3, r3
 800ce2c:	3301      	adds	r3, #1
 800ce2e:	b29a      	uxth	r2, r3
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce3a:	4a28      	ldr	r2, [pc, #160]	@ (800cedc <HAL_SPI_Receive_DMA+0x234>)
 800ce3c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce42:	4a27      	ldr	r2, [pc, #156]	@ (800cee0 <HAL_SPI_Receive_DMA+0x238>)
 800ce44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce4a:	4a26      	ldr	r2, [pc, #152]	@ (800cee4 <HAL_SPI_Receive_DMA+0x23c>)
 800ce4c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce52:	2200      	movs	r2, #0
 800ce54:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	330c      	adds	r3, #12
 800ce60:	4619      	mov	r1, r3
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce66:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ce6e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800ce70:	f7fa ffb1 	bl	8007dd6 <HAL_DMA_Start_IT>
 800ce74:	4603      	mov	r3, r0
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d008      	beq.n	800ce8c <HAL_SPI_Receive_DMA+0x1e4>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ce7e:	f043 0210 	orr.w	r2, r3, #16
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 800ce86:	2301      	movs	r3, #1
 800ce88:	75fb      	strb	r3, [r7, #23]

    goto error;
 800ce8a:	e01e      	b.n	800ceca <HAL_SPI_Receive_DMA+0x222>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce96:	2b40      	cmp	r3, #64	@ 0x40
 800ce98:	d007      	beq.n	800ceaa <HAL_SPI_Receive_DMA+0x202>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	681a      	ldr	r2, [r3, #0]
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cea8:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	685a      	ldr	r2, [r3, #4]
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f042 0220 	orr.w	r2, r2, #32
 800ceb8:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	685a      	ldr	r2, [r3, #4]
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	f042 0201 	orr.w	r2, r2, #1
 800cec8:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	2200      	movs	r2, #0
 800cece:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800ced2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ced4:	4618      	mov	r0, r3
 800ced6:	3718      	adds	r7, #24
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bd80      	pop	{r7, pc}
 800cedc:	0800d477 	.word	0x0800d477
 800cee0:	0800d323 	.word	0x0800d323
 800cee4:	0800d4af 	.word	0x0800d4af

0800cee8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b086      	sub	sp, #24
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	60f8      	str	r0, [r7, #12]
 800cef0:	60b9      	str	r1, [r7, #8]
 800cef2:	607a      	str	r2, [r7, #4]
 800cef4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cef6:	2300      	movs	r3, #0
 800cef8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800cf00:	2b01      	cmp	r3, #1
 800cf02:	d101      	bne.n	800cf08 <HAL_SPI_TransmitReceive_DMA+0x20>
 800cf04:	2302      	movs	r3, #2
 800cf06:	e164      	b.n	800d1d2 <HAL_SPI_TransmitReceive_DMA+0x2ea>
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	2201      	movs	r2, #1
 800cf0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800cf16:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	685b      	ldr	r3, [r3, #4]
 800cf1c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800cf1e:	7dbb      	ldrb	r3, [r7, #22]
 800cf20:	2b01      	cmp	r3, #1
 800cf22:	d00d      	beq.n	800cf40 <HAL_SPI_TransmitReceive_DMA+0x58>
 800cf24:	693b      	ldr	r3, [r7, #16]
 800cf26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cf2a:	d106      	bne.n	800cf3a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	689b      	ldr	r3, [r3, #8]
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d102      	bne.n	800cf3a <HAL_SPI_TransmitReceive_DMA+0x52>
 800cf34:	7dbb      	ldrb	r3, [r7, #22]
 800cf36:	2b04      	cmp	r3, #4
 800cf38:	d002      	beq.n	800cf40 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800cf3a:	2302      	movs	r3, #2
 800cf3c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cf3e:	e143      	b.n	800d1c8 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800cf40:	68bb      	ldr	r3, [r7, #8]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d005      	beq.n	800cf52 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d002      	beq.n	800cf52 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800cf4c:	887b      	ldrh	r3, [r7, #2]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d102      	bne.n	800cf58 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800cf52:	2301      	movs	r3, #1
 800cf54:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cf56:	e137      	b.n	800d1c8 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800cf5e:	b2db      	uxtb	r3, r3
 800cf60:	2b04      	cmp	r3, #4
 800cf62:	d003      	beq.n	800cf6c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	2205      	movs	r2, #5
 800cf68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	2200      	movs	r2, #0
 800cf70:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	68ba      	ldr	r2, [r7, #8]
 800cf76:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	887a      	ldrh	r2, [r7, #2]
 800cf7c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	887a      	ldrh	r2, [r7, #2]
 800cf82:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	687a      	ldr	r2, [r7, #4]
 800cf88:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	887a      	ldrh	r2, [r7, #2]
 800cf8e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	887a      	ldrh	r2, [r7, #2]
 800cf96:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	685a      	ldr	r2, [r3, #4]
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800cfb4:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	68db      	ldr	r3, [r3, #12]
 800cfba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cfbe:	d908      	bls.n	800cfd2 <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	685a      	ldr	r2, [r3, #4]
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cfce:	605a      	str	r2, [r3, #4]
 800cfd0:	e06f      	b.n	800d0b2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	685a      	ldr	r2, [r3, #4]
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cfe0:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfe6:	699b      	ldr	r3, [r3, #24]
 800cfe8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cfec:	d126      	bne.n	800d03c <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800cff2:	f003 0301 	and.w	r3, r3, #1
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d10f      	bne.n	800d01a <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	685a      	ldr	r2, [r3, #4]
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800d008:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d00e:	b29b      	uxth	r3, r3
 800d010:	085b      	lsrs	r3, r3, #1
 800d012:	b29a      	uxth	r2, r3
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d018:	e010      	b.n	800d03c <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	685a      	ldr	r2, [r3, #4]
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d028:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d02e:	b29b      	uxth	r3, r3
 800d030:	085b      	lsrs	r3, r3, #1
 800d032:	b29b      	uxth	r3, r3
 800d034:	3301      	adds	r3, #1
 800d036:	b29a      	uxth	r2, r3
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d040:	699b      	ldr	r3, [r3, #24]
 800d042:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d046:	d134      	bne.n	800d0b2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	685a      	ldr	r2, [r3, #4]
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d056:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d05e:	b29b      	uxth	r3, r3
 800d060:	f003 0301 	and.w	r3, r3, #1
 800d064:	2b00      	cmp	r3, #0
 800d066:	d111      	bne.n	800d08c <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	685a      	ldr	r2, [r3, #4]
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d076:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d07e:	b29b      	uxth	r3, r3
 800d080:	085b      	lsrs	r3, r3, #1
 800d082:	b29a      	uxth	r2, r3
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800d08a:	e012      	b.n	800d0b2 <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	685a      	ldr	r2, [r3, #4]
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d09a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d0a2:	b29b      	uxth	r3, r3
 800d0a4:	085b      	lsrs	r3, r3, #1
 800d0a6:	b29b      	uxth	r3, r3
 800d0a8:	3301      	adds	r3, #1
 800d0aa:	b29a      	uxth	r2, r3
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d0b8:	b2db      	uxtb	r3, r3
 800d0ba:	2b04      	cmp	r3, #4
 800d0bc:	d108      	bne.n	800d0d0 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0c2:	4a46      	ldr	r2, [pc, #280]	@ (800d1dc <HAL_SPI_TransmitReceive_DMA+0x2f4>)
 800d0c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0ca:	4a45      	ldr	r2, [pc, #276]	@ (800d1e0 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 800d0cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d0ce:	e007      	b.n	800d0e0 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0d4:	4a43      	ldr	r2, [pc, #268]	@ (800d1e4 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 800d0d6:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0dc:	4a42      	ldr	r2, [pc, #264]	@ (800d1e8 <HAL_SPI_TransmitReceive_DMA+0x300>)
 800d0de:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0e4:	4a41      	ldr	r2, [pc, #260]	@ (800d1ec <HAL_SPI_TransmitReceive_DMA+0x304>)
 800d0e6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	330c      	adds	r3, #12
 800d0fa:	4619      	mov	r1, r3
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d100:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d108:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800d10a:	f7fa fe64 	bl	8007dd6 <HAL_DMA_Start_IT>
 800d10e:	4603      	mov	r3, r0
 800d110:	2b00      	cmp	r3, #0
 800d112:	d008      	beq.n	800d126 <HAL_SPI_TransmitReceive_DMA+0x23e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d118:	f043 0210 	orr.w	r2, r3, #16
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 800d120:	2301      	movs	r3, #1
 800d122:	75fb      	strb	r3, [r7, #23]

    goto error;
 800d124:	e050      	b.n	800d1c8 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	685a      	ldr	r2, [r3, #4]
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	f042 0201 	orr.w	r2, r2, #1
 800d134:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d13a:	2200      	movs	r2, #0
 800d13c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d142:	2200      	movs	r2, #0
 800d144:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d14a:	2200      	movs	r2, #0
 800d14c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d152:	2200      	movs	r2, #0
 800d154:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d15e:	4619      	mov	r1, r3
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	330c      	adds	r3, #12
 800d166:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d16c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800d16e:	f7fa fe32 	bl	8007dd6 <HAL_DMA_Start_IT>
 800d172:	4603      	mov	r3, r0
 800d174:	2b00      	cmp	r3, #0
 800d176:	d008      	beq.n	800d18a <HAL_SPI_TransmitReceive_DMA+0x2a2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d17c:	f043 0210 	orr.w	r2, r3, #16
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 800d184:	2301      	movs	r3, #1
 800d186:	75fb      	strb	r3, [r7, #23]

    goto error;
 800d188:	e01e      	b.n	800d1c8 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d194:	2b40      	cmp	r3, #64	@ 0x40
 800d196:	d007      	beq.n	800d1a8 <HAL_SPI_TransmitReceive_DMA+0x2c0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	681a      	ldr	r2, [r3, #0]
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d1a6:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	685a      	ldr	r2, [r3, #4]
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	f042 0220 	orr.w	r2, r2, #32
 800d1b6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	685a      	ldr	r2, [r3, #4]
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	f042 0202 	orr.w	r2, r2, #2
 800d1c6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800d1d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3718      	adds	r7, #24
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd80      	pop	{r7, pc}
 800d1da:	bf00      	nop
 800d1dc:	0800d477 	.word	0x0800d477
 800d1e0:	0800d323 	.word	0x0800d323
 800d1e4:	0800d493 	.word	0x0800d493
 800d1e8:	0800d3cb 	.word	0x0800d3cb
 800d1ec:	0800d4af 	.word	0x0800d4af

0800d1f0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	b083      	sub	sp, #12
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800d1f8:	bf00      	nop
 800d1fa:	370c      	adds	r7, #12
 800d1fc:	46bd      	mov	sp, r7
 800d1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d202:	4770      	bx	lr

0800d204 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d204:	b480      	push	{r7}
 800d206:	b083      	sub	sp, #12
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800d20c:	bf00      	nop
 800d20e:	370c      	adds	r7, #12
 800d210:	46bd      	mov	sp, r7
 800d212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d216:	4770      	bx	lr

0800d218 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d218:	b480      	push	{r7}
 800d21a:	b083      	sub	sp, #12
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800d220:	bf00      	nop
 800d222:	370c      	adds	r7, #12
 800d224:	46bd      	mov	sp, r7
 800d226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22a:	4770      	bx	lr

0800d22c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d22c:	b480      	push	{r7}
 800d22e:	b083      	sub	sp, #12
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800d234:	bf00      	nop
 800d236:	370c      	adds	r7, #12
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr

0800d240 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d240:	b480      	push	{r7}
 800d242:	b083      	sub	sp, #12
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800d248:	bf00      	nop
 800d24a:	370c      	adds	r7, #12
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr

0800d254 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d254:	b480      	push	{r7}
 800d256:	b083      	sub	sp, #12
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800d25c:	bf00      	nop
 800d25e:	370c      	adds	r7, #12
 800d260:	46bd      	mov	sp, r7
 800d262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d266:	4770      	bx	lr

0800d268 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800d268:	b480      	push	{r7}
 800d26a:	b083      	sub	sp, #12
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800d270:	bf00      	nop
 800d272:	370c      	adds	r7, #12
 800d274:	46bd      	mov	sp, r7
 800d276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27a:	4770      	bx	lr

0800d27c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b086      	sub	sp, #24
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d288:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d28a:	f7f9 fbe7 	bl	8006a5c <HAL_GetTick>
 800d28e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f003 0320 	and.w	r3, r3, #32
 800d29a:	2b20      	cmp	r3, #32
 800d29c:	d03b      	beq.n	800d316 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800d29e:	697b      	ldr	r3, [r7, #20]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	685a      	ldr	r2, [r3, #4]
 800d2a4:	697b      	ldr	r3, [r7, #20]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f022 0220 	bic.w	r2, r2, #32
 800d2ac:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800d2ae:	697b      	ldr	r3, [r7, #20]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	685a      	ldr	r2, [r3, #4]
 800d2b4:	697b      	ldr	r3, [r7, #20]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	f022 0202 	bic.w	r2, r2, #2
 800d2bc:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d2be:	693a      	ldr	r2, [r7, #16]
 800d2c0:	2164      	movs	r1, #100	@ 0x64
 800d2c2:	6978      	ldr	r0, [r7, #20]
 800d2c4:	f000 fa8a 	bl	800d7dc <SPI_EndRxTxTransaction>
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d005      	beq.n	800d2da <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2d2:	f043 0220 	orr.w	r2, r3, #32
 800d2d6:	697b      	ldr	r3, [r7, #20]
 800d2d8:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d2da:	697b      	ldr	r3, [r7, #20]
 800d2dc:	689b      	ldr	r3, [r3, #8]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d10a      	bne.n	800d2f8 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	60fb      	str	r3, [r7, #12]
 800d2e6:	697b      	ldr	r3, [r7, #20]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	68db      	ldr	r3, [r3, #12]
 800d2ec:	60fb      	str	r3, [r7, #12]
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	689b      	ldr	r3, [r3, #8]
 800d2f4:	60fb      	str	r3, [r7, #12]
 800d2f6:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800d2fe:	697b      	ldr	r3, [r7, #20]
 800d300:	2201      	movs	r2, #1
 800d302:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d306:	697b      	ldr	r3, [r7, #20]
 800d308:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d003      	beq.n	800d316 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d30e:	6978      	ldr	r0, [r7, #20]
 800d310:	f7ff ffaa 	bl	800d268 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d314:	e002      	b.n	800d31c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800d316:	6978      	ldr	r0, [r7, #20]
 800d318:	f7ff ff6a 	bl	800d1f0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d31c:	3718      	adds	r7, #24
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}

0800d322 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d322:	b580      	push	{r7, lr}
 800d324:	b084      	sub	sp, #16
 800d326:	af00      	add	r7, sp, #0
 800d328:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d32e:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d330:	f7f9 fb94 	bl	8006a5c <HAL_GetTick>
 800d334:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	f003 0320 	and.w	r3, r3, #32
 800d340:	2b20      	cmp	r3, #32
 800d342:	d03c      	beq.n	800d3be <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	685a      	ldr	r2, [r3, #4]
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	f022 0220 	bic.w	r2, r2, #32
 800d352:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	689b      	ldr	r3, [r3, #8]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d10d      	bne.n	800d378 <SPI_DMAReceiveCplt+0x56>
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	685b      	ldr	r3, [r3, #4]
 800d360:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d364:	d108      	bne.n	800d378 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	685a      	ldr	r2, [r3, #4]
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	f022 0203 	bic.w	r2, r2, #3
 800d374:	605a      	str	r2, [r3, #4]
 800d376:	e007      	b.n	800d388 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	685a      	ldr	r2, [r3, #4]
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	f022 0201 	bic.w	r2, r2, #1
 800d386:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d388:	68ba      	ldr	r2, [r7, #8]
 800d38a:	2164      	movs	r1, #100	@ 0x64
 800d38c:	68f8      	ldr	r0, [r7, #12]
 800d38e:	f000 f9cd 	bl	800d72c <SPI_EndRxTransaction>
 800d392:	4603      	mov	r3, r0
 800d394:	2b00      	cmp	r3, #0
 800d396:	d002      	beq.n	800d39e <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	2220      	movs	r2, #32
 800d39c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	2201      	movs	r2, #1
 800d3aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d003      	beq.n	800d3be <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d3b6:	68f8      	ldr	r0, [r7, #12]
 800d3b8:	f7ff ff56 	bl	800d268 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d3bc:	e002      	b.n	800d3c4 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800d3be:	68f8      	ldr	r0, [r7, #12]
 800d3c0:	f7ff ff20 	bl	800d204 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d3c4:	3710      	adds	r7, #16
 800d3c6:	46bd      	mov	sp, r7
 800d3c8:	bd80      	pop	{r7, pc}

0800d3ca <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d3ca:	b580      	push	{r7, lr}
 800d3cc:	b084      	sub	sp, #16
 800d3ce:	af00      	add	r7, sp, #0
 800d3d0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3d6:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d3d8:	f7f9 fb40 	bl	8006a5c <HAL_GetTick>
 800d3dc:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	f003 0320 	and.w	r3, r3, #32
 800d3e8:	2b20      	cmp	r3, #32
 800d3ea:	d030      	beq.n	800d44e <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	685a      	ldr	r2, [r3, #4]
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	f022 0220 	bic.w	r2, r2, #32
 800d3fa:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d3fc:	68ba      	ldr	r2, [r7, #8]
 800d3fe:	2164      	movs	r1, #100	@ 0x64
 800d400:	68f8      	ldr	r0, [r7, #12]
 800d402:	f000 f9eb 	bl	800d7dc <SPI_EndRxTxTransaction>
 800d406:	4603      	mov	r3, r0
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d005      	beq.n	800d418 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d410:	f043 0220 	orr.w	r2, r3, #32
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	685a      	ldr	r2, [r3, #4]
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	f022 0203 	bic.w	r2, r2, #3
 800d426:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	2200      	movs	r2, #0
 800d42c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	2200      	movs	r2, #0
 800d432:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	2201      	movs	r2, #1
 800d43a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d442:	2b00      	cmp	r3, #0
 800d444:	d003      	beq.n	800d44e <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d446:	68f8      	ldr	r0, [r7, #12]
 800d448:	f7ff ff0e 	bl	800d268 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d44c:	e002      	b.n	800d454 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800d44e:	68f8      	ldr	r0, [r7, #12]
 800d450:	f7ff fee2 	bl	800d218 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d454:	3710      	adds	r7, #16
 800d456:	46bd      	mov	sp, r7
 800d458:	bd80      	pop	{r7, pc}

0800d45a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d45a:	b580      	push	{r7, lr}
 800d45c:	b084      	sub	sp, #16
 800d45e:	af00      	add	r7, sp, #0
 800d460:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d466:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800d468:	68f8      	ldr	r0, [r7, #12]
 800d46a:	f7ff fedf 	bl	800d22c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d46e:	bf00      	nop
 800d470:	3710      	adds	r7, #16
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}

0800d476 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d476:	b580      	push	{r7, lr}
 800d478:	b084      	sub	sp, #16
 800d47a:	af00      	add	r7, sp, #0
 800d47c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d482:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800d484:	68f8      	ldr	r0, [r7, #12]
 800d486:	f7ff fedb 	bl	800d240 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d48a:	bf00      	nop
 800d48c:	3710      	adds	r7, #16
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}

0800d492 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d492:	b580      	push	{r7, lr}
 800d494:	b084      	sub	sp, #16
 800d496:	af00      	add	r7, sp, #0
 800d498:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d49e:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800d4a0:	68f8      	ldr	r0, [r7, #12]
 800d4a2:	f7ff fed7 	bl	800d254 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d4a6:	bf00      	nop
 800d4a8:	3710      	adds	r7, #16
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	bd80      	pop	{r7, pc}

0800d4ae <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800d4ae:	b580      	push	{r7, lr}
 800d4b0:	b084      	sub	sp, #16
 800d4b2:	af00      	add	r7, sp, #0
 800d4b4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4ba:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	685a      	ldr	r2, [r3, #4]
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	f022 0203 	bic.w	r2, r2, #3
 800d4ca:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d4d0:	f043 0210 	orr.w	r2, r3, #16
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	2201      	movs	r2, #1
 800d4dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d4e0:	68f8      	ldr	r0, [r7, #12]
 800d4e2:	f7ff fec1 	bl	800d268 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d4e6:	bf00      	nop
 800d4e8:	3710      	adds	r7, #16
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}
	...

0800d4f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b088      	sub	sp, #32
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	60f8      	str	r0, [r7, #12]
 800d4f8:	60b9      	str	r1, [r7, #8]
 800d4fa:	603b      	str	r3, [r7, #0]
 800d4fc:	4613      	mov	r3, r2
 800d4fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d500:	f7f9 faac 	bl	8006a5c <HAL_GetTick>
 800d504:	4602      	mov	r2, r0
 800d506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d508:	1a9b      	subs	r3, r3, r2
 800d50a:	683a      	ldr	r2, [r7, #0]
 800d50c:	4413      	add	r3, r2
 800d50e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d510:	f7f9 faa4 	bl	8006a5c <HAL_GetTick>
 800d514:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d516:	4b39      	ldr	r3, [pc, #228]	@ (800d5fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	015b      	lsls	r3, r3, #5
 800d51c:	0d1b      	lsrs	r3, r3, #20
 800d51e:	69fa      	ldr	r2, [r7, #28]
 800d520:	fb02 f303 	mul.w	r3, r2, r3
 800d524:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d526:	e054      	b.n	800d5d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d52e:	d050      	beq.n	800d5d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d530:	f7f9 fa94 	bl	8006a5c <HAL_GetTick>
 800d534:	4602      	mov	r2, r0
 800d536:	69bb      	ldr	r3, [r7, #24]
 800d538:	1ad3      	subs	r3, r2, r3
 800d53a:	69fa      	ldr	r2, [r7, #28]
 800d53c:	429a      	cmp	r2, r3
 800d53e:	d902      	bls.n	800d546 <SPI_WaitFlagStateUntilTimeout+0x56>
 800d540:	69fb      	ldr	r3, [r7, #28]
 800d542:	2b00      	cmp	r3, #0
 800d544:	d13d      	bne.n	800d5c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	685a      	ldr	r2, [r3, #4]
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d554:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	685b      	ldr	r3, [r3, #4]
 800d55a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d55e:	d111      	bne.n	800d584 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	689b      	ldr	r3, [r3, #8]
 800d564:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d568:	d004      	beq.n	800d574 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	689b      	ldr	r3, [r3, #8]
 800d56e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d572:	d107      	bne.n	800d584 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	681a      	ldr	r2, [r3, #0]
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d582:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d588:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d58c:	d10f      	bne.n	800d5ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	681a      	ldr	r2, [r3, #0]
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d59c:	601a      	str	r2, [r3, #0]
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	681a      	ldr	r2, [r3, #0]
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d5ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	2201      	movs	r2, #1
 800d5b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800d5be:	2303      	movs	r3, #3
 800d5c0:	e017      	b.n	800d5f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d5c2:	697b      	ldr	r3, [r7, #20]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d101      	bne.n	800d5cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d5cc:	697b      	ldr	r3, [r7, #20]
 800d5ce:	3b01      	subs	r3, #1
 800d5d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	689a      	ldr	r2, [r3, #8]
 800d5d8:	68bb      	ldr	r3, [r7, #8]
 800d5da:	4013      	ands	r3, r2
 800d5dc:	68ba      	ldr	r2, [r7, #8]
 800d5de:	429a      	cmp	r2, r3
 800d5e0:	bf0c      	ite	eq
 800d5e2:	2301      	moveq	r3, #1
 800d5e4:	2300      	movne	r3, #0
 800d5e6:	b2db      	uxtb	r3, r3
 800d5e8:	461a      	mov	r2, r3
 800d5ea:	79fb      	ldrb	r3, [r7, #7]
 800d5ec:	429a      	cmp	r2, r3
 800d5ee:	d19b      	bne.n	800d528 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d5f0:	2300      	movs	r3, #0
}
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	3720      	adds	r7, #32
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	bd80      	pop	{r7, pc}
 800d5fa:	bf00      	nop
 800d5fc:	20000024 	.word	0x20000024

0800d600 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b08a      	sub	sp, #40	@ 0x28
 800d604:	af00      	add	r7, sp, #0
 800d606:	60f8      	str	r0, [r7, #12]
 800d608:	60b9      	str	r1, [r7, #8]
 800d60a:	607a      	str	r2, [r7, #4]
 800d60c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d60e:	2300      	movs	r3, #0
 800d610:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d612:	f7f9 fa23 	bl	8006a5c <HAL_GetTick>
 800d616:	4602      	mov	r2, r0
 800d618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d61a:	1a9b      	subs	r3, r3, r2
 800d61c:	683a      	ldr	r2, [r7, #0]
 800d61e:	4413      	add	r3, r2
 800d620:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800d622:	f7f9 fa1b 	bl	8006a5c <HAL_GetTick>
 800d626:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	330c      	adds	r3, #12
 800d62e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d630:	4b3d      	ldr	r3, [pc, #244]	@ (800d728 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d632:	681a      	ldr	r2, [r3, #0]
 800d634:	4613      	mov	r3, r2
 800d636:	009b      	lsls	r3, r3, #2
 800d638:	4413      	add	r3, r2
 800d63a:	00da      	lsls	r2, r3, #3
 800d63c:	1ad3      	subs	r3, r2, r3
 800d63e:	0d1b      	lsrs	r3, r3, #20
 800d640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d642:	fb02 f303 	mul.w	r3, r2, r3
 800d646:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d648:	e060      	b.n	800d70c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d64a:	68bb      	ldr	r3, [r7, #8]
 800d64c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800d650:	d107      	bne.n	800d662 <SPI_WaitFifoStateUntilTimeout+0x62>
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d104      	bne.n	800d662 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d658:	69fb      	ldr	r3, [r7, #28]
 800d65a:	781b      	ldrb	r3, [r3, #0]
 800d65c:	b2db      	uxtb	r3, r3
 800d65e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d660:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d662:	683b      	ldr	r3, [r7, #0]
 800d664:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d668:	d050      	beq.n	800d70c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d66a:	f7f9 f9f7 	bl	8006a5c <HAL_GetTick>
 800d66e:	4602      	mov	r2, r0
 800d670:	6a3b      	ldr	r3, [r7, #32]
 800d672:	1ad3      	subs	r3, r2, r3
 800d674:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d676:	429a      	cmp	r2, r3
 800d678:	d902      	bls.n	800d680 <SPI_WaitFifoStateUntilTimeout+0x80>
 800d67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d13d      	bne.n	800d6fc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	685a      	ldr	r2, [r3, #4]
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d68e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	685b      	ldr	r3, [r3, #4]
 800d694:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d698:	d111      	bne.n	800d6be <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	689b      	ldr	r3, [r3, #8]
 800d69e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d6a2:	d004      	beq.n	800d6ae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	689b      	ldr	r3, [r3, #8]
 800d6a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d6ac:	d107      	bne.n	800d6be <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	681a      	ldr	r2, [r3, #0]
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d6bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d6c6:	d10f      	bne.n	800d6e8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	681a      	ldr	r2, [r3, #0]
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d6d6:	601a      	str	r2, [r3, #0]
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	681a      	ldr	r2, [r3, #0]
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d6e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	2201      	movs	r2, #1
 800d6ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800d6f8:	2303      	movs	r3, #3
 800d6fa:	e010      	b.n	800d71e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d6fc:	69bb      	ldr	r3, [r7, #24]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d101      	bne.n	800d706 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d702:	2300      	movs	r3, #0
 800d704:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800d706:	69bb      	ldr	r3, [r7, #24]
 800d708:	3b01      	subs	r3, #1
 800d70a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	689a      	ldr	r2, [r3, #8]
 800d712:	68bb      	ldr	r3, [r7, #8]
 800d714:	4013      	ands	r3, r2
 800d716:	687a      	ldr	r2, [r7, #4]
 800d718:	429a      	cmp	r2, r3
 800d71a:	d196      	bne.n	800d64a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d71c:	2300      	movs	r3, #0
}
 800d71e:	4618      	mov	r0, r3
 800d720:	3728      	adds	r7, #40	@ 0x28
 800d722:	46bd      	mov	sp, r7
 800d724:	bd80      	pop	{r7, pc}
 800d726:	bf00      	nop
 800d728:	20000024 	.word	0x20000024

0800d72c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b086      	sub	sp, #24
 800d730:	af02      	add	r7, sp, #8
 800d732:	60f8      	str	r0, [r7, #12]
 800d734:	60b9      	str	r1, [r7, #8]
 800d736:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	685b      	ldr	r3, [r3, #4]
 800d73c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d740:	d111      	bne.n	800d766 <SPI_EndRxTransaction+0x3a>
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	689b      	ldr	r3, [r3, #8]
 800d746:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d74a:	d004      	beq.n	800d756 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	689b      	ldr	r3, [r3, #8]
 800d750:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d754:	d107      	bne.n	800d766 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	681a      	ldr	r2, [r3, #0]
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d764:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	9300      	str	r3, [sp, #0]
 800d76a:	68bb      	ldr	r3, [r7, #8]
 800d76c:	2200      	movs	r2, #0
 800d76e:	2180      	movs	r1, #128	@ 0x80
 800d770:	68f8      	ldr	r0, [r7, #12]
 800d772:	f7ff febd 	bl	800d4f0 <SPI_WaitFlagStateUntilTimeout>
 800d776:	4603      	mov	r3, r0
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d007      	beq.n	800d78c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d780:	f043 0220 	orr.w	r2, r3, #32
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d788:	2303      	movs	r3, #3
 800d78a:	e023      	b.n	800d7d4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	685b      	ldr	r3, [r3, #4]
 800d790:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d794:	d11d      	bne.n	800d7d2 <SPI_EndRxTransaction+0xa6>
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	689b      	ldr	r3, [r3, #8]
 800d79a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d79e:	d004      	beq.n	800d7aa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	689b      	ldr	r3, [r3, #8]
 800d7a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d7a8:	d113      	bne.n	800d7d2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	9300      	str	r3, [sp, #0]
 800d7ae:	68bb      	ldr	r3, [r7, #8]
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800d7b6:	68f8      	ldr	r0, [r7, #12]
 800d7b8:	f7ff ff22 	bl	800d600 <SPI_WaitFifoStateUntilTimeout>
 800d7bc:	4603      	mov	r3, r0
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d007      	beq.n	800d7d2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d7c6:	f043 0220 	orr.w	r2, r3, #32
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800d7ce:	2303      	movs	r3, #3
 800d7d0:	e000      	b.n	800d7d4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800d7d2:	2300      	movs	r3, #0
}
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	3710      	adds	r7, #16
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	bd80      	pop	{r7, pc}

0800d7dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b086      	sub	sp, #24
 800d7e0:	af02      	add	r7, sp, #8
 800d7e2:	60f8      	str	r0, [r7, #12]
 800d7e4:	60b9      	str	r1, [r7, #8]
 800d7e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	9300      	str	r3, [sp, #0]
 800d7ec:	68bb      	ldr	r3, [r7, #8]
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800d7f4:	68f8      	ldr	r0, [r7, #12]
 800d7f6:	f7ff ff03 	bl	800d600 <SPI_WaitFifoStateUntilTimeout>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d007      	beq.n	800d810 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d804:	f043 0220 	orr.w	r2, r3, #32
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d80c:	2303      	movs	r3, #3
 800d80e:	e027      	b.n	800d860 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	9300      	str	r3, [sp, #0]
 800d814:	68bb      	ldr	r3, [r7, #8]
 800d816:	2200      	movs	r2, #0
 800d818:	2180      	movs	r1, #128	@ 0x80
 800d81a:	68f8      	ldr	r0, [r7, #12]
 800d81c:	f7ff fe68 	bl	800d4f0 <SPI_WaitFlagStateUntilTimeout>
 800d820:	4603      	mov	r3, r0
 800d822:	2b00      	cmp	r3, #0
 800d824:	d007      	beq.n	800d836 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d82a:	f043 0220 	orr.w	r2, r3, #32
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d832:	2303      	movs	r3, #3
 800d834:	e014      	b.n	800d860 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	9300      	str	r3, [sp, #0]
 800d83a:	68bb      	ldr	r3, [r7, #8]
 800d83c:	2200      	movs	r2, #0
 800d83e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800d842:	68f8      	ldr	r0, [r7, #12]
 800d844:	f7ff fedc 	bl	800d600 <SPI_WaitFifoStateUntilTimeout>
 800d848:	4603      	mov	r3, r0
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d007      	beq.n	800d85e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d852:	f043 0220 	orr.w	r2, r3, #32
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d85a:	2303      	movs	r3, #3
 800d85c:	e000      	b.n	800d860 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d85e:	2300      	movs	r3, #0
}
 800d860:	4618      	mov	r0, r3
 800d862:	3710      	adds	r7, #16
 800d864:	46bd      	mov	sp, r7
 800d866:	bd80      	pop	{r7, pc}

0800d868 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b082      	sub	sp, #8
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d101      	bne.n	800d87a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d876:	2301      	movs	r3, #1
 800d878:	e049      	b.n	800d90e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d880:	b2db      	uxtb	r3, r3
 800d882:	2b00      	cmp	r3, #0
 800d884:	d106      	bne.n	800d894 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	2200      	movs	r2, #0
 800d88a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f7f6 fd8e 	bl	80043b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	2202      	movs	r2, #2
 800d898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	681a      	ldr	r2, [r3, #0]
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	3304      	adds	r3, #4
 800d8a4:	4619      	mov	r1, r3
 800d8a6:	4610      	mov	r0, r2
 800d8a8:	f000 fde6 	bl	800e478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	2201      	movs	r2, #1
 800d8b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	2201      	movs	r2, #1
 800d8b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	2201      	movs	r2, #1
 800d8c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	2201      	movs	r2, #1
 800d8c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2201      	movs	r2, #1
 800d8d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2201      	movs	r2, #1
 800d8d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2201      	movs	r2, #1
 800d8e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2201      	movs	r2, #1
 800d8e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	2201      	movs	r2, #1
 800d8f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2201      	movs	r2, #1
 800d900:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2201      	movs	r2, #1
 800d908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d90c:	2300      	movs	r3, #0
}
 800d90e:	4618      	mov	r0, r3
 800d910:	3708      	adds	r7, #8
 800d912:	46bd      	mov	sp, r7
 800d914:	bd80      	pop	{r7, pc}
	...

0800d918 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d918:	b480      	push	{r7}
 800d91a:	b085      	sub	sp, #20
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d926:	b2db      	uxtb	r3, r3
 800d928:	2b01      	cmp	r3, #1
 800d92a:	d001      	beq.n	800d930 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d92c:	2301      	movs	r3, #1
 800d92e:	e04f      	b.n	800d9d0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	2202      	movs	r2, #2
 800d934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	68da      	ldr	r2, [r3, #12]
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	f042 0201 	orr.w	r2, r2, #1
 800d946:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	4a23      	ldr	r2, [pc, #140]	@ (800d9dc <HAL_TIM_Base_Start_IT+0xc4>)
 800d94e:	4293      	cmp	r3, r2
 800d950:	d01d      	beq.n	800d98e <HAL_TIM_Base_Start_IT+0x76>
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d95a:	d018      	beq.n	800d98e <HAL_TIM_Base_Start_IT+0x76>
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	4a1f      	ldr	r2, [pc, #124]	@ (800d9e0 <HAL_TIM_Base_Start_IT+0xc8>)
 800d962:	4293      	cmp	r3, r2
 800d964:	d013      	beq.n	800d98e <HAL_TIM_Base_Start_IT+0x76>
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	4a1e      	ldr	r2, [pc, #120]	@ (800d9e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800d96c:	4293      	cmp	r3, r2
 800d96e:	d00e      	beq.n	800d98e <HAL_TIM_Base_Start_IT+0x76>
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	4a1c      	ldr	r2, [pc, #112]	@ (800d9e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800d976:	4293      	cmp	r3, r2
 800d978:	d009      	beq.n	800d98e <HAL_TIM_Base_Start_IT+0x76>
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	4a1b      	ldr	r2, [pc, #108]	@ (800d9ec <HAL_TIM_Base_Start_IT+0xd4>)
 800d980:	4293      	cmp	r3, r2
 800d982:	d004      	beq.n	800d98e <HAL_TIM_Base_Start_IT+0x76>
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	4a19      	ldr	r2, [pc, #100]	@ (800d9f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800d98a:	4293      	cmp	r3, r2
 800d98c:	d115      	bne.n	800d9ba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	689a      	ldr	r2, [r3, #8]
 800d994:	4b17      	ldr	r3, [pc, #92]	@ (800d9f4 <HAL_TIM_Base_Start_IT+0xdc>)
 800d996:	4013      	ands	r3, r2
 800d998:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	2b06      	cmp	r3, #6
 800d99e:	d015      	beq.n	800d9cc <HAL_TIM_Base_Start_IT+0xb4>
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d9a6:	d011      	beq.n	800d9cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	681a      	ldr	r2, [r3, #0]
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	f042 0201 	orr.w	r2, r2, #1
 800d9b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d9b8:	e008      	b.n	800d9cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	681a      	ldr	r2, [r3, #0]
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	f042 0201 	orr.w	r2, r2, #1
 800d9c8:	601a      	str	r2, [r3, #0]
 800d9ca:	e000      	b.n	800d9ce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d9cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d9ce:	2300      	movs	r3, #0
}
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	3714      	adds	r7, #20
 800d9d4:	46bd      	mov	sp, r7
 800d9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9da:	4770      	bx	lr
 800d9dc:	40012c00 	.word	0x40012c00
 800d9e0:	40000400 	.word	0x40000400
 800d9e4:	40000800 	.word	0x40000800
 800d9e8:	40000c00 	.word	0x40000c00
 800d9ec:	40013400 	.word	0x40013400
 800d9f0:	40014000 	.word	0x40014000
 800d9f4:	00010007 	.word	0x00010007

0800d9f8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b082      	sub	sp, #8
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d101      	bne.n	800da0a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800da06:	2301      	movs	r3, #1
 800da08:	e049      	b.n	800da9e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800da10:	b2db      	uxtb	r3, r3
 800da12:	2b00      	cmp	r3, #0
 800da14:	d106      	bne.n	800da24 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	2200      	movs	r2, #0
 800da1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800da1e:	6878      	ldr	r0, [r7, #4]
 800da20:	f000 f841 	bl	800daa6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2202      	movs	r2, #2
 800da28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681a      	ldr	r2, [r3, #0]
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	3304      	adds	r3, #4
 800da34:	4619      	mov	r1, r3
 800da36:	4610      	mov	r0, r2
 800da38:	f000 fd1e 	bl	800e478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	2201      	movs	r2, #1
 800da40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	2201      	movs	r2, #1
 800da48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2201      	movs	r2, #1
 800da50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	2201      	movs	r2, #1
 800da58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	2201      	movs	r2, #1
 800da60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2201      	movs	r2, #1
 800da68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	2201      	movs	r2, #1
 800da70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	2201      	movs	r2, #1
 800da78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2201      	movs	r2, #1
 800da80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	2201      	movs	r2, #1
 800da88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	2201      	movs	r2, #1
 800da90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2201      	movs	r2, #1
 800da98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800da9c:	2300      	movs	r3, #0
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3708      	adds	r7, #8
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}

0800daa6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800daa6:	b480      	push	{r7}
 800daa8:	b083      	sub	sp, #12
 800daaa:	af00      	add	r7, sp, #0
 800daac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800daae:	bf00      	nop
 800dab0:	370c      	adds	r7, #12
 800dab2:	46bd      	mov	sp, r7
 800dab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab8:	4770      	bx	lr

0800daba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800daba:	b580      	push	{r7, lr}
 800dabc:	b082      	sub	sp, #8
 800dabe:	af00      	add	r7, sp, #0
 800dac0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d101      	bne.n	800dacc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800dac8:	2301      	movs	r3, #1
 800daca:	e049      	b.n	800db60 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dad2:	b2db      	uxtb	r3, r3
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d106      	bne.n	800dae6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	2200      	movs	r2, #0
 800dadc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800dae0:	6878      	ldr	r0, [r7, #4]
 800dae2:	f7f6 fbc3 	bl	800426c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	2202      	movs	r2, #2
 800daea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681a      	ldr	r2, [r3, #0]
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	3304      	adds	r3, #4
 800daf6:	4619      	mov	r1, r3
 800daf8:	4610      	mov	r0, r2
 800dafa:	f000 fcbd 	bl	800e478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	2201      	movs	r2, #1
 800db02:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	2201      	movs	r2, #1
 800db0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	2201      	movs	r2, #1
 800db12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2201      	movs	r2, #1
 800db1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	2201      	movs	r2, #1
 800db22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	2201      	movs	r2, #1
 800db2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	2201      	movs	r2, #1
 800db32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	2201      	movs	r2, #1
 800db3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2201      	movs	r2, #1
 800db42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	2201      	movs	r2, #1
 800db4a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	2201      	movs	r2, #1
 800db52:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	2201      	movs	r2, #1
 800db5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800db5e:	2300      	movs	r3, #0
}
 800db60:	4618      	mov	r0, r3
 800db62:	3708      	adds	r7, #8
 800db64:	46bd      	mov	sp, r7
 800db66:	bd80      	pop	{r7, pc}

0800db68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b084      	sub	sp, #16
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]
 800db70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800db72:	683b      	ldr	r3, [r7, #0]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d109      	bne.n	800db8c <HAL_TIM_PWM_Start+0x24>
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800db7e:	b2db      	uxtb	r3, r3
 800db80:	2b01      	cmp	r3, #1
 800db82:	bf14      	ite	ne
 800db84:	2301      	movne	r3, #1
 800db86:	2300      	moveq	r3, #0
 800db88:	b2db      	uxtb	r3, r3
 800db8a:	e03c      	b.n	800dc06 <HAL_TIM_PWM_Start+0x9e>
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	2b04      	cmp	r3, #4
 800db90:	d109      	bne.n	800dba6 <HAL_TIM_PWM_Start+0x3e>
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800db98:	b2db      	uxtb	r3, r3
 800db9a:	2b01      	cmp	r3, #1
 800db9c:	bf14      	ite	ne
 800db9e:	2301      	movne	r3, #1
 800dba0:	2300      	moveq	r3, #0
 800dba2:	b2db      	uxtb	r3, r3
 800dba4:	e02f      	b.n	800dc06 <HAL_TIM_PWM_Start+0x9e>
 800dba6:	683b      	ldr	r3, [r7, #0]
 800dba8:	2b08      	cmp	r3, #8
 800dbaa:	d109      	bne.n	800dbc0 <HAL_TIM_PWM_Start+0x58>
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800dbb2:	b2db      	uxtb	r3, r3
 800dbb4:	2b01      	cmp	r3, #1
 800dbb6:	bf14      	ite	ne
 800dbb8:	2301      	movne	r3, #1
 800dbba:	2300      	moveq	r3, #0
 800dbbc:	b2db      	uxtb	r3, r3
 800dbbe:	e022      	b.n	800dc06 <HAL_TIM_PWM_Start+0x9e>
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	2b0c      	cmp	r3, #12
 800dbc4:	d109      	bne.n	800dbda <HAL_TIM_PWM_Start+0x72>
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dbcc:	b2db      	uxtb	r3, r3
 800dbce:	2b01      	cmp	r3, #1
 800dbd0:	bf14      	ite	ne
 800dbd2:	2301      	movne	r3, #1
 800dbd4:	2300      	moveq	r3, #0
 800dbd6:	b2db      	uxtb	r3, r3
 800dbd8:	e015      	b.n	800dc06 <HAL_TIM_PWM_Start+0x9e>
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	2b10      	cmp	r3, #16
 800dbde:	d109      	bne.n	800dbf4 <HAL_TIM_PWM_Start+0x8c>
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dbe6:	b2db      	uxtb	r3, r3
 800dbe8:	2b01      	cmp	r3, #1
 800dbea:	bf14      	ite	ne
 800dbec:	2301      	movne	r3, #1
 800dbee:	2300      	moveq	r3, #0
 800dbf0:	b2db      	uxtb	r3, r3
 800dbf2:	e008      	b.n	800dc06 <HAL_TIM_PWM_Start+0x9e>
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800dbfa:	b2db      	uxtb	r3, r3
 800dbfc:	2b01      	cmp	r3, #1
 800dbfe:	bf14      	ite	ne
 800dc00:	2301      	movne	r3, #1
 800dc02:	2300      	moveq	r3, #0
 800dc04:	b2db      	uxtb	r3, r3
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d001      	beq.n	800dc0e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	e09c      	b.n	800dd48 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d104      	bne.n	800dc1e <HAL_TIM_PWM_Start+0xb6>
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	2202      	movs	r2, #2
 800dc18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dc1c:	e023      	b.n	800dc66 <HAL_TIM_PWM_Start+0xfe>
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	2b04      	cmp	r3, #4
 800dc22:	d104      	bne.n	800dc2e <HAL_TIM_PWM_Start+0xc6>
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	2202      	movs	r2, #2
 800dc28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dc2c:	e01b      	b.n	800dc66 <HAL_TIM_PWM_Start+0xfe>
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	2b08      	cmp	r3, #8
 800dc32:	d104      	bne.n	800dc3e <HAL_TIM_PWM_Start+0xd6>
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	2202      	movs	r2, #2
 800dc38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dc3c:	e013      	b.n	800dc66 <HAL_TIM_PWM_Start+0xfe>
 800dc3e:	683b      	ldr	r3, [r7, #0]
 800dc40:	2b0c      	cmp	r3, #12
 800dc42:	d104      	bne.n	800dc4e <HAL_TIM_PWM_Start+0xe6>
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	2202      	movs	r2, #2
 800dc48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dc4c:	e00b      	b.n	800dc66 <HAL_TIM_PWM_Start+0xfe>
 800dc4e:	683b      	ldr	r3, [r7, #0]
 800dc50:	2b10      	cmp	r3, #16
 800dc52:	d104      	bne.n	800dc5e <HAL_TIM_PWM_Start+0xf6>
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	2202      	movs	r2, #2
 800dc58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dc5c:	e003      	b.n	800dc66 <HAL_TIM_PWM_Start+0xfe>
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	2202      	movs	r2, #2
 800dc62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	2201      	movs	r2, #1
 800dc6c:	6839      	ldr	r1, [r7, #0]
 800dc6e:	4618      	mov	r0, r3
 800dc70:	f001 f80c 	bl	800ec8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	4a35      	ldr	r2, [pc, #212]	@ (800dd50 <HAL_TIM_PWM_Start+0x1e8>)
 800dc7a:	4293      	cmp	r3, r2
 800dc7c:	d013      	beq.n	800dca6 <HAL_TIM_PWM_Start+0x13e>
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	4a34      	ldr	r2, [pc, #208]	@ (800dd54 <HAL_TIM_PWM_Start+0x1ec>)
 800dc84:	4293      	cmp	r3, r2
 800dc86:	d00e      	beq.n	800dca6 <HAL_TIM_PWM_Start+0x13e>
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	4a32      	ldr	r2, [pc, #200]	@ (800dd58 <HAL_TIM_PWM_Start+0x1f0>)
 800dc8e:	4293      	cmp	r3, r2
 800dc90:	d009      	beq.n	800dca6 <HAL_TIM_PWM_Start+0x13e>
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	4a31      	ldr	r2, [pc, #196]	@ (800dd5c <HAL_TIM_PWM_Start+0x1f4>)
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	d004      	beq.n	800dca6 <HAL_TIM_PWM_Start+0x13e>
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	4a2f      	ldr	r2, [pc, #188]	@ (800dd60 <HAL_TIM_PWM_Start+0x1f8>)
 800dca2:	4293      	cmp	r3, r2
 800dca4:	d101      	bne.n	800dcaa <HAL_TIM_PWM_Start+0x142>
 800dca6:	2301      	movs	r3, #1
 800dca8:	e000      	b.n	800dcac <HAL_TIM_PWM_Start+0x144>
 800dcaa:	2300      	movs	r3, #0
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d007      	beq.n	800dcc0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800dcbe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	4a22      	ldr	r2, [pc, #136]	@ (800dd50 <HAL_TIM_PWM_Start+0x1e8>)
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d01d      	beq.n	800dd06 <HAL_TIM_PWM_Start+0x19e>
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dcd2:	d018      	beq.n	800dd06 <HAL_TIM_PWM_Start+0x19e>
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	4a22      	ldr	r2, [pc, #136]	@ (800dd64 <HAL_TIM_PWM_Start+0x1fc>)
 800dcda:	4293      	cmp	r3, r2
 800dcdc:	d013      	beq.n	800dd06 <HAL_TIM_PWM_Start+0x19e>
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	4a21      	ldr	r2, [pc, #132]	@ (800dd68 <HAL_TIM_PWM_Start+0x200>)
 800dce4:	4293      	cmp	r3, r2
 800dce6:	d00e      	beq.n	800dd06 <HAL_TIM_PWM_Start+0x19e>
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	4a1f      	ldr	r2, [pc, #124]	@ (800dd6c <HAL_TIM_PWM_Start+0x204>)
 800dcee:	4293      	cmp	r3, r2
 800dcf0:	d009      	beq.n	800dd06 <HAL_TIM_PWM_Start+0x19e>
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	4a17      	ldr	r2, [pc, #92]	@ (800dd54 <HAL_TIM_PWM_Start+0x1ec>)
 800dcf8:	4293      	cmp	r3, r2
 800dcfa:	d004      	beq.n	800dd06 <HAL_TIM_PWM_Start+0x19e>
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	4a15      	ldr	r2, [pc, #84]	@ (800dd58 <HAL_TIM_PWM_Start+0x1f0>)
 800dd02:	4293      	cmp	r3, r2
 800dd04:	d115      	bne.n	800dd32 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	689a      	ldr	r2, [r3, #8]
 800dd0c:	4b18      	ldr	r3, [pc, #96]	@ (800dd70 <HAL_TIM_PWM_Start+0x208>)
 800dd0e:	4013      	ands	r3, r2
 800dd10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	2b06      	cmp	r3, #6
 800dd16:	d015      	beq.n	800dd44 <HAL_TIM_PWM_Start+0x1dc>
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dd1e:	d011      	beq.n	800dd44 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	681a      	ldr	r2, [r3, #0]
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	f042 0201 	orr.w	r2, r2, #1
 800dd2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd30:	e008      	b.n	800dd44 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	681a      	ldr	r2, [r3, #0]
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	f042 0201 	orr.w	r2, r2, #1
 800dd40:	601a      	str	r2, [r3, #0]
 800dd42:	e000      	b.n	800dd46 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd44:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dd46:	2300      	movs	r3, #0
}
 800dd48:	4618      	mov	r0, r3
 800dd4a:	3710      	adds	r7, #16
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	bd80      	pop	{r7, pc}
 800dd50:	40012c00 	.word	0x40012c00
 800dd54:	40013400 	.word	0x40013400
 800dd58:	40014000 	.word	0x40014000
 800dd5c:	40014400 	.word	0x40014400
 800dd60:	40014800 	.word	0x40014800
 800dd64:	40000400 	.word	0x40000400
 800dd68:	40000800 	.word	0x40000800
 800dd6c:	40000c00 	.word	0x40000c00
 800dd70:	00010007 	.word	0x00010007

0800dd74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dd74:	b580      	push	{r7, lr}
 800dd76:	b084      	sub	sp, #16
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	68db      	ldr	r3, [r3, #12]
 800dd82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	691b      	ldr	r3, [r3, #16]
 800dd8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800dd8c:	68bb      	ldr	r3, [r7, #8]
 800dd8e:	f003 0302 	and.w	r3, r3, #2
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d020      	beq.n	800ddd8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	f003 0302 	and.w	r3, r3, #2
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d01b      	beq.n	800ddd8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	f06f 0202 	mvn.w	r2, #2
 800dda8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	2201      	movs	r2, #1
 800ddae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	699b      	ldr	r3, [r3, #24]
 800ddb6:	f003 0303 	and.w	r3, r3, #3
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d003      	beq.n	800ddc6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ddbe:	6878      	ldr	r0, [r7, #4]
 800ddc0:	f000 fb3b 	bl	800e43a <HAL_TIM_IC_CaptureCallback>
 800ddc4:	e005      	b.n	800ddd2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ddc6:	6878      	ldr	r0, [r7, #4]
 800ddc8:	f000 fb2d 	bl	800e426 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ddcc:	6878      	ldr	r0, [r7, #4]
 800ddce:	f000 fb3e 	bl	800e44e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	2200      	movs	r2, #0
 800ddd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ddd8:	68bb      	ldr	r3, [r7, #8]
 800ddda:	f003 0304 	and.w	r3, r3, #4
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d020      	beq.n	800de24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	f003 0304 	and.w	r3, r3, #4
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d01b      	beq.n	800de24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	f06f 0204 	mvn.w	r2, #4
 800ddf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	2202      	movs	r2, #2
 800ddfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	699b      	ldr	r3, [r3, #24]
 800de02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800de06:	2b00      	cmp	r3, #0
 800de08:	d003      	beq.n	800de12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800de0a:	6878      	ldr	r0, [r7, #4]
 800de0c:	f000 fb15 	bl	800e43a <HAL_TIM_IC_CaptureCallback>
 800de10:	e005      	b.n	800de1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800de12:	6878      	ldr	r0, [r7, #4]
 800de14:	f000 fb07 	bl	800e426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800de18:	6878      	ldr	r0, [r7, #4]
 800de1a:	f000 fb18 	bl	800e44e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	2200      	movs	r2, #0
 800de22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800de24:	68bb      	ldr	r3, [r7, #8]
 800de26:	f003 0308 	and.w	r3, r3, #8
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d020      	beq.n	800de70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	f003 0308 	and.w	r3, r3, #8
 800de34:	2b00      	cmp	r3, #0
 800de36:	d01b      	beq.n	800de70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	f06f 0208 	mvn.w	r2, #8
 800de40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	2204      	movs	r2, #4
 800de46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	69db      	ldr	r3, [r3, #28]
 800de4e:	f003 0303 	and.w	r3, r3, #3
 800de52:	2b00      	cmp	r3, #0
 800de54:	d003      	beq.n	800de5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800de56:	6878      	ldr	r0, [r7, #4]
 800de58:	f000 faef 	bl	800e43a <HAL_TIM_IC_CaptureCallback>
 800de5c:	e005      	b.n	800de6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800de5e:	6878      	ldr	r0, [r7, #4]
 800de60:	f000 fae1 	bl	800e426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800de64:	6878      	ldr	r0, [r7, #4]
 800de66:	f000 faf2 	bl	800e44e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2200      	movs	r2, #0
 800de6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800de70:	68bb      	ldr	r3, [r7, #8]
 800de72:	f003 0310 	and.w	r3, r3, #16
 800de76:	2b00      	cmp	r3, #0
 800de78:	d020      	beq.n	800debc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	f003 0310 	and.w	r3, r3, #16
 800de80:	2b00      	cmp	r3, #0
 800de82:	d01b      	beq.n	800debc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	f06f 0210 	mvn.w	r2, #16
 800de8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	2208      	movs	r2, #8
 800de92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	69db      	ldr	r3, [r3, #28]
 800de9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d003      	beq.n	800deaa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dea2:	6878      	ldr	r0, [r7, #4]
 800dea4:	f000 fac9 	bl	800e43a <HAL_TIM_IC_CaptureCallback>
 800dea8:	e005      	b.n	800deb6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800deaa:	6878      	ldr	r0, [r7, #4]
 800deac:	f000 fabb 	bl	800e426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800deb0:	6878      	ldr	r0, [r7, #4]
 800deb2:	f000 facc 	bl	800e44e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	2200      	movs	r2, #0
 800deba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800debc:	68bb      	ldr	r3, [r7, #8]
 800debe:	f003 0301 	and.w	r3, r3, #1
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d00c      	beq.n	800dee0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	f003 0301 	and.w	r3, r3, #1
 800decc:	2b00      	cmp	r3, #0
 800dece:	d007      	beq.n	800dee0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	f06f 0201 	mvn.w	r2, #1
 800ded8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800deda:	6878      	ldr	r0, [r7, #4]
 800dedc:	f7f5 fe7a 	bl	8003bd4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800dee0:	68bb      	ldr	r3, [r7, #8]
 800dee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d00c      	beq.n	800df04 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800def0:	2b00      	cmp	r3, #0
 800def2:	d007      	beq.n	800df04 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800defc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800defe:	6878      	ldr	r0, [r7, #4]
 800df00:	f001 f8c0 	bl	800f084 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d00c      	beq.n	800df28 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df14:	2b00      	cmp	r3, #0
 800df16:	d007      	beq.n	800df28 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800df20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800df22:	6878      	ldr	r0, [r7, #4]
 800df24:	f001 f8b8 	bl	800f098 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800df28:	68bb      	ldr	r3, [r7, #8]
 800df2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d00c      	beq.n	800df4c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d007      	beq.n	800df4c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800df44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800df46:	6878      	ldr	r0, [r7, #4]
 800df48:	f000 fa8b 	bl	800e462 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	f003 0320 	and.w	r3, r3, #32
 800df52:	2b00      	cmp	r3, #0
 800df54:	d00c      	beq.n	800df70 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	f003 0320 	and.w	r3, r3, #32
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d007      	beq.n	800df70 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	f06f 0220 	mvn.w	r2, #32
 800df68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800df6a:	6878      	ldr	r0, [r7, #4]
 800df6c:	f001 f880 	bl	800f070 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800df70:	bf00      	nop
 800df72:	3710      	adds	r7, #16
 800df74:	46bd      	mov	sp, r7
 800df76:	bd80      	pop	{r7, pc}

0800df78 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b086      	sub	sp, #24
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	60f8      	str	r0, [r7, #12]
 800df80:	60b9      	str	r1, [r7, #8]
 800df82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800df84:	2300      	movs	r3, #0
 800df86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800df8e:	2b01      	cmp	r3, #1
 800df90:	d101      	bne.n	800df96 <HAL_TIM_OC_ConfigChannel+0x1e>
 800df92:	2302      	movs	r3, #2
 800df94:	e066      	b.n	800e064 <HAL_TIM_OC_ConfigChannel+0xec>
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	2201      	movs	r2, #1
 800df9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	2b14      	cmp	r3, #20
 800dfa2:	d857      	bhi.n	800e054 <HAL_TIM_OC_ConfigChannel+0xdc>
 800dfa4:	a201      	add	r2, pc, #4	@ (adr r2, 800dfac <HAL_TIM_OC_ConfigChannel+0x34>)
 800dfa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfaa:	bf00      	nop
 800dfac:	0800e001 	.word	0x0800e001
 800dfb0:	0800e055 	.word	0x0800e055
 800dfb4:	0800e055 	.word	0x0800e055
 800dfb8:	0800e055 	.word	0x0800e055
 800dfbc:	0800e00f 	.word	0x0800e00f
 800dfc0:	0800e055 	.word	0x0800e055
 800dfc4:	0800e055 	.word	0x0800e055
 800dfc8:	0800e055 	.word	0x0800e055
 800dfcc:	0800e01d 	.word	0x0800e01d
 800dfd0:	0800e055 	.word	0x0800e055
 800dfd4:	0800e055 	.word	0x0800e055
 800dfd8:	0800e055 	.word	0x0800e055
 800dfdc:	0800e02b 	.word	0x0800e02b
 800dfe0:	0800e055 	.word	0x0800e055
 800dfe4:	0800e055 	.word	0x0800e055
 800dfe8:	0800e055 	.word	0x0800e055
 800dfec:	0800e039 	.word	0x0800e039
 800dff0:	0800e055 	.word	0x0800e055
 800dff4:	0800e055 	.word	0x0800e055
 800dff8:	0800e055 	.word	0x0800e055
 800dffc:	0800e047 	.word	0x0800e047
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	68b9      	ldr	r1, [r7, #8]
 800e006:	4618      	mov	r0, r3
 800e008:	f000 fad0 	bl	800e5ac <TIM_OC1_SetConfig>
      break;
 800e00c:	e025      	b.n	800e05a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	68b9      	ldr	r1, [r7, #8]
 800e014:	4618      	mov	r0, r3
 800e016:	f000 fb59 	bl	800e6cc <TIM_OC2_SetConfig>
      break;
 800e01a:	e01e      	b.n	800e05a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	68b9      	ldr	r1, [r7, #8]
 800e022:	4618      	mov	r0, r3
 800e024:	f000 fbdc 	bl	800e7e0 <TIM_OC3_SetConfig>
      break;
 800e028:	e017      	b.n	800e05a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	68b9      	ldr	r1, [r7, #8]
 800e030:	4618      	mov	r0, r3
 800e032:	f000 fc5d 	bl	800e8f0 <TIM_OC4_SetConfig>
      break;
 800e036:	e010      	b.n	800e05a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	68b9      	ldr	r1, [r7, #8]
 800e03e:	4618      	mov	r0, r3
 800e040:	f000 fcc0 	bl	800e9c4 <TIM_OC5_SetConfig>
      break;
 800e044:	e009      	b.n	800e05a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	68b9      	ldr	r1, [r7, #8]
 800e04c:	4618      	mov	r0, r3
 800e04e:	f000 fd1d 	bl	800ea8c <TIM_OC6_SetConfig>
      break;
 800e052:	e002      	b.n	800e05a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800e054:	2301      	movs	r3, #1
 800e056:	75fb      	strb	r3, [r7, #23]
      break;
 800e058:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	2200      	movs	r2, #0
 800e05e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e062:	7dfb      	ldrb	r3, [r7, #23]
}
 800e064:	4618      	mov	r0, r3
 800e066:	3718      	adds	r7, #24
 800e068:	46bd      	mov	sp, r7
 800e06a:	bd80      	pop	{r7, pc}

0800e06c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b086      	sub	sp, #24
 800e070:	af00      	add	r7, sp, #0
 800e072:	60f8      	str	r0, [r7, #12]
 800e074:	60b9      	str	r1, [r7, #8]
 800e076:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e078:	2300      	movs	r3, #0
 800e07a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e082:	2b01      	cmp	r3, #1
 800e084:	d101      	bne.n	800e08a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e086:	2302      	movs	r3, #2
 800e088:	e0ff      	b.n	800e28a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	2201      	movs	r2, #1
 800e08e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2b14      	cmp	r3, #20
 800e096:	f200 80f0 	bhi.w	800e27a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e09a:	a201      	add	r2, pc, #4	@ (adr r2, 800e0a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e09c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0a0:	0800e0f5 	.word	0x0800e0f5
 800e0a4:	0800e27b 	.word	0x0800e27b
 800e0a8:	0800e27b 	.word	0x0800e27b
 800e0ac:	0800e27b 	.word	0x0800e27b
 800e0b0:	0800e135 	.word	0x0800e135
 800e0b4:	0800e27b 	.word	0x0800e27b
 800e0b8:	0800e27b 	.word	0x0800e27b
 800e0bc:	0800e27b 	.word	0x0800e27b
 800e0c0:	0800e177 	.word	0x0800e177
 800e0c4:	0800e27b 	.word	0x0800e27b
 800e0c8:	0800e27b 	.word	0x0800e27b
 800e0cc:	0800e27b 	.word	0x0800e27b
 800e0d0:	0800e1b7 	.word	0x0800e1b7
 800e0d4:	0800e27b 	.word	0x0800e27b
 800e0d8:	0800e27b 	.word	0x0800e27b
 800e0dc:	0800e27b 	.word	0x0800e27b
 800e0e0:	0800e1f9 	.word	0x0800e1f9
 800e0e4:	0800e27b 	.word	0x0800e27b
 800e0e8:	0800e27b 	.word	0x0800e27b
 800e0ec:	0800e27b 	.word	0x0800e27b
 800e0f0:	0800e239 	.word	0x0800e239
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	68b9      	ldr	r1, [r7, #8]
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	f000 fa56 	bl	800e5ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	699a      	ldr	r2, [r3, #24]
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	f042 0208 	orr.w	r2, r2, #8
 800e10e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	699a      	ldr	r2, [r3, #24]
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f022 0204 	bic.w	r2, r2, #4
 800e11e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	6999      	ldr	r1, [r3, #24]
 800e126:	68bb      	ldr	r3, [r7, #8]
 800e128:	691a      	ldr	r2, [r3, #16]
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	430a      	orrs	r2, r1
 800e130:	619a      	str	r2, [r3, #24]
      break;
 800e132:	e0a5      	b.n	800e280 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	68b9      	ldr	r1, [r7, #8]
 800e13a:	4618      	mov	r0, r3
 800e13c:	f000 fac6 	bl	800e6cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	699a      	ldr	r2, [r3, #24]
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e14e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	699a      	ldr	r2, [r3, #24]
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e15e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	6999      	ldr	r1, [r3, #24]
 800e166:	68bb      	ldr	r3, [r7, #8]
 800e168:	691b      	ldr	r3, [r3, #16]
 800e16a:	021a      	lsls	r2, r3, #8
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	430a      	orrs	r2, r1
 800e172:	619a      	str	r2, [r3, #24]
      break;
 800e174:	e084      	b.n	800e280 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	68b9      	ldr	r1, [r7, #8]
 800e17c:	4618      	mov	r0, r3
 800e17e:	f000 fb2f 	bl	800e7e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	69da      	ldr	r2, [r3, #28]
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	f042 0208 	orr.w	r2, r2, #8
 800e190:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	69da      	ldr	r2, [r3, #28]
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	f022 0204 	bic.w	r2, r2, #4
 800e1a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	69d9      	ldr	r1, [r3, #28]
 800e1a8:	68bb      	ldr	r3, [r7, #8]
 800e1aa:	691a      	ldr	r2, [r3, #16]
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	430a      	orrs	r2, r1
 800e1b2:	61da      	str	r2, [r3, #28]
      break;
 800e1b4:	e064      	b.n	800e280 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	68b9      	ldr	r1, [r7, #8]
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f000 fb97 	bl	800e8f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	69da      	ldr	r2, [r3, #28]
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e1d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	69da      	ldr	r2, [r3, #28]
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e1e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	69d9      	ldr	r1, [r3, #28]
 800e1e8:	68bb      	ldr	r3, [r7, #8]
 800e1ea:	691b      	ldr	r3, [r3, #16]
 800e1ec:	021a      	lsls	r2, r3, #8
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	430a      	orrs	r2, r1
 800e1f4:	61da      	str	r2, [r3, #28]
      break;
 800e1f6:	e043      	b.n	800e280 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	68b9      	ldr	r1, [r7, #8]
 800e1fe:	4618      	mov	r0, r3
 800e200:	f000 fbe0 	bl	800e9c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	f042 0208 	orr.w	r2, r2, #8
 800e212:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f022 0204 	bic.w	r2, r2, #4
 800e222:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e22a:	68bb      	ldr	r3, [r7, #8]
 800e22c:	691a      	ldr	r2, [r3, #16]
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	430a      	orrs	r2, r1
 800e234:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e236:	e023      	b.n	800e280 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	68b9      	ldr	r1, [r7, #8]
 800e23e:	4618      	mov	r0, r3
 800e240:	f000 fc24 	bl	800ea8c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e252:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e262:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e26a:	68bb      	ldr	r3, [r7, #8]
 800e26c:	691b      	ldr	r3, [r3, #16]
 800e26e:	021a      	lsls	r2, r3, #8
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	430a      	orrs	r2, r1
 800e276:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e278:	e002      	b.n	800e280 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800e27a:	2301      	movs	r3, #1
 800e27c:	75fb      	strb	r3, [r7, #23]
      break;
 800e27e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	2200      	movs	r2, #0
 800e284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e288:	7dfb      	ldrb	r3, [r7, #23]
}
 800e28a:	4618      	mov	r0, r3
 800e28c:	3718      	adds	r7, #24
 800e28e:	46bd      	mov	sp, r7
 800e290:	bd80      	pop	{r7, pc}
 800e292:	bf00      	nop

0800e294 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b084      	sub	sp, #16
 800e298:	af00      	add	r7, sp, #0
 800e29a:	6078      	str	r0, [r7, #4]
 800e29c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e29e:	2300      	movs	r3, #0
 800e2a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e2a8:	2b01      	cmp	r3, #1
 800e2aa:	d101      	bne.n	800e2b0 <HAL_TIM_ConfigClockSource+0x1c>
 800e2ac:	2302      	movs	r3, #2
 800e2ae:	e0b6      	b.n	800e41e <HAL_TIM_ConfigClockSource+0x18a>
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	2201      	movs	r2, #1
 800e2b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	2202      	movs	r2, #2
 800e2bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	689b      	ldr	r3, [r3, #8]
 800e2c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e2c8:	68bb      	ldr	r3, [r7, #8]
 800e2ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e2ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800e2d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e2d4:	68bb      	ldr	r3, [r7, #8]
 800e2d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e2da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	68ba      	ldr	r2, [r7, #8]
 800e2e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e2e4:	683b      	ldr	r3, [r7, #0]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e2ec:	d03e      	beq.n	800e36c <HAL_TIM_ConfigClockSource+0xd8>
 800e2ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e2f2:	f200 8087 	bhi.w	800e404 <HAL_TIM_ConfigClockSource+0x170>
 800e2f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e2fa:	f000 8086 	beq.w	800e40a <HAL_TIM_ConfigClockSource+0x176>
 800e2fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e302:	d87f      	bhi.n	800e404 <HAL_TIM_ConfigClockSource+0x170>
 800e304:	2b70      	cmp	r3, #112	@ 0x70
 800e306:	d01a      	beq.n	800e33e <HAL_TIM_ConfigClockSource+0xaa>
 800e308:	2b70      	cmp	r3, #112	@ 0x70
 800e30a:	d87b      	bhi.n	800e404 <HAL_TIM_ConfigClockSource+0x170>
 800e30c:	2b60      	cmp	r3, #96	@ 0x60
 800e30e:	d050      	beq.n	800e3b2 <HAL_TIM_ConfigClockSource+0x11e>
 800e310:	2b60      	cmp	r3, #96	@ 0x60
 800e312:	d877      	bhi.n	800e404 <HAL_TIM_ConfigClockSource+0x170>
 800e314:	2b50      	cmp	r3, #80	@ 0x50
 800e316:	d03c      	beq.n	800e392 <HAL_TIM_ConfigClockSource+0xfe>
 800e318:	2b50      	cmp	r3, #80	@ 0x50
 800e31a:	d873      	bhi.n	800e404 <HAL_TIM_ConfigClockSource+0x170>
 800e31c:	2b40      	cmp	r3, #64	@ 0x40
 800e31e:	d058      	beq.n	800e3d2 <HAL_TIM_ConfigClockSource+0x13e>
 800e320:	2b40      	cmp	r3, #64	@ 0x40
 800e322:	d86f      	bhi.n	800e404 <HAL_TIM_ConfigClockSource+0x170>
 800e324:	2b30      	cmp	r3, #48	@ 0x30
 800e326:	d064      	beq.n	800e3f2 <HAL_TIM_ConfigClockSource+0x15e>
 800e328:	2b30      	cmp	r3, #48	@ 0x30
 800e32a:	d86b      	bhi.n	800e404 <HAL_TIM_ConfigClockSource+0x170>
 800e32c:	2b20      	cmp	r3, #32
 800e32e:	d060      	beq.n	800e3f2 <HAL_TIM_ConfigClockSource+0x15e>
 800e330:	2b20      	cmp	r3, #32
 800e332:	d867      	bhi.n	800e404 <HAL_TIM_ConfigClockSource+0x170>
 800e334:	2b00      	cmp	r3, #0
 800e336:	d05c      	beq.n	800e3f2 <HAL_TIM_ConfigClockSource+0x15e>
 800e338:	2b10      	cmp	r3, #16
 800e33a:	d05a      	beq.n	800e3f2 <HAL_TIM_ConfigClockSource+0x15e>
 800e33c:	e062      	b.n	800e404 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e342:	683b      	ldr	r3, [r7, #0]
 800e344:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e346:	683b      	ldr	r3, [r7, #0]
 800e348:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e34e:	f000 fc7d 	bl	800ec4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	689b      	ldr	r3, [r3, #8]
 800e358:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e35a:	68bb      	ldr	r3, [r7, #8]
 800e35c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e360:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	68ba      	ldr	r2, [r7, #8]
 800e368:	609a      	str	r2, [r3, #8]
      break;
 800e36a:	e04f      	b.n	800e40c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e370:	683b      	ldr	r3, [r7, #0]
 800e372:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e374:	683b      	ldr	r3, [r7, #0]
 800e376:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e378:	683b      	ldr	r3, [r7, #0]
 800e37a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e37c:	f000 fc66 	bl	800ec4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	689a      	ldr	r2, [r3, #8]
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e38e:	609a      	str	r2, [r3, #8]
      break;
 800e390:	e03c      	b.n	800e40c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e396:	683b      	ldr	r3, [r7, #0]
 800e398:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e39a:	683b      	ldr	r3, [r7, #0]
 800e39c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e39e:	461a      	mov	r2, r3
 800e3a0:	f000 fbda 	bl	800eb58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	2150      	movs	r1, #80	@ 0x50
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	f000 fc33 	bl	800ec16 <TIM_ITRx_SetConfig>
      break;
 800e3b0:	e02c      	b.n	800e40c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e3ba:	683b      	ldr	r3, [r7, #0]
 800e3bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e3be:	461a      	mov	r2, r3
 800e3c0:	f000 fbf9 	bl	800ebb6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	2160      	movs	r1, #96	@ 0x60
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	f000 fc23 	bl	800ec16 <TIM_ITRx_SetConfig>
      break;
 800e3d0:	e01c      	b.n	800e40c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e3d6:	683b      	ldr	r3, [r7, #0]
 800e3d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e3de:	461a      	mov	r2, r3
 800e3e0:	f000 fbba 	bl	800eb58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	2140      	movs	r1, #64	@ 0x40
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f000 fc13 	bl	800ec16 <TIM_ITRx_SetConfig>
      break;
 800e3f0:	e00c      	b.n	800e40c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681a      	ldr	r2, [r3, #0]
 800e3f6:	683b      	ldr	r3, [r7, #0]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	4619      	mov	r1, r3
 800e3fc:	4610      	mov	r0, r2
 800e3fe:	f000 fc0a 	bl	800ec16 <TIM_ITRx_SetConfig>
      break;
 800e402:	e003      	b.n	800e40c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800e404:	2301      	movs	r3, #1
 800e406:	73fb      	strb	r3, [r7, #15]
      break;
 800e408:	e000      	b.n	800e40c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800e40a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	2201      	movs	r2, #1
 800e410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	2200      	movs	r2, #0
 800e418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e41c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e41e:	4618      	mov	r0, r3
 800e420:	3710      	adds	r7, #16
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}

0800e426 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e426:	b480      	push	{r7}
 800e428:	b083      	sub	sp, #12
 800e42a:	af00      	add	r7, sp, #0
 800e42c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e42e:	bf00      	nop
 800e430:	370c      	adds	r7, #12
 800e432:	46bd      	mov	sp, r7
 800e434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e438:	4770      	bx	lr

0800e43a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e43a:	b480      	push	{r7}
 800e43c:	b083      	sub	sp, #12
 800e43e:	af00      	add	r7, sp, #0
 800e440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e442:	bf00      	nop
 800e444:	370c      	adds	r7, #12
 800e446:	46bd      	mov	sp, r7
 800e448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e44c:	4770      	bx	lr

0800e44e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e44e:	b480      	push	{r7}
 800e450:	b083      	sub	sp, #12
 800e452:	af00      	add	r7, sp, #0
 800e454:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e456:	bf00      	nop
 800e458:	370c      	adds	r7, #12
 800e45a:	46bd      	mov	sp, r7
 800e45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e460:	4770      	bx	lr

0800e462 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e462:	b480      	push	{r7}
 800e464:	b083      	sub	sp, #12
 800e466:	af00      	add	r7, sp, #0
 800e468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e46a:	bf00      	nop
 800e46c:	370c      	adds	r7, #12
 800e46e:	46bd      	mov	sp, r7
 800e470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e474:	4770      	bx	lr
	...

0800e478 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e478:	b480      	push	{r7}
 800e47a:	b085      	sub	sp, #20
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
 800e480:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	4a40      	ldr	r2, [pc, #256]	@ (800e58c <TIM_Base_SetConfig+0x114>)
 800e48c:	4293      	cmp	r3, r2
 800e48e:	d013      	beq.n	800e4b8 <TIM_Base_SetConfig+0x40>
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e496:	d00f      	beq.n	800e4b8 <TIM_Base_SetConfig+0x40>
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	4a3d      	ldr	r2, [pc, #244]	@ (800e590 <TIM_Base_SetConfig+0x118>)
 800e49c:	4293      	cmp	r3, r2
 800e49e:	d00b      	beq.n	800e4b8 <TIM_Base_SetConfig+0x40>
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	4a3c      	ldr	r2, [pc, #240]	@ (800e594 <TIM_Base_SetConfig+0x11c>)
 800e4a4:	4293      	cmp	r3, r2
 800e4a6:	d007      	beq.n	800e4b8 <TIM_Base_SetConfig+0x40>
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	4a3b      	ldr	r2, [pc, #236]	@ (800e598 <TIM_Base_SetConfig+0x120>)
 800e4ac:	4293      	cmp	r3, r2
 800e4ae:	d003      	beq.n	800e4b8 <TIM_Base_SetConfig+0x40>
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	4a3a      	ldr	r2, [pc, #232]	@ (800e59c <TIM_Base_SetConfig+0x124>)
 800e4b4:	4293      	cmp	r3, r2
 800e4b6:	d108      	bne.n	800e4ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e4be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	685b      	ldr	r3, [r3, #4]
 800e4c4:	68fa      	ldr	r2, [r7, #12]
 800e4c6:	4313      	orrs	r3, r2
 800e4c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	4a2f      	ldr	r2, [pc, #188]	@ (800e58c <TIM_Base_SetConfig+0x114>)
 800e4ce:	4293      	cmp	r3, r2
 800e4d0:	d01f      	beq.n	800e512 <TIM_Base_SetConfig+0x9a>
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e4d8:	d01b      	beq.n	800e512 <TIM_Base_SetConfig+0x9a>
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	4a2c      	ldr	r2, [pc, #176]	@ (800e590 <TIM_Base_SetConfig+0x118>)
 800e4de:	4293      	cmp	r3, r2
 800e4e0:	d017      	beq.n	800e512 <TIM_Base_SetConfig+0x9a>
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	4a2b      	ldr	r2, [pc, #172]	@ (800e594 <TIM_Base_SetConfig+0x11c>)
 800e4e6:	4293      	cmp	r3, r2
 800e4e8:	d013      	beq.n	800e512 <TIM_Base_SetConfig+0x9a>
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	4a2a      	ldr	r2, [pc, #168]	@ (800e598 <TIM_Base_SetConfig+0x120>)
 800e4ee:	4293      	cmp	r3, r2
 800e4f0:	d00f      	beq.n	800e512 <TIM_Base_SetConfig+0x9a>
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	4a29      	ldr	r2, [pc, #164]	@ (800e59c <TIM_Base_SetConfig+0x124>)
 800e4f6:	4293      	cmp	r3, r2
 800e4f8:	d00b      	beq.n	800e512 <TIM_Base_SetConfig+0x9a>
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	4a28      	ldr	r2, [pc, #160]	@ (800e5a0 <TIM_Base_SetConfig+0x128>)
 800e4fe:	4293      	cmp	r3, r2
 800e500:	d007      	beq.n	800e512 <TIM_Base_SetConfig+0x9a>
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	4a27      	ldr	r2, [pc, #156]	@ (800e5a4 <TIM_Base_SetConfig+0x12c>)
 800e506:	4293      	cmp	r3, r2
 800e508:	d003      	beq.n	800e512 <TIM_Base_SetConfig+0x9a>
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	4a26      	ldr	r2, [pc, #152]	@ (800e5a8 <TIM_Base_SetConfig+0x130>)
 800e50e:	4293      	cmp	r3, r2
 800e510:	d108      	bne.n	800e524 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e518:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e51a:	683b      	ldr	r3, [r7, #0]
 800e51c:	68db      	ldr	r3, [r3, #12]
 800e51e:	68fa      	ldr	r2, [r7, #12]
 800e520:	4313      	orrs	r3, r2
 800e522:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e52a:	683b      	ldr	r3, [r7, #0]
 800e52c:	695b      	ldr	r3, [r3, #20]
 800e52e:	4313      	orrs	r3, r2
 800e530:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	68fa      	ldr	r2, [r7, #12]
 800e536:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	689a      	ldr	r2, [r3, #8]
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	681a      	ldr	r2, [r3, #0]
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	4a10      	ldr	r2, [pc, #64]	@ (800e58c <TIM_Base_SetConfig+0x114>)
 800e54c:	4293      	cmp	r3, r2
 800e54e:	d00f      	beq.n	800e570 <TIM_Base_SetConfig+0xf8>
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	4a12      	ldr	r2, [pc, #72]	@ (800e59c <TIM_Base_SetConfig+0x124>)
 800e554:	4293      	cmp	r3, r2
 800e556:	d00b      	beq.n	800e570 <TIM_Base_SetConfig+0xf8>
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	4a11      	ldr	r2, [pc, #68]	@ (800e5a0 <TIM_Base_SetConfig+0x128>)
 800e55c:	4293      	cmp	r3, r2
 800e55e:	d007      	beq.n	800e570 <TIM_Base_SetConfig+0xf8>
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	4a10      	ldr	r2, [pc, #64]	@ (800e5a4 <TIM_Base_SetConfig+0x12c>)
 800e564:	4293      	cmp	r3, r2
 800e566:	d003      	beq.n	800e570 <TIM_Base_SetConfig+0xf8>
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	4a0f      	ldr	r2, [pc, #60]	@ (800e5a8 <TIM_Base_SetConfig+0x130>)
 800e56c:	4293      	cmp	r3, r2
 800e56e:	d103      	bne.n	800e578 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e570:	683b      	ldr	r3, [r7, #0]
 800e572:	691a      	ldr	r2, [r3, #16]
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	2201      	movs	r2, #1
 800e57c:	615a      	str	r2, [r3, #20]
}
 800e57e:	bf00      	nop
 800e580:	3714      	adds	r7, #20
 800e582:	46bd      	mov	sp, r7
 800e584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e588:	4770      	bx	lr
 800e58a:	bf00      	nop
 800e58c:	40012c00 	.word	0x40012c00
 800e590:	40000400 	.word	0x40000400
 800e594:	40000800 	.word	0x40000800
 800e598:	40000c00 	.word	0x40000c00
 800e59c:	40013400 	.word	0x40013400
 800e5a0:	40014000 	.word	0x40014000
 800e5a4:	40014400 	.word	0x40014400
 800e5a8:	40014800 	.word	0x40014800

0800e5ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e5ac:	b480      	push	{r7}
 800e5ae:	b087      	sub	sp, #28
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	6078      	str	r0, [r7, #4]
 800e5b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	6a1b      	ldr	r3, [r3, #32]
 800e5ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	6a1b      	ldr	r3, [r3, #32]
 800e5c0:	f023 0201 	bic.w	r2, r3, #1
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	685b      	ldr	r3, [r3, #4]
 800e5cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	699b      	ldr	r3, [r3, #24]
 800e5d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e5da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	f023 0303 	bic.w	r3, r3, #3
 800e5e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e5e8:	683b      	ldr	r3, [r7, #0]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	68fa      	ldr	r2, [r7, #12]
 800e5ee:	4313      	orrs	r3, r2
 800e5f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e5f2:	697b      	ldr	r3, [r7, #20]
 800e5f4:	f023 0302 	bic.w	r3, r3, #2
 800e5f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	689b      	ldr	r3, [r3, #8]
 800e5fe:	697a      	ldr	r2, [r7, #20]
 800e600:	4313      	orrs	r3, r2
 800e602:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	4a2c      	ldr	r2, [pc, #176]	@ (800e6b8 <TIM_OC1_SetConfig+0x10c>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	d00f      	beq.n	800e62c <TIM_OC1_SetConfig+0x80>
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	4a2b      	ldr	r2, [pc, #172]	@ (800e6bc <TIM_OC1_SetConfig+0x110>)
 800e610:	4293      	cmp	r3, r2
 800e612:	d00b      	beq.n	800e62c <TIM_OC1_SetConfig+0x80>
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	4a2a      	ldr	r2, [pc, #168]	@ (800e6c0 <TIM_OC1_SetConfig+0x114>)
 800e618:	4293      	cmp	r3, r2
 800e61a:	d007      	beq.n	800e62c <TIM_OC1_SetConfig+0x80>
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	4a29      	ldr	r2, [pc, #164]	@ (800e6c4 <TIM_OC1_SetConfig+0x118>)
 800e620:	4293      	cmp	r3, r2
 800e622:	d003      	beq.n	800e62c <TIM_OC1_SetConfig+0x80>
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	4a28      	ldr	r2, [pc, #160]	@ (800e6c8 <TIM_OC1_SetConfig+0x11c>)
 800e628:	4293      	cmp	r3, r2
 800e62a:	d10c      	bne.n	800e646 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e62c:	697b      	ldr	r3, [r7, #20]
 800e62e:	f023 0308 	bic.w	r3, r3, #8
 800e632:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e634:	683b      	ldr	r3, [r7, #0]
 800e636:	68db      	ldr	r3, [r3, #12]
 800e638:	697a      	ldr	r2, [r7, #20]
 800e63a:	4313      	orrs	r3, r2
 800e63c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e63e:	697b      	ldr	r3, [r7, #20]
 800e640:	f023 0304 	bic.w	r3, r3, #4
 800e644:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	4a1b      	ldr	r2, [pc, #108]	@ (800e6b8 <TIM_OC1_SetConfig+0x10c>)
 800e64a:	4293      	cmp	r3, r2
 800e64c:	d00f      	beq.n	800e66e <TIM_OC1_SetConfig+0xc2>
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	4a1a      	ldr	r2, [pc, #104]	@ (800e6bc <TIM_OC1_SetConfig+0x110>)
 800e652:	4293      	cmp	r3, r2
 800e654:	d00b      	beq.n	800e66e <TIM_OC1_SetConfig+0xc2>
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	4a19      	ldr	r2, [pc, #100]	@ (800e6c0 <TIM_OC1_SetConfig+0x114>)
 800e65a:	4293      	cmp	r3, r2
 800e65c:	d007      	beq.n	800e66e <TIM_OC1_SetConfig+0xc2>
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	4a18      	ldr	r2, [pc, #96]	@ (800e6c4 <TIM_OC1_SetConfig+0x118>)
 800e662:	4293      	cmp	r3, r2
 800e664:	d003      	beq.n	800e66e <TIM_OC1_SetConfig+0xc2>
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	4a17      	ldr	r2, [pc, #92]	@ (800e6c8 <TIM_OC1_SetConfig+0x11c>)
 800e66a:	4293      	cmp	r3, r2
 800e66c:	d111      	bne.n	800e692 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e66e:	693b      	ldr	r3, [r7, #16]
 800e670:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e674:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e676:	693b      	ldr	r3, [r7, #16]
 800e678:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e67c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	695b      	ldr	r3, [r3, #20]
 800e682:	693a      	ldr	r2, [r7, #16]
 800e684:	4313      	orrs	r3, r2
 800e686:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e688:	683b      	ldr	r3, [r7, #0]
 800e68a:	699b      	ldr	r3, [r3, #24]
 800e68c:	693a      	ldr	r2, [r7, #16]
 800e68e:	4313      	orrs	r3, r2
 800e690:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	693a      	ldr	r2, [r7, #16]
 800e696:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	68fa      	ldr	r2, [r7, #12]
 800e69c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e69e:	683b      	ldr	r3, [r7, #0]
 800e6a0:	685a      	ldr	r2, [r3, #4]
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	697a      	ldr	r2, [r7, #20]
 800e6aa:	621a      	str	r2, [r3, #32]
}
 800e6ac:	bf00      	nop
 800e6ae:	371c      	adds	r7, #28
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b6:	4770      	bx	lr
 800e6b8:	40012c00 	.word	0x40012c00
 800e6bc:	40013400 	.word	0x40013400
 800e6c0:	40014000 	.word	0x40014000
 800e6c4:	40014400 	.word	0x40014400
 800e6c8:	40014800 	.word	0x40014800

0800e6cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e6cc:	b480      	push	{r7}
 800e6ce:	b087      	sub	sp, #28
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	6078      	str	r0, [r7, #4]
 800e6d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	6a1b      	ldr	r3, [r3, #32]
 800e6da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	6a1b      	ldr	r3, [r3, #32]
 800e6e0:	f023 0210 	bic.w	r2, r3, #16
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	685b      	ldr	r3, [r3, #4]
 800e6ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	699b      	ldr	r3, [r3, #24]
 800e6f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e6fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e6fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e706:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e708:	683b      	ldr	r3, [r7, #0]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	021b      	lsls	r3, r3, #8
 800e70e:	68fa      	ldr	r2, [r7, #12]
 800e710:	4313      	orrs	r3, r2
 800e712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	f023 0320 	bic.w	r3, r3, #32
 800e71a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e71c:	683b      	ldr	r3, [r7, #0]
 800e71e:	689b      	ldr	r3, [r3, #8]
 800e720:	011b      	lsls	r3, r3, #4
 800e722:	697a      	ldr	r2, [r7, #20]
 800e724:	4313      	orrs	r3, r2
 800e726:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	4a28      	ldr	r2, [pc, #160]	@ (800e7cc <TIM_OC2_SetConfig+0x100>)
 800e72c:	4293      	cmp	r3, r2
 800e72e:	d003      	beq.n	800e738 <TIM_OC2_SetConfig+0x6c>
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	4a27      	ldr	r2, [pc, #156]	@ (800e7d0 <TIM_OC2_SetConfig+0x104>)
 800e734:	4293      	cmp	r3, r2
 800e736:	d10d      	bne.n	800e754 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e738:	697b      	ldr	r3, [r7, #20]
 800e73a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e73e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e740:	683b      	ldr	r3, [r7, #0]
 800e742:	68db      	ldr	r3, [r3, #12]
 800e744:	011b      	lsls	r3, r3, #4
 800e746:	697a      	ldr	r2, [r7, #20]
 800e748:	4313      	orrs	r3, r2
 800e74a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e74c:	697b      	ldr	r3, [r7, #20]
 800e74e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e752:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	4a1d      	ldr	r2, [pc, #116]	@ (800e7cc <TIM_OC2_SetConfig+0x100>)
 800e758:	4293      	cmp	r3, r2
 800e75a:	d00f      	beq.n	800e77c <TIM_OC2_SetConfig+0xb0>
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	4a1c      	ldr	r2, [pc, #112]	@ (800e7d0 <TIM_OC2_SetConfig+0x104>)
 800e760:	4293      	cmp	r3, r2
 800e762:	d00b      	beq.n	800e77c <TIM_OC2_SetConfig+0xb0>
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	4a1b      	ldr	r2, [pc, #108]	@ (800e7d4 <TIM_OC2_SetConfig+0x108>)
 800e768:	4293      	cmp	r3, r2
 800e76a:	d007      	beq.n	800e77c <TIM_OC2_SetConfig+0xb0>
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	4a1a      	ldr	r2, [pc, #104]	@ (800e7d8 <TIM_OC2_SetConfig+0x10c>)
 800e770:	4293      	cmp	r3, r2
 800e772:	d003      	beq.n	800e77c <TIM_OC2_SetConfig+0xb0>
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	4a19      	ldr	r2, [pc, #100]	@ (800e7dc <TIM_OC2_SetConfig+0x110>)
 800e778:	4293      	cmp	r3, r2
 800e77a:	d113      	bne.n	800e7a4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e77c:	693b      	ldr	r3, [r7, #16]
 800e77e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e782:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e784:	693b      	ldr	r3, [r7, #16]
 800e786:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e78a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	695b      	ldr	r3, [r3, #20]
 800e790:	009b      	lsls	r3, r3, #2
 800e792:	693a      	ldr	r2, [r7, #16]
 800e794:	4313      	orrs	r3, r2
 800e796:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	699b      	ldr	r3, [r3, #24]
 800e79c:	009b      	lsls	r3, r3, #2
 800e79e:	693a      	ldr	r2, [r7, #16]
 800e7a0:	4313      	orrs	r3, r2
 800e7a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	693a      	ldr	r2, [r7, #16]
 800e7a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	68fa      	ldr	r2, [r7, #12]
 800e7ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	685a      	ldr	r2, [r3, #4]
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	697a      	ldr	r2, [r7, #20]
 800e7bc:	621a      	str	r2, [r3, #32]
}
 800e7be:	bf00      	nop
 800e7c0:	371c      	adds	r7, #28
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c8:	4770      	bx	lr
 800e7ca:	bf00      	nop
 800e7cc:	40012c00 	.word	0x40012c00
 800e7d0:	40013400 	.word	0x40013400
 800e7d4:	40014000 	.word	0x40014000
 800e7d8:	40014400 	.word	0x40014400
 800e7dc:	40014800 	.word	0x40014800

0800e7e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e7e0:	b480      	push	{r7}
 800e7e2:	b087      	sub	sp, #28
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]
 800e7e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	6a1b      	ldr	r3, [r3, #32]
 800e7ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	6a1b      	ldr	r3, [r3, #32]
 800e7f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	685b      	ldr	r3, [r3, #4]
 800e800:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	69db      	ldr	r3, [r3, #28]
 800e806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e80e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e812:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	f023 0303 	bic.w	r3, r3, #3
 800e81a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	68fa      	ldr	r2, [r7, #12]
 800e822:	4313      	orrs	r3, r2
 800e824:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e826:	697b      	ldr	r3, [r7, #20]
 800e828:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e82c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e82e:	683b      	ldr	r3, [r7, #0]
 800e830:	689b      	ldr	r3, [r3, #8]
 800e832:	021b      	lsls	r3, r3, #8
 800e834:	697a      	ldr	r2, [r7, #20]
 800e836:	4313      	orrs	r3, r2
 800e838:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	4a27      	ldr	r2, [pc, #156]	@ (800e8dc <TIM_OC3_SetConfig+0xfc>)
 800e83e:	4293      	cmp	r3, r2
 800e840:	d003      	beq.n	800e84a <TIM_OC3_SetConfig+0x6a>
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	4a26      	ldr	r2, [pc, #152]	@ (800e8e0 <TIM_OC3_SetConfig+0x100>)
 800e846:	4293      	cmp	r3, r2
 800e848:	d10d      	bne.n	800e866 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e84a:	697b      	ldr	r3, [r7, #20]
 800e84c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e850:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	68db      	ldr	r3, [r3, #12]
 800e856:	021b      	lsls	r3, r3, #8
 800e858:	697a      	ldr	r2, [r7, #20]
 800e85a:	4313      	orrs	r3, r2
 800e85c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e85e:	697b      	ldr	r3, [r7, #20]
 800e860:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e864:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	4a1c      	ldr	r2, [pc, #112]	@ (800e8dc <TIM_OC3_SetConfig+0xfc>)
 800e86a:	4293      	cmp	r3, r2
 800e86c:	d00f      	beq.n	800e88e <TIM_OC3_SetConfig+0xae>
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	4a1b      	ldr	r2, [pc, #108]	@ (800e8e0 <TIM_OC3_SetConfig+0x100>)
 800e872:	4293      	cmp	r3, r2
 800e874:	d00b      	beq.n	800e88e <TIM_OC3_SetConfig+0xae>
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	4a1a      	ldr	r2, [pc, #104]	@ (800e8e4 <TIM_OC3_SetConfig+0x104>)
 800e87a:	4293      	cmp	r3, r2
 800e87c:	d007      	beq.n	800e88e <TIM_OC3_SetConfig+0xae>
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	4a19      	ldr	r2, [pc, #100]	@ (800e8e8 <TIM_OC3_SetConfig+0x108>)
 800e882:	4293      	cmp	r3, r2
 800e884:	d003      	beq.n	800e88e <TIM_OC3_SetConfig+0xae>
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	4a18      	ldr	r2, [pc, #96]	@ (800e8ec <TIM_OC3_SetConfig+0x10c>)
 800e88a:	4293      	cmp	r3, r2
 800e88c:	d113      	bne.n	800e8b6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e88e:	693b      	ldr	r3, [r7, #16]
 800e890:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e894:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e896:	693b      	ldr	r3, [r7, #16]
 800e898:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e89c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e89e:	683b      	ldr	r3, [r7, #0]
 800e8a0:	695b      	ldr	r3, [r3, #20]
 800e8a2:	011b      	lsls	r3, r3, #4
 800e8a4:	693a      	ldr	r2, [r7, #16]
 800e8a6:	4313      	orrs	r3, r2
 800e8a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e8aa:	683b      	ldr	r3, [r7, #0]
 800e8ac:	699b      	ldr	r3, [r3, #24]
 800e8ae:	011b      	lsls	r3, r3, #4
 800e8b0:	693a      	ldr	r2, [r7, #16]
 800e8b2:	4313      	orrs	r3, r2
 800e8b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	693a      	ldr	r2, [r7, #16]
 800e8ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	68fa      	ldr	r2, [r7, #12]
 800e8c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e8c2:	683b      	ldr	r3, [r7, #0]
 800e8c4:	685a      	ldr	r2, [r3, #4]
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	697a      	ldr	r2, [r7, #20]
 800e8ce:	621a      	str	r2, [r3, #32]
}
 800e8d0:	bf00      	nop
 800e8d2:	371c      	adds	r7, #28
 800e8d4:	46bd      	mov	sp, r7
 800e8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8da:	4770      	bx	lr
 800e8dc:	40012c00 	.word	0x40012c00
 800e8e0:	40013400 	.word	0x40013400
 800e8e4:	40014000 	.word	0x40014000
 800e8e8:	40014400 	.word	0x40014400
 800e8ec:	40014800 	.word	0x40014800

0800e8f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e8f0:	b480      	push	{r7}
 800e8f2:	b087      	sub	sp, #28
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
 800e8f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	6a1b      	ldr	r3, [r3, #32]
 800e8fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	6a1b      	ldr	r3, [r3, #32]
 800e904:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	685b      	ldr	r3, [r3, #4]
 800e910:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	69db      	ldr	r3, [r3, #28]
 800e916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e91e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e92a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	021b      	lsls	r3, r3, #8
 800e932:	68fa      	ldr	r2, [r7, #12]
 800e934:	4313      	orrs	r3, r2
 800e936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e938:	693b      	ldr	r3, [r7, #16]
 800e93a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e93e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e940:	683b      	ldr	r3, [r7, #0]
 800e942:	689b      	ldr	r3, [r3, #8]
 800e944:	031b      	lsls	r3, r3, #12
 800e946:	693a      	ldr	r2, [r7, #16]
 800e948:	4313      	orrs	r3, r2
 800e94a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	4a18      	ldr	r2, [pc, #96]	@ (800e9b0 <TIM_OC4_SetConfig+0xc0>)
 800e950:	4293      	cmp	r3, r2
 800e952:	d00f      	beq.n	800e974 <TIM_OC4_SetConfig+0x84>
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	4a17      	ldr	r2, [pc, #92]	@ (800e9b4 <TIM_OC4_SetConfig+0xc4>)
 800e958:	4293      	cmp	r3, r2
 800e95a:	d00b      	beq.n	800e974 <TIM_OC4_SetConfig+0x84>
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	4a16      	ldr	r2, [pc, #88]	@ (800e9b8 <TIM_OC4_SetConfig+0xc8>)
 800e960:	4293      	cmp	r3, r2
 800e962:	d007      	beq.n	800e974 <TIM_OC4_SetConfig+0x84>
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	4a15      	ldr	r2, [pc, #84]	@ (800e9bc <TIM_OC4_SetConfig+0xcc>)
 800e968:	4293      	cmp	r3, r2
 800e96a:	d003      	beq.n	800e974 <TIM_OC4_SetConfig+0x84>
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	4a14      	ldr	r2, [pc, #80]	@ (800e9c0 <TIM_OC4_SetConfig+0xd0>)
 800e970:	4293      	cmp	r3, r2
 800e972:	d109      	bne.n	800e988 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e974:	697b      	ldr	r3, [r7, #20]
 800e976:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e97a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e97c:	683b      	ldr	r3, [r7, #0]
 800e97e:	695b      	ldr	r3, [r3, #20]
 800e980:	019b      	lsls	r3, r3, #6
 800e982:	697a      	ldr	r2, [r7, #20]
 800e984:	4313      	orrs	r3, r2
 800e986:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	697a      	ldr	r2, [r7, #20]
 800e98c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	68fa      	ldr	r2, [r7, #12]
 800e992:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	685a      	ldr	r2, [r3, #4]
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	693a      	ldr	r2, [r7, #16]
 800e9a0:	621a      	str	r2, [r3, #32]
}
 800e9a2:	bf00      	nop
 800e9a4:	371c      	adds	r7, #28
 800e9a6:	46bd      	mov	sp, r7
 800e9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ac:	4770      	bx	lr
 800e9ae:	bf00      	nop
 800e9b0:	40012c00 	.word	0x40012c00
 800e9b4:	40013400 	.word	0x40013400
 800e9b8:	40014000 	.word	0x40014000
 800e9bc:	40014400 	.word	0x40014400
 800e9c0:	40014800 	.word	0x40014800

0800e9c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e9c4:	b480      	push	{r7}
 800e9c6:	b087      	sub	sp, #28
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
 800e9cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	6a1b      	ldr	r3, [r3, #32]
 800e9d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	6a1b      	ldr	r3, [r3, #32]
 800e9d8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	685b      	ldr	r3, [r3, #4]
 800e9e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e9ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e9f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	68fa      	ldr	r2, [r7, #12]
 800e9fe:	4313      	orrs	r3, r2
 800ea00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ea02:	693b      	ldr	r3, [r7, #16]
 800ea04:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ea08:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ea0a:	683b      	ldr	r3, [r7, #0]
 800ea0c:	689b      	ldr	r3, [r3, #8]
 800ea0e:	041b      	lsls	r3, r3, #16
 800ea10:	693a      	ldr	r2, [r7, #16]
 800ea12:	4313      	orrs	r3, r2
 800ea14:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	4a17      	ldr	r2, [pc, #92]	@ (800ea78 <TIM_OC5_SetConfig+0xb4>)
 800ea1a:	4293      	cmp	r3, r2
 800ea1c:	d00f      	beq.n	800ea3e <TIM_OC5_SetConfig+0x7a>
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	4a16      	ldr	r2, [pc, #88]	@ (800ea7c <TIM_OC5_SetConfig+0xb8>)
 800ea22:	4293      	cmp	r3, r2
 800ea24:	d00b      	beq.n	800ea3e <TIM_OC5_SetConfig+0x7a>
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	4a15      	ldr	r2, [pc, #84]	@ (800ea80 <TIM_OC5_SetConfig+0xbc>)
 800ea2a:	4293      	cmp	r3, r2
 800ea2c:	d007      	beq.n	800ea3e <TIM_OC5_SetConfig+0x7a>
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	4a14      	ldr	r2, [pc, #80]	@ (800ea84 <TIM_OC5_SetConfig+0xc0>)
 800ea32:	4293      	cmp	r3, r2
 800ea34:	d003      	beq.n	800ea3e <TIM_OC5_SetConfig+0x7a>
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	4a13      	ldr	r2, [pc, #76]	@ (800ea88 <TIM_OC5_SetConfig+0xc4>)
 800ea3a:	4293      	cmp	r3, r2
 800ea3c:	d109      	bne.n	800ea52 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ea3e:	697b      	ldr	r3, [r7, #20]
 800ea40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ea44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ea46:	683b      	ldr	r3, [r7, #0]
 800ea48:	695b      	ldr	r3, [r3, #20]
 800ea4a:	021b      	lsls	r3, r3, #8
 800ea4c:	697a      	ldr	r2, [r7, #20]
 800ea4e:	4313      	orrs	r3, r2
 800ea50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	697a      	ldr	r2, [r7, #20]
 800ea56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	68fa      	ldr	r2, [r7, #12]
 800ea5c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	685a      	ldr	r2, [r3, #4]
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	693a      	ldr	r2, [r7, #16]
 800ea6a:	621a      	str	r2, [r3, #32]
}
 800ea6c:	bf00      	nop
 800ea6e:	371c      	adds	r7, #28
 800ea70:	46bd      	mov	sp, r7
 800ea72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea76:	4770      	bx	lr
 800ea78:	40012c00 	.word	0x40012c00
 800ea7c:	40013400 	.word	0x40013400
 800ea80:	40014000 	.word	0x40014000
 800ea84:	40014400 	.word	0x40014400
 800ea88:	40014800 	.word	0x40014800

0800ea8c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ea8c:	b480      	push	{r7}
 800ea8e:	b087      	sub	sp, #28
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
 800ea94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	6a1b      	ldr	r3, [r3, #32]
 800ea9a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	6a1b      	ldr	r3, [r3, #32]
 800eaa0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	685b      	ldr	r3, [r3, #4]
 800eaac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800eaba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eabe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eac0:	683b      	ldr	r3, [r7, #0]
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	021b      	lsls	r3, r3, #8
 800eac6:	68fa      	ldr	r2, [r7, #12]
 800eac8:	4313      	orrs	r3, r2
 800eaca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800eacc:	693b      	ldr	r3, [r7, #16]
 800eace:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ead2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ead4:	683b      	ldr	r3, [r7, #0]
 800ead6:	689b      	ldr	r3, [r3, #8]
 800ead8:	051b      	lsls	r3, r3, #20
 800eada:	693a      	ldr	r2, [r7, #16]
 800eadc:	4313      	orrs	r3, r2
 800eade:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	4a18      	ldr	r2, [pc, #96]	@ (800eb44 <TIM_OC6_SetConfig+0xb8>)
 800eae4:	4293      	cmp	r3, r2
 800eae6:	d00f      	beq.n	800eb08 <TIM_OC6_SetConfig+0x7c>
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	4a17      	ldr	r2, [pc, #92]	@ (800eb48 <TIM_OC6_SetConfig+0xbc>)
 800eaec:	4293      	cmp	r3, r2
 800eaee:	d00b      	beq.n	800eb08 <TIM_OC6_SetConfig+0x7c>
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	4a16      	ldr	r2, [pc, #88]	@ (800eb4c <TIM_OC6_SetConfig+0xc0>)
 800eaf4:	4293      	cmp	r3, r2
 800eaf6:	d007      	beq.n	800eb08 <TIM_OC6_SetConfig+0x7c>
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	4a15      	ldr	r2, [pc, #84]	@ (800eb50 <TIM_OC6_SetConfig+0xc4>)
 800eafc:	4293      	cmp	r3, r2
 800eafe:	d003      	beq.n	800eb08 <TIM_OC6_SetConfig+0x7c>
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	4a14      	ldr	r2, [pc, #80]	@ (800eb54 <TIM_OC6_SetConfig+0xc8>)
 800eb04:	4293      	cmp	r3, r2
 800eb06:	d109      	bne.n	800eb1c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800eb08:	697b      	ldr	r3, [r7, #20]
 800eb0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800eb0e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	695b      	ldr	r3, [r3, #20]
 800eb14:	029b      	lsls	r3, r3, #10
 800eb16:	697a      	ldr	r2, [r7, #20]
 800eb18:	4313      	orrs	r3, r2
 800eb1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	697a      	ldr	r2, [r7, #20]
 800eb20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	68fa      	ldr	r2, [r7, #12]
 800eb26:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	685a      	ldr	r2, [r3, #4]
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	693a      	ldr	r2, [r7, #16]
 800eb34:	621a      	str	r2, [r3, #32]
}
 800eb36:	bf00      	nop
 800eb38:	371c      	adds	r7, #28
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb40:	4770      	bx	lr
 800eb42:	bf00      	nop
 800eb44:	40012c00 	.word	0x40012c00
 800eb48:	40013400 	.word	0x40013400
 800eb4c:	40014000 	.word	0x40014000
 800eb50:	40014400 	.word	0x40014400
 800eb54:	40014800 	.word	0x40014800

0800eb58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eb58:	b480      	push	{r7}
 800eb5a:	b087      	sub	sp, #28
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	60f8      	str	r0, [r7, #12]
 800eb60:	60b9      	str	r1, [r7, #8]
 800eb62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	6a1b      	ldr	r3, [r3, #32]
 800eb68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	6a1b      	ldr	r3, [r3, #32]
 800eb6e:	f023 0201 	bic.w	r2, r3, #1
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	699b      	ldr	r3, [r3, #24]
 800eb7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800eb7c:	693b      	ldr	r3, [r7, #16]
 800eb7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800eb82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	011b      	lsls	r3, r3, #4
 800eb88:	693a      	ldr	r2, [r7, #16]
 800eb8a:	4313      	orrs	r3, r2
 800eb8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800eb8e:	697b      	ldr	r3, [r7, #20]
 800eb90:	f023 030a 	bic.w	r3, r3, #10
 800eb94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800eb96:	697a      	ldr	r2, [r7, #20]
 800eb98:	68bb      	ldr	r3, [r7, #8]
 800eb9a:	4313      	orrs	r3, r2
 800eb9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	693a      	ldr	r2, [r7, #16]
 800eba2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	697a      	ldr	r2, [r7, #20]
 800eba8:	621a      	str	r2, [r3, #32]
}
 800ebaa:	bf00      	nop
 800ebac:	371c      	adds	r7, #28
 800ebae:	46bd      	mov	sp, r7
 800ebb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb4:	4770      	bx	lr

0800ebb6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ebb6:	b480      	push	{r7}
 800ebb8:	b087      	sub	sp, #28
 800ebba:	af00      	add	r7, sp, #0
 800ebbc:	60f8      	str	r0, [r7, #12]
 800ebbe:	60b9      	str	r1, [r7, #8]
 800ebc0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	6a1b      	ldr	r3, [r3, #32]
 800ebc6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	6a1b      	ldr	r3, [r3, #32]
 800ebcc:	f023 0210 	bic.w	r2, r3, #16
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	699b      	ldr	r3, [r3, #24]
 800ebd8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ebda:	693b      	ldr	r3, [r7, #16]
 800ebdc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ebe0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	031b      	lsls	r3, r3, #12
 800ebe6:	693a      	ldr	r2, [r7, #16]
 800ebe8:	4313      	orrs	r3, r2
 800ebea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ebec:	697b      	ldr	r3, [r7, #20]
 800ebee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ebf2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ebf4:	68bb      	ldr	r3, [r7, #8]
 800ebf6:	011b      	lsls	r3, r3, #4
 800ebf8:	697a      	ldr	r2, [r7, #20]
 800ebfa:	4313      	orrs	r3, r2
 800ebfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	693a      	ldr	r2, [r7, #16]
 800ec02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	697a      	ldr	r2, [r7, #20]
 800ec08:	621a      	str	r2, [r3, #32]
}
 800ec0a:	bf00      	nop
 800ec0c:	371c      	adds	r7, #28
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec14:	4770      	bx	lr

0800ec16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ec16:	b480      	push	{r7}
 800ec18:	b085      	sub	sp, #20
 800ec1a:	af00      	add	r7, sp, #0
 800ec1c:	6078      	str	r0, [r7, #4]
 800ec1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	689b      	ldr	r3, [r3, #8]
 800ec24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ec2e:	683a      	ldr	r2, [r7, #0]
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	4313      	orrs	r3, r2
 800ec34:	f043 0307 	orr.w	r3, r3, #7
 800ec38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	68fa      	ldr	r2, [r7, #12]
 800ec3e:	609a      	str	r2, [r3, #8]
}
 800ec40:	bf00      	nop
 800ec42:	3714      	adds	r7, #20
 800ec44:	46bd      	mov	sp, r7
 800ec46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4a:	4770      	bx	lr

0800ec4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ec4c:	b480      	push	{r7}
 800ec4e:	b087      	sub	sp, #28
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	60f8      	str	r0, [r7, #12]
 800ec54:	60b9      	str	r1, [r7, #8]
 800ec56:	607a      	str	r2, [r7, #4]
 800ec58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	689b      	ldr	r3, [r3, #8]
 800ec5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ec60:	697b      	ldr	r3, [r7, #20]
 800ec62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ec66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	021a      	lsls	r2, r3, #8
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	431a      	orrs	r2, r3
 800ec70:	68bb      	ldr	r3, [r7, #8]
 800ec72:	4313      	orrs	r3, r2
 800ec74:	697a      	ldr	r2, [r7, #20]
 800ec76:	4313      	orrs	r3, r2
 800ec78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	697a      	ldr	r2, [r7, #20]
 800ec7e:	609a      	str	r2, [r3, #8]
}
 800ec80:	bf00      	nop
 800ec82:	371c      	adds	r7, #28
 800ec84:	46bd      	mov	sp, r7
 800ec86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8a:	4770      	bx	lr

0800ec8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ec8c:	b480      	push	{r7}
 800ec8e:	b087      	sub	sp, #28
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	60f8      	str	r0, [r7, #12]
 800ec94:	60b9      	str	r1, [r7, #8]
 800ec96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ec98:	68bb      	ldr	r3, [r7, #8]
 800ec9a:	f003 031f 	and.w	r3, r3, #31
 800ec9e:	2201      	movs	r2, #1
 800eca0:	fa02 f303 	lsl.w	r3, r2, r3
 800eca4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	6a1a      	ldr	r2, [r3, #32]
 800ecaa:	697b      	ldr	r3, [r7, #20]
 800ecac:	43db      	mvns	r3, r3
 800ecae:	401a      	ands	r2, r3
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	6a1a      	ldr	r2, [r3, #32]
 800ecb8:	68bb      	ldr	r3, [r7, #8]
 800ecba:	f003 031f 	and.w	r3, r3, #31
 800ecbe:	6879      	ldr	r1, [r7, #4]
 800ecc0:	fa01 f303 	lsl.w	r3, r1, r3
 800ecc4:	431a      	orrs	r2, r3
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	621a      	str	r2, [r3, #32]
}
 800ecca:	bf00      	nop
 800eccc:	371c      	adds	r7, #28
 800ecce:	46bd      	mov	sp, r7
 800ecd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd4:	4770      	bx	lr
	...

0800ecd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ecd8:	b480      	push	{r7}
 800ecda:	b085      	sub	sp, #20
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
 800ece0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ece8:	2b01      	cmp	r3, #1
 800ecea:	d101      	bne.n	800ecf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ecec:	2302      	movs	r3, #2
 800ecee:	e068      	b.n	800edc2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	2201      	movs	r2, #1
 800ecf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	2202      	movs	r2, #2
 800ecfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	685b      	ldr	r3, [r3, #4]
 800ed06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	689b      	ldr	r3, [r3, #8]
 800ed0e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	4a2e      	ldr	r2, [pc, #184]	@ (800edd0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ed16:	4293      	cmp	r3, r2
 800ed18:	d004      	beq.n	800ed24 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	4a2d      	ldr	r2, [pc, #180]	@ (800edd4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ed20:	4293      	cmp	r3, r2
 800ed22:	d108      	bne.n	800ed36 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ed2a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ed2c:	683b      	ldr	r3, [r7, #0]
 800ed2e:	685b      	ldr	r3, [r3, #4]
 800ed30:	68fa      	ldr	r2, [r7, #12]
 800ed32:	4313      	orrs	r3, r2
 800ed34:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed3c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	68fa      	ldr	r2, [r7, #12]
 800ed44:	4313      	orrs	r3, r2
 800ed46:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	68fa      	ldr	r2, [r7, #12]
 800ed4e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	4a1e      	ldr	r2, [pc, #120]	@ (800edd0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ed56:	4293      	cmp	r3, r2
 800ed58:	d01d      	beq.n	800ed96 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed62:	d018      	beq.n	800ed96 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	4a1b      	ldr	r2, [pc, #108]	@ (800edd8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ed6a:	4293      	cmp	r3, r2
 800ed6c:	d013      	beq.n	800ed96 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	4a1a      	ldr	r2, [pc, #104]	@ (800eddc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ed74:	4293      	cmp	r3, r2
 800ed76:	d00e      	beq.n	800ed96 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	4a18      	ldr	r2, [pc, #96]	@ (800ede0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ed7e:	4293      	cmp	r3, r2
 800ed80:	d009      	beq.n	800ed96 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	4a13      	ldr	r2, [pc, #76]	@ (800edd4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ed88:	4293      	cmp	r3, r2
 800ed8a:	d004      	beq.n	800ed96 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	4a14      	ldr	r2, [pc, #80]	@ (800ede4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ed92:	4293      	cmp	r3, r2
 800ed94:	d10c      	bne.n	800edb0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ed96:	68bb      	ldr	r3, [r7, #8]
 800ed98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ed9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ed9e:	683b      	ldr	r3, [r7, #0]
 800eda0:	689b      	ldr	r3, [r3, #8]
 800eda2:	68ba      	ldr	r2, [r7, #8]
 800eda4:	4313      	orrs	r3, r2
 800eda6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	68ba      	ldr	r2, [r7, #8]
 800edae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	2201      	movs	r2, #1
 800edb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	2200      	movs	r2, #0
 800edbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800edc0:	2300      	movs	r3, #0
}
 800edc2:	4618      	mov	r0, r3
 800edc4:	3714      	adds	r7, #20
 800edc6:	46bd      	mov	sp, r7
 800edc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edcc:	4770      	bx	lr
 800edce:	bf00      	nop
 800edd0:	40012c00 	.word	0x40012c00
 800edd4:	40013400 	.word	0x40013400
 800edd8:	40000400 	.word	0x40000400
 800eddc:	40000800 	.word	0x40000800
 800ede0:	40000c00 	.word	0x40000c00
 800ede4:	40014000 	.word	0x40014000

0800ede8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ede8:	b480      	push	{r7}
 800edea:	b085      	sub	sp, #20
 800edec:	af00      	add	r7, sp, #0
 800edee:	6078      	str	r0, [r7, #4]
 800edf0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800edf2:	2300      	movs	r3, #0
 800edf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800edfc:	2b01      	cmp	r3, #1
 800edfe:	d101      	bne.n	800ee04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ee00:	2302      	movs	r3, #2
 800ee02:	e065      	b.n	800eed0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	2201      	movs	r2, #1
 800ee08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	68db      	ldr	r3, [r3, #12]
 800ee16:	4313      	orrs	r3, r2
 800ee18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	689b      	ldr	r3, [r3, #8]
 800ee24:	4313      	orrs	r3, r2
 800ee26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	685b      	ldr	r3, [r3, #4]
 800ee32:	4313      	orrs	r3, r2
 800ee34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ee3c:	683b      	ldr	r3, [r7, #0]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	4313      	orrs	r3, r2
 800ee42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ee4a:	683b      	ldr	r3, [r7, #0]
 800ee4c:	691b      	ldr	r3, [r3, #16]
 800ee4e:	4313      	orrs	r3, r2
 800ee50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ee58:	683b      	ldr	r3, [r7, #0]
 800ee5a:	695b      	ldr	r3, [r3, #20]
 800ee5c:	4313      	orrs	r3, r2
 800ee5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ee66:	683b      	ldr	r3, [r7, #0]
 800ee68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee6a:	4313      	orrs	r3, r2
 800ee6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800ee74:	683b      	ldr	r3, [r7, #0]
 800ee76:	699b      	ldr	r3, [r3, #24]
 800ee78:	041b      	lsls	r3, r3, #16
 800ee7a:	4313      	orrs	r3, r2
 800ee7c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	4a16      	ldr	r2, [pc, #88]	@ (800eedc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800ee84:	4293      	cmp	r3, r2
 800ee86:	d004      	beq.n	800ee92 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	4a14      	ldr	r2, [pc, #80]	@ (800eee0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800ee8e:	4293      	cmp	r3, r2
 800ee90:	d115      	bne.n	800eebe <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ee98:	683b      	ldr	r3, [r7, #0]
 800ee9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee9c:	051b      	lsls	r3, r3, #20
 800ee9e:	4313      	orrs	r3, r2
 800eea0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800eea8:	683b      	ldr	r3, [r7, #0]
 800eeaa:	69db      	ldr	r3, [r3, #28]
 800eeac:	4313      	orrs	r3, r2
 800eeae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800eeb6:	683b      	ldr	r3, [r7, #0]
 800eeb8:	6a1b      	ldr	r3, [r3, #32]
 800eeba:	4313      	orrs	r3, r2
 800eebc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	68fa      	ldr	r2, [r7, #12]
 800eec4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	2200      	movs	r2, #0
 800eeca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800eece:	2300      	movs	r3, #0
}
 800eed0:	4618      	mov	r0, r3
 800eed2:	3714      	adds	r7, #20
 800eed4:	46bd      	mov	sp, r7
 800eed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeda:	4770      	bx	lr
 800eedc:	40012c00 	.word	0x40012c00
 800eee0:	40013400 	.word	0x40013400

0800eee4 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800eee4:	b480      	push	{r7}
 800eee6:	b08b      	sub	sp, #44	@ 0x2c
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	60f8      	str	r0, [r7, #12]
 800eeec:	60b9      	str	r1, [r7, #8]
 800eeee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800eef0:	2300      	movs	r3, #0
 800eef2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#else
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));
#endif /* DFSDM1_Channel0 */

  /* Check input state */
  __HAL_LOCK(htim);
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eefc:	2b01      	cmp	r3, #1
 800eefe:	d101      	bne.n	800ef04 <HAL_TIMEx_ConfigBreakInput+0x20>
 800ef00:	2302      	movs	r3, #2
 800ef02:	e0af      	b.n	800f064 <HAL_TIMEx_ConfigBreakInput+0x180>
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	2201      	movs	r2, #1
 800ef08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	3b01      	subs	r3, #1
 800ef12:	2b07      	cmp	r3, #7
 800ef14:	d83a      	bhi.n	800ef8c <HAL_TIMEx_ConfigBreakInput+0xa8>
 800ef16:	a201      	add	r2, pc, #4	@ (adr r2, 800ef1c <HAL_TIMEx_ConfigBreakInput+0x38>)
 800ef18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef1c:	0800ef3d 	.word	0x0800ef3d
 800ef20:	0800ef51 	.word	0x0800ef51
 800ef24:	0800ef8d 	.word	0x0800ef8d
 800ef28:	0800ef65 	.word	0x0800ef65
 800ef2c:	0800ef8d 	.word	0x0800ef8d
 800ef30:	0800ef8d 	.word	0x0800ef8d
 800ef34:	0800ef8d 	.word	0x0800ef8d
 800ef38:	0800ef79 	.word	0x0800ef79
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_OR2_BKINE;
 800ef3c:	2301      	movs	r3, #1
 800ef3e:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKINE_Pos;
 800ef40:	2300      	movs	r3, #0
 800ef42:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKINP;
 800ef44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ef48:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKINP_Pos;
 800ef4a:	2309      	movs	r3, #9
 800ef4c:	613b      	str	r3, [r7, #16]
      break;
 800ef4e:	e026      	b.n	800ef9e <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP1E;
 800ef50:	2302      	movs	r3, #2
 800ef52:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP1E_Pos;
 800ef54:	2301      	movs	r3, #1
 800ef56:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP1P;
 800ef58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ef5c:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP1P_Pos;
 800ef5e:	230a      	movs	r3, #10
 800ef60:	613b      	str	r3, [r7, #16]
      break;
 800ef62:	e01c      	b.n	800ef9e <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP2E;
 800ef64:	2304      	movs	r3, #4
 800ef66:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP2E_Pos;
 800ef68:	2302      	movs	r3, #2
 800ef6a:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP2P;
 800ef6c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ef70:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP2P_Pos;
 800ef72:	230b      	movs	r3, #11
 800ef74:	613b      	str	r3, [r7, #16]
      break;
 800ef76:	e012      	b.n	800ef9e <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#if defined(DFSDM1_Channel0)
    case TIM_BREAKINPUTSOURCE_DFSDM1:
    {
      bkin_enable_mask = TIM1_OR2_BKDF1BK0E;
 800ef78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ef7c:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKDF1BK0E_Pos;
 800ef7e:	2308      	movs	r3, #8
 800ef80:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = 0U;
 800ef82:	2300      	movs	r3, #0
 800ef84:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800ef86:	2300      	movs	r3, #0
 800ef88:	613b      	str	r3, [r7, #16]
      break;
 800ef8a:	e008      	b.n	800ef9e <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#endif /* DFSDM1_Channel0 */

    default:
    {
      bkin_enable_mask = 0U;
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = 0U;
 800ef90:	2300      	movs	r3, #0
 800ef92:	61bb      	str	r3, [r7, #24]
      bkin_enable_bitpos = 0U;
 800ef94:	2300      	movs	r3, #0
 800ef96:	617b      	str	r3, [r7, #20]
      bkin_polarity_bitpos = 0U;
 800ef98:	2300      	movs	r3, #0
 800ef9a:	613b      	str	r3, [r7, #16]
      break;
 800ef9c:	bf00      	nop
    }
  }

  switch (BreakInput)
 800ef9e:	68bb      	ldr	r3, [r7, #8]
 800efa0:	2b01      	cmp	r3, #1
 800efa2:	d003      	beq.n	800efac <HAL_TIMEx_ConfigBreakInput+0xc8>
 800efa4:	68bb      	ldr	r3, [r7, #8]
 800efa6:	2b02      	cmp	r3, #2
 800efa8:	d029      	beq.n	800effe <HAL_TIMEx_ConfigBreakInput+0x11a>
 800efaa:	e051      	b.n	800f050 <HAL_TIMEx_ConfigBreakInput+0x16c>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_OR2 register value */
      tmporx = htim->Instance->OR2;
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800efb2:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800efb4:	69fb      	ldr	r3, [r7, #28]
 800efb6:	43db      	mvns	r3, r3
 800efb8:	6a3a      	ldr	r2, [r7, #32]
 800efba:	4013      	ands	r3, r2
 800efbc:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	685a      	ldr	r2, [r3, #4]
 800efc2:	697b      	ldr	r3, [r7, #20]
 800efc4:	409a      	lsls	r2, r3
 800efc6:	69fb      	ldr	r3, [r7, #28]
 800efc8:	4013      	ands	r3, r2
 800efca:	6a3a      	ldr	r2, [r7, #32]
 800efcc:	4313      	orrs	r3, r2
 800efce:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	2b08      	cmp	r3, #8
 800efd6:	d00d      	beq.n	800eff4 <HAL_TIMEx_ConfigBreakInput+0x110>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 800efd8:	69bb      	ldr	r3, [r7, #24]
 800efda:	43db      	mvns	r3, r3
 800efdc:	6a3a      	ldr	r2, [r7, #32]
 800efde:	4013      	ands	r3, r2
 800efe0:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	689a      	ldr	r2, [r3, #8]
 800efe6:	693b      	ldr	r3, [r7, #16]
 800efe8:	409a      	lsls	r2, r3
 800efea:	69bb      	ldr	r3, [r7, #24]
 800efec:	4013      	ands	r3, r2
 800efee:	6a3a      	ldr	r2, [r7, #32]
 800eff0:	4313      	orrs	r3, r2
 800eff2:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR2 */
      htim->Instance->OR2 = tmporx;
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	6a3a      	ldr	r2, [r7, #32]
 800effa:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800effc:	e02c      	b.n	800f058 <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_OR3 register value */
      tmporx = htim->Instance->OR3;
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f004:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800f006:	69fb      	ldr	r3, [r7, #28]
 800f008:	43db      	mvns	r3, r3
 800f00a:	6a3a      	ldr	r2, [r7, #32]
 800f00c:	4013      	ands	r3, r2
 800f00e:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	685a      	ldr	r2, [r3, #4]
 800f014:	697b      	ldr	r3, [r7, #20]
 800f016:	409a      	lsls	r2, r3
 800f018:	69fb      	ldr	r3, [r7, #28]
 800f01a:	4013      	ands	r3, r2
 800f01c:	6a3a      	ldr	r2, [r7, #32]
 800f01e:	4313      	orrs	r3, r2
 800f020:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	2b08      	cmp	r3, #8
 800f028:	d00d      	beq.n	800f046 <HAL_TIMEx_ConfigBreakInput+0x162>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 800f02a:	69bb      	ldr	r3, [r7, #24]
 800f02c:	43db      	mvns	r3, r3
 800f02e:	6a3a      	ldr	r2, [r7, #32]
 800f030:	4013      	ands	r3, r2
 800f032:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	689a      	ldr	r2, [r3, #8]
 800f038:	693b      	ldr	r3, [r7, #16]
 800f03a:	409a      	lsls	r2, r3
 800f03c:	69bb      	ldr	r3, [r7, #24]
 800f03e:	4013      	ands	r3, r2
 800f040:	6a3a      	ldr	r2, [r7, #32]
 800f042:	4313      	orrs	r3, r2
 800f044:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR3 */
      htim->Instance->OR3 = tmporx;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	6a3a      	ldr	r2, [r7, #32]
 800f04c:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 800f04e:	e003      	b.n	800f058 <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    default:
      status = HAL_ERROR;
 800f050:	2301      	movs	r3, #1
 800f052:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800f056:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	2200      	movs	r2, #0
 800f05c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f060:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800f064:	4618      	mov	r0, r3
 800f066:	372c      	adds	r7, #44	@ 0x2c
 800f068:	46bd      	mov	sp, r7
 800f06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f06e:	4770      	bx	lr

0800f070 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f070:	b480      	push	{r7}
 800f072:	b083      	sub	sp, #12
 800f074:	af00      	add	r7, sp, #0
 800f076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f078:	bf00      	nop
 800f07a:	370c      	adds	r7, #12
 800f07c:	46bd      	mov	sp, r7
 800f07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f082:	4770      	bx	lr

0800f084 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f084:	b480      	push	{r7}
 800f086:	b083      	sub	sp, #12
 800f088:	af00      	add	r7, sp, #0
 800f08a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f08c:	bf00      	nop
 800f08e:	370c      	adds	r7, #12
 800f090:	46bd      	mov	sp, r7
 800f092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f096:	4770      	bx	lr

0800f098 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f098:	b480      	push	{r7}
 800f09a:	b083      	sub	sp, #12
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f0a0:	bf00      	nop
 800f0a2:	370c      	adds	r7, #12
 800f0a4:	46bd      	mov	sp, r7
 800f0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0aa:	4770      	bx	lr

0800f0ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b082      	sub	sp, #8
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d101      	bne.n	800f0be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f0ba:	2301      	movs	r3, #1
 800f0bc:	e042      	b.n	800f144 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d106      	bne.n	800f0d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f0d0:	6878      	ldr	r0, [r7, #4]
 800f0d2:	f7f4 ff4f 	bl	8003f74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	2224      	movs	r2, #36	@ 0x24
 800f0da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	681a      	ldr	r2, [r3, #0]
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	f022 0201 	bic.w	r2, r2, #1
 800f0ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d002      	beq.n	800f0fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f0f6:	6878      	ldr	r0, [r7, #4]
 800f0f8:	f000 fbb2 	bl	800f860 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f0fc:	6878      	ldr	r0, [r7, #4]
 800f0fe:	f000 f8b3 	bl	800f268 <UART_SetConfig>
 800f102:	4603      	mov	r3, r0
 800f104:	2b01      	cmp	r3, #1
 800f106:	d101      	bne.n	800f10c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f108:	2301      	movs	r3, #1
 800f10a:	e01b      	b.n	800f144 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	685a      	ldr	r2, [r3, #4]
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f11a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	689a      	ldr	r2, [r3, #8]
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f12a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	681a      	ldr	r2, [r3, #0]
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	f042 0201 	orr.w	r2, r2, #1
 800f13a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f13c:	6878      	ldr	r0, [r7, #4]
 800f13e:	f000 fc31 	bl	800f9a4 <UART_CheckIdleState>
 800f142:	4603      	mov	r3, r0
}
 800f144:	4618      	mov	r0, r3
 800f146:	3708      	adds	r7, #8
 800f148:	46bd      	mov	sp, r7
 800f14a:	bd80      	pop	{r7, pc}

0800f14c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b08a      	sub	sp, #40	@ 0x28
 800f150:	af02      	add	r7, sp, #8
 800f152:	60f8      	str	r0, [r7, #12]
 800f154:	60b9      	str	r1, [r7, #8]
 800f156:	603b      	str	r3, [r7, #0]
 800f158:	4613      	mov	r3, r2
 800f15a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f162:	2b20      	cmp	r3, #32
 800f164:	d17b      	bne.n	800f25e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800f166:	68bb      	ldr	r3, [r7, #8]
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d002      	beq.n	800f172 <HAL_UART_Transmit+0x26>
 800f16c:	88fb      	ldrh	r3, [r7, #6]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d101      	bne.n	800f176 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f172:	2301      	movs	r3, #1
 800f174:	e074      	b.n	800f260 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	2200      	movs	r2, #0
 800f17a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	2221      	movs	r2, #33	@ 0x21
 800f182:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f186:	f7f7 fc69 	bl	8006a5c <HAL_GetTick>
 800f18a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	88fa      	ldrh	r2, [r7, #6]
 800f190:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	88fa      	ldrh	r2, [r7, #6]
 800f198:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	689b      	ldr	r3, [r3, #8]
 800f1a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f1a4:	d108      	bne.n	800f1b8 <HAL_UART_Transmit+0x6c>
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	691b      	ldr	r3, [r3, #16]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d104      	bne.n	800f1b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f1b2:	68bb      	ldr	r3, [r7, #8]
 800f1b4:	61bb      	str	r3, [r7, #24]
 800f1b6:	e003      	b.n	800f1c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800f1b8:	68bb      	ldr	r3, [r7, #8]
 800f1ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f1bc:	2300      	movs	r3, #0
 800f1be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f1c0:	e030      	b.n	800f224 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	9300      	str	r3, [sp, #0]
 800f1c6:	697b      	ldr	r3, [r7, #20]
 800f1c8:	2200      	movs	r2, #0
 800f1ca:	2180      	movs	r1, #128	@ 0x80
 800f1cc:	68f8      	ldr	r0, [r7, #12]
 800f1ce:	f000 fc93 	bl	800faf8 <UART_WaitOnFlagUntilTimeout>
 800f1d2:	4603      	mov	r3, r0
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d005      	beq.n	800f1e4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	2220      	movs	r2, #32
 800f1dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f1e0:	2303      	movs	r3, #3
 800f1e2:	e03d      	b.n	800f260 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800f1e4:	69fb      	ldr	r3, [r7, #28]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d10b      	bne.n	800f202 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f1ea:	69bb      	ldr	r3, [r7, #24]
 800f1ec:	881a      	ldrh	r2, [r3, #0]
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f1f6:	b292      	uxth	r2, r2
 800f1f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f1fa:	69bb      	ldr	r3, [r7, #24]
 800f1fc:	3302      	adds	r3, #2
 800f1fe:	61bb      	str	r3, [r7, #24]
 800f200:	e007      	b.n	800f212 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f202:	69fb      	ldr	r3, [r7, #28]
 800f204:	781a      	ldrb	r2, [r3, #0]
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f20c:	69fb      	ldr	r3, [r7, #28]
 800f20e:	3301      	adds	r3, #1
 800f210:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f218:	b29b      	uxth	r3, r3
 800f21a:	3b01      	subs	r3, #1
 800f21c:	b29a      	uxth	r2, r3
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f22a:	b29b      	uxth	r3, r3
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d1c8      	bne.n	800f1c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	9300      	str	r3, [sp, #0]
 800f234:	697b      	ldr	r3, [r7, #20]
 800f236:	2200      	movs	r2, #0
 800f238:	2140      	movs	r1, #64	@ 0x40
 800f23a:	68f8      	ldr	r0, [r7, #12]
 800f23c:	f000 fc5c 	bl	800faf8 <UART_WaitOnFlagUntilTimeout>
 800f240:	4603      	mov	r3, r0
 800f242:	2b00      	cmp	r3, #0
 800f244:	d005      	beq.n	800f252 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	2220      	movs	r2, #32
 800f24a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f24e:	2303      	movs	r3, #3
 800f250:	e006      	b.n	800f260 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	2220      	movs	r2, #32
 800f256:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f25a:	2300      	movs	r3, #0
 800f25c:	e000      	b.n	800f260 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800f25e:	2302      	movs	r3, #2
  }
}
 800f260:	4618      	mov	r0, r3
 800f262:	3720      	adds	r7, #32
 800f264:	46bd      	mov	sp, r7
 800f266:	bd80      	pop	{r7, pc}

0800f268 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f26c:	b08c      	sub	sp, #48	@ 0x30
 800f26e:	af00      	add	r7, sp, #0
 800f270:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f272:	2300      	movs	r3, #0
 800f274:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f278:	697b      	ldr	r3, [r7, #20]
 800f27a:	689a      	ldr	r2, [r3, #8]
 800f27c:	697b      	ldr	r3, [r7, #20]
 800f27e:	691b      	ldr	r3, [r3, #16]
 800f280:	431a      	orrs	r2, r3
 800f282:	697b      	ldr	r3, [r7, #20]
 800f284:	695b      	ldr	r3, [r3, #20]
 800f286:	431a      	orrs	r2, r3
 800f288:	697b      	ldr	r3, [r7, #20]
 800f28a:	69db      	ldr	r3, [r3, #28]
 800f28c:	4313      	orrs	r3, r2
 800f28e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f290:	697b      	ldr	r3, [r7, #20]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	681a      	ldr	r2, [r3, #0]
 800f296:	4baa      	ldr	r3, [pc, #680]	@ (800f540 <UART_SetConfig+0x2d8>)
 800f298:	4013      	ands	r3, r2
 800f29a:	697a      	ldr	r2, [r7, #20]
 800f29c:	6812      	ldr	r2, [r2, #0]
 800f29e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f2a0:	430b      	orrs	r3, r1
 800f2a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f2a4:	697b      	ldr	r3, [r7, #20]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	685b      	ldr	r3, [r3, #4]
 800f2aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f2ae:	697b      	ldr	r3, [r7, #20]
 800f2b0:	68da      	ldr	r2, [r3, #12]
 800f2b2:	697b      	ldr	r3, [r7, #20]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	430a      	orrs	r2, r1
 800f2b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f2ba:	697b      	ldr	r3, [r7, #20]
 800f2bc:	699b      	ldr	r3, [r3, #24]
 800f2be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f2c0:	697b      	ldr	r3, [r7, #20]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	4a9f      	ldr	r2, [pc, #636]	@ (800f544 <UART_SetConfig+0x2dc>)
 800f2c6:	4293      	cmp	r3, r2
 800f2c8:	d004      	beq.n	800f2d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f2ca:	697b      	ldr	r3, [r7, #20]
 800f2cc:	6a1b      	ldr	r3, [r3, #32]
 800f2ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f2d0:	4313      	orrs	r3, r2
 800f2d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f2d4:	697b      	ldr	r3, [r7, #20]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	689b      	ldr	r3, [r3, #8]
 800f2da:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f2de:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f2e2:	697a      	ldr	r2, [r7, #20]
 800f2e4:	6812      	ldr	r2, [r2, #0]
 800f2e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f2e8:	430b      	orrs	r3, r1
 800f2ea:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f2ec:	697b      	ldr	r3, [r7, #20]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2f2:	f023 010f 	bic.w	r1, r3, #15
 800f2f6:	697b      	ldr	r3, [r7, #20]
 800f2f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f2fa:	697b      	ldr	r3, [r7, #20]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	430a      	orrs	r2, r1
 800f300:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f302:	697b      	ldr	r3, [r7, #20]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	4a90      	ldr	r2, [pc, #576]	@ (800f548 <UART_SetConfig+0x2e0>)
 800f308:	4293      	cmp	r3, r2
 800f30a:	d125      	bne.n	800f358 <UART_SetConfig+0xf0>
 800f30c:	4b8f      	ldr	r3, [pc, #572]	@ (800f54c <UART_SetConfig+0x2e4>)
 800f30e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f312:	f003 0303 	and.w	r3, r3, #3
 800f316:	2b03      	cmp	r3, #3
 800f318:	d81a      	bhi.n	800f350 <UART_SetConfig+0xe8>
 800f31a:	a201      	add	r2, pc, #4	@ (adr r2, 800f320 <UART_SetConfig+0xb8>)
 800f31c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f320:	0800f331 	.word	0x0800f331
 800f324:	0800f341 	.word	0x0800f341
 800f328:	0800f339 	.word	0x0800f339
 800f32c:	0800f349 	.word	0x0800f349
 800f330:	2301      	movs	r3, #1
 800f332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f336:	e116      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f338:	2302      	movs	r3, #2
 800f33a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f33e:	e112      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f340:	2304      	movs	r3, #4
 800f342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f346:	e10e      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f348:	2308      	movs	r3, #8
 800f34a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f34e:	e10a      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f350:	2310      	movs	r3, #16
 800f352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f356:	e106      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f358:	697b      	ldr	r3, [r7, #20]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	4a7c      	ldr	r2, [pc, #496]	@ (800f550 <UART_SetConfig+0x2e8>)
 800f35e:	4293      	cmp	r3, r2
 800f360:	d138      	bne.n	800f3d4 <UART_SetConfig+0x16c>
 800f362:	4b7a      	ldr	r3, [pc, #488]	@ (800f54c <UART_SetConfig+0x2e4>)
 800f364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f368:	f003 030c 	and.w	r3, r3, #12
 800f36c:	2b0c      	cmp	r3, #12
 800f36e:	d82d      	bhi.n	800f3cc <UART_SetConfig+0x164>
 800f370:	a201      	add	r2, pc, #4	@ (adr r2, 800f378 <UART_SetConfig+0x110>)
 800f372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f376:	bf00      	nop
 800f378:	0800f3ad 	.word	0x0800f3ad
 800f37c:	0800f3cd 	.word	0x0800f3cd
 800f380:	0800f3cd 	.word	0x0800f3cd
 800f384:	0800f3cd 	.word	0x0800f3cd
 800f388:	0800f3bd 	.word	0x0800f3bd
 800f38c:	0800f3cd 	.word	0x0800f3cd
 800f390:	0800f3cd 	.word	0x0800f3cd
 800f394:	0800f3cd 	.word	0x0800f3cd
 800f398:	0800f3b5 	.word	0x0800f3b5
 800f39c:	0800f3cd 	.word	0x0800f3cd
 800f3a0:	0800f3cd 	.word	0x0800f3cd
 800f3a4:	0800f3cd 	.word	0x0800f3cd
 800f3a8:	0800f3c5 	.word	0x0800f3c5
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3b2:	e0d8      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f3b4:	2302      	movs	r3, #2
 800f3b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3ba:	e0d4      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f3bc:	2304      	movs	r3, #4
 800f3be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3c2:	e0d0      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f3c4:	2308      	movs	r3, #8
 800f3c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3ca:	e0cc      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f3cc:	2310      	movs	r3, #16
 800f3ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3d2:	e0c8      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f3d4:	697b      	ldr	r3, [r7, #20]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	4a5e      	ldr	r2, [pc, #376]	@ (800f554 <UART_SetConfig+0x2ec>)
 800f3da:	4293      	cmp	r3, r2
 800f3dc:	d125      	bne.n	800f42a <UART_SetConfig+0x1c2>
 800f3de:	4b5b      	ldr	r3, [pc, #364]	@ (800f54c <UART_SetConfig+0x2e4>)
 800f3e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f3e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f3e8:	2b30      	cmp	r3, #48	@ 0x30
 800f3ea:	d016      	beq.n	800f41a <UART_SetConfig+0x1b2>
 800f3ec:	2b30      	cmp	r3, #48	@ 0x30
 800f3ee:	d818      	bhi.n	800f422 <UART_SetConfig+0x1ba>
 800f3f0:	2b20      	cmp	r3, #32
 800f3f2:	d00a      	beq.n	800f40a <UART_SetConfig+0x1a2>
 800f3f4:	2b20      	cmp	r3, #32
 800f3f6:	d814      	bhi.n	800f422 <UART_SetConfig+0x1ba>
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d002      	beq.n	800f402 <UART_SetConfig+0x19a>
 800f3fc:	2b10      	cmp	r3, #16
 800f3fe:	d008      	beq.n	800f412 <UART_SetConfig+0x1aa>
 800f400:	e00f      	b.n	800f422 <UART_SetConfig+0x1ba>
 800f402:	2300      	movs	r3, #0
 800f404:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f408:	e0ad      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f40a:	2302      	movs	r3, #2
 800f40c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f410:	e0a9      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f412:	2304      	movs	r3, #4
 800f414:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f418:	e0a5      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f41a:	2308      	movs	r3, #8
 800f41c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f420:	e0a1      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f422:	2310      	movs	r3, #16
 800f424:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f428:	e09d      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f42a:	697b      	ldr	r3, [r7, #20]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	4a4a      	ldr	r2, [pc, #296]	@ (800f558 <UART_SetConfig+0x2f0>)
 800f430:	4293      	cmp	r3, r2
 800f432:	d125      	bne.n	800f480 <UART_SetConfig+0x218>
 800f434:	4b45      	ldr	r3, [pc, #276]	@ (800f54c <UART_SetConfig+0x2e4>)
 800f436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f43a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f43e:	2bc0      	cmp	r3, #192	@ 0xc0
 800f440:	d016      	beq.n	800f470 <UART_SetConfig+0x208>
 800f442:	2bc0      	cmp	r3, #192	@ 0xc0
 800f444:	d818      	bhi.n	800f478 <UART_SetConfig+0x210>
 800f446:	2b80      	cmp	r3, #128	@ 0x80
 800f448:	d00a      	beq.n	800f460 <UART_SetConfig+0x1f8>
 800f44a:	2b80      	cmp	r3, #128	@ 0x80
 800f44c:	d814      	bhi.n	800f478 <UART_SetConfig+0x210>
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d002      	beq.n	800f458 <UART_SetConfig+0x1f0>
 800f452:	2b40      	cmp	r3, #64	@ 0x40
 800f454:	d008      	beq.n	800f468 <UART_SetConfig+0x200>
 800f456:	e00f      	b.n	800f478 <UART_SetConfig+0x210>
 800f458:	2300      	movs	r3, #0
 800f45a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f45e:	e082      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f460:	2302      	movs	r3, #2
 800f462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f466:	e07e      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f468:	2304      	movs	r3, #4
 800f46a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f46e:	e07a      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f470:	2308      	movs	r3, #8
 800f472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f476:	e076      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f478:	2310      	movs	r3, #16
 800f47a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f47e:	e072      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f480:	697b      	ldr	r3, [r7, #20]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	4a35      	ldr	r2, [pc, #212]	@ (800f55c <UART_SetConfig+0x2f4>)
 800f486:	4293      	cmp	r3, r2
 800f488:	d12a      	bne.n	800f4e0 <UART_SetConfig+0x278>
 800f48a:	4b30      	ldr	r3, [pc, #192]	@ (800f54c <UART_SetConfig+0x2e4>)
 800f48c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f490:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f494:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f498:	d01a      	beq.n	800f4d0 <UART_SetConfig+0x268>
 800f49a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f49e:	d81b      	bhi.n	800f4d8 <UART_SetConfig+0x270>
 800f4a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f4a4:	d00c      	beq.n	800f4c0 <UART_SetConfig+0x258>
 800f4a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f4aa:	d815      	bhi.n	800f4d8 <UART_SetConfig+0x270>
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d003      	beq.n	800f4b8 <UART_SetConfig+0x250>
 800f4b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f4b4:	d008      	beq.n	800f4c8 <UART_SetConfig+0x260>
 800f4b6:	e00f      	b.n	800f4d8 <UART_SetConfig+0x270>
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f4be:	e052      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f4c0:	2302      	movs	r3, #2
 800f4c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f4c6:	e04e      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f4c8:	2304      	movs	r3, #4
 800f4ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f4ce:	e04a      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f4d0:	2308      	movs	r3, #8
 800f4d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f4d6:	e046      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f4d8:	2310      	movs	r3, #16
 800f4da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f4de:	e042      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f4e0:	697b      	ldr	r3, [r7, #20]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	4a17      	ldr	r2, [pc, #92]	@ (800f544 <UART_SetConfig+0x2dc>)
 800f4e6:	4293      	cmp	r3, r2
 800f4e8:	d13a      	bne.n	800f560 <UART_SetConfig+0x2f8>
 800f4ea:	4b18      	ldr	r3, [pc, #96]	@ (800f54c <UART_SetConfig+0x2e4>)
 800f4ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f4f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f4f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f4f8:	d01a      	beq.n	800f530 <UART_SetConfig+0x2c8>
 800f4fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f4fe:	d81b      	bhi.n	800f538 <UART_SetConfig+0x2d0>
 800f500:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f504:	d00c      	beq.n	800f520 <UART_SetConfig+0x2b8>
 800f506:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f50a:	d815      	bhi.n	800f538 <UART_SetConfig+0x2d0>
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d003      	beq.n	800f518 <UART_SetConfig+0x2b0>
 800f510:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f514:	d008      	beq.n	800f528 <UART_SetConfig+0x2c0>
 800f516:	e00f      	b.n	800f538 <UART_SetConfig+0x2d0>
 800f518:	2300      	movs	r3, #0
 800f51a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f51e:	e022      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f520:	2302      	movs	r3, #2
 800f522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f526:	e01e      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f528:	2304      	movs	r3, #4
 800f52a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f52e:	e01a      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f530:	2308      	movs	r3, #8
 800f532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f536:	e016      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f538:	2310      	movs	r3, #16
 800f53a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f53e:	e012      	b.n	800f566 <UART_SetConfig+0x2fe>
 800f540:	cfff69f3 	.word	0xcfff69f3
 800f544:	40008000 	.word	0x40008000
 800f548:	40013800 	.word	0x40013800
 800f54c:	40021000 	.word	0x40021000
 800f550:	40004400 	.word	0x40004400
 800f554:	40004800 	.word	0x40004800
 800f558:	40004c00 	.word	0x40004c00
 800f55c:	40005000 	.word	0x40005000
 800f560:	2310      	movs	r3, #16
 800f562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f566:	697b      	ldr	r3, [r7, #20]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	4aae      	ldr	r2, [pc, #696]	@ (800f824 <UART_SetConfig+0x5bc>)
 800f56c:	4293      	cmp	r3, r2
 800f56e:	f040 8097 	bne.w	800f6a0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f572:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f576:	2b08      	cmp	r3, #8
 800f578:	d823      	bhi.n	800f5c2 <UART_SetConfig+0x35a>
 800f57a:	a201      	add	r2, pc, #4	@ (adr r2, 800f580 <UART_SetConfig+0x318>)
 800f57c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f580:	0800f5a5 	.word	0x0800f5a5
 800f584:	0800f5c3 	.word	0x0800f5c3
 800f588:	0800f5ad 	.word	0x0800f5ad
 800f58c:	0800f5c3 	.word	0x0800f5c3
 800f590:	0800f5b3 	.word	0x0800f5b3
 800f594:	0800f5c3 	.word	0x0800f5c3
 800f598:	0800f5c3 	.word	0x0800f5c3
 800f59c:	0800f5c3 	.word	0x0800f5c3
 800f5a0:	0800f5bb 	.word	0x0800f5bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f5a4:	f7fa fb58 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800f5a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f5aa:	e010      	b.n	800f5ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f5ac:	4b9e      	ldr	r3, [pc, #632]	@ (800f828 <UART_SetConfig+0x5c0>)
 800f5ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f5b0:	e00d      	b.n	800f5ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f5b2:	f7fa fab9 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800f5b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f5b8:	e009      	b.n	800f5ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f5ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f5be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f5c0:	e005      	b.n	800f5ce <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f5c6:	2301      	movs	r3, #1
 800f5c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f5cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	f000 8130 	beq.w	800f836 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f5d6:	697b      	ldr	r3, [r7, #20]
 800f5d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5da:	4a94      	ldr	r2, [pc, #592]	@ (800f82c <UART_SetConfig+0x5c4>)
 800f5dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f5e0:	461a      	mov	r2, r3
 800f5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5e4:	fbb3 f3f2 	udiv	r3, r3, r2
 800f5e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f5ea:	697b      	ldr	r3, [r7, #20]
 800f5ec:	685a      	ldr	r2, [r3, #4]
 800f5ee:	4613      	mov	r3, r2
 800f5f0:	005b      	lsls	r3, r3, #1
 800f5f2:	4413      	add	r3, r2
 800f5f4:	69ba      	ldr	r2, [r7, #24]
 800f5f6:	429a      	cmp	r2, r3
 800f5f8:	d305      	bcc.n	800f606 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f5fa:	697b      	ldr	r3, [r7, #20]
 800f5fc:	685b      	ldr	r3, [r3, #4]
 800f5fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f600:	69ba      	ldr	r2, [r7, #24]
 800f602:	429a      	cmp	r2, r3
 800f604:	d903      	bls.n	800f60e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800f606:	2301      	movs	r3, #1
 800f608:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f60c:	e113      	b.n	800f836 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f610:	2200      	movs	r2, #0
 800f612:	60bb      	str	r3, [r7, #8]
 800f614:	60fa      	str	r2, [r7, #12]
 800f616:	697b      	ldr	r3, [r7, #20]
 800f618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f61a:	4a84      	ldr	r2, [pc, #528]	@ (800f82c <UART_SetConfig+0x5c4>)
 800f61c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f620:	b29b      	uxth	r3, r3
 800f622:	2200      	movs	r2, #0
 800f624:	603b      	str	r3, [r7, #0]
 800f626:	607a      	str	r2, [r7, #4]
 800f628:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f62c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f630:	f7f1 fb22 	bl	8000c78 <__aeabi_uldivmod>
 800f634:	4602      	mov	r2, r0
 800f636:	460b      	mov	r3, r1
 800f638:	4610      	mov	r0, r2
 800f63a:	4619      	mov	r1, r3
 800f63c:	f04f 0200 	mov.w	r2, #0
 800f640:	f04f 0300 	mov.w	r3, #0
 800f644:	020b      	lsls	r3, r1, #8
 800f646:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f64a:	0202      	lsls	r2, r0, #8
 800f64c:	6979      	ldr	r1, [r7, #20]
 800f64e:	6849      	ldr	r1, [r1, #4]
 800f650:	0849      	lsrs	r1, r1, #1
 800f652:	2000      	movs	r0, #0
 800f654:	460c      	mov	r4, r1
 800f656:	4605      	mov	r5, r0
 800f658:	eb12 0804 	adds.w	r8, r2, r4
 800f65c:	eb43 0905 	adc.w	r9, r3, r5
 800f660:	697b      	ldr	r3, [r7, #20]
 800f662:	685b      	ldr	r3, [r3, #4]
 800f664:	2200      	movs	r2, #0
 800f666:	469a      	mov	sl, r3
 800f668:	4693      	mov	fp, r2
 800f66a:	4652      	mov	r2, sl
 800f66c:	465b      	mov	r3, fp
 800f66e:	4640      	mov	r0, r8
 800f670:	4649      	mov	r1, r9
 800f672:	f7f1 fb01 	bl	8000c78 <__aeabi_uldivmod>
 800f676:	4602      	mov	r2, r0
 800f678:	460b      	mov	r3, r1
 800f67a:	4613      	mov	r3, r2
 800f67c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f67e:	6a3b      	ldr	r3, [r7, #32]
 800f680:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f684:	d308      	bcc.n	800f698 <UART_SetConfig+0x430>
 800f686:	6a3b      	ldr	r3, [r7, #32]
 800f688:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f68c:	d204      	bcs.n	800f698 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800f68e:	697b      	ldr	r3, [r7, #20]
 800f690:	681b      	ldr	r3, [r3, #0]
 800f692:	6a3a      	ldr	r2, [r7, #32]
 800f694:	60da      	str	r2, [r3, #12]
 800f696:	e0ce      	b.n	800f836 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800f698:	2301      	movs	r3, #1
 800f69a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f69e:	e0ca      	b.n	800f836 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f6a0:	697b      	ldr	r3, [r7, #20]
 800f6a2:	69db      	ldr	r3, [r3, #28]
 800f6a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f6a8:	d166      	bne.n	800f778 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800f6aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f6ae:	2b08      	cmp	r3, #8
 800f6b0:	d827      	bhi.n	800f702 <UART_SetConfig+0x49a>
 800f6b2:	a201      	add	r2, pc, #4	@ (adr r2, 800f6b8 <UART_SetConfig+0x450>)
 800f6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6b8:	0800f6dd 	.word	0x0800f6dd
 800f6bc:	0800f6e5 	.word	0x0800f6e5
 800f6c0:	0800f6ed 	.word	0x0800f6ed
 800f6c4:	0800f703 	.word	0x0800f703
 800f6c8:	0800f6f3 	.word	0x0800f6f3
 800f6cc:	0800f703 	.word	0x0800f703
 800f6d0:	0800f703 	.word	0x0800f703
 800f6d4:	0800f703 	.word	0x0800f703
 800f6d8:	0800f6fb 	.word	0x0800f6fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f6dc:	f7fa fabc 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800f6e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f6e2:	e014      	b.n	800f70e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f6e4:	f7fa face 	bl	8009c84 <HAL_RCC_GetPCLK2Freq>
 800f6e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f6ea:	e010      	b.n	800f70e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f6ec:	4b4e      	ldr	r3, [pc, #312]	@ (800f828 <UART_SetConfig+0x5c0>)
 800f6ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f6f0:	e00d      	b.n	800f70e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f6f2:	f7fa fa19 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800f6f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f6f8:	e009      	b.n	800f70e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f6fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f6fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f700:	e005      	b.n	800f70e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800f702:	2300      	movs	r3, #0
 800f704:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f706:	2301      	movs	r3, #1
 800f708:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f70c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f710:	2b00      	cmp	r3, #0
 800f712:	f000 8090 	beq.w	800f836 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f716:	697b      	ldr	r3, [r7, #20]
 800f718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f71a:	4a44      	ldr	r2, [pc, #272]	@ (800f82c <UART_SetConfig+0x5c4>)
 800f71c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f720:	461a      	mov	r2, r3
 800f722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f724:	fbb3 f3f2 	udiv	r3, r3, r2
 800f728:	005a      	lsls	r2, r3, #1
 800f72a:	697b      	ldr	r3, [r7, #20]
 800f72c:	685b      	ldr	r3, [r3, #4]
 800f72e:	085b      	lsrs	r3, r3, #1
 800f730:	441a      	add	r2, r3
 800f732:	697b      	ldr	r3, [r7, #20]
 800f734:	685b      	ldr	r3, [r3, #4]
 800f736:	fbb2 f3f3 	udiv	r3, r2, r3
 800f73a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f73c:	6a3b      	ldr	r3, [r7, #32]
 800f73e:	2b0f      	cmp	r3, #15
 800f740:	d916      	bls.n	800f770 <UART_SetConfig+0x508>
 800f742:	6a3b      	ldr	r3, [r7, #32]
 800f744:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f748:	d212      	bcs.n	800f770 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f74a:	6a3b      	ldr	r3, [r7, #32]
 800f74c:	b29b      	uxth	r3, r3
 800f74e:	f023 030f 	bic.w	r3, r3, #15
 800f752:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f754:	6a3b      	ldr	r3, [r7, #32]
 800f756:	085b      	lsrs	r3, r3, #1
 800f758:	b29b      	uxth	r3, r3
 800f75a:	f003 0307 	and.w	r3, r3, #7
 800f75e:	b29a      	uxth	r2, r3
 800f760:	8bfb      	ldrh	r3, [r7, #30]
 800f762:	4313      	orrs	r3, r2
 800f764:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f766:	697b      	ldr	r3, [r7, #20]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	8bfa      	ldrh	r2, [r7, #30]
 800f76c:	60da      	str	r2, [r3, #12]
 800f76e:	e062      	b.n	800f836 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800f770:	2301      	movs	r3, #1
 800f772:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f776:	e05e      	b.n	800f836 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f778:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f77c:	2b08      	cmp	r3, #8
 800f77e:	d828      	bhi.n	800f7d2 <UART_SetConfig+0x56a>
 800f780:	a201      	add	r2, pc, #4	@ (adr r2, 800f788 <UART_SetConfig+0x520>)
 800f782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f786:	bf00      	nop
 800f788:	0800f7ad 	.word	0x0800f7ad
 800f78c:	0800f7b5 	.word	0x0800f7b5
 800f790:	0800f7bd 	.word	0x0800f7bd
 800f794:	0800f7d3 	.word	0x0800f7d3
 800f798:	0800f7c3 	.word	0x0800f7c3
 800f79c:	0800f7d3 	.word	0x0800f7d3
 800f7a0:	0800f7d3 	.word	0x0800f7d3
 800f7a4:	0800f7d3 	.word	0x0800f7d3
 800f7a8:	0800f7cb 	.word	0x0800f7cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f7ac:	f7fa fa54 	bl	8009c58 <HAL_RCC_GetPCLK1Freq>
 800f7b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f7b2:	e014      	b.n	800f7de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f7b4:	f7fa fa66 	bl	8009c84 <HAL_RCC_GetPCLK2Freq>
 800f7b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f7ba:	e010      	b.n	800f7de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f7bc:	4b1a      	ldr	r3, [pc, #104]	@ (800f828 <UART_SetConfig+0x5c0>)
 800f7be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f7c0:	e00d      	b.n	800f7de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f7c2:	f7fa f9b1 	bl	8009b28 <HAL_RCC_GetSysClockFreq>
 800f7c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f7c8:	e009      	b.n	800f7de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f7ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f7ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f7d0:	e005      	b.n	800f7de <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f7d6:	2301      	movs	r3, #1
 800f7d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f7dc:	bf00      	nop
    }

    if (pclk != 0U)
 800f7de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d028      	beq.n	800f836 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f7e4:	697b      	ldr	r3, [r7, #20]
 800f7e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7e8:	4a10      	ldr	r2, [pc, #64]	@ (800f82c <UART_SetConfig+0x5c4>)
 800f7ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7f2:	fbb3 f2f2 	udiv	r2, r3, r2
 800f7f6:	697b      	ldr	r3, [r7, #20]
 800f7f8:	685b      	ldr	r3, [r3, #4]
 800f7fa:	085b      	lsrs	r3, r3, #1
 800f7fc:	441a      	add	r2, r3
 800f7fe:	697b      	ldr	r3, [r7, #20]
 800f800:	685b      	ldr	r3, [r3, #4]
 800f802:	fbb2 f3f3 	udiv	r3, r2, r3
 800f806:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f808:	6a3b      	ldr	r3, [r7, #32]
 800f80a:	2b0f      	cmp	r3, #15
 800f80c:	d910      	bls.n	800f830 <UART_SetConfig+0x5c8>
 800f80e:	6a3b      	ldr	r3, [r7, #32]
 800f810:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f814:	d20c      	bcs.n	800f830 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f816:	6a3b      	ldr	r3, [r7, #32]
 800f818:	b29a      	uxth	r2, r3
 800f81a:	697b      	ldr	r3, [r7, #20]
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	60da      	str	r2, [r3, #12]
 800f820:	e009      	b.n	800f836 <UART_SetConfig+0x5ce>
 800f822:	bf00      	nop
 800f824:	40008000 	.word	0x40008000
 800f828:	00f42400 	.word	0x00f42400
 800f82c:	08018084 	.word	0x08018084
      }
      else
      {
        ret = HAL_ERROR;
 800f830:	2301      	movs	r3, #1
 800f832:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f836:	697b      	ldr	r3, [r7, #20]
 800f838:	2201      	movs	r2, #1
 800f83a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f83e:	697b      	ldr	r3, [r7, #20]
 800f840:	2201      	movs	r2, #1
 800f842:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f846:	697b      	ldr	r3, [r7, #20]
 800f848:	2200      	movs	r2, #0
 800f84a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f84c:	697b      	ldr	r3, [r7, #20]
 800f84e:	2200      	movs	r2, #0
 800f850:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f852:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800f856:	4618      	mov	r0, r3
 800f858:	3730      	adds	r7, #48	@ 0x30
 800f85a:	46bd      	mov	sp, r7
 800f85c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800f860 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f860:	b480      	push	{r7}
 800f862:	b083      	sub	sp, #12
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f86c:	f003 0308 	and.w	r3, r3, #8
 800f870:	2b00      	cmp	r3, #0
 800f872:	d00a      	beq.n	800f88a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	685b      	ldr	r3, [r3, #4]
 800f87a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	430a      	orrs	r2, r1
 800f888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f88e:	f003 0301 	and.w	r3, r3, #1
 800f892:	2b00      	cmp	r3, #0
 800f894:	d00a      	beq.n	800f8ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	685b      	ldr	r3, [r3, #4]
 800f89c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	430a      	orrs	r2, r1
 800f8aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8b0:	f003 0302 	and.w	r3, r3, #2
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d00a      	beq.n	800f8ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	685b      	ldr	r3, [r3, #4]
 800f8be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	430a      	orrs	r2, r1
 800f8cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8d2:	f003 0304 	and.w	r3, r3, #4
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d00a      	beq.n	800f8f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	685b      	ldr	r3, [r3, #4]
 800f8e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	430a      	orrs	r2, r1
 800f8ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8f4:	f003 0310 	and.w	r3, r3, #16
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d00a      	beq.n	800f912 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	689b      	ldr	r3, [r3, #8]
 800f902:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	430a      	orrs	r2, r1
 800f910:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f916:	f003 0320 	and.w	r3, r3, #32
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d00a      	beq.n	800f934 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	689b      	ldr	r3, [r3, #8]
 800f924:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	430a      	orrs	r2, r1
 800f932:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d01a      	beq.n	800f976 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	685b      	ldr	r3, [r3, #4]
 800f946:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	430a      	orrs	r2, r1
 800f954:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f95a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f95e:	d10a      	bne.n	800f976 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	685b      	ldr	r3, [r3, #4]
 800f966:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	430a      	orrs	r2, r1
 800f974:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f97a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d00a      	beq.n	800f998 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	685b      	ldr	r3, [r3, #4]
 800f988:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	430a      	orrs	r2, r1
 800f996:	605a      	str	r2, [r3, #4]
  }
}
 800f998:	bf00      	nop
 800f99a:	370c      	adds	r7, #12
 800f99c:	46bd      	mov	sp, r7
 800f99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a2:	4770      	bx	lr

0800f9a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b098      	sub	sp, #96	@ 0x60
 800f9a8:	af02      	add	r7, sp, #8
 800f9aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f9b4:	f7f7 f852 	bl	8006a5c <HAL_GetTick>
 800f9b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	f003 0308 	and.w	r3, r3, #8
 800f9c4:	2b08      	cmp	r3, #8
 800f9c6:	d12f      	bne.n	800fa28 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f9c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f9cc:	9300      	str	r3, [sp, #0]
 800f9ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f9d0:	2200      	movs	r2, #0
 800f9d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f9d6:	6878      	ldr	r0, [r7, #4]
 800f9d8:	f000 f88e 	bl	800faf8 <UART_WaitOnFlagUntilTimeout>
 800f9dc:	4603      	mov	r3, r0
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d022      	beq.n	800fa28 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9ea:	e853 3f00 	ldrex	r3, [r3]
 800f9ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f9f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f9f6:	653b      	str	r3, [r7, #80]	@ 0x50
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	461a      	mov	r2, r3
 800f9fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fa00:	647b      	str	r3, [r7, #68]	@ 0x44
 800fa02:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fa06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fa08:	e841 2300 	strex	r3, r2, [r1]
 800fa0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fa0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d1e6      	bne.n	800f9e2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	2220      	movs	r2, #32
 800fa18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	2200      	movs	r2, #0
 800fa20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fa24:	2303      	movs	r3, #3
 800fa26:	e063      	b.n	800faf0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	f003 0304 	and.w	r3, r3, #4
 800fa32:	2b04      	cmp	r3, #4
 800fa34:	d149      	bne.n	800faca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fa36:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fa3a:	9300      	str	r3, [sp, #0]
 800fa3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fa3e:	2200      	movs	r2, #0
 800fa40:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800fa44:	6878      	ldr	r0, [r7, #4]
 800fa46:	f000 f857 	bl	800faf8 <UART_WaitOnFlagUntilTimeout>
 800fa4a:	4603      	mov	r3, r0
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d03c      	beq.n	800faca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa58:	e853 3f00 	ldrex	r3, [r3]
 800fa5c:	623b      	str	r3, [r7, #32]
   return(result);
 800fa5e:	6a3b      	ldr	r3, [r7, #32]
 800fa60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fa64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	461a      	mov	r2, r3
 800fa6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fa6e:	633b      	str	r3, [r7, #48]	@ 0x30
 800fa70:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fa74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa76:	e841 2300 	strex	r3, r2, [r1]
 800fa7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fa7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d1e6      	bne.n	800fa50 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	3308      	adds	r3, #8
 800fa88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa8a:	693b      	ldr	r3, [r7, #16]
 800fa8c:	e853 3f00 	ldrex	r3, [r3]
 800fa90:	60fb      	str	r3, [r7, #12]
   return(result);
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	f023 0301 	bic.w	r3, r3, #1
 800fa98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	3308      	adds	r3, #8
 800faa0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800faa2:	61fa      	str	r2, [r7, #28]
 800faa4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faa6:	69b9      	ldr	r1, [r7, #24]
 800faa8:	69fa      	ldr	r2, [r7, #28]
 800faaa:	e841 2300 	strex	r3, r2, [r1]
 800faae:	617b      	str	r3, [r7, #20]
   return(result);
 800fab0:	697b      	ldr	r3, [r7, #20]
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d1e5      	bne.n	800fa82 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	2220      	movs	r2, #32
 800faba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	2200      	movs	r2, #0
 800fac2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fac6:	2303      	movs	r3, #3
 800fac8:	e012      	b.n	800faf0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	2220      	movs	r2, #32
 800face:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	2220      	movs	r2, #32
 800fad6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	2200      	movs	r2, #0
 800fade:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	2200      	movs	r2, #0
 800fae4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	2200      	movs	r2, #0
 800faea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800faee:	2300      	movs	r3, #0
}
 800faf0:	4618      	mov	r0, r3
 800faf2:	3758      	adds	r7, #88	@ 0x58
 800faf4:	46bd      	mov	sp, r7
 800faf6:	bd80      	pop	{r7, pc}

0800faf8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b084      	sub	sp, #16
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	60f8      	str	r0, [r7, #12]
 800fb00:	60b9      	str	r1, [r7, #8]
 800fb02:	603b      	str	r3, [r7, #0]
 800fb04:	4613      	mov	r3, r2
 800fb06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fb08:	e049      	b.n	800fb9e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fb0a:	69bb      	ldr	r3, [r7, #24]
 800fb0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb10:	d045      	beq.n	800fb9e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fb12:	f7f6 ffa3 	bl	8006a5c <HAL_GetTick>
 800fb16:	4602      	mov	r2, r0
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	1ad3      	subs	r3, r2, r3
 800fb1c:	69ba      	ldr	r2, [r7, #24]
 800fb1e:	429a      	cmp	r2, r3
 800fb20:	d302      	bcc.n	800fb28 <UART_WaitOnFlagUntilTimeout+0x30>
 800fb22:	69bb      	ldr	r3, [r7, #24]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d101      	bne.n	800fb2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fb28:	2303      	movs	r3, #3
 800fb2a:	e048      	b.n	800fbbe <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	f003 0304 	and.w	r3, r3, #4
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d031      	beq.n	800fb9e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	69db      	ldr	r3, [r3, #28]
 800fb40:	f003 0308 	and.w	r3, r3, #8
 800fb44:	2b08      	cmp	r3, #8
 800fb46:	d110      	bne.n	800fb6a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	2208      	movs	r2, #8
 800fb4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fb50:	68f8      	ldr	r0, [r7, #12]
 800fb52:	f000 f838 	bl	800fbc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	2208      	movs	r2, #8
 800fb5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	2200      	movs	r2, #0
 800fb62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800fb66:	2301      	movs	r3, #1
 800fb68:	e029      	b.n	800fbbe <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	69db      	ldr	r3, [r3, #28]
 800fb70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fb74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fb78:	d111      	bne.n	800fb9e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fb82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fb84:	68f8      	ldr	r0, [r7, #12]
 800fb86:	f000 f81e 	bl	800fbc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	2220      	movs	r2, #32
 800fb8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	2200      	movs	r2, #0
 800fb96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800fb9a:	2303      	movs	r3, #3
 800fb9c:	e00f      	b.n	800fbbe <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	69da      	ldr	r2, [r3, #28]
 800fba4:	68bb      	ldr	r3, [r7, #8]
 800fba6:	4013      	ands	r3, r2
 800fba8:	68ba      	ldr	r2, [r7, #8]
 800fbaa:	429a      	cmp	r2, r3
 800fbac:	bf0c      	ite	eq
 800fbae:	2301      	moveq	r3, #1
 800fbb0:	2300      	movne	r3, #0
 800fbb2:	b2db      	uxtb	r3, r3
 800fbb4:	461a      	mov	r2, r3
 800fbb6:	79fb      	ldrb	r3, [r7, #7]
 800fbb8:	429a      	cmp	r2, r3
 800fbba:	d0a6      	beq.n	800fb0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fbbc:	2300      	movs	r3, #0
}
 800fbbe:	4618      	mov	r0, r3
 800fbc0:	3710      	adds	r7, #16
 800fbc2:	46bd      	mov	sp, r7
 800fbc4:	bd80      	pop	{r7, pc}

0800fbc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fbc6:	b480      	push	{r7}
 800fbc8:	b095      	sub	sp, #84	@ 0x54
 800fbca:	af00      	add	r7, sp, #0
 800fbcc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbd6:	e853 3f00 	ldrex	r3, [r3]
 800fbda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fbdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fbe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	461a      	mov	r2, r3
 800fbea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fbec:	643b      	str	r3, [r7, #64]	@ 0x40
 800fbee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbf0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fbf2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fbf4:	e841 2300 	strex	r3, r2, [r1]
 800fbf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fbfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d1e6      	bne.n	800fbce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	3308      	adds	r3, #8
 800fc06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc08:	6a3b      	ldr	r3, [r7, #32]
 800fc0a:	e853 3f00 	ldrex	r3, [r3]
 800fc0e:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc10:	69fb      	ldr	r3, [r7, #28]
 800fc12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fc16:	f023 0301 	bic.w	r3, r3, #1
 800fc1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	3308      	adds	r3, #8
 800fc22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fc24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fc26:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fc2c:	e841 2300 	strex	r3, r2, [r1]
 800fc30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fc32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d1e3      	bne.n	800fc00 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc3c:	2b01      	cmp	r3, #1
 800fc3e:	d118      	bne.n	800fc72 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	e853 3f00 	ldrex	r3, [r3]
 800fc4c:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc4e:	68bb      	ldr	r3, [r7, #8]
 800fc50:	f023 0310 	bic.w	r3, r3, #16
 800fc54:	647b      	str	r3, [r7, #68]	@ 0x44
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	461a      	mov	r2, r3
 800fc5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fc5e:	61bb      	str	r3, [r7, #24]
 800fc60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc62:	6979      	ldr	r1, [r7, #20]
 800fc64:	69ba      	ldr	r2, [r7, #24]
 800fc66:	e841 2300 	strex	r3, r2, [r1]
 800fc6a:	613b      	str	r3, [r7, #16]
   return(result);
 800fc6c:	693b      	ldr	r3, [r7, #16]
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d1e6      	bne.n	800fc40 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	2220      	movs	r2, #32
 800fc76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	2200      	movs	r2, #0
 800fc84:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800fc86:	bf00      	nop
 800fc88:	3754      	adds	r7, #84	@ 0x54
 800fc8a:	46bd      	mov	sp, r7
 800fc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc90:	4770      	bx	lr

0800fc92 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fc92:	b480      	push	{r7}
 800fc94:	b085      	sub	sp, #20
 800fc96:	af00      	add	r7, sp, #0
 800fc98:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fca0:	2b01      	cmp	r3, #1
 800fca2:	d101      	bne.n	800fca8 <HAL_UARTEx_DisableFifoMode+0x16>
 800fca4:	2302      	movs	r3, #2
 800fca6:	e027      	b.n	800fcf8 <HAL_UARTEx_DisableFifoMode+0x66>
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	2201      	movs	r2, #1
 800fcac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	2224      	movs	r2, #36	@ 0x24
 800fcb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	681a      	ldr	r2, [r3, #0]
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	f022 0201 	bic.w	r2, r2, #1
 800fcce:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800fcd6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	2200      	movs	r2, #0
 800fcdc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	68fa      	ldr	r2, [r7, #12]
 800fce4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	2220      	movs	r2, #32
 800fcea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	2200      	movs	r2, #0
 800fcf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fcf6:	2300      	movs	r3, #0
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3714      	adds	r7, #20
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd02:	4770      	bx	lr

0800fd04 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fd04:	b580      	push	{r7, lr}
 800fd06:	b084      	sub	sp, #16
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	6078      	str	r0, [r7, #4]
 800fd0c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fd14:	2b01      	cmp	r3, #1
 800fd16:	d101      	bne.n	800fd1c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800fd18:	2302      	movs	r3, #2
 800fd1a:	e02d      	b.n	800fd78 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	2201      	movs	r2, #1
 800fd20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	2224      	movs	r2, #36	@ 0x24
 800fd28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	681a      	ldr	r2, [r3, #0]
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	f022 0201 	bic.w	r2, r2, #1
 800fd42:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	689b      	ldr	r3, [r3, #8]
 800fd4a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	683a      	ldr	r2, [r7, #0]
 800fd54:	430a      	orrs	r2, r1
 800fd56:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fd58:	6878      	ldr	r0, [r7, #4]
 800fd5a:	f000 f84f 	bl	800fdfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	68fa      	ldr	r2, [r7, #12]
 800fd64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	2220      	movs	r2, #32
 800fd6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	2200      	movs	r2, #0
 800fd72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fd76:	2300      	movs	r3, #0
}
 800fd78:	4618      	mov	r0, r3
 800fd7a:	3710      	adds	r7, #16
 800fd7c:	46bd      	mov	sp, r7
 800fd7e:	bd80      	pop	{r7, pc}

0800fd80 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fd80:	b580      	push	{r7, lr}
 800fd82:	b084      	sub	sp, #16
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	6078      	str	r0, [r7, #4]
 800fd88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fd90:	2b01      	cmp	r3, #1
 800fd92:	d101      	bne.n	800fd98 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fd94:	2302      	movs	r3, #2
 800fd96:	e02d      	b.n	800fdf4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	2201      	movs	r2, #1
 800fd9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	2224      	movs	r2, #36	@ 0x24
 800fda4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	681a      	ldr	r2, [r3, #0]
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	f022 0201 	bic.w	r2, r2, #1
 800fdbe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	689b      	ldr	r3, [r3, #8]
 800fdc6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	683a      	ldr	r2, [r7, #0]
 800fdd0:	430a      	orrs	r2, r1
 800fdd2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fdd4:	6878      	ldr	r0, [r7, #4]
 800fdd6:	f000 f811 	bl	800fdfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	68fa      	ldr	r2, [r7, #12]
 800fde0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	2220      	movs	r2, #32
 800fde6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	2200      	movs	r2, #0
 800fdee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fdf2:	2300      	movs	r3, #0
}
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	3710      	adds	r7, #16
 800fdf8:	46bd      	mov	sp, r7
 800fdfa:	bd80      	pop	{r7, pc}

0800fdfc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800fdfc:	b480      	push	{r7}
 800fdfe:	b085      	sub	sp, #20
 800fe00:	af00      	add	r7, sp, #0
 800fe02:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d108      	bne.n	800fe1e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	2201      	movs	r2, #1
 800fe10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	2201      	movs	r2, #1
 800fe18:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800fe1c:	e031      	b.n	800fe82 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800fe1e:	2308      	movs	r3, #8
 800fe20:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800fe22:	2308      	movs	r3, #8
 800fe24:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	689b      	ldr	r3, [r3, #8]
 800fe2c:	0e5b      	lsrs	r3, r3, #25
 800fe2e:	b2db      	uxtb	r3, r3
 800fe30:	f003 0307 	and.w	r3, r3, #7
 800fe34:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	689b      	ldr	r3, [r3, #8]
 800fe3c:	0f5b      	lsrs	r3, r3, #29
 800fe3e:	b2db      	uxtb	r3, r3
 800fe40:	f003 0307 	and.w	r3, r3, #7
 800fe44:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fe46:	7bbb      	ldrb	r3, [r7, #14]
 800fe48:	7b3a      	ldrb	r2, [r7, #12]
 800fe4a:	4911      	ldr	r1, [pc, #68]	@ (800fe90 <UARTEx_SetNbDataToProcess+0x94>)
 800fe4c:	5c8a      	ldrb	r2, [r1, r2]
 800fe4e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800fe52:	7b3a      	ldrb	r2, [r7, #12]
 800fe54:	490f      	ldr	r1, [pc, #60]	@ (800fe94 <UARTEx_SetNbDataToProcess+0x98>)
 800fe56:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fe58:	fb93 f3f2 	sdiv	r3, r3, r2
 800fe5c:	b29a      	uxth	r2, r3
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fe64:	7bfb      	ldrb	r3, [r7, #15]
 800fe66:	7b7a      	ldrb	r2, [r7, #13]
 800fe68:	4909      	ldr	r1, [pc, #36]	@ (800fe90 <UARTEx_SetNbDataToProcess+0x94>)
 800fe6a:	5c8a      	ldrb	r2, [r1, r2]
 800fe6c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800fe70:	7b7a      	ldrb	r2, [r7, #13]
 800fe72:	4908      	ldr	r1, [pc, #32]	@ (800fe94 <UARTEx_SetNbDataToProcess+0x98>)
 800fe74:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fe76:	fb93 f3f2 	sdiv	r3, r3, r2
 800fe7a:	b29a      	uxth	r2, r3
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800fe82:	bf00      	nop
 800fe84:	3714      	adds	r7, #20
 800fe86:	46bd      	mov	sp, r7
 800fe88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe8c:	4770      	bx	lr
 800fe8e:	bf00      	nop
 800fe90:	0801809c 	.word	0x0801809c
 800fe94:	080180a4 	.word	0x080180a4

0800fe98 <malloc>:
 800fe98:	4b02      	ldr	r3, [pc, #8]	@ (800fea4 <malloc+0xc>)
 800fe9a:	4601      	mov	r1, r0
 800fe9c:	6818      	ldr	r0, [r3, #0]
 800fe9e:	f000 b825 	b.w	800feec <_malloc_r>
 800fea2:	bf00      	nop
 800fea4:	2000003c 	.word	0x2000003c

0800fea8 <sbrk_aligned>:
 800fea8:	b570      	push	{r4, r5, r6, lr}
 800feaa:	4e0f      	ldr	r6, [pc, #60]	@ (800fee8 <sbrk_aligned+0x40>)
 800feac:	460c      	mov	r4, r1
 800feae:	6831      	ldr	r1, [r6, #0]
 800feb0:	4605      	mov	r5, r0
 800feb2:	b911      	cbnz	r1, 800feba <sbrk_aligned+0x12>
 800feb4:	f000 fe78 	bl	8010ba8 <_sbrk_r>
 800feb8:	6030      	str	r0, [r6, #0]
 800feba:	4621      	mov	r1, r4
 800febc:	4628      	mov	r0, r5
 800febe:	f000 fe73 	bl	8010ba8 <_sbrk_r>
 800fec2:	1c43      	adds	r3, r0, #1
 800fec4:	d103      	bne.n	800fece <sbrk_aligned+0x26>
 800fec6:	f04f 34ff 	mov.w	r4, #4294967295
 800feca:	4620      	mov	r0, r4
 800fecc:	bd70      	pop	{r4, r5, r6, pc}
 800fece:	1cc4      	adds	r4, r0, #3
 800fed0:	f024 0403 	bic.w	r4, r4, #3
 800fed4:	42a0      	cmp	r0, r4
 800fed6:	d0f8      	beq.n	800feca <sbrk_aligned+0x22>
 800fed8:	1a21      	subs	r1, r4, r0
 800feda:	4628      	mov	r0, r5
 800fedc:	f000 fe64 	bl	8010ba8 <_sbrk_r>
 800fee0:	3001      	adds	r0, #1
 800fee2:	d1f2      	bne.n	800feca <sbrk_aligned+0x22>
 800fee4:	e7ef      	b.n	800fec6 <sbrk_aligned+0x1e>
 800fee6:	bf00      	nop
 800fee8:	20000bb0 	.word	0x20000bb0

0800feec <_malloc_r>:
 800feec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fef0:	1ccd      	adds	r5, r1, #3
 800fef2:	f025 0503 	bic.w	r5, r5, #3
 800fef6:	3508      	adds	r5, #8
 800fef8:	2d0c      	cmp	r5, #12
 800fefa:	bf38      	it	cc
 800fefc:	250c      	movcc	r5, #12
 800fefe:	2d00      	cmp	r5, #0
 800ff00:	4606      	mov	r6, r0
 800ff02:	db01      	blt.n	800ff08 <_malloc_r+0x1c>
 800ff04:	42a9      	cmp	r1, r5
 800ff06:	d904      	bls.n	800ff12 <_malloc_r+0x26>
 800ff08:	230c      	movs	r3, #12
 800ff0a:	6033      	str	r3, [r6, #0]
 800ff0c:	2000      	movs	r0, #0
 800ff0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ffe8 <_malloc_r+0xfc>
 800ff16:	f000 f869 	bl	800ffec <__malloc_lock>
 800ff1a:	f8d8 3000 	ldr.w	r3, [r8]
 800ff1e:	461c      	mov	r4, r3
 800ff20:	bb44      	cbnz	r4, 800ff74 <_malloc_r+0x88>
 800ff22:	4629      	mov	r1, r5
 800ff24:	4630      	mov	r0, r6
 800ff26:	f7ff ffbf 	bl	800fea8 <sbrk_aligned>
 800ff2a:	1c43      	adds	r3, r0, #1
 800ff2c:	4604      	mov	r4, r0
 800ff2e:	d158      	bne.n	800ffe2 <_malloc_r+0xf6>
 800ff30:	f8d8 4000 	ldr.w	r4, [r8]
 800ff34:	4627      	mov	r7, r4
 800ff36:	2f00      	cmp	r7, #0
 800ff38:	d143      	bne.n	800ffc2 <_malloc_r+0xd6>
 800ff3a:	2c00      	cmp	r4, #0
 800ff3c:	d04b      	beq.n	800ffd6 <_malloc_r+0xea>
 800ff3e:	6823      	ldr	r3, [r4, #0]
 800ff40:	4639      	mov	r1, r7
 800ff42:	4630      	mov	r0, r6
 800ff44:	eb04 0903 	add.w	r9, r4, r3
 800ff48:	f000 fe2e 	bl	8010ba8 <_sbrk_r>
 800ff4c:	4581      	cmp	r9, r0
 800ff4e:	d142      	bne.n	800ffd6 <_malloc_r+0xea>
 800ff50:	6821      	ldr	r1, [r4, #0]
 800ff52:	1a6d      	subs	r5, r5, r1
 800ff54:	4629      	mov	r1, r5
 800ff56:	4630      	mov	r0, r6
 800ff58:	f7ff ffa6 	bl	800fea8 <sbrk_aligned>
 800ff5c:	3001      	adds	r0, #1
 800ff5e:	d03a      	beq.n	800ffd6 <_malloc_r+0xea>
 800ff60:	6823      	ldr	r3, [r4, #0]
 800ff62:	442b      	add	r3, r5
 800ff64:	6023      	str	r3, [r4, #0]
 800ff66:	f8d8 3000 	ldr.w	r3, [r8]
 800ff6a:	685a      	ldr	r2, [r3, #4]
 800ff6c:	bb62      	cbnz	r2, 800ffc8 <_malloc_r+0xdc>
 800ff6e:	f8c8 7000 	str.w	r7, [r8]
 800ff72:	e00f      	b.n	800ff94 <_malloc_r+0xa8>
 800ff74:	6822      	ldr	r2, [r4, #0]
 800ff76:	1b52      	subs	r2, r2, r5
 800ff78:	d420      	bmi.n	800ffbc <_malloc_r+0xd0>
 800ff7a:	2a0b      	cmp	r2, #11
 800ff7c:	d917      	bls.n	800ffae <_malloc_r+0xc2>
 800ff7e:	1961      	adds	r1, r4, r5
 800ff80:	42a3      	cmp	r3, r4
 800ff82:	6025      	str	r5, [r4, #0]
 800ff84:	bf18      	it	ne
 800ff86:	6059      	strne	r1, [r3, #4]
 800ff88:	6863      	ldr	r3, [r4, #4]
 800ff8a:	bf08      	it	eq
 800ff8c:	f8c8 1000 	streq.w	r1, [r8]
 800ff90:	5162      	str	r2, [r4, r5]
 800ff92:	604b      	str	r3, [r1, #4]
 800ff94:	4630      	mov	r0, r6
 800ff96:	f000 f82f 	bl	800fff8 <__malloc_unlock>
 800ff9a:	f104 000b 	add.w	r0, r4, #11
 800ff9e:	1d23      	adds	r3, r4, #4
 800ffa0:	f020 0007 	bic.w	r0, r0, #7
 800ffa4:	1ac2      	subs	r2, r0, r3
 800ffa6:	bf1c      	itt	ne
 800ffa8:	1a1b      	subne	r3, r3, r0
 800ffaa:	50a3      	strne	r3, [r4, r2]
 800ffac:	e7af      	b.n	800ff0e <_malloc_r+0x22>
 800ffae:	6862      	ldr	r2, [r4, #4]
 800ffb0:	42a3      	cmp	r3, r4
 800ffb2:	bf0c      	ite	eq
 800ffb4:	f8c8 2000 	streq.w	r2, [r8]
 800ffb8:	605a      	strne	r2, [r3, #4]
 800ffba:	e7eb      	b.n	800ff94 <_malloc_r+0xa8>
 800ffbc:	4623      	mov	r3, r4
 800ffbe:	6864      	ldr	r4, [r4, #4]
 800ffc0:	e7ae      	b.n	800ff20 <_malloc_r+0x34>
 800ffc2:	463c      	mov	r4, r7
 800ffc4:	687f      	ldr	r7, [r7, #4]
 800ffc6:	e7b6      	b.n	800ff36 <_malloc_r+0x4a>
 800ffc8:	461a      	mov	r2, r3
 800ffca:	685b      	ldr	r3, [r3, #4]
 800ffcc:	42a3      	cmp	r3, r4
 800ffce:	d1fb      	bne.n	800ffc8 <_malloc_r+0xdc>
 800ffd0:	2300      	movs	r3, #0
 800ffd2:	6053      	str	r3, [r2, #4]
 800ffd4:	e7de      	b.n	800ff94 <_malloc_r+0xa8>
 800ffd6:	230c      	movs	r3, #12
 800ffd8:	6033      	str	r3, [r6, #0]
 800ffda:	4630      	mov	r0, r6
 800ffdc:	f000 f80c 	bl	800fff8 <__malloc_unlock>
 800ffe0:	e794      	b.n	800ff0c <_malloc_r+0x20>
 800ffe2:	6005      	str	r5, [r0, #0]
 800ffe4:	e7d6      	b.n	800ff94 <_malloc_r+0xa8>
 800ffe6:	bf00      	nop
 800ffe8:	20000bb4 	.word	0x20000bb4

0800ffec <__malloc_lock>:
 800ffec:	4801      	ldr	r0, [pc, #4]	@ (800fff4 <__malloc_lock+0x8>)
 800ffee:	f000 be28 	b.w	8010c42 <__retarget_lock_acquire_recursive>
 800fff2:	bf00      	nop
 800fff4:	20000cf8 	.word	0x20000cf8

0800fff8 <__malloc_unlock>:
 800fff8:	4801      	ldr	r0, [pc, #4]	@ (8010000 <__malloc_unlock+0x8>)
 800fffa:	f000 be23 	b.w	8010c44 <__retarget_lock_release_recursive>
 800fffe:	bf00      	nop
 8010000:	20000cf8 	.word	0x20000cf8

08010004 <__cvt>:
 8010004:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010008:	ec57 6b10 	vmov	r6, r7, d0
 801000c:	2f00      	cmp	r7, #0
 801000e:	460c      	mov	r4, r1
 8010010:	4619      	mov	r1, r3
 8010012:	463b      	mov	r3, r7
 8010014:	bfbb      	ittet	lt
 8010016:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801001a:	461f      	movlt	r7, r3
 801001c:	2300      	movge	r3, #0
 801001e:	232d      	movlt	r3, #45	@ 0x2d
 8010020:	700b      	strb	r3, [r1, #0]
 8010022:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010024:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010028:	4691      	mov	r9, r2
 801002a:	f023 0820 	bic.w	r8, r3, #32
 801002e:	bfbc      	itt	lt
 8010030:	4632      	movlt	r2, r6
 8010032:	4616      	movlt	r6, r2
 8010034:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010038:	d005      	beq.n	8010046 <__cvt+0x42>
 801003a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801003e:	d100      	bne.n	8010042 <__cvt+0x3e>
 8010040:	3401      	adds	r4, #1
 8010042:	2102      	movs	r1, #2
 8010044:	e000      	b.n	8010048 <__cvt+0x44>
 8010046:	2103      	movs	r1, #3
 8010048:	ab03      	add	r3, sp, #12
 801004a:	9301      	str	r3, [sp, #4]
 801004c:	ab02      	add	r3, sp, #8
 801004e:	9300      	str	r3, [sp, #0]
 8010050:	ec47 6b10 	vmov	d0, r6, r7
 8010054:	4653      	mov	r3, sl
 8010056:	4622      	mov	r2, r4
 8010058:	f000 fe8e 	bl	8010d78 <_dtoa_r>
 801005c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010060:	4605      	mov	r5, r0
 8010062:	d119      	bne.n	8010098 <__cvt+0x94>
 8010064:	f019 0f01 	tst.w	r9, #1
 8010068:	d00e      	beq.n	8010088 <__cvt+0x84>
 801006a:	eb00 0904 	add.w	r9, r0, r4
 801006e:	2200      	movs	r2, #0
 8010070:	2300      	movs	r3, #0
 8010072:	4630      	mov	r0, r6
 8010074:	4639      	mov	r1, r7
 8010076:	f7f0 fd3f 	bl	8000af8 <__aeabi_dcmpeq>
 801007a:	b108      	cbz	r0, 8010080 <__cvt+0x7c>
 801007c:	f8cd 900c 	str.w	r9, [sp, #12]
 8010080:	2230      	movs	r2, #48	@ 0x30
 8010082:	9b03      	ldr	r3, [sp, #12]
 8010084:	454b      	cmp	r3, r9
 8010086:	d31e      	bcc.n	80100c6 <__cvt+0xc2>
 8010088:	9b03      	ldr	r3, [sp, #12]
 801008a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801008c:	1b5b      	subs	r3, r3, r5
 801008e:	4628      	mov	r0, r5
 8010090:	6013      	str	r3, [r2, #0]
 8010092:	b004      	add	sp, #16
 8010094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010098:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801009c:	eb00 0904 	add.w	r9, r0, r4
 80100a0:	d1e5      	bne.n	801006e <__cvt+0x6a>
 80100a2:	7803      	ldrb	r3, [r0, #0]
 80100a4:	2b30      	cmp	r3, #48	@ 0x30
 80100a6:	d10a      	bne.n	80100be <__cvt+0xba>
 80100a8:	2200      	movs	r2, #0
 80100aa:	2300      	movs	r3, #0
 80100ac:	4630      	mov	r0, r6
 80100ae:	4639      	mov	r1, r7
 80100b0:	f7f0 fd22 	bl	8000af8 <__aeabi_dcmpeq>
 80100b4:	b918      	cbnz	r0, 80100be <__cvt+0xba>
 80100b6:	f1c4 0401 	rsb	r4, r4, #1
 80100ba:	f8ca 4000 	str.w	r4, [sl]
 80100be:	f8da 3000 	ldr.w	r3, [sl]
 80100c2:	4499      	add	r9, r3
 80100c4:	e7d3      	b.n	801006e <__cvt+0x6a>
 80100c6:	1c59      	adds	r1, r3, #1
 80100c8:	9103      	str	r1, [sp, #12]
 80100ca:	701a      	strb	r2, [r3, #0]
 80100cc:	e7d9      	b.n	8010082 <__cvt+0x7e>

080100ce <__exponent>:
 80100ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80100d0:	2900      	cmp	r1, #0
 80100d2:	bfba      	itte	lt
 80100d4:	4249      	neglt	r1, r1
 80100d6:	232d      	movlt	r3, #45	@ 0x2d
 80100d8:	232b      	movge	r3, #43	@ 0x2b
 80100da:	2909      	cmp	r1, #9
 80100dc:	7002      	strb	r2, [r0, #0]
 80100de:	7043      	strb	r3, [r0, #1]
 80100e0:	dd29      	ble.n	8010136 <__exponent+0x68>
 80100e2:	f10d 0307 	add.w	r3, sp, #7
 80100e6:	461d      	mov	r5, r3
 80100e8:	270a      	movs	r7, #10
 80100ea:	461a      	mov	r2, r3
 80100ec:	fbb1 f6f7 	udiv	r6, r1, r7
 80100f0:	fb07 1416 	mls	r4, r7, r6, r1
 80100f4:	3430      	adds	r4, #48	@ 0x30
 80100f6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80100fa:	460c      	mov	r4, r1
 80100fc:	2c63      	cmp	r4, #99	@ 0x63
 80100fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8010102:	4631      	mov	r1, r6
 8010104:	dcf1      	bgt.n	80100ea <__exponent+0x1c>
 8010106:	3130      	adds	r1, #48	@ 0x30
 8010108:	1e94      	subs	r4, r2, #2
 801010a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801010e:	1c41      	adds	r1, r0, #1
 8010110:	4623      	mov	r3, r4
 8010112:	42ab      	cmp	r3, r5
 8010114:	d30a      	bcc.n	801012c <__exponent+0x5e>
 8010116:	f10d 0309 	add.w	r3, sp, #9
 801011a:	1a9b      	subs	r3, r3, r2
 801011c:	42ac      	cmp	r4, r5
 801011e:	bf88      	it	hi
 8010120:	2300      	movhi	r3, #0
 8010122:	3302      	adds	r3, #2
 8010124:	4403      	add	r3, r0
 8010126:	1a18      	subs	r0, r3, r0
 8010128:	b003      	add	sp, #12
 801012a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801012c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010130:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010134:	e7ed      	b.n	8010112 <__exponent+0x44>
 8010136:	2330      	movs	r3, #48	@ 0x30
 8010138:	3130      	adds	r1, #48	@ 0x30
 801013a:	7083      	strb	r3, [r0, #2]
 801013c:	70c1      	strb	r1, [r0, #3]
 801013e:	1d03      	adds	r3, r0, #4
 8010140:	e7f1      	b.n	8010126 <__exponent+0x58>
	...

08010144 <_printf_float>:
 8010144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010148:	b08d      	sub	sp, #52	@ 0x34
 801014a:	460c      	mov	r4, r1
 801014c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010150:	4616      	mov	r6, r2
 8010152:	461f      	mov	r7, r3
 8010154:	4605      	mov	r5, r0
 8010156:	f000 fcef 	bl	8010b38 <_localeconv_r>
 801015a:	6803      	ldr	r3, [r0, #0]
 801015c:	9304      	str	r3, [sp, #16]
 801015e:	4618      	mov	r0, r3
 8010160:	f7f0 f89e 	bl	80002a0 <strlen>
 8010164:	2300      	movs	r3, #0
 8010166:	930a      	str	r3, [sp, #40]	@ 0x28
 8010168:	f8d8 3000 	ldr.w	r3, [r8]
 801016c:	9005      	str	r0, [sp, #20]
 801016e:	3307      	adds	r3, #7
 8010170:	f023 0307 	bic.w	r3, r3, #7
 8010174:	f103 0208 	add.w	r2, r3, #8
 8010178:	f894 a018 	ldrb.w	sl, [r4, #24]
 801017c:	f8d4 b000 	ldr.w	fp, [r4]
 8010180:	f8c8 2000 	str.w	r2, [r8]
 8010184:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010188:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801018c:	9307      	str	r3, [sp, #28]
 801018e:	f8cd 8018 	str.w	r8, [sp, #24]
 8010192:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010196:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801019a:	4b9c      	ldr	r3, [pc, #624]	@ (801040c <_printf_float+0x2c8>)
 801019c:	f04f 32ff 	mov.w	r2, #4294967295
 80101a0:	f7f0 fcdc 	bl	8000b5c <__aeabi_dcmpun>
 80101a4:	bb70      	cbnz	r0, 8010204 <_printf_float+0xc0>
 80101a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80101aa:	4b98      	ldr	r3, [pc, #608]	@ (801040c <_printf_float+0x2c8>)
 80101ac:	f04f 32ff 	mov.w	r2, #4294967295
 80101b0:	f7f0 fcb6 	bl	8000b20 <__aeabi_dcmple>
 80101b4:	bb30      	cbnz	r0, 8010204 <_printf_float+0xc0>
 80101b6:	2200      	movs	r2, #0
 80101b8:	2300      	movs	r3, #0
 80101ba:	4640      	mov	r0, r8
 80101bc:	4649      	mov	r1, r9
 80101be:	f7f0 fca5 	bl	8000b0c <__aeabi_dcmplt>
 80101c2:	b110      	cbz	r0, 80101ca <_printf_float+0x86>
 80101c4:	232d      	movs	r3, #45	@ 0x2d
 80101c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80101ca:	4a91      	ldr	r2, [pc, #580]	@ (8010410 <_printf_float+0x2cc>)
 80101cc:	4b91      	ldr	r3, [pc, #580]	@ (8010414 <_printf_float+0x2d0>)
 80101ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80101d2:	bf94      	ite	ls
 80101d4:	4690      	movls	r8, r2
 80101d6:	4698      	movhi	r8, r3
 80101d8:	2303      	movs	r3, #3
 80101da:	6123      	str	r3, [r4, #16]
 80101dc:	f02b 0304 	bic.w	r3, fp, #4
 80101e0:	6023      	str	r3, [r4, #0]
 80101e2:	f04f 0900 	mov.w	r9, #0
 80101e6:	9700      	str	r7, [sp, #0]
 80101e8:	4633      	mov	r3, r6
 80101ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80101ec:	4621      	mov	r1, r4
 80101ee:	4628      	mov	r0, r5
 80101f0:	f000 f9d2 	bl	8010598 <_printf_common>
 80101f4:	3001      	adds	r0, #1
 80101f6:	f040 808d 	bne.w	8010314 <_printf_float+0x1d0>
 80101fa:	f04f 30ff 	mov.w	r0, #4294967295
 80101fe:	b00d      	add	sp, #52	@ 0x34
 8010200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010204:	4642      	mov	r2, r8
 8010206:	464b      	mov	r3, r9
 8010208:	4640      	mov	r0, r8
 801020a:	4649      	mov	r1, r9
 801020c:	f7f0 fca6 	bl	8000b5c <__aeabi_dcmpun>
 8010210:	b140      	cbz	r0, 8010224 <_printf_float+0xe0>
 8010212:	464b      	mov	r3, r9
 8010214:	2b00      	cmp	r3, #0
 8010216:	bfbc      	itt	lt
 8010218:	232d      	movlt	r3, #45	@ 0x2d
 801021a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801021e:	4a7e      	ldr	r2, [pc, #504]	@ (8010418 <_printf_float+0x2d4>)
 8010220:	4b7e      	ldr	r3, [pc, #504]	@ (801041c <_printf_float+0x2d8>)
 8010222:	e7d4      	b.n	80101ce <_printf_float+0x8a>
 8010224:	6863      	ldr	r3, [r4, #4]
 8010226:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801022a:	9206      	str	r2, [sp, #24]
 801022c:	1c5a      	adds	r2, r3, #1
 801022e:	d13b      	bne.n	80102a8 <_printf_float+0x164>
 8010230:	2306      	movs	r3, #6
 8010232:	6063      	str	r3, [r4, #4]
 8010234:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010238:	2300      	movs	r3, #0
 801023a:	6022      	str	r2, [r4, #0]
 801023c:	9303      	str	r3, [sp, #12]
 801023e:	ab0a      	add	r3, sp, #40	@ 0x28
 8010240:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010244:	ab09      	add	r3, sp, #36	@ 0x24
 8010246:	9300      	str	r3, [sp, #0]
 8010248:	6861      	ldr	r1, [r4, #4]
 801024a:	ec49 8b10 	vmov	d0, r8, r9
 801024e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010252:	4628      	mov	r0, r5
 8010254:	f7ff fed6 	bl	8010004 <__cvt>
 8010258:	9b06      	ldr	r3, [sp, #24]
 801025a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801025c:	2b47      	cmp	r3, #71	@ 0x47
 801025e:	4680      	mov	r8, r0
 8010260:	d129      	bne.n	80102b6 <_printf_float+0x172>
 8010262:	1cc8      	adds	r0, r1, #3
 8010264:	db02      	blt.n	801026c <_printf_float+0x128>
 8010266:	6863      	ldr	r3, [r4, #4]
 8010268:	4299      	cmp	r1, r3
 801026a:	dd41      	ble.n	80102f0 <_printf_float+0x1ac>
 801026c:	f1aa 0a02 	sub.w	sl, sl, #2
 8010270:	fa5f fa8a 	uxtb.w	sl, sl
 8010274:	3901      	subs	r1, #1
 8010276:	4652      	mov	r2, sl
 8010278:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801027c:	9109      	str	r1, [sp, #36]	@ 0x24
 801027e:	f7ff ff26 	bl	80100ce <__exponent>
 8010282:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010284:	1813      	adds	r3, r2, r0
 8010286:	2a01      	cmp	r2, #1
 8010288:	4681      	mov	r9, r0
 801028a:	6123      	str	r3, [r4, #16]
 801028c:	dc02      	bgt.n	8010294 <_printf_float+0x150>
 801028e:	6822      	ldr	r2, [r4, #0]
 8010290:	07d2      	lsls	r2, r2, #31
 8010292:	d501      	bpl.n	8010298 <_printf_float+0x154>
 8010294:	3301      	adds	r3, #1
 8010296:	6123      	str	r3, [r4, #16]
 8010298:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801029c:	2b00      	cmp	r3, #0
 801029e:	d0a2      	beq.n	80101e6 <_printf_float+0xa2>
 80102a0:	232d      	movs	r3, #45	@ 0x2d
 80102a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80102a6:	e79e      	b.n	80101e6 <_printf_float+0xa2>
 80102a8:	9a06      	ldr	r2, [sp, #24]
 80102aa:	2a47      	cmp	r2, #71	@ 0x47
 80102ac:	d1c2      	bne.n	8010234 <_printf_float+0xf0>
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d1c0      	bne.n	8010234 <_printf_float+0xf0>
 80102b2:	2301      	movs	r3, #1
 80102b4:	e7bd      	b.n	8010232 <_printf_float+0xee>
 80102b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80102ba:	d9db      	bls.n	8010274 <_printf_float+0x130>
 80102bc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80102c0:	d118      	bne.n	80102f4 <_printf_float+0x1b0>
 80102c2:	2900      	cmp	r1, #0
 80102c4:	6863      	ldr	r3, [r4, #4]
 80102c6:	dd0b      	ble.n	80102e0 <_printf_float+0x19c>
 80102c8:	6121      	str	r1, [r4, #16]
 80102ca:	b913      	cbnz	r3, 80102d2 <_printf_float+0x18e>
 80102cc:	6822      	ldr	r2, [r4, #0]
 80102ce:	07d0      	lsls	r0, r2, #31
 80102d0:	d502      	bpl.n	80102d8 <_printf_float+0x194>
 80102d2:	3301      	adds	r3, #1
 80102d4:	440b      	add	r3, r1
 80102d6:	6123      	str	r3, [r4, #16]
 80102d8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80102da:	f04f 0900 	mov.w	r9, #0
 80102de:	e7db      	b.n	8010298 <_printf_float+0x154>
 80102e0:	b913      	cbnz	r3, 80102e8 <_printf_float+0x1a4>
 80102e2:	6822      	ldr	r2, [r4, #0]
 80102e4:	07d2      	lsls	r2, r2, #31
 80102e6:	d501      	bpl.n	80102ec <_printf_float+0x1a8>
 80102e8:	3302      	adds	r3, #2
 80102ea:	e7f4      	b.n	80102d6 <_printf_float+0x192>
 80102ec:	2301      	movs	r3, #1
 80102ee:	e7f2      	b.n	80102d6 <_printf_float+0x192>
 80102f0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80102f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80102f6:	4299      	cmp	r1, r3
 80102f8:	db05      	blt.n	8010306 <_printf_float+0x1c2>
 80102fa:	6823      	ldr	r3, [r4, #0]
 80102fc:	6121      	str	r1, [r4, #16]
 80102fe:	07d8      	lsls	r0, r3, #31
 8010300:	d5ea      	bpl.n	80102d8 <_printf_float+0x194>
 8010302:	1c4b      	adds	r3, r1, #1
 8010304:	e7e7      	b.n	80102d6 <_printf_float+0x192>
 8010306:	2900      	cmp	r1, #0
 8010308:	bfd4      	ite	le
 801030a:	f1c1 0202 	rsble	r2, r1, #2
 801030e:	2201      	movgt	r2, #1
 8010310:	4413      	add	r3, r2
 8010312:	e7e0      	b.n	80102d6 <_printf_float+0x192>
 8010314:	6823      	ldr	r3, [r4, #0]
 8010316:	055a      	lsls	r2, r3, #21
 8010318:	d407      	bmi.n	801032a <_printf_float+0x1e6>
 801031a:	6923      	ldr	r3, [r4, #16]
 801031c:	4642      	mov	r2, r8
 801031e:	4631      	mov	r1, r6
 8010320:	4628      	mov	r0, r5
 8010322:	47b8      	blx	r7
 8010324:	3001      	adds	r0, #1
 8010326:	d12b      	bne.n	8010380 <_printf_float+0x23c>
 8010328:	e767      	b.n	80101fa <_printf_float+0xb6>
 801032a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801032e:	f240 80dd 	bls.w	80104ec <_printf_float+0x3a8>
 8010332:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010336:	2200      	movs	r2, #0
 8010338:	2300      	movs	r3, #0
 801033a:	f7f0 fbdd 	bl	8000af8 <__aeabi_dcmpeq>
 801033e:	2800      	cmp	r0, #0
 8010340:	d033      	beq.n	80103aa <_printf_float+0x266>
 8010342:	4a37      	ldr	r2, [pc, #220]	@ (8010420 <_printf_float+0x2dc>)
 8010344:	2301      	movs	r3, #1
 8010346:	4631      	mov	r1, r6
 8010348:	4628      	mov	r0, r5
 801034a:	47b8      	blx	r7
 801034c:	3001      	adds	r0, #1
 801034e:	f43f af54 	beq.w	80101fa <_printf_float+0xb6>
 8010352:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010356:	4543      	cmp	r3, r8
 8010358:	db02      	blt.n	8010360 <_printf_float+0x21c>
 801035a:	6823      	ldr	r3, [r4, #0]
 801035c:	07d8      	lsls	r0, r3, #31
 801035e:	d50f      	bpl.n	8010380 <_printf_float+0x23c>
 8010360:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010364:	4631      	mov	r1, r6
 8010366:	4628      	mov	r0, r5
 8010368:	47b8      	blx	r7
 801036a:	3001      	adds	r0, #1
 801036c:	f43f af45 	beq.w	80101fa <_printf_float+0xb6>
 8010370:	f04f 0900 	mov.w	r9, #0
 8010374:	f108 38ff 	add.w	r8, r8, #4294967295
 8010378:	f104 0a1a 	add.w	sl, r4, #26
 801037c:	45c8      	cmp	r8, r9
 801037e:	dc09      	bgt.n	8010394 <_printf_float+0x250>
 8010380:	6823      	ldr	r3, [r4, #0]
 8010382:	079b      	lsls	r3, r3, #30
 8010384:	f100 8103 	bmi.w	801058e <_printf_float+0x44a>
 8010388:	68e0      	ldr	r0, [r4, #12]
 801038a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801038c:	4298      	cmp	r0, r3
 801038e:	bfb8      	it	lt
 8010390:	4618      	movlt	r0, r3
 8010392:	e734      	b.n	80101fe <_printf_float+0xba>
 8010394:	2301      	movs	r3, #1
 8010396:	4652      	mov	r2, sl
 8010398:	4631      	mov	r1, r6
 801039a:	4628      	mov	r0, r5
 801039c:	47b8      	blx	r7
 801039e:	3001      	adds	r0, #1
 80103a0:	f43f af2b 	beq.w	80101fa <_printf_float+0xb6>
 80103a4:	f109 0901 	add.w	r9, r9, #1
 80103a8:	e7e8      	b.n	801037c <_printf_float+0x238>
 80103aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	dc39      	bgt.n	8010424 <_printf_float+0x2e0>
 80103b0:	4a1b      	ldr	r2, [pc, #108]	@ (8010420 <_printf_float+0x2dc>)
 80103b2:	2301      	movs	r3, #1
 80103b4:	4631      	mov	r1, r6
 80103b6:	4628      	mov	r0, r5
 80103b8:	47b8      	blx	r7
 80103ba:	3001      	adds	r0, #1
 80103bc:	f43f af1d 	beq.w	80101fa <_printf_float+0xb6>
 80103c0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80103c4:	ea59 0303 	orrs.w	r3, r9, r3
 80103c8:	d102      	bne.n	80103d0 <_printf_float+0x28c>
 80103ca:	6823      	ldr	r3, [r4, #0]
 80103cc:	07d9      	lsls	r1, r3, #31
 80103ce:	d5d7      	bpl.n	8010380 <_printf_float+0x23c>
 80103d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80103d4:	4631      	mov	r1, r6
 80103d6:	4628      	mov	r0, r5
 80103d8:	47b8      	blx	r7
 80103da:	3001      	adds	r0, #1
 80103dc:	f43f af0d 	beq.w	80101fa <_printf_float+0xb6>
 80103e0:	f04f 0a00 	mov.w	sl, #0
 80103e4:	f104 0b1a 	add.w	fp, r4, #26
 80103e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103ea:	425b      	negs	r3, r3
 80103ec:	4553      	cmp	r3, sl
 80103ee:	dc01      	bgt.n	80103f4 <_printf_float+0x2b0>
 80103f0:	464b      	mov	r3, r9
 80103f2:	e793      	b.n	801031c <_printf_float+0x1d8>
 80103f4:	2301      	movs	r3, #1
 80103f6:	465a      	mov	r2, fp
 80103f8:	4631      	mov	r1, r6
 80103fa:	4628      	mov	r0, r5
 80103fc:	47b8      	blx	r7
 80103fe:	3001      	adds	r0, #1
 8010400:	f43f aefb 	beq.w	80101fa <_printf_float+0xb6>
 8010404:	f10a 0a01 	add.w	sl, sl, #1
 8010408:	e7ee      	b.n	80103e8 <_printf_float+0x2a4>
 801040a:	bf00      	nop
 801040c:	7fefffff 	.word	0x7fefffff
 8010410:	080180ac 	.word	0x080180ac
 8010414:	080180b0 	.word	0x080180b0
 8010418:	080180b4 	.word	0x080180b4
 801041c:	080180b8 	.word	0x080180b8
 8010420:	080180bc 	.word	0x080180bc
 8010424:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010426:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801042a:	4553      	cmp	r3, sl
 801042c:	bfa8      	it	ge
 801042e:	4653      	movge	r3, sl
 8010430:	2b00      	cmp	r3, #0
 8010432:	4699      	mov	r9, r3
 8010434:	dc36      	bgt.n	80104a4 <_printf_float+0x360>
 8010436:	f04f 0b00 	mov.w	fp, #0
 801043a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801043e:	f104 021a 	add.w	r2, r4, #26
 8010442:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010444:	9306      	str	r3, [sp, #24]
 8010446:	eba3 0309 	sub.w	r3, r3, r9
 801044a:	455b      	cmp	r3, fp
 801044c:	dc31      	bgt.n	80104b2 <_printf_float+0x36e>
 801044e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010450:	459a      	cmp	sl, r3
 8010452:	dc3a      	bgt.n	80104ca <_printf_float+0x386>
 8010454:	6823      	ldr	r3, [r4, #0]
 8010456:	07da      	lsls	r2, r3, #31
 8010458:	d437      	bmi.n	80104ca <_printf_float+0x386>
 801045a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801045c:	ebaa 0903 	sub.w	r9, sl, r3
 8010460:	9b06      	ldr	r3, [sp, #24]
 8010462:	ebaa 0303 	sub.w	r3, sl, r3
 8010466:	4599      	cmp	r9, r3
 8010468:	bfa8      	it	ge
 801046a:	4699      	movge	r9, r3
 801046c:	f1b9 0f00 	cmp.w	r9, #0
 8010470:	dc33      	bgt.n	80104da <_printf_float+0x396>
 8010472:	f04f 0800 	mov.w	r8, #0
 8010476:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801047a:	f104 0b1a 	add.w	fp, r4, #26
 801047e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010480:	ebaa 0303 	sub.w	r3, sl, r3
 8010484:	eba3 0309 	sub.w	r3, r3, r9
 8010488:	4543      	cmp	r3, r8
 801048a:	f77f af79 	ble.w	8010380 <_printf_float+0x23c>
 801048e:	2301      	movs	r3, #1
 8010490:	465a      	mov	r2, fp
 8010492:	4631      	mov	r1, r6
 8010494:	4628      	mov	r0, r5
 8010496:	47b8      	blx	r7
 8010498:	3001      	adds	r0, #1
 801049a:	f43f aeae 	beq.w	80101fa <_printf_float+0xb6>
 801049e:	f108 0801 	add.w	r8, r8, #1
 80104a2:	e7ec      	b.n	801047e <_printf_float+0x33a>
 80104a4:	4642      	mov	r2, r8
 80104a6:	4631      	mov	r1, r6
 80104a8:	4628      	mov	r0, r5
 80104aa:	47b8      	blx	r7
 80104ac:	3001      	adds	r0, #1
 80104ae:	d1c2      	bne.n	8010436 <_printf_float+0x2f2>
 80104b0:	e6a3      	b.n	80101fa <_printf_float+0xb6>
 80104b2:	2301      	movs	r3, #1
 80104b4:	4631      	mov	r1, r6
 80104b6:	4628      	mov	r0, r5
 80104b8:	9206      	str	r2, [sp, #24]
 80104ba:	47b8      	blx	r7
 80104bc:	3001      	adds	r0, #1
 80104be:	f43f ae9c 	beq.w	80101fa <_printf_float+0xb6>
 80104c2:	9a06      	ldr	r2, [sp, #24]
 80104c4:	f10b 0b01 	add.w	fp, fp, #1
 80104c8:	e7bb      	b.n	8010442 <_printf_float+0x2fe>
 80104ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80104ce:	4631      	mov	r1, r6
 80104d0:	4628      	mov	r0, r5
 80104d2:	47b8      	blx	r7
 80104d4:	3001      	adds	r0, #1
 80104d6:	d1c0      	bne.n	801045a <_printf_float+0x316>
 80104d8:	e68f      	b.n	80101fa <_printf_float+0xb6>
 80104da:	9a06      	ldr	r2, [sp, #24]
 80104dc:	464b      	mov	r3, r9
 80104de:	4442      	add	r2, r8
 80104e0:	4631      	mov	r1, r6
 80104e2:	4628      	mov	r0, r5
 80104e4:	47b8      	blx	r7
 80104e6:	3001      	adds	r0, #1
 80104e8:	d1c3      	bne.n	8010472 <_printf_float+0x32e>
 80104ea:	e686      	b.n	80101fa <_printf_float+0xb6>
 80104ec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80104f0:	f1ba 0f01 	cmp.w	sl, #1
 80104f4:	dc01      	bgt.n	80104fa <_printf_float+0x3b6>
 80104f6:	07db      	lsls	r3, r3, #31
 80104f8:	d536      	bpl.n	8010568 <_printf_float+0x424>
 80104fa:	2301      	movs	r3, #1
 80104fc:	4642      	mov	r2, r8
 80104fe:	4631      	mov	r1, r6
 8010500:	4628      	mov	r0, r5
 8010502:	47b8      	blx	r7
 8010504:	3001      	adds	r0, #1
 8010506:	f43f ae78 	beq.w	80101fa <_printf_float+0xb6>
 801050a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801050e:	4631      	mov	r1, r6
 8010510:	4628      	mov	r0, r5
 8010512:	47b8      	blx	r7
 8010514:	3001      	adds	r0, #1
 8010516:	f43f ae70 	beq.w	80101fa <_printf_float+0xb6>
 801051a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801051e:	2200      	movs	r2, #0
 8010520:	2300      	movs	r3, #0
 8010522:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010526:	f7f0 fae7 	bl	8000af8 <__aeabi_dcmpeq>
 801052a:	b9c0      	cbnz	r0, 801055e <_printf_float+0x41a>
 801052c:	4653      	mov	r3, sl
 801052e:	f108 0201 	add.w	r2, r8, #1
 8010532:	4631      	mov	r1, r6
 8010534:	4628      	mov	r0, r5
 8010536:	47b8      	blx	r7
 8010538:	3001      	adds	r0, #1
 801053a:	d10c      	bne.n	8010556 <_printf_float+0x412>
 801053c:	e65d      	b.n	80101fa <_printf_float+0xb6>
 801053e:	2301      	movs	r3, #1
 8010540:	465a      	mov	r2, fp
 8010542:	4631      	mov	r1, r6
 8010544:	4628      	mov	r0, r5
 8010546:	47b8      	blx	r7
 8010548:	3001      	adds	r0, #1
 801054a:	f43f ae56 	beq.w	80101fa <_printf_float+0xb6>
 801054e:	f108 0801 	add.w	r8, r8, #1
 8010552:	45d0      	cmp	r8, sl
 8010554:	dbf3      	blt.n	801053e <_printf_float+0x3fa>
 8010556:	464b      	mov	r3, r9
 8010558:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801055c:	e6df      	b.n	801031e <_printf_float+0x1da>
 801055e:	f04f 0800 	mov.w	r8, #0
 8010562:	f104 0b1a 	add.w	fp, r4, #26
 8010566:	e7f4      	b.n	8010552 <_printf_float+0x40e>
 8010568:	2301      	movs	r3, #1
 801056a:	4642      	mov	r2, r8
 801056c:	e7e1      	b.n	8010532 <_printf_float+0x3ee>
 801056e:	2301      	movs	r3, #1
 8010570:	464a      	mov	r2, r9
 8010572:	4631      	mov	r1, r6
 8010574:	4628      	mov	r0, r5
 8010576:	47b8      	blx	r7
 8010578:	3001      	adds	r0, #1
 801057a:	f43f ae3e 	beq.w	80101fa <_printf_float+0xb6>
 801057e:	f108 0801 	add.w	r8, r8, #1
 8010582:	68e3      	ldr	r3, [r4, #12]
 8010584:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010586:	1a5b      	subs	r3, r3, r1
 8010588:	4543      	cmp	r3, r8
 801058a:	dcf0      	bgt.n	801056e <_printf_float+0x42a>
 801058c:	e6fc      	b.n	8010388 <_printf_float+0x244>
 801058e:	f04f 0800 	mov.w	r8, #0
 8010592:	f104 0919 	add.w	r9, r4, #25
 8010596:	e7f4      	b.n	8010582 <_printf_float+0x43e>

08010598 <_printf_common>:
 8010598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801059c:	4616      	mov	r6, r2
 801059e:	4698      	mov	r8, r3
 80105a0:	688a      	ldr	r2, [r1, #8]
 80105a2:	690b      	ldr	r3, [r1, #16]
 80105a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80105a8:	4293      	cmp	r3, r2
 80105aa:	bfb8      	it	lt
 80105ac:	4613      	movlt	r3, r2
 80105ae:	6033      	str	r3, [r6, #0]
 80105b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80105b4:	4607      	mov	r7, r0
 80105b6:	460c      	mov	r4, r1
 80105b8:	b10a      	cbz	r2, 80105be <_printf_common+0x26>
 80105ba:	3301      	adds	r3, #1
 80105bc:	6033      	str	r3, [r6, #0]
 80105be:	6823      	ldr	r3, [r4, #0]
 80105c0:	0699      	lsls	r1, r3, #26
 80105c2:	bf42      	ittt	mi
 80105c4:	6833      	ldrmi	r3, [r6, #0]
 80105c6:	3302      	addmi	r3, #2
 80105c8:	6033      	strmi	r3, [r6, #0]
 80105ca:	6825      	ldr	r5, [r4, #0]
 80105cc:	f015 0506 	ands.w	r5, r5, #6
 80105d0:	d106      	bne.n	80105e0 <_printf_common+0x48>
 80105d2:	f104 0a19 	add.w	sl, r4, #25
 80105d6:	68e3      	ldr	r3, [r4, #12]
 80105d8:	6832      	ldr	r2, [r6, #0]
 80105da:	1a9b      	subs	r3, r3, r2
 80105dc:	42ab      	cmp	r3, r5
 80105de:	dc26      	bgt.n	801062e <_printf_common+0x96>
 80105e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80105e4:	6822      	ldr	r2, [r4, #0]
 80105e6:	3b00      	subs	r3, #0
 80105e8:	bf18      	it	ne
 80105ea:	2301      	movne	r3, #1
 80105ec:	0692      	lsls	r2, r2, #26
 80105ee:	d42b      	bmi.n	8010648 <_printf_common+0xb0>
 80105f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80105f4:	4641      	mov	r1, r8
 80105f6:	4638      	mov	r0, r7
 80105f8:	47c8      	blx	r9
 80105fa:	3001      	adds	r0, #1
 80105fc:	d01e      	beq.n	801063c <_printf_common+0xa4>
 80105fe:	6823      	ldr	r3, [r4, #0]
 8010600:	6922      	ldr	r2, [r4, #16]
 8010602:	f003 0306 	and.w	r3, r3, #6
 8010606:	2b04      	cmp	r3, #4
 8010608:	bf02      	ittt	eq
 801060a:	68e5      	ldreq	r5, [r4, #12]
 801060c:	6833      	ldreq	r3, [r6, #0]
 801060e:	1aed      	subeq	r5, r5, r3
 8010610:	68a3      	ldr	r3, [r4, #8]
 8010612:	bf0c      	ite	eq
 8010614:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010618:	2500      	movne	r5, #0
 801061a:	4293      	cmp	r3, r2
 801061c:	bfc4      	itt	gt
 801061e:	1a9b      	subgt	r3, r3, r2
 8010620:	18ed      	addgt	r5, r5, r3
 8010622:	2600      	movs	r6, #0
 8010624:	341a      	adds	r4, #26
 8010626:	42b5      	cmp	r5, r6
 8010628:	d11a      	bne.n	8010660 <_printf_common+0xc8>
 801062a:	2000      	movs	r0, #0
 801062c:	e008      	b.n	8010640 <_printf_common+0xa8>
 801062e:	2301      	movs	r3, #1
 8010630:	4652      	mov	r2, sl
 8010632:	4641      	mov	r1, r8
 8010634:	4638      	mov	r0, r7
 8010636:	47c8      	blx	r9
 8010638:	3001      	adds	r0, #1
 801063a:	d103      	bne.n	8010644 <_printf_common+0xac>
 801063c:	f04f 30ff 	mov.w	r0, #4294967295
 8010640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010644:	3501      	adds	r5, #1
 8010646:	e7c6      	b.n	80105d6 <_printf_common+0x3e>
 8010648:	18e1      	adds	r1, r4, r3
 801064a:	1c5a      	adds	r2, r3, #1
 801064c:	2030      	movs	r0, #48	@ 0x30
 801064e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010652:	4422      	add	r2, r4
 8010654:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010658:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801065c:	3302      	adds	r3, #2
 801065e:	e7c7      	b.n	80105f0 <_printf_common+0x58>
 8010660:	2301      	movs	r3, #1
 8010662:	4622      	mov	r2, r4
 8010664:	4641      	mov	r1, r8
 8010666:	4638      	mov	r0, r7
 8010668:	47c8      	blx	r9
 801066a:	3001      	adds	r0, #1
 801066c:	d0e6      	beq.n	801063c <_printf_common+0xa4>
 801066e:	3601      	adds	r6, #1
 8010670:	e7d9      	b.n	8010626 <_printf_common+0x8e>
	...

08010674 <_printf_i>:
 8010674:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010678:	7e0f      	ldrb	r7, [r1, #24]
 801067a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801067c:	2f78      	cmp	r7, #120	@ 0x78
 801067e:	4691      	mov	r9, r2
 8010680:	4680      	mov	r8, r0
 8010682:	460c      	mov	r4, r1
 8010684:	469a      	mov	sl, r3
 8010686:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801068a:	d807      	bhi.n	801069c <_printf_i+0x28>
 801068c:	2f62      	cmp	r7, #98	@ 0x62
 801068e:	d80a      	bhi.n	80106a6 <_printf_i+0x32>
 8010690:	2f00      	cmp	r7, #0
 8010692:	f000 80d2 	beq.w	801083a <_printf_i+0x1c6>
 8010696:	2f58      	cmp	r7, #88	@ 0x58
 8010698:	f000 80b9 	beq.w	801080e <_printf_i+0x19a>
 801069c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80106a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80106a4:	e03a      	b.n	801071c <_printf_i+0xa8>
 80106a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80106aa:	2b15      	cmp	r3, #21
 80106ac:	d8f6      	bhi.n	801069c <_printf_i+0x28>
 80106ae:	a101      	add	r1, pc, #4	@ (adr r1, 80106b4 <_printf_i+0x40>)
 80106b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80106b4:	0801070d 	.word	0x0801070d
 80106b8:	08010721 	.word	0x08010721
 80106bc:	0801069d 	.word	0x0801069d
 80106c0:	0801069d 	.word	0x0801069d
 80106c4:	0801069d 	.word	0x0801069d
 80106c8:	0801069d 	.word	0x0801069d
 80106cc:	08010721 	.word	0x08010721
 80106d0:	0801069d 	.word	0x0801069d
 80106d4:	0801069d 	.word	0x0801069d
 80106d8:	0801069d 	.word	0x0801069d
 80106dc:	0801069d 	.word	0x0801069d
 80106e0:	08010821 	.word	0x08010821
 80106e4:	0801074b 	.word	0x0801074b
 80106e8:	080107db 	.word	0x080107db
 80106ec:	0801069d 	.word	0x0801069d
 80106f0:	0801069d 	.word	0x0801069d
 80106f4:	08010843 	.word	0x08010843
 80106f8:	0801069d 	.word	0x0801069d
 80106fc:	0801074b 	.word	0x0801074b
 8010700:	0801069d 	.word	0x0801069d
 8010704:	0801069d 	.word	0x0801069d
 8010708:	080107e3 	.word	0x080107e3
 801070c:	6833      	ldr	r3, [r6, #0]
 801070e:	1d1a      	adds	r2, r3, #4
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	6032      	str	r2, [r6, #0]
 8010714:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010718:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801071c:	2301      	movs	r3, #1
 801071e:	e09d      	b.n	801085c <_printf_i+0x1e8>
 8010720:	6833      	ldr	r3, [r6, #0]
 8010722:	6820      	ldr	r0, [r4, #0]
 8010724:	1d19      	adds	r1, r3, #4
 8010726:	6031      	str	r1, [r6, #0]
 8010728:	0606      	lsls	r6, r0, #24
 801072a:	d501      	bpl.n	8010730 <_printf_i+0xbc>
 801072c:	681d      	ldr	r5, [r3, #0]
 801072e:	e003      	b.n	8010738 <_printf_i+0xc4>
 8010730:	0645      	lsls	r5, r0, #25
 8010732:	d5fb      	bpl.n	801072c <_printf_i+0xb8>
 8010734:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010738:	2d00      	cmp	r5, #0
 801073a:	da03      	bge.n	8010744 <_printf_i+0xd0>
 801073c:	232d      	movs	r3, #45	@ 0x2d
 801073e:	426d      	negs	r5, r5
 8010740:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010744:	4859      	ldr	r0, [pc, #356]	@ (80108ac <_printf_i+0x238>)
 8010746:	230a      	movs	r3, #10
 8010748:	e011      	b.n	801076e <_printf_i+0xfa>
 801074a:	6821      	ldr	r1, [r4, #0]
 801074c:	6833      	ldr	r3, [r6, #0]
 801074e:	0608      	lsls	r0, r1, #24
 8010750:	f853 5b04 	ldr.w	r5, [r3], #4
 8010754:	d402      	bmi.n	801075c <_printf_i+0xe8>
 8010756:	0649      	lsls	r1, r1, #25
 8010758:	bf48      	it	mi
 801075a:	b2ad      	uxthmi	r5, r5
 801075c:	2f6f      	cmp	r7, #111	@ 0x6f
 801075e:	4853      	ldr	r0, [pc, #332]	@ (80108ac <_printf_i+0x238>)
 8010760:	6033      	str	r3, [r6, #0]
 8010762:	bf14      	ite	ne
 8010764:	230a      	movne	r3, #10
 8010766:	2308      	moveq	r3, #8
 8010768:	2100      	movs	r1, #0
 801076a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801076e:	6866      	ldr	r6, [r4, #4]
 8010770:	60a6      	str	r6, [r4, #8]
 8010772:	2e00      	cmp	r6, #0
 8010774:	bfa2      	ittt	ge
 8010776:	6821      	ldrge	r1, [r4, #0]
 8010778:	f021 0104 	bicge.w	r1, r1, #4
 801077c:	6021      	strge	r1, [r4, #0]
 801077e:	b90d      	cbnz	r5, 8010784 <_printf_i+0x110>
 8010780:	2e00      	cmp	r6, #0
 8010782:	d04b      	beq.n	801081c <_printf_i+0x1a8>
 8010784:	4616      	mov	r6, r2
 8010786:	fbb5 f1f3 	udiv	r1, r5, r3
 801078a:	fb03 5711 	mls	r7, r3, r1, r5
 801078e:	5dc7      	ldrb	r7, [r0, r7]
 8010790:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010794:	462f      	mov	r7, r5
 8010796:	42bb      	cmp	r3, r7
 8010798:	460d      	mov	r5, r1
 801079a:	d9f4      	bls.n	8010786 <_printf_i+0x112>
 801079c:	2b08      	cmp	r3, #8
 801079e:	d10b      	bne.n	80107b8 <_printf_i+0x144>
 80107a0:	6823      	ldr	r3, [r4, #0]
 80107a2:	07df      	lsls	r7, r3, #31
 80107a4:	d508      	bpl.n	80107b8 <_printf_i+0x144>
 80107a6:	6923      	ldr	r3, [r4, #16]
 80107a8:	6861      	ldr	r1, [r4, #4]
 80107aa:	4299      	cmp	r1, r3
 80107ac:	bfde      	ittt	le
 80107ae:	2330      	movle	r3, #48	@ 0x30
 80107b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80107b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80107b8:	1b92      	subs	r2, r2, r6
 80107ba:	6122      	str	r2, [r4, #16]
 80107bc:	f8cd a000 	str.w	sl, [sp]
 80107c0:	464b      	mov	r3, r9
 80107c2:	aa03      	add	r2, sp, #12
 80107c4:	4621      	mov	r1, r4
 80107c6:	4640      	mov	r0, r8
 80107c8:	f7ff fee6 	bl	8010598 <_printf_common>
 80107cc:	3001      	adds	r0, #1
 80107ce:	d14a      	bne.n	8010866 <_printf_i+0x1f2>
 80107d0:	f04f 30ff 	mov.w	r0, #4294967295
 80107d4:	b004      	add	sp, #16
 80107d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107da:	6823      	ldr	r3, [r4, #0]
 80107dc:	f043 0320 	orr.w	r3, r3, #32
 80107e0:	6023      	str	r3, [r4, #0]
 80107e2:	4833      	ldr	r0, [pc, #204]	@ (80108b0 <_printf_i+0x23c>)
 80107e4:	2778      	movs	r7, #120	@ 0x78
 80107e6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80107ea:	6823      	ldr	r3, [r4, #0]
 80107ec:	6831      	ldr	r1, [r6, #0]
 80107ee:	061f      	lsls	r7, r3, #24
 80107f0:	f851 5b04 	ldr.w	r5, [r1], #4
 80107f4:	d402      	bmi.n	80107fc <_printf_i+0x188>
 80107f6:	065f      	lsls	r7, r3, #25
 80107f8:	bf48      	it	mi
 80107fa:	b2ad      	uxthmi	r5, r5
 80107fc:	6031      	str	r1, [r6, #0]
 80107fe:	07d9      	lsls	r1, r3, #31
 8010800:	bf44      	itt	mi
 8010802:	f043 0320 	orrmi.w	r3, r3, #32
 8010806:	6023      	strmi	r3, [r4, #0]
 8010808:	b11d      	cbz	r5, 8010812 <_printf_i+0x19e>
 801080a:	2310      	movs	r3, #16
 801080c:	e7ac      	b.n	8010768 <_printf_i+0xf4>
 801080e:	4827      	ldr	r0, [pc, #156]	@ (80108ac <_printf_i+0x238>)
 8010810:	e7e9      	b.n	80107e6 <_printf_i+0x172>
 8010812:	6823      	ldr	r3, [r4, #0]
 8010814:	f023 0320 	bic.w	r3, r3, #32
 8010818:	6023      	str	r3, [r4, #0]
 801081a:	e7f6      	b.n	801080a <_printf_i+0x196>
 801081c:	4616      	mov	r6, r2
 801081e:	e7bd      	b.n	801079c <_printf_i+0x128>
 8010820:	6833      	ldr	r3, [r6, #0]
 8010822:	6825      	ldr	r5, [r4, #0]
 8010824:	6961      	ldr	r1, [r4, #20]
 8010826:	1d18      	adds	r0, r3, #4
 8010828:	6030      	str	r0, [r6, #0]
 801082a:	062e      	lsls	r6, r5, #24
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	d501      	bpl.n	8010834 <_printf_i+0x1c0>
 8010830:	6019      	str	r1, [r3, #0]
 8010832:	e002      	b.n	801083a <_printf_i+0x1c6>
 8010834:	0668      	lsls	r0, r5, #25
 8010836:	d5fb      	bpl.n	8010830 <_printf_i+0x1bc>
 8010838:	8019      	strh	r1, [r3, #0]
 801083a:	2300      	movs	r3, #0
 801083c:	6123      	str	r3, [r4, #16]
 801083e:	4616      	mov	r6, r2
 8010840:	e7bc      	b.n	80107bc <_printf_i+0x148>
 8010842:	6833      	ldr	r3, [r6, #0]
 8010844:	1d1a      	adds	r2, r3, #4
 8010846:	6032      	str	r2, [r6, #0]
 8010848:	681e      	ldr	r6, [r3, #0]
 801084a:	6862      	ldr	r2, [r4, #4]
 801084c:	2100      	movs	r1, #0
 801084e:	4630      	mov	r0, r6
 8010850:	f7ef fcd6 	bl	8000200 <memchr>
 8010854:	b108      	cbz	r0, 801085a <_printf_i+0x1e6>
 8010856:	1b80      	subs	r0, r0, r6
 8010858:	6060      	str	r0, [r4, #4]
 801085a:	6863      	ldr	r3, [r4, #4]
 801085c:	6123      	str	r3, [r4, #16]
 801085e:	2300      	movs	r3, #0
 8010860:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010864:	e7aa      	b.n	80107bc <_printf_i+0x148>
 8010866:	6923      	ldr	r3, [r4, #16]
 8010868:	4632      	mov	r2, r6
 801086a:	4649      	mov	r1, r9
 801086c:	4640      	mov	r0, r8
 801086e:	47d0      	blx	sl
 8010870:	3001      	adds	r0, #1
 8010872:	d0ad      	beq.n	80107d0 <_printf_i+0x15c>
 8010874:	6823      	ldr	r3, [r4, #0]
 8010876:	079b      	lsls	r3, r3, #30
 8010878:	d413      	bmi.n	80108a2 <_printf_i+0x22e>
 801087a:	68e0      	ldr	r0, [r4, #12]
 801087c:	9b03      	ldr	r3, [sp, #12]
 801087e:	4298      	cmp	r0, r3
 8010880:	bfb8      	it	lt
 8010882:	4618      	movlt	r0, r3
 8010884:	e7a6      	b.n	80107d4 <_printf_i+0x160>
 8010886:	2301      	movs	r3, #1
 8010888:	4632      	mov	r2, r6
 801088a:	4649      	mov	r1, r9
 801088c:	4640      	mov	r0, r8
 801088e:	47d0      	blx	sl
 8010890:	3001      	adds	r0, #1
 8010892:	d09d      	beq.n	80107d0 <_printf_i+0x15c>
 8010894:	3501      	adds	r5, #1
 8010896:	68e3      	ldr	r3, [r4, #12]
 8010898:	9903      	ldr	r1, [sp, #12]
 801089a:	1a5b      	subs	r3, r3, r1
 801089c:	42ab      	cmp	r3, r5
 801089e:	dcf2      	bgt.n	8010886 <_printf_i+0x212>
 80108a0:	e7eb      	b.n	801087a <_printf_i+0x206>
 80108a2:	2500      	movs	r5, #0
 80108a4:	f104 0619 	add.w	r6, r4, #25
 80108a8:	e7f5      	b.n	8010896 <_printf_i+0x222>
 80108aa:	bf00      	nop
 80108ac:	080180be 	.word	0x080180be
 80108b0:	080180cf 	.word	0x080180cf

080108b4 <std>:
 80108b4:	2300      	movs	r3, #0
 80108b6:	b510      	push	{r4, lr}
 80108b8:	4604      	mov	r4, r0
 80108ba:	e9c0 3300 	strd	r3, r3, [r0]
 80108be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80108c2:	6083      	str	r3, [r0, #8]
 80108c4:	8181      	strh	r1, [r0, #12]
 80108c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80108c8:	81c2      	strh	r2, [r0, #14]
 80108ca:	6183      	str	r3, [r0, #24]
 80108cc:	4619      	mov	r1, r3
 80108ce:	2208      	movs	r2, #8
 80108d0:	305c      	adds	r0, #92	@ 0x5c
 80108d2:	f000 f928 	bl	8010b26 <memset>
 80108d6:	4b0d      	ldr	r3, [pc, #52]	@ (801090c <std+0x58>)
 80108d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80108da:	4b0d      	ldr	r3, [pc, #52]	@ (8010910 <std+0x5c>)
 80108dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80108de:	4b0d      	ldr	r3, [pc, #52]	@ (8010914 <std+0x60>)
 80108e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80108e2:	4b0d      	ldr	r3, [pc, #52]	@ (8010918 <std+0x64>)
 80108e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80108e6:	4b0d      	ldr	r3, [pc, #52]	@ (801091c <std+0x68>)
 80108e8:	6224      	str	r4, [r4, #32]
 80108ea:	429c      	cmp	r4, r3
 80108ec:	d006      	beq.n	80108fc <std+0x48>
 80108ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80108f2:	4294      	cmp	r4, r2
 80108f4:	d002      	beq.n	80108fc <std+0x48>
 80108f6:	33d0      	adds	r3, #208	@ 0xd0
 80108f8:	429c      	cmp	r4, r3
 80108fa:	d105      	bne.n	8010908 <std+0x54>
 80108fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010904:	f000 b99c 	b.w	8010c40 <__retarget_lock_init_recursive>
 8010908:	bd10      	pop	{r4, pc}
 801090a:	bf00      	nop
 801090c:	08010aa1 	.word	0x08010aa1
 8010910:	08010ac3 	.word	0x08010ac3
 8010914:	08010afb 	.word	0x08010afb
 8010918:	08010b1f 	.word	0x08010b1f
 801091c:	20000bb8 	.word	0x20000bb8

08010920 <stdio_exit_handler>:
 8010920:	4a02      	ldr	r2, [pc, #8]	@ (801092c <stdio_exit_handler+0xc>)
 8010922:	4903      	ldr	r1, [pc, #12]	@ (8010930 <stdio_exit_handler+0x10>)
 8010924:	4803      	ldr	r0, [pc, #12]	@ (8010934 <stdio_exit_handler+0x14>)
 8010926:	f000 b869 	b.w	80109fc <_fwalk_sglue>
 801092a:	bf00      	nop
 801092c:	20000030 	.word	0x20000030
 8010930:	080126d5 	.word	0x080126d5
 8010934:	20000040 	.word	0x20000040

08010938 <cleanup_stdio>:
 8010938:	6841      	ldr	r1, [r0, #4]
 801093a:	4b0c      	ldr	r3, [pc, #48]	@ (801096c <cleanup_stdio+0x34>)
 801093c:	4299      	cmp	r1, r3
 801093e:	b510      	push	{r4, lr}
 8010940:	4604      	mov	r4, r0
 8010942:	d001      	beq.n	8010948 <cleanup_stdio+0x10>
 8010944:	f001 fec6 	bl	80126d4 <_fflush_r>
 8010948:	68a1      	ldr	r1, [r4, #8]
 801094a:	4b09      	ldr	r3, [pc, #36]	@ (8010970 <cleanup_stdio+0x38>)
 801094c:	4299      	cmp	r1, r3
 801094e:	d002      	beq.n	8010956 <cleanup_stdio+0x1e>
 8010950:	4620      	mov	r0, r4
 8010952:	f001 febf 	bl	80126d4 <_fflush_r>
 8010956:	68e1      	ldr	r1, [r4, #12]
 8010958:	4b06      	ldr	r3, [pc, #24]	@ (8010974 <cleanup_stdio+0x3c>)
 801095a:	4299      	cmp	r1, r3
 801095c:	d004      	beq.n	8010968 <cleanup_stdio+0x30>
 801095e:	4620      	mov	r0, r4
 8010960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010964:	f001 beb6 	b.w	80126d4 <_fflush_r>
 8010968:	bd10      	pop	{r4, pc}
 801096a:	bf00      	nop
 801096c:	20000bb8 	.word	0x20000bb8
 8010970:	20000c20 	.word	0x20000c20
 8010974:	20000c88 	.word	0x20000c88

08010978 <global_stdio_init.part.0>:
 8010978:	b510      	push	{r4, lr}
 801097a:	4b0b      	ldr	r3, [pc, #44]	@ (80109a8 <global_stdio_init.part.0+0x30>)
 801097c:	4c0b      	ldr	r4, [pc, #44]	@ (80109ac <global_stdio_init.part.0+0x34>)
 801097e:	4a0c      	ldr	r2, [pc, #48]	@ (80109b0 <global_stdio_init.part.0+0x38>)
 8010980:	601a      	str	r2, [r3, #0]
 8010982:	4620      	mov	r0, r4
 8010984:	2200      	movs	r2, #0
 8010986:	2104      	movs	r1, #4
 8010988:	f7ff ff94 	bl	80108b4 <std>
 801098c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010990:	2201      	movs	r2, #1
 8010992:	2109      	movs	r1, #9
 8010994:	f7ff ff8e 	bl	80108b4 <std>
 8010998:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801099c:	2202      	movs	r2, #2
 801099e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80109a2:	2112      	movs	r1, #18
 80109a4:	f7ff bf86 	b.w	80108b4 <std>
 80109a8:	20000cf0 	.word	0x20000cf0
 80109ac:	20000bb8 	.word	0x20000bb8
 80109b0:	08010921 	.word	0x08010921

080109b4 <__sfp_lock_acquire>:
 80109b4:	4801      	ldr	r0, [pc, #4]	@ (80109bc <__sfp_lock_acquire+0x8>)
 80109b6:	f000 b944 	b.w	8010c42 <__retarget_lock_acquire_recursive>
 80109ba:	bf00      	nop
 80109bc:	20000cf9 	.word	0x20000cf9

080109c0 <__sfp_lock_release>:
 80109c0:	4801      	ldr	r0, [pc, #4]	@ (80109c8 <__sfp_lock_release+0x8>)
 80109c2:	f000 b93f 	b.w	8010c44 <__retarget_lock_release_recursive>
 80109c6:	bf00      	nop
 80109c8:	20000cf9 	.word	0x20000cf9

080109cc <__sinit>:
 80109cc:	b510      	push	{r4, lr}
 80109ce:	4604      	mov	r4, r0
 80109d0:	f7ff fff0 	bl	80109b4 <__sfp_lock_acquire>
 80109d4:	6a23      	ldr	r3, [r4, #32]
 80109d6:	b11b      	cbz	r3, 80109e0 <__sinit+0x14>
 80109d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80109dc:	f7ff bff0 	b.w	80109c0 <__sfp_lock_release>
 80109e0:	4b04      	ldr	r3, [pc, #16]	@ (80109f4 <__sinit+0x28>)
 80109e2:	6223      	str	r3, [r4, #32]
 80109e4:	4b04      	ldr	r3, [pc, #16]	@ (80109f8 <__sinit+0x2c>)
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d1f5      	bne.n	80109d8 <__sinit+0xc>
 80109ec:	f7ff ffc4 	bl	8010978 <global_stdio_init.part.0>
 80109f0:	e7f2      	b.n	80109d8 <__sinit+0xc>
 80109f2:	bf00      	nop
 80109f4:	08010939 	.word	0x08010939
 80109f8:	20000cf0 	.word	0x20000cf0

080109fc <_fwalk_sglue>:
 80109fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a00:	4607      	mov	r7, r0
 8010a02:	4688      	mov	r8, r1
 8010a04:	4614      	mov	r4, r2
 8010a06:	2600      	movs	r6, #0
 8010a08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010a0c:	f1b9 0901 	subs.w	r9, r9, #1
 8010a10:	d505      	bpl.n	8010a1e <_fwalk_sglue+0x22>
 8010a12:	6824      	ldr	r4, [r4, #0]
 8010a14:	2c00      	cmp	r4, #0
 8010a16:	d1f7      	bne.n	8010a08 <_fwalk_sglue+0xc>
 8010a18:	4630      	mov	r0, r6
 8010a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a1e:	89ab      	ldrh	r3, [r5, #12]
 8010a20:	2b01      	cmp	r3, #1
 8010a22:	d907      	bls.n	8010a34 <_fwalk_sglue+0x38>
 8010a24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010a28:	3301      	adds	r3, #1
 8010a2a:	d003      	beq.n	8010a34 <_fwalk_sglue+0x38>
 8010a2c:	4629      	mov	r1, r5
 8010a2e:	4638      	mov	r0, r7
 8010a30:	47c0      	blx	r8
 8010a32:	4306      	orrs	r6, r0
 8010a34:	3568      	adds	r5, #104	@ 0x68
 8010a36:	e7e9      	b.n	8010a0c <_fwalk_sglue+0x10>

08010a38 <sniprintf>:
 8010a38:	b40c      	push	{r2, r3}
 8010a3a:	b530      	push	{r4, r5, lr}
 8010a3c:	4b17      	ldr	r3, [pc, #92]	@ (8010a9c <sniprintf+0x64>)
 8010a3e:	1e0c      	subs	r4, r1, #0
 8010a40:	681d      	ldr	r5, [r3, #0]
 8010a42:	b09d      	sub	sp, #116	@ 0x74
 8010a44:	da08      	bge.n	8010a58 <sniprintf+0x20>
 8010a46:	238b      	movs	r3, #139	@ 0x8b
 8010a48:	602b      	str	r3, [r5, #0]
 8010a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a4e:	b01d      	add	sp, #116	@ 0x74
 8010a50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010a54:	b002      	add	sp, #8
 8010a56:	4770      	bx	lr
 8010a58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010a5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010a60:	bf14      	ite	ne
 8010a62:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010a66:	4623      	moveq	r3, r4
 8010a68:	9304      	str	r3, [sp, #16]
 8010a6a:	9307      	str	r3, [sp, #28]
 8010a6c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010a70:	9002      	str	r0, [sp, #8]
 8010a72:	9006      	str	r0, [sp, #24]
 8010a74:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010a78:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010a7a:	ab21      	add	r3, sp, #132	@ 0x84
 8010a7c:	a902      	add	r1, sp, #8
 8010a7e:	4628      	mov	r0, r5
 8010a80:	9301      	str	r3, [sp, #4]
 8010a82:	f001 fb65 	bl	8012150 <_svfiprintf_r>
 8010a86:	1c43      	adds	r3, r0, #1
 8010a88:	bfbc      	itt	lt
 8010a8a:	238b      	movlt	r3, #139	@ 0x8b
 8010a8c:	602b      	strlt	r3, [r5, #0]
 8010a8e:	2c00      	cmp	r4, #0
 8010a90:	d0dd      	beq.n	8010a4e <sniprintf+0x16>
 8010a92:	9b02      	ldr	r3, [sp, #8]
 8010a94:	2200      	movs	r2, #0
 8010a96:	701a      	strb	r2, [r3, #0]
 8010a98:	e7d9      	b.n	8010a4e <sniprintf+0x16>
 8010a9a:	bf00      	nop
 8010a9c:	2000003c 	.word	0x2000003c

08010aa0 <__sread>:
 8010aa0:	b510      	push	{r4, lr}
 8010aa2:	460c      	mov	r4, r1
 8010aa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010aa8:	f000 f86c 	bl	8010b84 <_read_r>
 8010aac:	2800      	cmp	r0, #0
 8010aae:	bfab      	itete	ge
 8010ab0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010ab2:	89a3      	ldrhlt	r3, [r4, #12]
 8010ab4:	181b      	addge	r3, r3, r0
 8010ab6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010aba:	bfac      	ite	ge
 8010abc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010abe:	81a3      	strhlt	r3, [r4, #12]
 8010ac0:	bd10      	pop	{r4, pc}

08010ac2 <__swrite>:
 8010ac2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ac6:	461f      	mov	r7, r3
 8010ac8:	898b      	ldrh	r3, [r1, #12]
 8010aca:	05db      	lsls	r3, r3, #23
 8010acc:	4605      	mov	r5, r0
 8010ace:	460c      	mov	r4, r1
 8010ad0:	4616      	mov	r6, r2
 8010ad2:	d505      	bpl.n	8010ae0 <__swrite+0x1e>
 8010ad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ad8:	2302      	movs	r3, #2
 8010ada:	2200      	movs	r2, #0
 8010adc:	f000 f840 	bl	8010b60 <_lseek_r>
 8010ae0:	89a3      	ldrh	r3, [r4, #12]
 8010ae2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ae6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010aea:	81a3      	strh	r3, [r4, #12]
 8010aec:	4632      	mov	r2, r6
 8010aee:	463b      	mov	r3, r7
 8010af0:	4628      	mov	r0, r5
 8010af2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010af6:	f000 b867 	b.w	8010bc8 <_write_r>

08010afa <__sseek>:
 8010afa:	b510      	push	{r4, lr}
 8010afc:	460c      	mov	r4, r1
 8010afe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b02:	f000 f82d 	bl	8010b60 <_lseek_r>
 8010b06:	1c43      	adds	r3, r0, #1
 8010b08:	89a3      	ldrh	r3, [r4, #12]
 8010b0a:	bf15      	itete	ne
 8010b0c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010b0e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010b12:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010b16:	81a3      	strheq	r3, [r4, #12]
 8010b18:	bf18      	it	ne
 8010b1a:	81a3      	strhne	r3, [r4, #12]
 8010b1c:	bd10      	pop	{r4, pc}

08010b1e <__sclose>:
 8010b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b22:	f000 b80d 	b.w	8010b40 <_close_r>

08010b26 <memset>:
 8010b26:	4402      	add	r2, r0
 8010b28:	4603      	mov	r3, r0
 8010b2a:	4293      	cmp	r3, r2
 8010b2c:	d100      	bne.n	8010b30 <memset+0xa>
 8010b2e:	4770      	bx	lr
 8010b30:	f803 1b01 	strb.w	r1, [r3], #1
 8010b34:	e7f9      	b.n	8010b2a <memset+0x4>
	...

08010b38 <_localeconv_r>:
 8010b38:	4800      	ldr	r0, [pc, #0]	@ (8010b3c <_localeconv_r+0x4>)
 8010b3a:	4770      	bx	lr
 8010b3c:	2000017c 	.word	0x2000017c

08010b40 <_close_r>:
 8010b40:	b538      	push	{r3, r4, r5, lr}
 8010b42:	4d06      	ldr	r5, [pc, #24]	@ (8010b5c <_close_r+0x1c>)
 8010b44:	2300      	movs	r3, #0
 8010b46:	4604      	mov	r4, r0
 8010b48:	4608      	mov	r0, r1
 8010b4a:	602b      	str	r3, [r5, #0]
 8010b4c:	f7f4 f886 	bl	8004c5c <_close>
 8010b50:	1c43      	adds	r3, r0, #1
 8010b52:	d102      	bne.n	8010b5a <_close_r+0x1a>
 8010b54:	682b      	ldr	r3, [r5, #0]
 8010b56:	b103      	cbz	r3, 8010b5a <_close_r+0x1a>
 8010b58:	6023      	str	r3, [r4, #0]
 8010b5a:	bd38      	pop	{r3, r4, r5, pc}
 8010b5c:	20000cf4 	.word	0x20000cf4

08010b60 <_lseek_r>:
 8010b60:	b538      	push	{r3, r4, r5, lr}
 8010b62:	4d07      	ldr	r5, [pc, #28]	@ (8010b80 <_lseek_r+0x20>)
 8010b64:	4604      	mov	r4, r0
 8010b66:	4608      	mov	r0, r1
 8010b68:	4611      	mov	r1, r2
 8010b6a:	2200      	movs	r2, #0
 8010b6c:	602a      	str	r2, [r5, #0]
 8010b6e:	461a      	mov	r2, r3
 8010b70:	f7f4 f89b 	bl	8004caa <_lseek>
 8010b74:	1c43      	adds	r3, r0, #1
 8010b76:	d102      	bne.n	8010b7e <_lseek_r+0x1e>
 8010b78:	682b      	ldr	r3, [r5, #0]
 8010b7a:	b103      	cbz	r3, 8010b7e <_lseek_r+0x1e>
 8010b7c:	6023      	str	r3, [r4, #0]
 8010b7e:	bd38      	pop	{r3, r4, r5, pc}
 8010b80:	20000cf4 	.word	0x20000cf4

08010b84 <_read_r>:
 8010b84:	b538      	push	{r3, r4, r5, lr}
 8010b86:	4d07      	ldr	r5, [pc, #28]	@ (8010ba4 <_read_r+0x20>)
 8010b88:	4604      	mov	r4, r0
 8010b8a:	4608      	mov	r0, r1
 8010b8c:	4611      	mov	r1, r2
 8010b8e:	2200      	movs	r2, #0
 8010b90:	602a      	str	r2, [r5, #0]
 8010b92:	461a      	mov	r2, r3
 8010b94:	f7f4 f829 	bl	8004bea <_read>
 8010b98:	1c43      	adds	r3, r0, #1
 8010b9a:	d102      	bne.n	8010ba2 <_read_r+0x1e>
 8010b9c:	682b      	ldr	r3, [r5, #0]
 8010b9e:	b103      	cbz	r3, 8010ba2 <_read_r+0x1e>
 8010ba0:	6023      	str	r3, [r4, #0]
 8010ba2:	bd38      	pop	{r3, r4, r5, pc}
 8010ba4:	20000cf4 	.word	0x20000cf4

08010ba8 <_sbrk_r>:
 8010ba8:	b538      	push	{r3, r4, r5, lr}
 8010baa:	4d06      	ldr	r5, [pc, #24]	@ (8010bc4 <_sbrk_r+0x1c>)
 8010bac:	2300      	movs	r3, #0
 8010bae:	4604      	mov	r4, r0
 8010bb0:	4608      	mov	r0, r1
 8010bb2:	602b      	str	r3, [r5, #0]
 8010bb4:	f7f4 f886 	bl	8004cc4 <_sbrk>
 8010bb8:	1c43      	adds	r3, r0, #1
 8010bba:	d102      	bne.n	8010bc2 <_sbrk_r+0x1a>
 8010bbc:	682b      	ldr	r3, [r5, #0]
 8010bbe:	b103      	cbz	r3, 8010bc2 <_sbrk_r+0x1a>
 8010bc0:	6023      	str	r3, [r4, #0]
 8010bc2:	bd38      	pop	{r3, r4, r5, pc}
 8010bc4:	20000cf4 	.word	0x20000cf4

08010bc8 <_write_r>:
 8010bc8:	b538      	push	{r3, r4, r5, lr}
 8010bca:	4d07      	ldr	r5, [pc, #28]	@ (8010be8 <_write_r+0x20>)
 8010bcc:	4604      	mov	r4, r0
 8010bce:	4608      	mov	r0, r1
 8010bd0:	4611      	mov	r1, r2
 8010bd2:	2200      	movs	r2, #0
 8010bd4:	602a      	str	r2, [r5, #0]
 8010bd6:	461a      	mov	r2, r3
 8010bd8:	f7f4 f824 	bl	8004c24 <_write>
 8010bdc:	1c43      	adds	r3, r0, #1
 8010bde:	d102      	bne.n	8010be6 <_write_r+0x1e>
 8010be0:	682b      	ldr	r3, [r5, #0]
 8010be2:	b103      	cbz	r3, 8010be6 <_write_r+0x1e>
 8010be4:	6023      	str	r3, [r4, #0]
 8010be6:	bd38      	pop	{r3, r4, r5, pc}
 8010be8:	20000cf4 	.word	0x20000cf4

08010bec <__errno>:
 8010bec:	4b01      	ldr	r3, [pc, #4]	@ (8010bf4 <__errno+0x8>)
 8010bee:	6818      	ldr	r0, [r3, #0]
 8010bf0:	4770      	bx	lr
 8010bf2:	bf00      	nop
 8010bf4:	2000003c 	.word	0x2000003c

08010bf8 <__libc_init_array>:
 8010bf8:	b570      	push	{r4, r5, r6, lr}
 8010bfa:	4d0d      	ldr	r5, [pc, #52]	@ (8010c30 <__libc_init_array+0x38>)
 8010bfc:	4c0d      	ldr	r4, [pc, #52]	@ (8010c34 <__libc_init_array+0x3c>)
 8010bfe:	1b64      	subs	r4, r4, r5
 8010c00:	10a4      	asrs	r4, r4, #2
 8010c02:	2600      	movs	r6, #0
 8010c04:	42a6      	cmp	r6, r4
 8010c06:	d109      	bne.n	8010c1c <__libc_init_array+0x24>
 8010c08:	4d0b      	ldr	r5, [pc, #44]	@ (8010c38 <__libc_init_array+0x40>)
 8010c0a:	4c0c      	ldr	r4, [pc, #48]	@ (8010c3c <__libc_init_array+0x44>)
 8010c0c:	f001 ffa2 	bl	8012b54 <_init>
 8010c10:	1b64      	subs	r4, r4, r5
 8010c12:	10a4      	asrs	r4, r4, #2
 8010c14:	2600      	movs	r6, #0
 8010c16:	42a6      	cmp	r6, r4
 8010c18:	d105      	bne.n	8010c26 <__libc_init_array+0x2e>
 8010c1a:	bd70      	pop	{r4, r5, r6, pc}
 8010c1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c20:	4798      	blx	r3
 8010c22:	3601      	adds	r6, #1
 8010c24:	e7ee      	b.n	8010c04 <__libc_init_array+0xc>
 8010c26:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c2a:	4798      	blx	r3
 8010c2c:	3601      	adds	r6, #1
 8010c2e:	e7f2      	b.n	8010c16 <__libc_init_array+0x1e>
 8010c30:	08018428 	.word	0x08018428
 8010c34:	08018428 	.word	0x08018428
 8010c38:	08018428 	.word	0x08018428
 8010c3c:	0801842c 	.word	0x0801842c

08010c40 <__retarget_lock_init_recursive>:
 8010c40:	4770      	bx	lr

08010c42 <__retarget_lock_acquire_recursive>:
 8010c42:	4770      	bx	lr

08010c44 <__retarget_lock_release_recursive>:
 8010c44:	4770      	bx	lr

08010c46 <memcpy>:
 8010c46:	440a      	add	r2, r1
 8010c48:	4291      	cmp	r1, r2
 8010c4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8010c4e:	d100      	bne.n	8010c52 <memcpy+0xc>
 8010c50:	4770      	bx	lr
 8010c52:	b510      	push	{r4, lr}
 8010c54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010c58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010c5c:	4291      	cmp	r1, r2
 8010c5e:	d1f9      	bne.n	8010c54 <memcpy+0xe>
 8010c60:	bd10      	pop	{r4, pc}

08010c62 <quorem>:
 8010c62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c66:	6903      	ldr	r3, [r0, #16]
 8010c68:	690c      	ldr	r4, [r1, #16]
 8010c6a:	42a3      	cmp	r3, r4
 8010c6c:	4607      	mov	r7, r0
 8010c6e:	db7e      	blt.n	8010d6e <quorem+0x10c>
 8010c70:	3c01      	subs	r4, #1
 8010c72:	f101 0814 	add.w	r8, r1, #20
 8010c76:	00a3      	lsls	r3, r4, #2
 8010c78:	f100 0514 	add.w	r5, r0, #20
 8010c7c:	9300      	str	r3, [sp, #0]
 8010c7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010c82:	9301      	str	r3, [sp, #4]
 8010c84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010c88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010c8c:	3301      	adds	r3, #1
 8010c8e:	429a      	cmp	r2, r3
 8010c90:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010c94:	fbb2 f6f3 	udiv	r6, r2, r3
 8010c98:	d32e      	bcc.n	8010cf8 <quorem+0x96>
 8010c9a:	f04f 0a00 	mov.w	sl, #0
 8010c9e:	46c4      	mov	ip, r8
 8010ca0:	46ae      	mov	lr, r5
 8010ca2:	46d3      	mov	fp, sl
 8010ca4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010ca8:	b298      	uxth	r0, r3
 8010caa:	fb06 a000 	mla	r0, r6, r0, sl
 8010cae:	0c02      	lsrs	r2, r0, #16
 8010cb0:	0c1b      	lsrs	r3, r3, #16
 8010cb2:	fb06 2303 	mla	r3, r6, r3, r2
 8010cb6:	f8de 2000 	ldr.w	r2, [lr]
 8010cba:	b280      	uxth	r0, r0
 8010cbc:	b292      	uxth	r2, r2
 8010cbe:	1a12      	subs	r2, r2, r0
 8010cc0:	445a      	add	r2, fp
 8010cc2:	f8de 0000 	ldr.w	r0, [lr]
 8010cc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010cca:	b29b      	uxth	r3, r3
 8010ccc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010cd0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010cd4:	b292      	uxth	r2, r2
 8010cd6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010cda:	45e1      	cmp	r9, ip
 8010cdc:	f84e 2b04 	str.w	r2, [lr], #4
 8010ce0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010ce4:	d2de      	bcs.n	8010ca4 <quorem+0x42>
 8010ce6:	9b00      	ldr	r3, [sp, #0]
 8010ce8:	58eb      	ldr	r3, [r5, r3]
 8010cea:	b92b      	cbnz	r3, 8010cf8 <quorem+0x96>
 8010cec:	9b01      	ldr	r3, [sp, #4]
 8010cee:	3b04      	subs	r3, #4
 8010cf0:	429d      	cmp	r5, r3
 8010cf2:	461a      	mov	r2, r3
 8010cf4:	d32f      	bcc.n	8010d56 <quorem+0xf4>
 8010cf6:	613c      	str	r4, [r7, #16]
 8010cf8:	4638      	mov	r0, r7
 8010cfa:	f001 f8c5 	bl	8011e88 <__mcmp>
 8010cfe:	2800      	cmp	r0, #0
 8010d00:	db25      	blt.n	8010d4e <quorem+0xec>
 8010d02:	4629      	mov	r1, r5
 8010d04:	2000      	movs	r0, #0
 8010d06:	f858 2b04 	ldr.w	r2, [r8], #4
 8010d0a:	f8d1 c000 	ldr.w	ip, [r1]
 8010d0e:	fa1f fe82 	uxth.w	lr, r2
 8010d12:	fa1f f38c 	uxth.w	r3, ip
 8010d16:	eba3 030e 	sub.w	r3, r3, lr
 8010d1a:	4403      	add	r3, r0
 8010d1c:	0c12      	lsrs	r2, r2, #16
 8010d1e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010d22:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010d26:	b29b      	uxth	r3, r3
 8010d28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010d2c:	45c1      	cmp	r9, r8
 8010d2e:	f841 3b04 	str.w	r3, [r1], #4
 8010d32:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010d36:	d2e6      	bcs.n	8010d06 <quorem+0xa4>
 8010d38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010d3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010d40:	b922      	cbnz	r2, 8010d4c <quorem+0xea>
 8010d42:	3b04      	subs	r3, #4
 8010d44:	429d      	cmp	r5, r3
 8010d46:	461a      	mov	r2, r3
 8010d48:	d30b      	bcc.n	8010d62 <quorem+0x100>
 8010d4a:	613c      	str	r4, [r7, #16]
 8010d4c:	3601      	adds	r6, #1
 8010d4e:	4630      	mov	r0, r6
 8010d50:	b003      	add	sp, #12
 8010d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d56:	6812      	ldr	r2, [r2, #0]
 8010d58:	3b04      	subs	r3, #4
 8010d5a:	2a00      	cmp	r2, #0
 8010d5c:	d1cb      	bne.n	8010cf6 <quorem+0x94>
 8010d5e:	3c01      	subs	r4, #1
 8010d60:	e7c6      	b.n	8010cf0 <quorem+0x8e>
 8010d62:	6812      	ldr	r2, [r2, #0]
 8010d64:	3b04      	subs	r3, #4
 8010d66:	2a00      	cmp	r2, #0
 8010d68:	d1ef      	bne.n	8010d4a <quorem+0xe8>
 8010d6a:	3c01      	subs	r4, #1
 8010d6c:	e7ea      	b.n	8010d44 <quorem+0xe2>
 8010d6e:	2000      	movs	r0, #0
 8010d70:	e7ee      	b.n	8010d50 <quorem+0xee>
 8010d72:	0000      	movs	r0, r0
 8010d74:	0000      	movs	r0, r0
	...

08010d78 <_dtoa_r>:
 8010d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d7c:	69c7      	ldr	r7, [r0, #28]
 8010d7e:	b099      	sub	sp, #100	@ 0x64
 8010d80:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010d84:	ec55 4b10 	vmov	r4, r5, d0
 8010d88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8010d8a:	9109      	str	r1, [sp, #36]	@ 0x24
 8010d8c:	4683      	mov	fp, r0
 8010d8e:	920e      	str	r2, [sp, #56]	@ 0x38
 8010d90:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010d92:	b97f      	cbnz	r7, 8010db4 <_dtoa_r+0x3c>
 8010d94:	2010      	movs	r0, #16
 8010d96:	f7ff f87f 	bl	800fe98 <malloc>
 8010d9a:	4602      	mov	r2, r0
 8010d9c:	f8cb 001c 	str.w	r0, [fp, #28]
 8010da0:	b920      	cbnz	r0, 8010dac <_dtoa_r+0x34>
 8010da2:	4ba7      	ldr	r3, [pc, #668]	@ (8011040 <_dtoa_r+0x2c8>)
 8010da4:	21ef      	movs	r1, #239	@ 0xef
 8010da6:	48a7      	ldr	r0, [pc, #668]	@ (8011044 <_dtoa_r+0x2cc>)
 8010da8:	f001 fd6a 	bl	8012880 <__assert_func>
 8010dac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010db0:	6007      	str	r7, [r0, #0]
 8010db2:	60c7      	str	r7, [r0, #12]
 8010db4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010db8:	6819      	ldr	r1, [r3, #0]
 8010dba:	b159      	cbz	r1, 8010dd4 <_dtoa_r+0x5c>
 8010dbc:	685a      	ldr	r2, [r3, #4]
 8010dbe:	604a      	str	r2, [r1, #4]
 8010dc0:	2301      	movs	r3, #1
 8010dc2:	4093      	lsls	r3, r2
 8010dc4:	608b      	str	r3, [r1, #8]
 8010dc6:	4658      	mov	r0, fp
 8010dc8:	f000 fe24 	bl	8011a14 <_Bfree>
 8010dcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010dd0:	2200      	movs	r2, #0
 8010dd2:	601a      	str	r2, [r3, #0]
 8010dd4:	1e2b      	subs	r3, r5, #0
 8010dd6:	bfb9      	ittee	lt
 8010dd8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010ddc:	9303      	strlt	r3, [sp, #12]
 8010dde:	2300      	movge	r3, #0
 8010de0:	6033      	strge	r3, [r6, #0]
 8010de2:	9f03      	ldr	r7, [sp, #12]
 8010de4:	4b98      	ldr	r3, [pc, #608]	@ (8011048 <_dtoa_r+0x2d0>)
 8010de6:	bfbc      	itt	lt
 8010de8:	2201      	movlt	r2, #1
 8010dea:	6032      	strlt	r2, [r6, #0]
 8010dec:	43bb      	bics	r3, r7
 8010dee:	d112      	bne.n	8010e16 <_dtoa_r+0x9e>
 8010df0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010df2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010df6:	6013      	str	r3, [r2, #0]
 8010df8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010dfc:	4323      	orrs	r3, r4
 8010dfe:	f000 854d 	beq.w	801189c <_dtoa_r+0xb24>
 8010e02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010e04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801105c <_dtoa_r+0x2e4>
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	f000 854f 	beq.w	80118ac <_dtoa_r+0xb34>
 8010e0e:	f10a 0303 	add.w	r3, sl, #3
 8010e12:	f000 bd49 	b.w	80118a8 <_dtoa_r+0xb30>
 8010e16:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010e1a:	2200      	movs	r2, #0
 8010e1c:	ec51 0b17 	vmov	r0, r1, d7
 8010e20:	2300      	movs	r3, #0
 8010e22:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8010e26:	f7ef fe67 	bl	8000af8 <__aeabi_dcmpeq>
 8010e2a:	4680      	mov	r8, r0
 8010e2c:	b158      	cbz	r0, 8010e46 <_dtoa_r+0xce>
 8010e2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010e30:	2301      	movs	r3, #1
 8010e32:	6013      	str	r3, [r2, #0]
 8010e34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010e36:	b113      	cbz	r3, 8010e3e <_dtoa_r+0xc6>
 8010e38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010e3a:	4b84      	ldr	r3, [pc, #528]	@ (801104c <_dtoa_r+0x2d4>)
 8010e3c:	6013      	str	r3, [r2, #0]
 8010e3e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8011060 <_dtoa_r+0x2e8>
 8010e42:	f000 bd33 	b.w	80118ac <_dtoa_r+0xb34>
 8010e46:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010e4a:	aa16      	add	r2, sp, #88	@ 0x58
 8010e4c:	a917      	add	r1, sp, #92	@ 0x5c
 8010e4e:	4658      	mov	r0, fp
 8010e50:	f001 f8ca 	bl	8011fe8 <__d2b>
 8010e54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010e58:	4681      	mov	r9, r0
 8010e5a:	2e00      	cmp	r6, #0
 8010e5c:	d077      	beq.n	8010f4e <_dtoa_r+0x1d6>
 8010e5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010e60:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8010e64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010e68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010e6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010e70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010e74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010e78:	4619      	mov	r1, r3
 8010e7a:	2200      	movs	r2, #0
 8010e7c:	4b74      	ldr	r3, [pc, #464]	@ (8011050 <_dtoa_r+0x2d8>)
 8010e7e:	f7ef fa1b 	bl	80002b8 <__aeabi_dsub>
 8010e82:	a369      	add	r3, pc, #420	@ (adr r3, 8011028 <_dtoa_r+0x2b0>)
 8010e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e88:	f7ef fbce 	bl	8000628 <__aeabi_dmul>
 8010e8c:	a368      	add	r3, pc, #416	@ (adr r3, 8011030 <_dtoa_r+0x2b8>)
 8010e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e92:	f7ef fa13 	bl	80002bc <__adddf3>
 8010e96:	4604      	mov	r4, r0
 8010e98:	4630      	mov	r0, r6
 8010e9a:	460d      	mov	r5, r1
 8010e9c:	f7ef fb5a 	bl	8000554 <__aeabi_i2d>
 8010ea0:	a365      	add	r3, pc, #404	@ (adr r3, 8011038 <_dtoa_r+0x2c0>)
 8010ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ea6:	f7ef fbbf 	bl	8000628 <__aeabi_dmul>
 8010eaa:	4602      	mov	r2, r0
 8010eac:	460b      	mov	r3, r1
 8010eae:	4620      	mov	r0, r4
 8010eb0:	4629      	mov	r1, r5
 8010eb2:	f7ef fa03 	bl	80002bc <__adddf3>
 8010eb6:	4604      	mov	r4, r0
 8010eb8:	460d      	mov	r5, r1
 8010eba:	f7ef fe65 	bl	8000b88 <__aeabi_d2iz>
 8010ebe:	2200      	movs	r2, #0
 8010ec0:	4607      	mov	r7, r0
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	4620      	mov	r0, r4
 8010ec6:	4629      	mov	r1, r5
 8010ec8:	f7ef fe20 	bl	8000b0c <__aeabi_dcmplt>
 8010ecc:	b140      	cbz	r0, 8010ee0 <_dtoa_r+0x168>
 8010ece:	4638      	mov	r0, r7
 8010ed0:	f7ef fb40 	bl	8000554 <__aeabi_i2d>
 8010ed4:	4622      	mov	r2, r4
 8010ed6:	462b      	mov	r3, r5
 8010ed8:	f7ef fe0e 	bl	8000af8 <__aeabi_dcmpeq>
 8010edc:	b900      	cbnz	r0, 8010ee0 <_dtoa_r+0x168>
 8010ede:	3f01      	subs	r7, #1
 8010ee0:	2f16      	cmp	r7, #22
 8010ee2:	d851      	bhi.n	8010f88 <_dtoa_r+0x210>
 8010ee4:	4b5b      	ldr	r3, [pc, #364]	@ (8011054 <_dtoa_r+0x2dc>)
 8010ee6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010ef2:	f7ef fe0b 	bl	8000b0c <__aeabi_dcmplt>
 8010ef6:	2800      	cmp	r0, #0
 8010ef8:	d048      	beq.n	8010f8c <_dtoa_r+0x214>
 8010efa:	3f01      	subs	r7, #1
 8010efc:	2300      	movs	r3, #0
 8010efe:	9312      	str	r3, [sp, #72]	@ 0x48
 8010f00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010f02:	1b9b      	subs	r3, r3, r6
 8010f04:	1e5a      	subs	r2, r3, #1
 8010f06:	bf44      	itt	mi
 8010f08:	f1c3 0801 	rsbmi	r8, r3, #1
 8010f0c:	2300      	movmi	r3, #0
 8010f0e:	9208      	str	r2, [sp, #32]
 8010f10:	bf54      	ite	pl
 8010f12:	f04f 0800 	movpl.w	r8, #0
 8010f16:	9308      	strmi	r3, [sp, #32]
 8010f18:	2f00      	cmp	r7, #0
 8010f1a:	db39      	blt.n	8010f90 <_dtoa_r+0x218>
 8010f1c:	9b08      	ldr	r3, [sp, #32]
 8010f1e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8010f20:	443b      	add	r3, r7
 8010f22:	9308      	str	r3, [sp, #32]
 8010f24:	2300      	movs	r3, #0
 8010f26:	930a      	str	r3, [sp, #40]	@ 0x28
 8010f28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f2a:	2b09      	cmp	r3, #9
 8010f2c:	d864      	bhi.n	8010ff8 <_dtoa_r+0x280>
 8010f2e:	2b05      	cmp	r3, #5
 8010f30:	bfc4      	itt	gt
 8010f32:	3b04      	subgt	r3, #4
 8010f34:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8010f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f38:	f1a3 0302 	sub.w	r3, r3, #2
 8010f3c:	bfcc      	ite	gt
 8010f3e:	2400      	movgt	r4, #0
 8010f40:	2401      	movle	r4, #1
 8010f42:	2b03      	cmp	r3, #3
 8010f44:	d863      	bhi.n	801100e <_dtoa_r+0x296>
 8010f46:	e8df f003 	tbb	[pc, r3]
 8010f4a:	372a      	.short	0x372a
 8010f4c:	5535      	.short	0x5535
 8010f4e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8010f52:	441e      	add	r6, r3
 8010f54:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010f58:	2b20      	cmp	r3, #32
 8010f5a:	bfc1      	itttt	gt
 8010f5c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010f60:	409f      	lslgt	r7, r3
 8010f62:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010f66:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010f6a:	bfd6      	itet	le
 8010f6c:	f1c3 0320 	rsble	r3, r3, #32
 8010f70:	ea47 0003 	orrgt.w	r0, r7, r3
 8010f74:	fa04 f003 	lslle.w	r0, r4, r3
 8010f78:	f7ef fadc 	bl	8000534 <__aeabi_ui2d>
 8010f7c:	2201      	movs	r2, #1
 8010f7e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010f82:	3e01      	subs	r6, #1
 8010f84:	9214      	str	r2, [sp, #80]	@ 0x50
 8010f86:	e777      	b.n	8010e78 <_dtoa_r+0x100>
 8010f88:	2301      	movs	r3, #1
 8010f8a:	e7b8      	b.n	8010efe <_dtoa_r+0x186>
 8010f8c:	9012      	str	r0, [sp, #72]	@ 0x48
 8010f8e:	e7b7      	b.n	8010f00 <_dtoa_r+0x188>
 8010f90:	427b      	negs	r3, r7
 8010f92:	930a      	str	r3, [sp, #40]	@ 0x28
 8010f94:	2300      	movs	r3, #0
 8010f96:	eba8 0807 	sub.w	r8, r8, r7
 8010f9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010f9c:	e7c4      	b.n	8010f28 <_dtoa_r+0x1b0>
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010fa2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	dc35      	bgt.n	8011014 <_dtoa_r+0x29c>
 8010fa8:	2301      	movs	r3, #1
 8010faa:	9300      	str	r3, [sp, #0]
 8010fac:	9307      	str	r3, [sp, #28]
 8010fae:	461a      	mov	r2, r3
 8010fb0:	920e      	str	r2, [sp, #56]	@ 0x38
 8010fb2:	e00b      	b.n	8010fcc <_dtoa_r+0x254>
 8010fb4:	2301      	movs	r3, #1
 8010fb6:	e7f3      	b.n	8010fa0 <_dtoa_r+0x228>
 8010fb8:	2300      	movs	r3, #0
 8010fba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010fbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010fbe:	18fb      	adds	r3, r7, r3
 8010fc0:	9300      	str	r3, [sp, #0]
 8010fc2:	3301      	adds	r3, #1
 8010fc4:	2b01      	cmp	r3, #1
 8010fc6:	9307      	str	r3, [sp, #28]
 8010fc8:	bfb8      	it	lt
 8010fca:	2301      	movlt	r3, #1
 8010fcc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8010fd0:	2100      	movs	r1, #0
 8010fd2:	2204      	movs	r2, #4
 8010fd4:	f102 0514 	add.w	r5, r2, #20
 8010fd8:	429d      	cmp	r5, r3
 8010fda:	d91f      	bls.n	801101c <_dtoa_r+0x2a4>
 8010fdc:	6041      	str	r1, [r0, #4]
 8010fde:	4658      	mov	r0, fp
 8010fe0:	f000 fcd8 	bl	8011994 <_Balloc>
 8010fe4:	4682      	mov	sl, r0
 8010fe6:	2800      	cmp	r0, #0
 8010fe8:	d13c      	bne.n	8011064 <_dtoa_r+0x2ec>
 8010fea:	4b1b      	ldr	r3, [pc, #108]	@ (8011058 <_dtoa_r+0x2e0>)
 8010fec:	4602      	mov	r2, r0
 8010fee:	f240 11af 	movw	r1, #431	@ 0x1af
 8010ff2:	e6d8      	b.n	8010da6 <_dtoa_r+0x2e>
 8010ff4:	2301      	movs	r3, #1
 8010ff6:	e7e0      	b.n	8010fba <_dtoa_r+0x242>
 8010ff8:	2401      	movs	r4, #1
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ffe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011000:	f04f 33ff 	mov.w	r3, #4294967295
 8011004:	9300      	str	r3, [sp, #0]
 8011006:	9307      	str	r3, [sp, #28]
 8011008:	2200      	movs	r2, #0
 801100a:	2312      	movs	r3, #18
 801100c:	e7d0      	b.n	8010fb0 <_dtoa_r+0x238>
 801100e:	2301      	movs	r3, #1
 8011010:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011012:	e7f5      	b.n	8011000 <_dtoa_r+0x288>
 8011014:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011016:	9300      	str	r3, [sp, #0]
 8011018:	9307      	str	r3, [sp, #28]
 801101a:	e7d7      	b.n	8010fcc <_dtoa_r+0x254>
 801101c:	3101      	adds	r1, #1
 801101e:	0052      	lsls	r2, r2, #1
 8011020:	e7d8      	b.n	8010fd4 <_dtoa_r+0x25c>
 8011022:	bf00      	nop
 8011024:	f3af 8000 	nop.w
 8011028:	636f4361 	.word	0x636f4361
 801102c:	3fd287a7 	.word	0x3fd287a7
 8011030:	8b60c8b3 	.word	0x8b60c8b3
 8011034:	3fc68a28 	.word	0x3fc68a28
 8011038:	509f79fb 	.word	0x509f79fb
 801103c:	3fd34413 	.word	0x3fd34413
 8011040:	080180ed 	.word	0x080180ed
 8011044:	08018104 	.word	0x08018104
 8011048:	7ff00000 	.word	0x7ff00000
 801104c:	080180bd 	.word	0x080180bd
 8011050:	3ff80000 	.word	0x3ff80000
 8011054:	08018200 	.word	0x08018200
 8011058:	0801815c 	.word	0x0801815c
 801105c:	080180e9 	.word	0x080180e9
 8011060:	080180bc 	.word	0x080180bc
 8011064:	f8db 301c 	ldr.w	r3, [fp, #28]
 8011068:	6018      	str	r0, [r3, #0]
 801106a:	9b07      	ldr	r3, [sp, #28]
 801106c:	2b0e      	cmp	r3, #14
 801106e:	f200 80a4 	bhi.w	80111ba <_dtoa_r+0x442>
 8011072:	2c00      	cmp	r4, #0
 8011074:	f000 80a1 	beq.w	80111ba <_dtoa_r+0x442>
 8011078:	2f00      	cmp	r7, #0
 801107a:	dd33      	ble.n	80110e4 <_dtoa_r+0x36c>
 801107c:	4bad      	ldr	r3, [pc, #692]	@ (8011334 <_dtoa_r+0x5bc>)
 801107e:	f007 020f 	and.w	r2, r7, #15
 8011082:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011086:	ed93 7b00 	vldr	d7, [r3]
 801108a:	05f8      	lsls	r0, r7, #23
 801108c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8011090:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011094:	d516      	bpl.n	80110c4 <_dtoa_r+0x34c>
 8011096:	4ba8      	ldr	r3, [pc, #672]	@ (8011338 <_dtoa_r+0x5c0>)
 8011098:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801109c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80110a0:	f7ef fbec 	bl	800087c <__aeabi_ddiv>
 80110a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80110a8:	f004 040f 	and.w	r4, r4, #15
 80110ac:	2603      	movs	r6, #3
 80110ae:	4da2      	ldr	r5, [pc, #648]	@ (8011338 <_dtoa_r+0x5c0>)
 80110b0:	b954      	cbnz	r4, 80110c8 <_dtoa_r+0x350>
 80110b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80110b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80110ba:	f7ef fbdf 	bl	800087c <__aeabi_ddiv>
 80110be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80110c2:	e028      	b.n	8011116 <_dtoa_r+0x39e>
 80110c4:	2602      	movs	r6, #2
 80110c6:	e7f2      	b.n	80110ae <_dtoa_r+0x336>
 80110c8:	07e1      	lsls	r1, r4, #31
 80110ca:	d508      	bpl.n	80110de <_dtoa_r+0x366>
 80110cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80110d4:	f7ef faa8 	bl	8000628 <__aeabi_dmul>
 80110d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80110dc:	3601      	adds	r6, #1
 80110de:	1064      	asrs	r4, r4, #1
 80110e0:	3508      	adds	r5, #8
 80110e2:	e7e5      	b.n	80110b0 <_dtoa_r+0x338>
 80110e4:	f000 80d2 	beq.w	801128c <_dtoa_r+0x514>
 80110e8:	427c      	negs	r4, r7
 80110ea:	4b92      	ldr	r3, [pc, #584]	@ (8011334 <_dtoa_r+0x5bc>)
 80110ec:	4d92      	ldr	r5, [pc, #584]	@ (8011338 <_dtoa_r+0x5c0>)
 80110ee:	f004 020f 	and.w	r2, r4, #15
 80110f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80110f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80110fe:	f7ef fa93 	bl	8000628 <__aeabi_dmul>
 8011102:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011106:	1124      	asrs	r4, r4, #4
 8011108:	2300      	movs	r3, #0
 801110a:	2602      	movs	r6, #2
 801110c:	2c00      	cmp	r4, #0
 801110e:	f040 80b2 	bne.w	8011276 <_dtoa_r+0x4fe>
 8011112:	2b00      	cmp	r3, #0
 8011114:	d1d3      	bne.n	80110be <_dtoa_r+0x346>
 8011116:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011118:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801111c:	2b00      	cmp	r3, #0
 801111e:	f000 80b7 	beq.w	8011290 <_dtoa_r+0x518>
 8011122:	4b86      	ldr	r3, [pc, #536]	@ (801133c <_dtoa_r+0x5c4>)
 8011124:	2200      	movs	r2, #0
 8011126:	4620      	mov	r0, r4
 8011128:	4629      	mov	r1, r5
 801112a:	f7ef fcef 	bl	8000b0c <__aeabi_dcmplt>
 801112e:	2800      	cmp	r0, #0
 8011130:	f000 80ae 	beq.w	8011290 <_dtoa_r+0x518>
 8011134:	9b07      	ldr	r3, [sp, #28]
 8011136:	2b00      	cmp	r3, #0
 8011138:	f000 80aa 	beq.w	8011290 <_dtoa_r+0x518>
 801113c:	9b00      	ldr	r3, [sp, #0]
 801113e:	2b00      	cmp	r3, #0
 8011140:	dd37      	ble.n	80111b2 <_dtoa_r+0x43a>
 8011142:	1e7b      	subs	r3, r7, #1
 8011144:	9304      	str	r3, [sp, #16]
 8011146:	4620      	mov	r0, r4
 8011148:	4b7d      	ldr	r3, [pc, #500]	@ (8011340 <_dtoa_r+0x5c8>)
 801114a:	2200      	movs	r2, #0
 801114c:	4629      	mov	r1, r5
 801114e:	f7ef fa6b 	bl	8000628 <__aeabi_dmul>
 8011152:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011156:	9c00      	ldr	r4, [sp, #0]
 8011158:	3601      	adds	r6, #1
 801115a:	4630      	mov	r0, r6
 801115c:	f7ef f9fa 	bl	8000554 <__aeabi_i2d>
 8011160:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011164:	f7ef fa60 	bl	8000628 <__aeabi_dmul>
 8011168:	4b76      	ldr	r3, [pc, #472]	@ (8011344 <_dtoa_r+0x5cc>)
 801116a:	2200      	movs	r2, #0
 801116c:	f7ef f8a6 	bl	80002bc <__adddf3>
 8011170:	4605      	mov	r5, r0
 8011172:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011176:	2c00      	cmp	r4, #0
 8011178:	f040 808d 	bne.w	8011296 <_dtoa_r+0x51e>
 801117c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011180:	4b71      	ldr	r3, [pc, #452]	@ (8011348 <_dtoa_r+0x5d0>)
 8011182:	2200      	movs	r2, #0
 8011184:	f7ef f898 	bl	80002b8 <__aeabi_dsub>
 8011188:	4602      	mov	r2, r0
 801118a:	460b      	mov	r3, r1
 801118c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011190:	462a      	mov	r2, r5
 8011192:	4633      	mov	r3, r6
 8011194:	f7ef fcd8 	bl	8000b48 <__aeabi_dcmpgt>
 8011198:	2800      	cmp	r0, #0
 801119a:	f040 828b 	bne.w	80116b4 <_dtoa_r+0x93c>
 801119e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80111a2:	462a      	mov	r2, r5
 80111a4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80111a8:	f7ef fcb0 	bl	8000b0c <__aeabi_dcmplt>
 80111ac:	2800      	cmp	r0, #0
 80111ae:	f040 8128 	bne.w	8011402 <_dtoa_r+0x68a>
 80111b2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80111b6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80111ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80111bc:	2b00      	cmp	r3, #0
 80111be:	f2c0 815a 	blt.w	8011476 <_dtoa_r+0x6fe>
 80111c2:	2f0e      	cmp	r7, #14
 80111c4:	f300 8157 	bgt.w	8011476 <_dtoa_r+0x6fe>
 80111c8:	4b5a      	ldr	r3, [pc, #360]	@ (8011334 <_dtoa_r+0x5bc>)
 80111ca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80111ce:	ed93 7b00 	vldr	d7, [r3]
 80111d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	ed8d 7b00 	vstr	d7, [sp]
 80111da:	da03      	bge.n	80111e4 <_dtoa_r+0x46c>
 80111dc:	9b07      	ldr	r3, [sp, #28]
 80111de:	2b00      	cmp	r3, #0
 80111e0:	f340 8101 	ble.w	80113e6 <_dtoa_r+0x66e>
 80111e4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80111e8:	4656      	mov	r6, sl
 80111ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80111ee:	4620      	mov	r0, r4
 80111f0:	4629      	mov	r1, r5
 80111f2:	f7ef fb43 	bl	800087c <__aeabi_ddiv>
 80111f6:	f7ef fcc7 	bl	8000b88 <__aeabi_d2iz>
 80111fa:	4680      	mov	r8, r0
 80111fc:	f7ef f9aa 	bl	8000554 <__aeabi_i2d>
 8011200:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011204:	f7ef fa10 	bl	8000628 <__aeabi_dmul>
 8011208:	4602      	mov	r2, r0
 801120a:	460b      	mov	r3, r1
 801120c:	4620      	mov	r0, r4
 801120e:	4629      	mov	r1, r5
 8011210:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011214:	f7ef f850 	bl	80002b8 <__aeabi_dsub>
 8011218:	f806 4b01 	strb.w	r4, [r6], #1
 801121c:	9d07      	ldr	r5, [sp, #28]
 801121e:	eba6 040a 	sub.w	r4, r6, sl
 8011222:	42a5      	cmp	r5, r4
 8011224:	4602      	mov	r2, r0
 8011226:	460b      	mov	r3, r1
 8011228:	f040 8117 	bne.w	801145a <_dtoa_r+0x6e2>
 801122c:	f7ef f846 	bl	80002bc <__adddf3>
 8011230:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011234:	4604      	mov	r4, r0
 8011236:	460d      	mov	r5, r1
 8011238:	f7ef fc86 	bl	8000b48 <__aeabi_dcmpgt>
 801123c:	2800      	cmp	r0, #0
 801123e:	f040 80f9 	bne.w	8011434 <_dtoa_r+0x6bc>
 8011242:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011246:	4620      	mov	r0, r4
 8011248:	4629      	mov	r1, r5
 801124a:	f7ef fc55 	bl	8000af8 <__aeabi_dcmpeq>
 801124e:	b118      	cbz	r0, 8011258 <_dtoa_r+0x4e0>
 8011250:	f018 0f01 	tst.w	r8, #1
 8011254:	f040 80ee 	bne.w	8011434 <_dtoa_r+0x6bc>
 8011258:	4649      	mov	r1, r9
 801125a:	4658      	mov	r0, fp
 801125c:	f000 fbda 	bl	8011a14 <_Bfree>
 8011260:	2300      	movs	r3, #0
 8011262:	7033      	strb	r3, [r6, #0]
 8011264:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011266:	3701      	adds	r7, #1
 8011268:	601f      	str	r7, [r3, #0]
 801126a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801126c:	2b00      	cmp	r3, #0
 801126e:	f000 831d 	beq.w	80118ac <_dtoa_r+0xb34>
 8011272:	601e      	str	r6, [r3, #0]
 8011274:	e31a      	b.n	80118ac <_dtoa_r+0xb34>
 8011276:	07e2      	lsls	r2, r4, #31
 8011278:	d505      	bpl.n	8011286 <_dtoa_r+0x50e>
 801127a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801127e:	f7ef f9d3 	bl	8000628 <__aeabi_dmul>
 8011282:	3601      	adds	r6, #1
 8011284:	2301      	movs	r3, #1
 8011286:	1064      	asrs	r4, r4, #1
 8011288:	3508      	adds	r5, #8
 801128a:	e73f      	b.n	801110c <_dtoa_r+0x394>
 801128c:	2602      	movs	r6, #2
 801128e:	e742      	b.n	8011116 <_dtoa_r+0x39e>
 8011290:	9c07      	ldr	r4, [sp, #28]
 8011292:	9704      	str	r7, [sp, #16]
 8011294:	e761      	b.n	801115a <_dtoa_r+0x3e2>
 8011296:	4b27      	ldr	r3, [pc, #156]	@ (8011334 <_dtoa_r+0x5bc>)
 8011298:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801129a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801129e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80112a2:	4454      	add	r4, sl
 80112a4:	2900      	cmp	r1, #0
 80112a6:	d053      	beq.n	8011350 <_dtoa_r+0x5d8>
 80112a8:	4928      	ldr	r1, [pc, #160]	@ (801134c <_dtoa_r+0x5d4>)
 80112aa:	2000      	movs	r0, #0
 80112ac:	f7ef fae6 	bl	800087c <__aeabi_ddiv>
 80112b0:	4633      	mov	r3, r6
 80112b2:	462a      	mov	r2, r5
 80112b4:	f7ef f800 	bl	80002b8 <__aeabi_dsub>
 80112b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80112bc:	4656      	mov	r6, sl
 80112be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80112c2:	f7ef fc61 	bl	8000b88 <__aeabi_d2iz>
 80112c6:	4605      	mov	r5, r0
 80112c8:	f7ef f944 	bl	8000554 <__aeabi_i2d>
 80112cc:	4602      	mov	r2, r0
 80112ce:	460b      	mov	r3, r1
 80112d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80112d4:	f7ee fff0 	bl	80002b8 <__aeabi_dsub>
 80112d8:	3530      	adds	r5, #48	@ 0x30
 80112da:	4602      	mov	r2, r0
 80112dc:	460b      	mov	r3, r1
 80112de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80112e2:	f806 5b01 	strb.w	r5, [r6], #1
 80112e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80112ea:	f7ef fc0f 	bl	8000b0c <__aeabi_dcmplt>
 80112ee:	2800      	cmp	r0, #0
 80112f0:	d171      	bne.n	80113d6 <_dtoa_r+0x65e>
 80112f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80112f6:	4911      	ldr	r1, [pc, #68]	@ (801133c <_dtoa_r+0x5c4>)
 80112f8:	2000      	movs	r0, #0
 80112fa:	f7ee ffdd 	bl	80002b8 <__aeabi_dsub>
 80112fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011302:	f7ef fc03 	bl	8000b0c <__aeabi_dcmplt>
 8011306:	2800      	cmp	r0, #0
 8011308:	f040 8095 	bne.w	8011436 <_dtoa_r+0x6be>
 801130c:	42a6      	cmp	r6, r4
 801130e:	f43f af50 	beq.w	80111b2 <_dtoa_r+0x43a>
 8011312:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011316:	4b0a      	ldr	r3, [pc, #40]	@ (8011340 <_dtoa_r+0x5c8>)
 8011318:	2200      	movs	r2, #0
 801131a:	f7ef f985 	bl	8000628 <__aeabi_dmul>
 801131e:	4b08      	ldr	r3, [pc, #32]	@ (8011340 <_dtoa_r+0x5c8>)
 8011320:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011324:	2200      	movs	r2, #0
 8011326:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801132a:	f7ef f97d 	bl	8000628 <__aeabi_dmul>
 801132e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011332:	e7c4      	b.n	80112be <_dtoa_r+0x546>
 8011334:	08018200 	.word	0x08018200
 8011338:	080181d8 	.word	0x080181d8
 801133c:	3ff00000 	.word	0x3ff00000
 8011340:	40240000 	.word	0x40240000
 8011344:	401c0000 	.word	0x401c0000
 8011348:	40140000 	.word	0x40140000
 801134c:	3fe00000 	.word	0x3fe00000
 8011350:	4631      	mov	r1, r6
 8011352:	4628      	mov	r0, r5
 8011354:	f7ef f968 	bl	8000628 <__aeabi_dmul>
 8011358:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801135c:	9415      	str	r4, [sp, #84]	@ 0x54
 801135e:	4656      	mov	r6, sl
 8011360:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011364:	f7ef fc10 	bl	8000b88 <__aeabi_d2iz>
 8011368:	4605      	mov	r5, r0
 801136a:	f7ef f8f3 	bl	8000554 <__aeabi_i2d>
 801136e:	4602      	mov	r2, r0
 8011370:	460b      	mov	r3, r1
 8011372:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011376:	f7ee ff9f 	bl	80002b8 <__aeabi_dsub>
 801137a:	3530      	adds	r5, #48	@ 0x30
 801137c:	f806 5b01 	strb.w	r5, [r6], #1
 8011380:	4602      	mov	r2, r0
 8011382:	460b      	mov	r3, r1
 8011384:	42a6      	cmp	r6, r4
 8011386:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801138a:	f04f 0200 	mov.w	r2, #0
 801138e:	d124      	bne.n	80113da <_dtoa_r+0x662>
 8011390:	4bac      	ldr	r3, [pc, #688]	@ (8011644 <_dtoa_r+0x8cc>)
 8011392:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8011396:	f7ee ff91 	bl	80002bc <__adddf3>
 801139a:	4602      	mov	r2, r0
 801139c:	460b      	mov	r3, r1
 801139e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80113a2:	f7ef fbd1 	bl	8000b48 <__aeabi_dcmpgt>
 80113a6:	2800      	cmp	r0, #0
 80113a8:	d145      	bne.n	8011436 <_dtoa_r+0x6be>
 80113aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80113ae:	49a5      	ldr	r1, [pc, #660]	@ (8011644 <_dtoa_r+0x8cc>)
 80113b0:	2000      	movs	r0, #0
 80113b2:	f7ee ff81 	bl	80002b8 <__aeabi_dsub>
 80113b6:	4602      	mov	r2, r0
 80113b8:	460b      	mov	r3, r1
 80113ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80113be:	f7ef fba5 	bl	8000b0c <__aeabi_dcmplt>
 80113c2:	2800      	cmp	r0, #0
 80113c4:	f43f aef5 	beq.w	80111b2 <_dtoa_r+0x43a>
 80113c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80113ca:	1e73      	subs	r3, r6, #1
 80113cc:	9315      	str	r3, [sp, #84]	@ 0x54
 80113ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80113d2:	2b30      	cmp	r3, #48	@ 0x30
 80113d4:	d0f8      	beq.n	80113c8 <_dtoa_r+0x650>
 80113d6:	9f04      	ldr	r7, [sp, #16]
 80113d8:	e73e      	b.n	8011258 <_dtoa_r+0x4e0>
 80113da:	4b9b      	ldr	r3, [pc, #620]	@ (8011648 <_dtoa_r+0x8d0>)
 80113dc:	f7ef f924 	bl	8000628 <__aeabi_dmul>
 80113e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80113e4:	e7bc      	b.n	8011360 <_dtoa_r+0x5e8>
 80113e6:	d10c      	bne.n	8011402 <_dtoa_r+0x68a>
 80113e8:	4b98      	ldr	r3, [pc, #608]	@ (801164c <_dtoa_r+0x8d4>)
 80113ea:	2200      	movs	r2, #0
 80113ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80113f0:	f7ef f91a 	bl	8000628 <__aeabi_dmul>
 80113f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80113f8:	f7ef fb9c 	bl	8000b34 <__aeabi_dcmpge>
 80113fc:	2800      	cmp	r0, #0
 80113fe:	f000 8157 	beq.w	80116b0 <_dtoa_r+0x938>
 8011402:	2400      	movs	r4, #0
 8011404:	4625      	mov	r5, r4
 8011406:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011408:	43db      	mvns	r3, r3
 801140a:	9304      	str	r3, [sp, #16]
 801140c:	4656      	mov	r6, sl
 801140e:	2700      	movs	r7, #0
 8011410:	4621      	mov	r1, r4
 8011412:	4658      	mov	r0, fp
 8011414:	f000 fafe 	bl	8011a14 <_Bfree>
 8011418:	2d00      	cmp	r5, #0
 801141a:	d0dc      	beq.n	80113d6 <_dtoa_r+0x65e>
 801141c:	b12f      	cbz	r7, 801142a <_dtoa_r+0x6b2>
 801141e:	42af      	cmp	r7, r5
 8011420:	d003      	beq.n	801142a <_dtoa_r+0x6b2>
 8011422:	4639      	mov	r1, r7
 8011424:	4658      	mov	r0, fp
 8011426:	f000 faf5 	bl	8011a14 <_Bfree>
 801142a:	4629      	mov	r1, r5
 801142c:	4658      	mov	r0, fp
 801142e:	f000 faf1 	bl	8011a14 <_Bfree>
 8011432:	e7d0      	b.n	80113d6 <_dtoa_r+0x65e>
 8011434:	9704      	str	r7, [sp, #16]
 8011436:	4633      	mov	r3, r6
 8011438:	461e      	mov	r6, r3
 801143a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801143e:	2a39      	cmp	r2, #57	@ 0x39
 8011440:	d107      	bne.n	8011452 <_dtoa_r+0x6da>
 8011442:	459a      	cmp	sl, r3
 8011444:	d1f8      	bne.n	8011438 <_dtoa_r+0x6c0>
 8011446:	9a04      	ldr	r2, [sp, #16]
 8011448:	3201      	adds	r2, #1
 801144a:	9204      	str	r2, [sp, #16]
 801144c:	2230      	movs	r2, #48	@ 0x30
 801144e:	f88a 2000 	strb.w	r2, [sl]
 8011452:	781a      	ldrb	r2, [r3, #0]
 8011454:	3201      	adds	r2, #1
 8011456:	701a      	strb	r2, [r3, #0]
 8011458:	e7bd      	b.n	80113d6 <_dtoa_r+0x65e>
 801145a:	4b7b      	ldr	r3, [pc, #492]	@ (8011648 <_dtoa_r+0x8d0>)
 801145c:	2200      	movs	r2, #0
 801145e:	f7ef f8e3 	bl	8000628 <__aeabi_dmul>
 8011462:	2200      	movs	r2, #0
 8011464:	2300      	movs	r3, #0
 8011466:	4604      	mov	r4, r0
 8011468:	460d      	mov	r5, r1
 801146a:	f7ef fb45 	bl	8000af8 <__aeabi_dcmpeq>
 801146e:	2800      	cmp	r0, #0
 8011470:	f43f aebb 	beq.w	80111ea <_dtoa_r+0x472>
 8011474:	e6f0      	b.n	8011258 <_dtoa_r+0x4e0>
 8011476:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011478:	2a00      	cmp	r2, #0
 801147a:	f000 80db 	beq.w	8011634 <_dtoa_r+0x8bc>
 801147e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011480:	2a01      	cmp	r2, #1
 8011482:	f300 80bf 	bgt.w	8011604 <_dtoa_r+0x88c>
 8011486:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8011488:	2a00      	cmp	r2, #0
 801148a:	f000 80b7 	beq.w	80115fc <_dtoa_r+0x884>
 801148e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8011492:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8011494:	4646      	mov	r6, r8
 8011496:	9a08      	ldr	r2, [sp, #32]
 8011498:	2101      	movs	r1, #1
 801149a:	441a      	add	r2, r3
 801149c:	4658      	mov	r0, fp
 801149e:	4498      	add	r8, r3
 80114a0:	9208      	str	r2, [sp, #32]
 80114a2:	f000 fb6b 	bl	8011b7c <__i2b>
 80114a6:	4605      	mov	r5, r0
 80114a8:	b15e      	cbz	r6, 80114c2 <_dtoa_r+0x74a>
 80114aa:	9b08      	ldr	r3, [sp, #32]
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	dd08      	ble.n	80114c2 <_dtoa_r+0x74a>
 80114b0:	42b3      	cmp	r3, r6
 80114b2:	9a08      	ldr	r2, [sp, #32]
 80114b4:	bfa8      	it	ge
 80114b6:	4633      	movge	r3, r6
 80114b8:	eba8 0803 	sub.w	r8, r8, r3
 80114bc:	1af6      	subs	r6, r6, r3
 80114be:	1ad3      	subs	r3, r2, r3
 80114c0:	9308      	str	r3, [sp, #32]
 80114c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80114c4:	b1f3      	cbz	r3, 8011504 <_dtoa_r+0x78c>
 80114c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	f000 80b7 	beq.w	801163c <_dtoa_r+0x8c4>
 80114ce:	b18c      	cbz	r4, 80114f4 <_dtoa_r+0x77c>
 80114d0:	4629      	mov	r1, r5
 80114d2:	4622      	mov	r2, r4
 80114d4:	4658      	mov	r0, fp
 80114d6:	f000 fc11 	bl	8011cfc <__pow5mult>
 80114da:	464a      	mov	r2, r9
 80114dc:	4601      	mov	r1, r0
 80114de:	4605      	mov	r5, r0
 80114e0:	4658      	mov	r0, fp
 80114e2:	f000 fb61 	bl	8011ba8 <__multiply>
 80114e6:	4649      	mov	r1, r9
 80114e8:	9004      	str	r0, [sp, #16]
 80114ea:	4658      	mov	r0, fp
 80114ec:	f000 fa92 	bl	8011a14 <_Bfree>
 80114f0:	9b04      	ldr	r3, [sp, #16]
 80114f2:	4699      	mov	r9, r3
 80114f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80114f6:	1b1a      	subs	r2, r3, r4
 80114f8:	d004      	beq.n	8011504 <_dtoa_r+0x78c>
 80114fa:	4649      	mov	r1, r9
 80114fc:	4658      	mov	r0, fp
 80114fe:	f000 fbfd 	bl	8011cfc <__pow5mult>
 8011502:	4681      	mov	r9, r0
 8011504:	2101      	movs	r1, #1
 8011506:	4658      	mov	r0, fp
 8011508:	f000 fb38 	bl	8011b7c <__i2b>
 801150c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801150e:	4604      	mov	r4, r0
 8011510:	2b00      	cmp	r3, #0
 8011512:	f000 81cf 	beq.w	80118b4 <_dtoa_r+0xb3c>
 8011516:	461a      	mov	r2, r3
 8011518:	4601      	mov	r1, r0
 801151a:	4658      	mov	r0, fp
 801151c:	f000 fbee 	bl	8011cfc <__pow5mult>
 8011520:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011522:	2b01      	cmp	r3, #1
 8011524:	4604      	mov	r4, r0
 8011526:	f300 8095 	bgt.w	8011654 <_dtoa_r+0x8dc>
 801152a:	9b02      	ldr	r3, [sp, #8]
 801152c:	2b00      	cmp	r3, #0
 801152e:	f040 8087 	bne.w	8011640 <_dtoa_r+0x8c8>
 8011532:	9b03      	ldr	r3, [sp, #12]
 8011534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011538:	2b00      	cmp	r3, #0
 801153a:	f040 8089 	bne.w	8011650 <_dtoa_r+0x8d8>
 801153e:	9b03      	ldr	r3, [sp, #12]
 8011540:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011544:	0d1b      	lsrs	r3, r3, #20
 8011546:	051b      	lsls	r3, r3, #20
 8011548:	b12b      	cbz	r3, 8011556 <_dtoa_r+0x7de>
 801154a:	9b08      	ldr	r3, [sp, #32]
 801154c:	3301      	adds	r3, #1
 801154e:	9308      	str	r3, [sp, #32]
 8011550:	f108 0801 	add.w	r8, r8, #1
 8011554:	2301      	movs	r3, #1
 8011556:	930a      	str	r3, [sp, #40]	@ 0x28
 8011558:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801155a:	2b00      	cmp	r3, #0
 801155c:	f000 81b0 	beq.w	80118c0 <_dtoa_r+0xb48>
 8011560:	6923      	ldr	r3, [r4, #16]
 8011562:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011566:	6918      	ldr	r0, [r3, #16]
 8011568:	f000 fabc 	bl	8011ae4 <__hi0bits>
 801156c:	f1c0 0020 	rsb	r0, r0, #32
 8011570:	9b08      	ldr	r3, [sp, #32]
 8011572:	4418      	add	r0, r3
 8011574:	f010 001f 	ands.w	r0, r0, #31
 8011578:	d077      	beq.n	801166a <_dtoa_r+0x8f2>
 801157a:	f1c0 0320 	rsb	r3, r0, #32
 801157e:	2b04      	cmp	r3, #4
 8011580:	dd6b      	ble.n	801165a <_dtoa_r+0x8e2>
 8011582:	9b08      	ldr	r3, [sp, #32]
 8011584:	f1c0 001c 	rsb	r0, r0, #28
 8011588:	4403      	add	r3, r0
 801158a:	4480      	add	r8, r0
 801158c:	4406      	add	r6, r0
 801158e:	9308      	str	r3, [sp, #32]
 8011590:	f1b8 0f00 	cmp.w	r8, #0
 8011594:	dd05      	ble.n	80115a2 <_dtoa_r+0x82a>
 8011596:	4649      	mov	r1, r9
 8011598:	4642      	mov	r2, r8
 801159a:	4658      	mov	r0, fp
 801159c:	f000 fc08 	bl	8011db0 <__lshift>
 80115a0:	4681      	mov	r9, r0
 80115a2:	9b08      	ldr	r3, [sp, #32]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	dd05      	ble.n	80115b4 <_dtoa_r+0x83c>
 80115a8:	4621      	mov	r1, r4
 80115aa:	461a      	mov	r2, r3
 80115ac:	4658      	mov	r0, fp
 80115ae:	f000 fbff 	bl	8011db0 <__lshift>
 80115b2:	4604      	mov	r4, r0
 80115b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d059      	beq.n	801166e <_dtoa_r+0x8f6>
 80115ba:	4621      	mov	r1, r4
 80115bc:	4648      	mov	r0, r9
 80115be:	f000 fc63 	bl	8011e88 <__mcmp>
 80115c2:	2800      	cmp	r0, #0
 80115c4:	da53      	bge.n	801166e <_dtoa_r+0x8f6>
 80115c6:	1e7b      	subs	r3, r7, #1
 80115c8:	9304      	str	r3, [sp, #16]
 80115ca:	4649      	mov	r1, r9
 80115cc:	2300      	movs	r3, #0
 80115ce:	220a      	movs	r2, #10
 80115d0:	4658      	mov	r0, fp
 80115d2:	f000 fa41 	bl	8011a58 <__multadd>
 80115d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80115d8:	4681      	mov	r9, r0
 80115da:	2b00      	cmp	r3, #0
 80115dc:	f000 8172 	beq.w	80118c4 <_dtoa_r+0xb4c>
 80115e0:	2300      	movs	r3, #0
 80115e2:	4629      	mov	r1, r5
 80115e4:	220a      	movs	r2, #10
 80115e6:	4658      	mov	r0, fp
 80115e8:	f000 fa36 	bl	8011a58 <__multadd>
 80115ec:	9b00      	ldr	r3, [sp, #0]
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	4605      	mov	r5, r0
 80115f2:	dc67      	bgt.n	80116c4 <_dtoa_r+0x94c>
 80115f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80115f6:	2b02      	cmp	r3, #2
 80115f8:	dc41      	bgt.n	801167e <_dtoa_r+0x906>
 80115fa:	e063      	b.n	80116c4 <_dtoa_r+0x94c>
 80115fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80115fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011602:	e746      	b.n	8011492 <_dtoa_r+0x71a>
 8011604:	9b07      	ldr	r3, [sp, #28]
 8011606:	1e5c      	subs	r4, r3, #1
 8011608:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801160a:	42a3      	cmp	r3, r4
 801160c:	bfbf      	itttt	lt
 801160e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8011610:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8011612:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8011614:	1ae3      	sublt	r3, r4, r3
 8011616:	bfb4      	ite	lt
 8011618:	18d2      	addlt	r2, r2, r3
 801161a:	1b1c      	subge	r4, r3, r4
 801161c:	9b07      	ldr	r3, [sp, #28]
 801161e:	bfbc      	itt	lt
 8011620:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8011622:	2400      	movlt	r4, #0
 8011624:	2b00      	cmp	r3, #0
 8011626:	bfb5      	itete	lt
 8011628:	eba8 0603 	sublt.w	r6, r8, r3
 801162c:	9b07      	ldrge	r3, [sp, #28]
 801162e:	2300      	movlt	r3, #0
 8011630:	4646      	movge	r6, r8
 8011632:	e730      	b.n	8011496 <_dtoa_r+0x71e>
 8011634:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8011636:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8011638:	4646      	mov	r6, r8
 801163a:	e735      	b.n	80114a8 <_dtoa_r+0x730>
 801163c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801163e:	e75c      	b.n	80114fa <_dtoa_r+0x782>
 8011640:	2300      	movs	r3, #0
 8011642:	e788      	b.n	8011556 <_dtoa_r+0x7de>
 8011644:	3fe00000 	.word	0x3fe00000
 8011648:	40240000 	.word	0x40240000
 801164c:	40140000 	.word	0x40140000
 8011650:	9b02      	ldr	r3, [sp, #8]
 8011652:	e780      	b.n	8011556 <_dtoa_r+0x7de>
 8011654:	2300      	movs	r3, #0
 8011656:	930a      	str	r3, [sp, #40]	@ 0x28
 8011658:	e782      	b.n	8011560 <_dtoa_r+0x7e8>
 801165a:	d099      	beq.n	8011590 <_dtoa_r+0x818>
 801165c:	9a08      	ldr	r2, [sp, #32]
 801165e:	331c      	adds	r3, #28
 8011660:	441a      	add	r2, r3
 8011662:	4498      	add	r8, r3
 8011664:	441e      	add	r6, r3
 8011666:	9208      	str	r2, [sp, #32]
 8011668:	e792      	b.n	8011590 <_dtoa_r+0x818>
 801166a:	4603      	mov	r3, r0
 801166c:	e7f6      	b.n	801165c <_dtoa_r+0x8e4>
 801166e:	9b07      	ldr	r3, [sp, #28]
 8011670:	9704      	str	r7, [sp, #16]
 8011672:	2b00      	cmp	r3, #0
 8011674:	dc20      	bgt.n	80116b8 <_dtoa_r+0x940>
 8011676:	9300      	str	r3, [sp, #0]
 8011678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801167a:	2b02      	cmp	r3, #2
 801167c:	dd1e      	ble.n	80116bc <_dtoa_r+0x944>
 801167e:	9b00      	ldr	r3, [sp, #0]
 8011680:	2b00      	cmp	r3, #0
 8011682:	f47f aec0 	bne.w	8011406 <_dtoa_r+0x68e>
 8011686:	4621      	mov	r1, r4
 8011688:	2205      	movs	r2, #5
 801168a:	4658      	mov	r0, fp
 801168c:	f000 f9e4 	bl	8011a58 <__multadd>
 8011690:	4601      	mov	r1, r0
 8011692:	4604      	mov	r4, r0
 8011694:	4648      	mov	r0, r9
 8011696:	f000 fbf7 	bl	8011e88 <__mcmp>
 801169a:	2800      	cmp	r0, #0
 801169c:	f77f aeb3 	ble.w	8011406 <_dtoa_r+0x68e>
 80116a0:	4656      	mov	r6, sl
 80116a2:	2331      	movs	r3, #49	@ 0x31
 80116a4:	f806 3b01 	strb.w	r3, [r6], #1
 80116a8:	9b04      	ldr	r3, [sp, #16]
 80116aa:	3301      	adds	r3, #1
 80116ac:	9304      	str	r3, [sp, #16]
 80116ae:	e6ae      	b.n	801140e <_dtoa_r+0x696>
 80116b0:	9c07      	ldr	r4, [sp, #28]
 80116b2:	9704      	str	r7, [sp, #16]
 80116b4:	4625      	mov	r5, r4
 80116b6:	e7f3      	b.n	80116a0 <_dtoa_r+0x928>
 80116b8:	9b07      	ldr	r3, [sp, #28]
 80116ba:	9300      	str	r3, [sp, #0]
 80116bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80116be:	2b00      	cmp	r3, #0
 80116c0:	f000 8104 	beq.w	80118cc <_dtoa_r+0xb54>
 80116c4:	2e00      	cmp	r6, #0
 80116c6:	dd05      	ble.n	80116d4 <_dtoa_r+0x95c>
 80116c8:	4629      	mov	r1, r5
 80116ca:	4632      	mov	r2, r6
 80116cc:	4658      	mov	r0, fp
 80116ce:	f000 fb6f 	bl	8011db0 <__lshift>
 80116d2:	4605      	mov	r5, r0
 80116d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d05a      	beq.n	8011790 <_dtoa_r+0xa18>
 80116da:	6869      	ldr	r1, [r5, #4]
 80116dc:	4658      	mov	r0, fp
 80116de:	f000 f959 	bl	8011994 <_Balloc>
 80116e2:	4606      	mov	r6, r0
 80116e4:	b928      	cbnz	r0, 80116f2 <_dtoa_r+0x97a>
 80116e6:	4b84      	ldr	r3, [pc, #528]	@ (80118f8 <_dtoa_r+0xb80>)
 80116e8:	4602      	mov	r2, r0
 80116ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80116ee:	f7ff bb5a 	b.w	8010da6 <_dtoa_r+0x2e>
 80116f2:	692a      	ldr	r2, [r5, #16]
 80116f4:	3202      	adds	r2, #2
 80116f6:	0092      	lsls	r2, r2, #2
 80116f8:	f105 010c 	add.w	r1, r5, #12
 80116fc:	300c      	adds	r0, #12
 80116fe:	f7ff faa2 	bl	8010c46 <memcpy>
 8011702:	2201      	movs	r2, #1
 8011704:	4631      	mov	r1, r6
 8011706:	4658      	mov	r0, fp
 8011708:	f000 fb52 	bl	8011db0 <__lshift>
 801170c:	f10a 0301 	add.w	r3, sl, #1
 8011710:	9307      	str	r3, [sp, #28]
 8011712:	9b00      	ldr	r3, [sp, #0]
 8011714:	4453      	add	r3, sl
 8011716:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011718:	9b02      	ldr	r3, [sp, #8]
 801171a:	f003 0301 	and.w	r3, r3, #1
 801171e:	462f      	mov	r7, r5
 8011720:	930a      	str	r3, [sp, #40]	@ 0x28
 8011722:	4605      	mov	r5, r0
 8011724:	9b07      	ldr	r3, [sp, #28]
 8011726:	4621      	mov	r1, r4
 8011728:	3b01      	subs	r3, #1
 801172a:	4648      	mov	r0, r9
 801172c:	9300      	str	r3, [sp, #0]
 801172e:	f7ff fa98 	bl	8010c62 <quorem>
 8011732:	4639      	mov	r1, r7
 8011734:	9002      	str	r0, [sp, #8]
 8011736:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801173a:	4648      	mov	r0, r9
 801173c:	f000 fba4 	bl	8011e88 <__mcmp>
 8011740:	462a      	mov	r2, r5
 8011742:	9008      	str	r0, [sp, #32]
 8011744:	4621      	mov	r1, r4
 8011746:	4658      	mov	r0, fp
 8011748:	f000 fbba 	bl	8011ec0 <__mdiff>
 801174c:	68c2      	ldr	r2, [r0, #12]
 801174e:	4606      	mov	r6, r0
 8011750:	bb02      	cbnz	r2, 8011794 <_dtoa_r+0xa1c>
 8011752:	4601      	mov	r1, r0
 8011754:	4648      	mov	r0, r9
 8011756:	f000 fb97 	bl	8011e88 <__mcmp>
 801175a:	4602      	mov	r2, r0
 801175c:	4631      	mov	r1, r6
 801175e:	4658      	mov	r0, fp
 8011760:	920e      	str	r2, [sp, #56]	@ 0x38
 8011762:	f000 f957 	bl	8011a14 <_Bfree>
 8011766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011768:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801176a:	9e07      	ldr	r6, [sp, #28]
 801176c:	ea43 0102 	orr.w	r1, r3, r2
 8011770:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011772:	4319      	orrs	r1, r3
 8011774:	d110      	bne.n	8011798 <_dtoa_r+0xa20>
 8011776:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801177a:	d029      	beq.n	80117d0 <_dtoa_r+0xa58>
 801177c:	9b08      	ldr	r3, [sp, #32]
 801177e:	2b00      	cmp	r3, #0
 8011780:	dd02      	ble.n	8011788 <_dtoa_r+0xa10>
 8011782:	9b02      	ldr	r3, [sp, #8]
 8011784:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8011788:	9b00      	ldr	r3, [sp, #0]
 801178a:	f883 8000 	strb.w	r8, [r3]
 801178e:	e63f      	b.n	8011410 <_dtoa_r+0x698>
 8011790:	4628      	mov	r0, r5
 8011792:	e7bb      	b.n	801170c <_dtoa_r+0x994>
 8011794:	2201      	movs	r2, #1
 8011796:	e7e1      	b.n	801175c <_dtoa_r+0x9e4>
 8011798:	9b08      	ldr	r3, [sp, #32]
 801179a:	2b00      	cmp	r3, #0
 801179c:	db04      	blt.n	80117a8 <_dtoa_r+0xa30>
 801179e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80117a0:	430b      	orrs	r3, r1
 80117a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80117a4:	430b      	orrs	r3, r1
 80117a6:	d120      	bne.n	80117ea <_dtoa_r+0xa72>
 80117a8:	2a00      	cmp	r2, #0
 80117aa:	dded      	ble.n	8011788 <_dtoa_r+0xa10>
 80117ac:	4649      	mov	r1, r9
 80117ae:	2201      	movs	r2, #1
 80117b0:	4658      	mov	r0, fp
 80117b2:	f000 fafd 	bl	8011db0 <__lshift>
 80117b6:	4621      	mov	r1, r4
 80117b8:	4681      	mov	r9, r0
 80117ba:	f000 fb65 	bl	8011e88 <__mcmp>
 80117be:	2800      	cmp	r0, #0
 80117c0:	dc03      	bgt.n	80117ca <_dtoa_r+0xa52>
 80117c2:	d1e1      	bne.n	8011788 <_dtoa_r+0xa10>
 80117c4:	f018 0f01 	tst.w	r8, #1
 80117c8:	d0de      	beq.n	8011788 <_dtoa_r+0xa10>
 80117ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80117ce:	d1d8      	bne.n	8011782 <_dtoa_r+0xa0a>
 80117d0:	9a00      	ldr	r2, [sp, #0]
 80117d2:	2339      	movs	r3, #57	@ 0x39
 80117d4:	7013      	strb	r3, [r2, #0]
 80117d6:	4633      	mov	r3, r6
 80117d8:	461e      	mov	r6, r3
 80117da:	3b01      	subs	r3, #1
 80117dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80117e0:	2a39      	cmp	r2, #57	@ 0x39
 80117e2:	d052      	beq.n	801188a <_dtoa_r+0xb12>
 80117e4:	3201      	adds	r2, #1
 80117e6:	701a      	strb	r2, [r3, #0]
 80117e8:	e612      	b.n	8011410 <_dtoa_r+0x698>
 80117ea:	2a00      	cmp	r2, #0
 80117ec:	dd07      	ble.n	80117fe <_dtoa_r+0xa86>
 80117ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80117f2:	d0ed      	beq.n	80117d0 <_dtoa_r+0xa58>
 80117f4:	9a00      	ldr	r2, [sp, #0]
 80117f6:	f108 0301 	add.w	r3, r8, #1
 80117fa:	7013      	strb	r3, [r2, #0]
 80117fc:	e608      	b.n	8011410 <_dtoa_r+0x698>
 80117fe:	9b07      	ldr	r3, [sp, #28]
 8011800:	9a07      	ldr	r2, [sp, #28]
 8011802:	f803 8c01 	strb.w	r8, [r3, #-1]
 8011806:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011808:	4293      	cmp	r3, r2
 801180a:	d028      	beq.n	801185e <_dtoa_r+0xae6>
 801180c:	4649      	mov	r1, r9
 801180e:	2300      	movs	r3, #0
 8011810:	220a      	movs	r2, #10
 8011812:	4658      	mov	r0, fp
 8011814:	f000 f920 	bl	8011a58 <__multadd>
 8011818:	42af      	cmp	r7, r5
 801181a:	4681      	mov	r9, r0
 801181c:	f04f 0300 	mov.w	r3, #0
 8011820:	f04f 020a 	mov.w	r2, #10
 8011824:	4639      	mov	r1, r7
 8011826:	4658      	mov	r0, fp
 8011828:	d107      	bne.n	801183a <_dtoa_r+0xac2>
 801182a:	f000 f915 	bl	8011a58 <__multadd>
 801182e:	4607      	mov	r7, r0
 8011830:	4605      	mov	r5, r0
 8011832:	9b07      	ldr	r3, [sp, #28]
 8011834:	3301      	adds	r3, #1
 8011836:	9307      	str	r3, [sp, #28]
 8011838:	e774      	b.n	8011724 <_dtoa_r+0x9ac>
 801183a:	f000 f90d 	bl	8011a58 <__multadd>
 801183e:	4629      	mov	r1, r5
 8011840:	4607      	mov	r7, r0
 8011842:	2300      	movs	r3, #0
 8011844:	220a      	movs	r2, #10
 8011846:	4658      	mov	r0, fp
 8011848:	f000 f906 	bl	8011a58 <__multadd>
 801184c:	4605      	mov	r5, r0
 801184e:	e7f0      	b.n	8011832 <_dtoa_r+0xaba>
 8011850:	9b00      	ldr	r3, [sp, #0]
 8011852:	2b00      	cmp	r3, #0
 8011854:	bfcc      	ite	gt
 8011856:	461e      	movgt	r6, r3
 8011858:	2601      	movle	r6, #1
 801185a:	4456      	add	r6, sl
 801185c:	2700      	movs	r7, #0
 801185e:	4649      	mov	r1, r9
 8011860:	2201      	movs	r2, #1
 8011862:	4658      	mov	r0, fp
 8011864:	f000 faa4 	bl	8011db0 <__lshift>
 8011868:	4621      	mov	r1, r4
 801186a:	4681      	mov	r9, r0
 801186c:	f000 fb0c 	bl	8011e88 <__mcmp>
 8011870:	2800      	cmp	r0, #0
 8011872:	dcb0      	bgt.n	80117d6 <_dtoa_r+0xa5e>
 8011874:	d102      	bne.n	801187c <_dtoa_r+0xb04>
 8011876:	f018 0f01 	tst.w	r8, #1
 801187a:	d1ac      	bne.n	80117d6 <_dtoa_r+0xa5e>
 801187c:	4633      	mov	r3, r6
 801187e:	461e      	mov	r6, r3
 8011880:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011884:	2a30      	cmp	r2, #48	@ 0x30
 8011886:	d0fa      	beq.n	801187e <_dtoa_r+0xb06>
 8011888:	e5c2      	b.n	8011410 <_dtoa_r+0x698>
 801188a:	459a      	cmp	sl, r3
 801188c:	d1a4      	bne.n	80117d8 <_dtoa_r+0xa60>
 801188e:	9b04      	ldr	r3, [sp, #16]
 8011890:	3301      	adds	r3, #1
 8011892:	9304      	str	r3, [sp, #16]
 8011894:	2331      	movs	r3, #49	@ 0x31
 8011896:	f88a 3000 	strb.w	r3, [sl]
 801189a:	e5b9      	b.n	8011410 <_dtoa_r+0x698>
 801189c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801189e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80118fc <_dtoa_r+0xb84>
 80118a2:	b11b      	cbz	r3, 80118ac <_dtoa_r+0xb34>
 80118a4:	f10a 0308 	add.w	r3, sl, #8
 80118a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80118aa:	6013      	str	r3, [r2, #0]
 80118ac:	4650      	mov	r0, sl
 80118ae:	b019      	add	sp, #100	@ 0x64
 80118b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118b6:	2b01      	cmp	r3, #1
 80118b8:	f77f ae37 	ble.w	801152a <_dtoa_r+0x7b2>
 80118bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80118be:	930a      	str	r3, [sp, #40]	@ 0x28
 80118c0:	2001      	movs	r0, #1
 80118c2:	e655      	b.n	8011570 <_dtoa_r+0x7f8>
 80118c4:	9b00      	ldr	r3, [sp, #0]
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	f77f aed6 	ble.w	8011678 <_dtoa_r+0x900>
 80118cc:	4656      	mov	r6, sl
 80118ce:	4621      	mov	r1, r4
 80118d0:	4648      	mov	r0, r9
 80118d2:	f7ff f9c6 	bl	8010c62 <quorem>
 80118d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80118da:	f806 8b01 	strb.w	r8, [r6], #1
 80118de:	9b00      	ldr	r3, [sp, #0]
 80118e0:	eba6 020a 	sub.w	r2, r6, sl
 80118e4:	4293      	cmp	r3, r2
 80118e6:	ddb3      	ble.n	8011850 <_dtoa_r+0xad8>
 80118e8:	4649      	mov	r1, r9
 80118ea:	2300      	movs	r3, #0
 80118ec:	220a      	movs	r2, #10
 80118ee:	4658      	mov	r0, fp
 80118f0:	f000 f8b2 	bl	8011a58 <__multadd>
 80118f4:	4681      	mov	r9, r0
 80118f6:	e7ea      	b.n	80118ce <_dtoa_r+0xb56>
 80118f8:	0801815c 	.word	0x0801815c
 80118fc:	080180e0 	.word	0x080180e0

08011900 <_free_r>:
 8011900:	b538      	push	{r3, r4, r5, lr}
 8011902:	4605      	mov	r5, r0
 8011904:	2900      	cmp	r1, #0
 8011906:	d041      	beq.n	801198c <_free_r+0x8c>
 8011908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801190c:	1f0c      	subs	r4, r1, #4
 801190e:	2b00      	cmp	r3, #0
 8011910:	bfb8      	it	lt
 8011912:	18e4      	addlt	r4, r4, r3
 8011914:	f7fe fb6a 	bl	800ffec <__malloc_lock>
 8011918:	4a1d      	ldr	r2, [pc, #116]	@ (8011990 <_free_r+0x90>)
 801191a:	6813      	ldr	r3, [r2, #0]
 801191c:	b933      	cbnz	r3, 801192c <_free_r+0x2c>
 801191e:	6063      	str	r3, [r4, #4]
 8011920:	6014      	str	r4, [r2, #0]
 8011922:	4628      	mov	r0, r5
 8011924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011928:	f7fe bb66 	b.w	800fff8 <__malloc_unlock>
 801192c:	42a3      	cmp	r3, r4
 801192e:	d908      	bls.n	8011942 <_free_r+0x42>
 8011930:	6820      	ldr	r0, [r4, #0]
 8011932:	1821      	adds	r1, r4, r0
 8011934:	428b      	cmp	r3, r1
 8011936:	bf01      	itttt	eq
 8011938:	6819      	ldreq	r1, [r3, #0]
 801193a:	685b      	ldreq	r3, [r3, #4]
 801193c:	1809      	addeq	r1, r1, r0
 801193e:	6021      	streq	r1, [r4, #0]
 8011940:	e7ed      	b.n	801191e <_free_r+0x1e>
 8011942:	461a      	mov	r2, r3
 8011944:	685b      	ldr	r3, [r3, #4]
 8011946:	b10b      	cbz	r3, 801194c <_free_r+0x4c>
 8011948:	42a3      	cmp	r3, r4
 801194a:	d9fa      	bls.n	8011942 <_free_r+0x42>
 801194c:	6811      	ldr	r1, [r2, #0]
 801194e:	1850      	adds	r0, r2, r1
 8011950:	42a0      	cmp	r0, r4
 8011952:	d10b      	bne.n	801196c <_free_r+0x6c>
 8011954:	6820      	ldr	r0, [r4, #0]
 8011956:	4401      	add	r1, r0
 8011958:	1850      	adds	r0, r2, r1
 801195a:	4283      	cmp	r3, r0
 801195c:	6011      	str	r1, [r2, #0]
 801195e:	d1e0      	bne.n	8011922 <_free_r+0x22>
 8011960:	6818      	ldr	r0, [r3, #0]
 8011962:	685b      	ldr	r3, [r3, #4]
 8011964:	6053      	str	r3, [r2, #4]
 8011966:	4408      	add	r0, r1
 8011968:	6010      	str	r0, [r2, #0]
 801196a:	e7da      	b.n	8011922 <_free_r+0x22>
 801196c:	d902      	bls.n	8011974 <_free_r+0x74>
 801196e:	230c      	movs	r3, #12
 8011970:	602b      	str	r3, [r5, #0]
 8011972:	e7d6      	b.n	8011922 <_free_r+0x22>
 8011974:	6820      	ldr	r0, [r4, #0]
 8011976:	1821      	adds	r1, r4, r0
 8011978:	428b      	cmp	r3, r1
 801197a:	bf04      	itt	eq
 801197c:	6819      	ldreq	r1, [r3, #0]
 801197e:	685b      	ldreq	r3, [r3, #4]
 8011980:	6063      	str	r3, [r4, #4]
 8011982:	bf04      	itt	eq
 8011984:	1809      	addeq	r1, r1, r0
 8011986:	6021      	streq	r1, [r4, #0]
 8011988:	6054      	str	r4, [r2, #4]
 801198a:	e7ca      	b.n	8011922 <_free_r+0x22>
 801198c:	bd38      	pop	{r3, r4, r5, pc}
 801198e:	bf00      	nop
 8011990:	20000bb4 	.word	0x20000bb4

08011994 <_Balloc>:
 8011994:	b570      	push	{r4, r5, r6, lr}
 8011996:	69c6      	ldr	r6, [r0, #28]
 8011998:	4604      	mov	r4, r0
 801199a:	460d      	mov	r5, r1
 801199c:	b976      	cbnz	r6, 80119bc <_Balloc+0x28>
 801199e:	2010      	movs	r0, #16
 80119a0:	f7fe fa7a 	bl	800fe98 <malloc>
 80119a4:	4602      	mov	r2, r0
 80119a6:	61e0      	str	r0, [r4, #28]
 80119a8:	b920      	cbnz	r0, 80119b4 <_Balloc+0x20>
 80119aa:	4b18      	ldr	r3, [pc, #96]	@ (8011a0c <_Balloc+0x78>)
 80119ac:	4818      	ldr	r0, [pc, #96]	@ (8011a10 <_Balloc+0x7c>)
 80119ae:	216b      	movs	r1, #107	@ 0x6b
 80119b0:	f000 ff66 	bl	8012880 <__assert_func>
 80119b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80119b8:	6006      	str	r6, [r0, #0]
 80119ba:	60c6      	str	r6, [r0, #12]
 80119bc:	69e6      	ldr	r6, [r4, #28]
 80119be:	68f3      	ldr	r3, [r6, #12]
 80119c0:	b183      	cbz	r3, 80119e4 <_Balloc+0x50>
 80119c2:	69e3      	ldr	r3, [r4, #28]
 80119c4:	68db      	ldr	r3, [r3, #12]
 80119c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80119ca:	b9b8      	cbnz	r0, 80119fc <_Balloc+0x68>
 80119cc:	2101      	movs	r1, #1
 80119ce:	fa01 f605 	lsl.w	r6, r1, r5
 80119d2:	1d72      	adds	r2, r6, #5
 80119d4:	0092      	lsls	r2, r2, #2
 80119d6:	4620      	mov	r0, r4
 80119d8:	f000 ff70 	bl	80128bc <_calloc_r>
 80119dc:	b160      	cbz	r0, 80119f8 <_Balloc+0x64>
 80119de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80119e2:	e00e      	b.n	8011a02 <_Balloc+0x6e>
 80119e4:	2221      	movs	r2, #33	@ 0x21
 80119e6:	2104      	movs	r1, #4
 80119e8:	4620      	mov	r0, r4
 80119ea:	f000 ff67 	bl	80128bc <_calloc_r>
 80119ee:	69e3      	ldr	r3, [r4, #28]
 80119f0:	60f0      	str	r0, [r6, #12]
 80119f2:	68db      	ldr	r3, [r3, #12]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d1e4      	bne.n	80119c2 <_Balloc+0x2e>
 80119f8:	2000      	movs	r0, #0
 80119fa:	bd70      	pop	{r4, r5, r6, pc}
 80119fc:	6802      	ldr	r2, [r0, #0]
 80119fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011a02:	2300      	movs	r3, #0
 8011a04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011a08:	e7f7      	b.n	80119fa <_Balloc+0x66>
 8011a0a:	bf00      	nop
 8011a0c:	080180ed 	.word	0x080180ed
 8011a10:	0801816d 	.word	0x0801816d

08011a14 <_Bfree>:
 8011a14:	b570      	push	{r4, r5, r6, lr}
 8011a16:	69c6      	ldr	r6, [r0, #28]
 8011a18:	4605      	mov	r5, r0
 8011a1a:	460c      	mov	r4, r1
 8011a1c:	b976      	cbnz	r6, 8011a3c <_Bfree+0x28>
 8011a1e:	2010      	movs	r0, #16
 8011a20:	f7fe fa3a 	bl	800fe98 <malloc>
 8011a24:	4602      	mov	r2, r0
 8011a26:	61e8      	str	r0, [r5, #28]
 8011a28:	b920      	cbnz	r0, 8011a34 <_Bfree+0x20>
 8011a2a:	4b09      	ldr	r3, [pc, #36]	@ (8011a50 <_Bfree+0x3c>)
 8011a2c:	4809      	ldr	r0, [pc, #36]	@ (8011a54 <_Bfree+0x40>)
 8011a2e:	218f      	movs	r1, #143	@ 0x8f
 8011a30:	f000 ff26 	bl	8012880 <__assert_func>
 8011a34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011a38:	6006      	str	r6, [r0, #0]
 8011a3a:	60c6      	str	r6, [r0, #12]
 8011a3c:	b13c      	cbz	r4, 8011a4e <_Bfree+0x3a>
 8011a3e:	69eb      	ldr	r3, [r5, #28]
 8011a40:	6862      	ldr	r2, [r4, #4]
 8011a42:	68db      	ldr	r3, [r3, #12]
 8011a44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011a48:	6021      	str	r1, [r4, #0]
 8011a4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011a4e:	bd70      	pop	{r4, r5, r6, pc}
 8011a50:	080180ed 	.word	0x080180ed
 8011a54:	0801816d 	.word	0x0801816d

08011a58 <__multadd>:
 8011a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a5c:	690d      	ldr	r5, [r1, #16]
 8011a5e:	4607      	mov	r7, r0
 8011a60:	460c      	mov	r4, r1
 8011a62:	461e      	mov	r6, r3
 8011a64:	f101 0c14 	add.w	ip, r1, #20
 8011a68:	2000      	movs	r0, #0
 8011a6a:	f8dc 3000 	ldr.w	r3, [ip]
 8011a6e:	b299      	uxth	r1, r3
 8011a70:	fb02 6101 	mla	r1, r2, r1, r6
 8011a74:	0c1e      	lsrs	r6, r3, #16
 8011a76:	0c0b      	lsrs	r3, r1, #16
 8011a78:	fb02 3306 	mla	r3, r2, r6, r3
 8011a7c:	b289      	uxth	r1, r1
 8011a7e:	3001      	adds	r0, #1
 8011a80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011a84:	4285      	cmp	r5, r0
 8011a86:	f84c 1b04 	str.w	r1, [ip], #4
 8011a8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011a8e:	dcec      	bgt.n	8011a6a <__multadd+0x12>
 8011a90:	b30e      	cbz	r6, 8011ad6 <__multadd+0x7e>
 8011a92:	68a3      	ldr	r3, [r4, #8]
 8011a94:	42ab      	cmp	r3, r5
 8011a96:	dc19      	bgt.n	8011acc <__multadd+0x74>
 8011a98:	6861      	ldr	r1, [r4, #4]
 8011a9a:	4638      	mov	r0, r7
 8011a9c:	3101      	adds	r1, #1
 8011a9e:	f7ff ff79 	bl	8011994 <_Balloc>
 8011aa2:	4680      	mov	r8, r0
 8011aa4:	b928      	cbnz	r0, 8011ab2 <__multadd+0x5a>
 8011aa6:	4602      	mov	r2, r0
 8011aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8011adc <__multadd+0x84>)
 8011aaa:	480d      	ldr	r0, [pc, #52]	@ (8011ae0 <__multadd+0x88>)
 8011aac:	21ba      	movs	r1, #186	@ 0xba
 8011aae:	f000 fee7 	bl	8012880 <__assert_func>
 8011ab2:	6922      	ldr	r2, [r4, #16]
 8011ab4:	3202      	adds	r2, #2
 8011ab6:	f104 010c 	add.w	r1, r4, #12
 8011aba:	0092      	lsls	r2, r2, #2
 8011abc:	300c      	adds	r0, #12
 8011abe:	f7ff f8c2 	bl	8010c46 <memcpy>
 8011ac2:	4621      	mov	r1, r4
 8011ac4:	4638      	mov	r0, r7
 8011ac6:	f7ff ffa5 	bl	8011a14 <_Bfree>
 8011aca:	4644      	mov	r4, r8
 8011acc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011ad0:	3501      	adds	r5, #1
 8011ad2:	615e      	str	r6, [r3, #20]
 8011ad4:	6125      	str	r5, [r4, #16]
 8011ad6:	4620      	mov	r0, r4
 8011ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011adc:	0801815c 	.word	0x0801815c
 8011ae0:	0801816d 	.word	0x0801816d

08011ae4 <__hi0bits>:
 8011ae4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011ae8:	4603      	mov	r3, r0
 8011aea:	bf36      	itet	cc
 8011aec:	0403      	lslcc	r3, r0, #16
 8011aee:	2000      	movcs	r0, #0
 8011af0:	2010      	movcc	r0, #16
 8011af2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011af6:	bf3c      	itt	cc
 8011af8:	021b      	lslcc	r3, r3, #8
 8011afa:	3008      	addcc	r0, #8
 8011afc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011b00:	bf3c      	itt	cc
 8011b02:	011b      	lslcc	r3, r3, #4
 8011b04:	3004      	addcc	r0, #4
 8011b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011b0a:	bf3c      	itt	cc
 8011b0c:	009b      	lslcc	r3, r3, #2
 8011b0e:	3002      	addcc	r0, #2
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	db05      	blt.n	8011b20 <__hi0bits+0x3c>
 8011b14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011b18:	f100 0001 	add.w	r0, r0, #1
 8011b1c:	bf08      	it	eq
 8011b1e:	2020      	moveq	r0, #32
 8011b20:	4770      	bx	lr

08011b22 <__lo0bits>:
 8011b22:	6803      	ldr	r3, [r0, #0]
 8011b24:	4602      	mov	r2, r0
 8011b26:	f013 0007 	ands.w	r0, r3, #7
 8011b2a:	d00b      	beq.n	8011b44 <__lo0bits+0x22>
 8011b2c:	07d9      	lsls	r1, r3, #31
 8011b2e:	d421      	bmi.n	8011b74 <__lo0bits+0x52>
 8011b30:	0798      	lsls	r0, r3, #30
 8011b32:	bf49      	itett	mi
 8011b34:	085b      	lsrmi	r3, r3, #1
 8011b36:	089b      	lsrpl	r3, r3, #2
 8011b38:	2001      	movmi	r0, #1
 8011b3a:	6013      	strmi	r3, [r2, #0]
 8011b3c:	bf5c      	itt	pl
 8011b3e:	6013      	strpl	r3, [r2, #0]
 8011b40:	2002      	movpl	r0, #2
 8011b42:	4770      	bx	lr
 8011b44:	b299      	uxth	r1, r3
 8011b46:	b909      	cbnz	r1, 8011b4c <__lo0bits+0x2a>
 8011b48:	0c1b      	lsrs	r3, r3, #16
 8011b4a:	2010      	movs	r0, #16
 8011b4c:	b2d9      	uxtb	r1, r3
 8011b4e:	b909      	cbnz	r1, 8011b54 <__lo0bits+0x32>
 8011b50:	3008      	adds	r0, #8
 8011b52:	0a1b      	lsrs	r3, r3, #8
 8011b54:	0719      	lsls	r1, r3, #28
 8011b56:	bf04      	itt	eq
 8011b58:	091b      	lsreq	r3, r3, #4
 8011b5a:	3004      	addeq	r0, #4
 8011b5c:	0799      	lsls	r1, r3, #30
 8011b5e:	bf04      	itt	eq
 8011b60:	089b      	lsreq	r3, r3, #2
 8011b62:	3002      	addeq	r0, #2
 8011b64:	07d9      	lsls	r1, r3, #31
 8011b66:	d403      	bmi.n	8011b70 <__lo0bits+0x4e>
 8011b68:	085b      	lsrs	r3, r3, #1
 8011b6a:	f100 0001 	add.w	r0, r0, #1
 8011b6e:	d003      	beq.n	8011b78 <__lo0bits+0x56>
 8011b70:	6013      	str	r3, [r2, #0]
 8011b72:	4770      	bx	lr
 8011b74:	2000      	movs	r0, #0
 8011b76:	4770      	bx	lr
 8011b78:	2020      	movs	r0, #32
 8011b7a:	4770      	bx	lr

08011b7c <__i2b>:
 8011b7c:	b510      	push	{r4, lr}
 8011b7e:	460c      	mov	r4, r1
 8011b80:	2101      	movs	r1, #1
 8011b82:	f7ff ff07 	bl	8011994 <_Balloc>
 8011b86:	4602      	mov	r2, r0
 8011b88:	b928      	cbnz	r0, 8011b96 <__i2b+0x1a>
 8011b8a:	4b05      	ldr	r3, [pc, #20]	@ (8011ba0 <__i2b+0x24>)
 8011b8c:	4805      	ldr	r0, [pc, #20]	@ (8011ba4 <__i2b+0x28>)
 8011b8e:	f240 1145 	movw	r1, #325	@ 0x145
 8011b92:	f000 fe75 	bl	8012880 <__assert_func>
 8011b96:	2301      	movs	r3, #1
 8011b98:	6144      	str	r4, [r0, #20]
 8011b9a:	6103      	str	r3, [r0, #16]
 8011b9c:	bd10      	pop	{r4, pc}
 8011b9e:	bf00      	nop
 8011ba0:	0801815c 	.word	0x0801815c
 8011ba4:	0801816d 	.word	0x0801816d

08011ba8 <__multiply>:
 8011ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bac:	4614      	mov	r4, r2
 8011bae:	690a      	ldr	r2, [r1, #16]
 8011bb0:	6923      	ldr	r3, [r4, #16]
 8011bb2:	429a      	cmp	r2, r3
 8011bb4:	bfa8      	it	ge
 8011bb6:	4623      	movge	r3, r4
 8011bb8:	460f      	mov	r7, r1
 8011bba:	bfa4      	itt	ge
 8011bbc:	460c      	movge	r4, r1
 8011bbe:	461f      	movge	r7, r3
 8011bc0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8011bc4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011bc8:	68a3      	ldr	r3, [r4, #8]
 8011bca:	6861      	ldr	r1, [r4, #4]
 8011bcc:	eb0a 0609 	add.w	r6, sl, r9
 8011bd0:	42b3      	cmp	r3, r6
 8011bd2:	b085      	sub	sp, #20
 8011bd4:	bfb8      	it	lt
 8011bd6:	3101      	addlt	r1, #1
 8011bd8:	f7ff fedc 	bl	8011994 <_Balloc>
 8011bdc:	b930      	cbnz	r0, 8011bec <__multiply+0x44>
 8011bde:	4602      	mov	r2, r0
 8011be0:	4b44      	ldr	r3, [pc, #272]	@ (8011cf4 <__multiply+0x14c>)
 8011be2:	4845      	ldr	r0, [pc, #276]	@ (8011cf8 <__multiply+0x150>)
 8011be4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011be8:	f000 fe4a 	bl	8012880 <__assert_func>
 8011bec:	f100 0514 	add.w	r5, r0, #20
 8011bf0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011bf4:	462b      	mov	r3, r5
 8011bf6:	2200      	movs	r2, #0
 8011bf8:	4543      	cmp	r3, r8
 8011bfa:	d321      	bcc.n	8011c40 <__multiply+0x98>
 8011bfc:	f107 0114 	add.w	r1, r7, #20
 8011c00:	f104 0214 	add.w	r2, r4, #20
 8011c04:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011c08:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011c0c:	9302      	str	r3, [sp, #8]
 8011c0e:	1b13      	subs	r3, r2, r4
 8011c10:	3b15      	subs	r3, #21
 8011c12:	f023 0303 	bic.w	r3, r3, #3
 8011c16:	3304      	adds	r3, #4
 8011c18:	f104 0715 	add.w	r7, r4, #21
 8011c1c:	42ba      	cmp	r2, r7
 8011c1e:	bf38      	it	cc
 8011c20:	2304      	movcc	r3, #4
 8011c22:	9301      	str	r3, [sp, #4]
 8011c24:	9b02      	ldr	r3, [sp, #8]
 8011c26:	9103      	str	r1, [sp, #12]
 8011c28:	428b      	cmp	r3, r1
 8011c2a:	d80c      	bhi.n	8011c46 <__multiply+0x9e>
 8011c2c:	2e00      	cmp	r6, #0
 8011c2e:	dd03      	ble.n	8011c38 <__multiply+0x90>
 8011c30:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d05b      	beq.n	8011cf0 <__multiply+0x148>
 8011c38:	6106      	str	r6, [r0, #16]
 8011c3a:	b005      	add	sp, #20
 8011c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c40:	f843 2b04 	str.w	r2, [r3], #4
 8011c44:	e7d8      	b.n	8011bf8 <__multiply+0x50>
 8011c46:	f8b1 a000 	ldrh.w	sl, [r1]
 8011c4a:	f1ba 0f00 	cmp.w	sl, #0
 8011c4e:	d024      	beq.n	8011c9a <__multiply+0xf2>
 8011c50:	f104 0e14 	add.w	lr, r4, #20
 8011c54:	46a9      	mov	r9, r5
 8011c56:	f04f 0c00 	mov.w	ip, #0
 8011c5a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011c5e:	f8d9 3000 	ldr.w	r3, [r9]
 8011c62:	fa1f fb87 	uxth.w	fp, r7
 8011c66:	b29b      	uxth	r3, r3
 8011c68:	fb0a 330b 	mla	r3, sl, fp, r3
 8011c6c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011c70:	f8d9 7000 	ldr.w	r7, [r9]
 8011c74:	4463      	add	r3, ip
 8011c76:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011c7a:	fb0a c70b 	mla	r7, sl, fp, ip
 8011c7e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8011c82:	b29b      	uxth	r3, r3
 8011c84:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011c88:	4572      	cmp	r2, lr
 8011c8a:	f849 3b04 	str.w	r3, [r9], #4
 8011c8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011c92:	d8e2      	bhi.n	8011c5a <__multiply+0xb2>
 8011c94:	9b01      	ldr	r3, [sp, #4]
 8011c96:	f845 c003 	str.w	ip, [r5, r3]
 8011c9a:	9b03      	ldr	r3, [sp, #12]
 8011c9c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011ca0:	3104      	adds	r1, #4
 8011ca2:	f1b9 0f00 	cmp.w	r9, #0
 8011ca6:	d021      	beq.n	8011cec <__multiply+0x144>
 8011ca8:	682b      	ldr	r3, [r5, #0]
 8011caa:	f104 0c14 	add.w	ip, r4, #20
 8011cae:	46ae      	mov	lr, r5
 8011cb0:	f04f 0a00 	mov.w	sl, #0
 8011cb4:	f8bc b000 	ldrh.w	fp, [ip]
 8011cb8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011cbc:	fb09 770b 	mla	r7, r9, fp, r7
 8011cc0:	4457      	add	r7, sl
 8011cc2:	b29b      	uxth	r3, r3
 8011cc4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011cc8:	f84e 3b04 	str.w	r3, [lr], #4
 8011ccc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011cd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011cd4:	f8be 3000 	ldrh.w	r3, [lr]
 8011cd8:	fb09 330a 	mla	r3, r9, sl, r3
 8011cdc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011ce0:	4562      	cmp	r2, ip
 8011ce2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011ce6:	d8e5      	bhi.n	8011cb4 <__multiply+0x10c>
 8011ce8:	9f01      	ldr	r7, [sp, #4]
 8011cea:	51eb      	str	r3, [r5, r7]
 8011cec:	3504      	adds	r5, #4
 8011cee:	e799      	b.n	8011c24 <__multiply+0x7c>
 8011cf0:	3e01      	subs	r6, #1
 8011cf2:	e79b      	b.n	8011c2c <__multiply+0x84>
 8011cf4:	0801815c 	.word	0x0801815c
 8011cf8:	0801816d 	.word	0x0801816d

08011cfc <__pow5mult>:
 8011cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d00:	4615      	mov	r5, r2
 8011d02:	f012 0203 	ands.w	r2, r2, #3
 8011d06:	4607      	mov	r7, r0
 8011d08:	460e      	mov	r6, r1
 8011d0a:	d007      	beq.n	8011d1c <__pow5mult+0x20>
 8011d0c:	4c25      	ldr	r4, [pc, #148]	@ (8011da4 <__pow5mult+0xa8>)
 8011d0e:	3a01      	subs	r2, #1
 8011d10:	2300      	movs	r3, #0
 8011d12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011d16:	f7ff fe9f 	bl	8011a58 <__multadd>
 8011d1a:	4606      	mov	r6, r0
 8011d1c:	10ad      	asrs	r5, r5, #2
 8011d1e:	d03d      	beq.n	8011d9c <__pow5mult+0xa0>
 8011d20:	69fc      	ldr	r4, [r7, #28]
 8011d22:	b97c      	cbnz	r4, 8011d44 <__pow5mult+0x48>
 8011d24:	2010      	movs	r0, #16
 8011d26:	f7fe f8b7 	bl	800fe98 <malloc>
 8011d2a:	4602      	mov	r2, r0
 8011d2c:	61f8      	str	r0, [r7, #28]
 8011d2e:	b928      	cbnz	r0, 8011d3c <__pow5mult+0x40>
 8011d30:	4b1d      	ldr	r3, [pc, #116]	@ (8011da8 <__pow5mult+0xac>)
 8011d32:	481e      	ldr	r0, [pc, #120]	@ (8011dac <__pow5mult+0xb0>)
 8011d34:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011d38:	f000 fda2 	bl	8012880 <__assert_func>
 8011d3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011d40:	6004      	str	r4, [r0, #0]
 8011d42:	60c4      	str	r4, [r0, #12]
 8011d44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011d48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011d4c:	b94c      	cbnz	r4, 8011d62 <__pow5mult+0x66>
 8011d4e:	f240 2171 	movw	r1, #625	@ 0x271
 8011d52:	4638      	mov	r0, r7
 8011d54:	f7ff ff12 	bl	8011b7c <__i2b>
 8011d58:	2300      	movs	r3, #0
 8011d5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8011d5e:	4604      	mov	r4, r0
 8011d60:	6003      	str	r3, [r0, #0]
 8011d62:	f04f 0900 	mov.w	r9, #0
 8011d66:	07eb      	lsls	r3, r5, #31
 8011d68:	d50a      	bpl.n	8011d80 <__pow5mult+0x84>
 8011d6a:	4631      	mov	r1, r6
 8011d6c:	4622      	mov	r2, r4
 8011d6e:	4638      	mov	r0, r7
 8011d70:	f7ff ff1a 	bl	8011ba8 <__multiply>
 8011d74:	4631      	mov	r1, r6
 8011d76:	4680      	mov	r8, r0
 8011d78:	4638      	mov	r0, r7
 8011d7a:	f7ff fe4b 	bl	8011a14 <_Bfree>
 8011d7e:	4646      	mov	r6, r8
 8011d80:	106d      	asrs	r5, r5, #1
 8011d82:	d00b      	beq.n	8011d9c <__pow5mult+0xa0>
 8011d84:	6820      	ldr	r0, [r4, #0]
 8011d86:	b938      	cbnz	r0, 8011d98 <__pow5mult+0x9c>
 8011d88:	4622      	mov	r2, r4
 8011d8a:	4621      	mov	r1, r4
 8011d8c:	4638      	mov	r0, r7
 8011d8e:	f7ff ff0b 	bl	8011ba8 <__multiply>
 8011d92:	6020      	str	r0, [r4, #0]
 8011d94:	f8c0 9000 	str.w	r9, [r0]
 8011d98:	4604      	mov	r4, r0
 8011d9a:	e7e4      	b.n	8011d66 <__pow5mult+0x6a>
 8011d9c:	4630      	mov	r0, r6
 8011d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011da2:	bf00      	nop
 8011da4:	080181c8 	.word	0x080181c8
 8011da8:	080180ed 	.word	0x080180ed
 8011dac:	0801816d 	.word	0x0801816d

08011db0 <__lshift>:
 8011db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011db4:	460c      	mov	r4, r1
 8011db6:	6849      	ldr	r1, [r1, #4]
 8011db8:	6923      	ldr	r3, [r4, #16]
 8011dba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011dbe:	68a3      	ldr	r3, [r4, #8]
 8011dc0:	4607      	mov	r7, r0
 8011dc2:	4691      	mov	r9, r2
 8011dc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011dc8:	f108 0601 	add.w	r6, r8, #1
 8011dcc:	42b3      	cmp	r3, r6
 8011dce:	db0b      	blt.n	8011de8 <__lshift+0x38>
 8011dd0:	4638      	mov	r0, r7
 8011dd2:	f7ff fddf 	bl	8011994 <_Balloc>
 8011dd6:	4605      	mov	r5, r0
 8011dd8:	b948      	cbnz	r0, 8011dee <__lshift+0x3e>
 8011dda:	4602      	mov	r2, r0
 8011ddc:	4b28      	ldr	r3, [pc, #160]	@ (8011e80 <__lshift+0xd0>)
 8011dde:	4829      	ldr	r0, [pc, #164]	@ (8011e84 <__lshift+0xd4>)
 8011de0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011de4:	f000 fd4c 	bl	8012880 <__assert_func>
 8011de8:	3101      	adds	r1, #1
 8011dea:	005b      	lsls	r3, r3, #1
 8011dec:	e7ee      	b.n	8011dcc <__lshift+0x1c>
 8011dee:	2300      	movs	r3, #0
 8011df0:	f100 0114 	add.w	r1, r0, #20
 8011df4:	f100 0210 	add.w	r2, r0, #16
 8011df8:	4618      	mov	r0, r3
 8011dfa:	4553      	cmp	r3, sl
 8011dfc:	db33      	blt.n	8011e66 <__lshift+0xb6>
 8011dfe:	6920      	ldr	r0, [r4, #16]
 8011e00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011e04:	f104 0314 	add.w	r3, r4, #20
 8011e08:	f019 091f 	ands.w	r9, r9, #31
 8011e0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011e10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011e14:	d02b      	beq.n	8011e6e <__lshift+0xbe>
 8011e16:	f1c9 0e20 	rsb	lr, r9, #32
 8011e1a:	468a      	mov	sl, r1
 8011e1c:	2200      	movs	r2, #0
 8011e1e:	6818      	ldr	r0, [r3, #0]
 8011e20:	fa00 f009 	lsl.w	r0, r0, r9
 8011e24:	4310      	orrs	r0, r2
 8011e26:	f84a 0b04 	str.w	r0, [sl], #4
 8011e2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e2e:	459c      	cmp	ip, r3
 8011e30:	fa22 f20e 	lsr.w	r2, r2, lr
 8011e34:	d8f3      	bhi.n	8011e1e <__lshift+0x6e>
 8011e36:	ebac 0304 	sub.w	r3, ip, r4
 8011e3a:	3b15      	subs	r3, #21
 8011e3c:	f023 0303 	bic.w	r3, r3, #3
 8011e40:	3304      	adds	r3, #4
 8011e42:	f104 0015 	add.w	r0, r4, #21
 8011e46:	4584      	cmp	ip, r0
 8011e48:	bf38      	it	cc
 8011e4a:	2304      	movcc	r3, #4
 8011e4c:	50ca      	str	r2, [r1, r3]
 8011e4e:	b10a      	cbz	r2, 8011e54 <__lshift+0xa4>
 8011e50:	f108 0602 	add.w	r6, r8, #2
 8011e54:	3e01      	subs	r6, #1
 8011e56:	4638      	mov	r0, r7
 8011e58:	612e      	str	r6, [r5, #16]
 8011e5a:	4621      	mov	r1, r4
 8011e5c:	f7ff fdda 	bl	8011a14 <_Bfree>
 8011e60:	4628      	mov	r0, r5
 8011e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e66:	f842 0f04 	str.w	r0, [r2, #4]!
 8011e6a:	3301      	adds	r3, #1
 8011e6c:	e7c5      	b.n	8011dfa <__lshift+0x4a>
 8011e6e:	3904      	subs	r1, #4
 8011e70:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e74:	f841 2f04 	str.w	r2, [r1, #4]!
 8011e78:	459c      	cmp	ip, r3
 8011e7a:	d8f9      	bhi.n	8011e70 <__lshift+0xc0>
 8011e7c:	e7ea      	b.n	8011e54 <__lshift+0xa4>
 8011e7e:	bf00      	nop
 8011e80:	0801815c 	.word	0x0801815c
 8011e84:	0801816d 	.word	0x0801816d

08011e88 <__mcmp>:
 8011e88:	690a      	ldr	r2, [r1, #16]
 8011e8a:	4603      	mov	r3, r0
 8011e8c:	6900      	ldr	r0, [r0, #16]
 8011e8e:	1a80      	subs	r0, r0, r2
 8011e90:	b530      	push	{r4, r5, lr}
 8011e92:	d10e      	bne.n	8011eb2 <__mcmp+0x2a>
 8011e94:	3314      	adds	r3, #20
 8011e96:	3114      	adds	r1, #20
 8011e98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011e9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011ea0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011ea4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011ea8:	4295      	cmp	r5, r2
 8011eaa:	d003      	beq.n	8011eb4 <__mcmp+0x2c>
 8011eac:	d205      	bcs.n	8011eba <__mcmp+0x32>
 8011eae:	f04f 30ff 	mov.w	r0, #4294967295
 8011eb2:	bd30      	pop	{r4, r5, pc}
 8011eb4:	42a3      	cmp	r3, r4
 8011eb6:	d3f3      	bcc.n	8011ea0 <__mcmp+0x18>
 8011eb8:	e7fb      	b.n	8011eb2 <__mcmp+0x2a>
 8011eba:	2001      	movs	r0, #1
 8011ebc:	e7f9      	b.n	8011eb2 <__mcmp+0x2a>
	...

08011ec0 <__mdiff>:
 8011ec0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ec4:	4689      	mov	r9, r1
 8011ec6:	4606      	mov	r6, r0
 8011ec8:	4611      	mov	r1, r2
 8011eca:	4648      	mov	r0, r9
 8011ecc:	4614      	mov	r4, r2
 8011ece:	f7ff ffdb 	bl	8011e88 <__mcmp>
 8011ed2:	1e05      	subs	r5, r0, #0
 8011ed4:	d112      	bne.n	8011efc <__mdiff+0x3c>
 8011ed6:	4629      	mov	r1, r5
 8011ed8:	4630      	mov	r0, r6
 8011eda:	f7ff fd5b 	bl	8011994 <_Balloc>
 8011ede:	4602      	mov	r2, r0
 8011ee0:	b928      	cbnz	r0, 8011eee <__mdiff+0x2e>
 8011ee2:	4b3f      	ldr	r3, [pc, #252]	@ (8011fe0 <__mdiff+0x120>)
 8011ee4:	f240 2137 	movw	r1, #567	@ 0x237
 8011ee8:	483e      	ldr	r0, [pc, #248]	@ (8011fe4 <__mdiff+0x124>)
 8011eea:	f000 fcc9 	bl	8012880 <__assert_func>
 8011eee:	2301      	movs	r3, #1
 8011ef0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011ef4:	4610      	mov	r0, r2
 8011ef6:	b003      	add	sp, #12
 8011ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011efc:	bfbc      	itt	lt
 8011efe:	464b      	movlt	r3, r9
 8011f00:	46a1      	movlt	r9, r4
 8011f02:	4630      	mov	r0, r6
 8011f04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011f08:	bfba      	itte	lt
 8011f0a:	461c      	movlt	r4, r3
 8011f0c:	2501      	movlt	r5, #1
 8011f0e:	2500      	movge	r5, #0
 8011f10:	f7ff fd40 	bl	8011994 <_Balloc>
 8011f14:	4602      	mov	r2, r0
 8011f16:	b918      	cbnz	r0, 8011f20 <__mdiff+0x60>
 8011f18:	4b31      	ldr	r3, [pc, #196]	@ (8011fe0 <__mdiff+0x120>)
 8011f1a:	f240 2145 	movw	r1, #581	@ 0x245
 8011f1e:	e7e3      	b.n	8011ee8 <__mdiff+0x28>
 8011f20:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011f24:	6926      	ldr	r6, [r4, #16]
 8011f26:	60c5      	str	r5, [r0, #12]
 8011f28:	f109 0310 	add.w	r3, r9, #16
 8011f2c:	f109 0514 	add.w	r5, r9, #20
 8011f30:	f104 0e14 	add.w	lr, r4, #20
 8011f34:	f100 0b14 	add.w	fp, r0, #20
 8011f38:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011f3c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011f40:	9301      	str	r3, [sp, #4]
 8011f42:	46d9      	mov	r9, fp
 8011f44:	f04f 0c00 	mov.w	ip, #0
 8011f48:	9b01      	ldr	r3, [sp, #4]
 8011f4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011f4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011f52:	9301      	str	r3, [sp, #4]
 8011f54:	fa1f f38a 	uxth.w	r3, sl
 8011f58:	4619      	mov	r1, r3
 8011f5a:	b283      	uxth	r3, r0
 8011f5c:	1acb      	subs	r3, r1, r3
 8011f5e:	0c00      	lsrs	r0, r0, #16
 8011f60:	4463      	add	r3, ip
 8011f62:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011f66:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011f6a:	b29b      	uxth	r3, r3
 8011f6c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011f70:	4576      	cmp	r6, lr
 8011f72:	f849 3b04 	str.w	r3, [r9], #4
 8011f76:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011f7a:	d8e5      	bhi.n	8011f48 <__mdiff+0x88>
 8011f7c:	1b33      	subs	r3, r6, r4
 8011f7e:	3b15      	subs	r3, #21
 8011f80:	f023 0303 	bic.w	r3, r3, #3
 8011f84:	3415      	adds	r4, #21
 8011f86:	3304      	adds	r3, #4
 8011f88:	42a6      	cmp	r6, r4
 8011f8a:	bf38      	it	cc
 8011f8c:	2304      	movcc	r3, #4
 8011f8e:	441d      	add	r5, r3
 8011f90:	445b      	add	r3, fp
 8011f92:	461e      	mov	r6, r3
 8011f94:	462c      	mov	r4, r5
 8011f96:	4544      	cmp	r4, r8
 8011f98:	d30e      	bcc.n	8011fb8 <__mdiff+0xf8>
 8011f9a:	f108 0103 	add.w	r1, r8, #3
 8011f9e:	1b49      	subs	r1, r1, r5
 8011fa0:	f021 0103 	bic.w	r1, r1, #3
 8011fa4:	3d03      	subs	r5, #3
 8011fa6:	45a8      	cmp	r8, r5
 8011fa8:	bf38      	it	cc
 8011faa:	2100      	movcc	r1, #0
 8011fac:	440b      	add	r3, r1
 8011fae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011fb2:	b191      	cbz	r1, 8011fda <__mdiff+0x11a>
 8011fb4:	6117      	str	r7, [r2, #16]
 8011fb6:	e79d      	b.n	8011ef4 <__mdiff+0x34>
 8011fb8:	f854 1b04 	ldr.w	r1, [r4], #4
 8011fbc:	46e6      	mov	lr, ip
 8011fbe:	0c08      	lsrs	r0, r1, #16
 8011fc0:	fa1c fc81 	uxtah	ip, ip, r1
 8011fc4:	4471      	add	r1, lr
 8011fc6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011fca:	b289      	uxth	r1, r1
 8011fcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011fd0:	f846 1b04 	str.w	r1, [r6], #4
 8011fd4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011fd8:	e7dd      	b.n	8011f96 <__mdiff+0xd6>
 8011fda:	3f01      	subs	r7, #1
 8011fdc:	e7e7      	b.n	8011fae <__mdiff+0xee>
 8011fde:	bf00      	nop
 8011fe0:	0801815c 	.word	0x0801815c
 8011fe4:	0801816d 	.word	0x0801816d

08011fe8 <__d2b>:
 8011fe8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011fec:	460f      	mov	r7, r1
 8011fee:	2101      	movs	r1, #1
 8011ff0:	ec59 8b10 	vmov	r8, r9, d0
 8011ff4:	4616      	mov	r6, r2
 8011ff6:	f7ff fccd 	bl	8011994 <_Balloc>
 8011ffa:	4604      	mov	r4, r0
 8011ffc:	b930      	cbnz	r0, 801200c <__d2b+0x24>
 8011ffe:	4602      	mov	r2, r0
 8012000:	4b23      	ldr	r3, [pc, #140]	@ (8012090 <__d2b+0xa8>)
 8012002:	4824      	ldr	r0, [pc, #144]	@ (8012094 <__d2b+0xac>)
 8012004:	f240 310f 	movw	r1, #783	@ 0x30f
 8012008:	f000 fc3a 	bl	8012880 <__assert_func>
 801200c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012010:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012014:	b10d      	cbz	r5, 801201a <__d2b+0x32>
 8012016:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801201a:	9301      	str	r3, [sp, #4]
 801201c:	f1b8 0300 	subs.w	r3, r8, #0
 8012020:	d023      	beq.n	801206a <__d2b+0x82>
 8012022:	4668      	mov	r0, sp
 8012024:	9300      	str	r3, [sp, #0]
 8012026:	f7ff fd7c 	bl	8011b22 <__lo0bits>
 801202a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801202e:	b1d0      	cbz	r0, 8012066 <__d2b+0x7e>
 8012030:	f1c0 0320 	rsb	r3, r0, #32
 8012034:	fa02 f303 	lsl.w	r3, r2, r3
 8012038:	430b      	orrs	r3, r1
 801203a:	40c2      	lsrs	r2, r0
 801203c:	6163      	str	r3, [r4, #20]
 801203e:	9201      	str	r2, [sp, #4]
 8012040:	9b01      	ldr	r3, [sp, #4]
 8012042:	61a3      	str	r3, [r4, #24]
 8012044:	2b00      	cmp	r3, #0
 8012046:	bf0c      	ite	eq
 8012048:	2201      	moveq	r2, #1
 801204a:	2202      	movne	r2, #2
 801204c:	6122      	str	r2, [r4, #16]
 801204e:	b1a5      	cbz	r5, 801207a <__d2b+0x92>
 8012050:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012054:	4405      	add	r5, r0
 8012056:	603d      	str	r5, [r7, #0]
 8012058:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801205c:	6030      	str	r0, [r6, #0]
 801205e:	4620      	mov	r0, r4
 8012060:	b003      	add	sp, #12
 8012062:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012066:	6161      	str	r1, [r4, #20]
 8012068:	e7ea      	b.n	8012040 <__d2b+0x58>
 801206a:	a801      	add	r0, sp, #4
 801206c:	f7ff fd59 	bl	8011b22 <__lo0bits>
 8012070:	9b01      	ldr	r3, [sp, #4]
 8012072:	6163      	str	r3, [r4, #20]
 8012074:	3020      	adds	r0, #32
 8012076:	2201      	movs	r2, #1
 8012078:	e7e8      	b.n	801204c <__d2b+0x64>
 801207a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801207e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012082:	6038      	str	r0, [r7, #0]
 8012084:	6918      	ldr	r0, [r3, #16]
 8012086:	f7ff fd2d 	bl	8011ae4 <__hi0bits>
 801208a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801208e:	e7e5      	b.n	801205c <__d2b+0x74>
 8012090:	0801815c 	.word	0x0801815c
 8012094:	0801816d 	.word	0x0801816d

08012098 <__ssputs_r>:
 8012098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801209c:	688e      	ldr	r6, [r1, #8]
 801209e:	461f      	mov	r7, r3
 80120a0:	42be      	cmp	r6, r7
 80120a2:	680b      	ldr	r3, [r1, #0]
 80120a4:	4682      	mov	sl, r0
 80120a6:	460c      	mov	r4, r1
 80120a8:	4690      	mov	r8, r2
 80120aa:	d82d      	bhi.n	8012108 <__ssputs_r+0x70>
 80120ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80120b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80120b4:	d026      	beq.n	8012104 <__ssputs_r+0x6c>
 80120b6:	6965      	ldr	r5, [r4, #20]
 80120b8:	6909      	ldr	r1, [r1, #16]
 80120ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80120be:	eba3 0901 	sub.w	r9, r3, r1
 80120c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80120c6:	1c7b      	adds	r3, r7, #1
 80120c8:	444b      	add	r3, r9
 80120ca:	106d      	asrs	r5, r5, #1
 80120cc:	429d      	cmp	r5, r3
 80120ce:	bf38      	it	cc
 80120d0:	461d      	movcc	r5, r3
 80120d2:	0553      	lsls	r3, r2, #21
 80120d4:	d527      	bpl.n	8012126 <__ssputs_r+0x8e>
 80120d6:	4629      	mov	r1, r5
 80120d8:	f7fd ff08 	bl	800feec <_malloc_r>
 80120dc:	4606      	mov	r6, r0
 80120de:	b360      	cbz	r0, 801213a <__ssputs_r+0xa2>
 80120e0:	6921      	ldr	r1, [r4, #16]
 80120e2:	464a      	mov	r2, r9
 80120e4:	f7fe fdaf 	bl	8010c46 <memcpy>
 80120e8:	89a3      	ldrh	r3, [r4, #12]
 80120ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80120ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80120f2:	81a3      	strh	r3, [r4, #12]
 80120f4:	6126      	str	r6, [r4, #16]
 80120f6:	6165      	str	r5, [r4, #20]
 80120f8:	444e      	add	r6, r9
 80120fa:	eba5 0509 	sub.w	r5, r5, r9
 80120fe:	6026      	str	r6, [r4, #0]
 8012100:	60a5      	str	r5, [r4, #8]
 8012102:	463e      	mov	r6, r7
 8012104:	42be      	cmp	r6, r7
 8012106:	d900      	bls.n	801210a <__ssputs_r+0x72>
 8012108:	463e      	mov	r6, r7
 801210a:	6820      	ldr	r0, [r4, #0]
 801210c:	4632      	mov	r2, r6
 801210e:	4641      	mov	r1, r8
 8012110:	f000 fb9c 	bl	801284c <memmove>
 8012114:	68a3      	ldr	r3, [r4, #8]
 8012116:	1b9b      	subs	r3, r3, r6
 8012118:	60a3      	str	r3, [r4, #8]
 801211a:	6823      	ldr	r3, [r4, #0]
 801211c:	4433      	add	r3, r6
 801211e:	6023      	str	r3, [r4, #0]
 8012120:	2000      	movs	r0, #0
 8012122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012126:	462a      	mov	r2, r5
 8012128:	f000 fbee 	bl	8012908 <_realloc_r>
 801212c:	4606      	mov	r6, r0
 801212e:	2800      	cmp	r0, #0
 8012130:	d1e0      	bne.n	80120f4 <__ssputs_r+0x5c>
 8012132:	6921      	ldr	r1, [r4, #16]
 8012134:	4650      	mov	r0, sl
 8012136:	f7ff fbe3 	bl	8011900 <_free_r>
 801213a:	230c      	movs	r3, #12
 801213c:	f8ca 3000 	str.w	r3, [sl]
 8012140:	89a3      	ldrh	r3, [r4, #12]
 8012142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012146:	81a3      	strh	r3, [r4, #12]
 8012148:	f04f 30ff 	mov.w	r0, #4294967295
 801214c:	e7e9      	b.n	8012122 <__ssputs_r+0x8a>
	...

08012150 <_svfiprintf_r>:
 8012150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012154:	4698      	mov	r8, r3
 8012156:	898b      	ldrh	r3, [r1, #12]
 8012158:	061b      	lsls	r3, r3, #24
 801215a:	b09d      	sub	sp, #116	@ 0x74
 801215c:	4607      	mov	r7, r0
 801215e:	460d      	mov	r5, r1
 8012160:	4614      	mov	r4, r2
 8012162:	d510      	bpl.n	8012186 <_svfiprintf_r+0x36>
 8012164:	690b      	ldr	r3, [r1, #16]
 8012166:	b973      	cbnz	r3, 8012186 <_svfiprintf_r+0x36>
 8012168:	2140      	movs	r1, #64	@ 0x40
 801216a:	f7fd febf 	bl	800feec <_malloc_r>
 801216e:	6028      	str	r0, [r5, #0]
 8012170:	6128      	str	r0, [r5, #16]
 8012172:	b930      	cbnz	r0, 8012182 <_svfiprintf_r+0x32>
 8012174:	230c      	movs	r3, #12
 8012176:	603b      	str	r3, [r7, #0]
 8012178:	f04f 30ff 	mov.w	r0, #4294967295
 801217c:	b01d      	add	sp, #116	@ 0x74
 801217e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012182:	2340      	movs	r3, #64	@ 0x40
 8012184:	616b      	str	r3, [r5, #20]
 8012186:	2300      	movs	r3, #0
 8012188:	9309      	str	r3, [sp, #36]	@ 0x24
 801218a:	2320      	movs	r3, #32
 801218c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012190:	f8cd 800c 	str.w	r8, [sp, #12]
 8012194:	2330      	movs	r3, #48	@ 0x30
 8012196:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012334 <_svfiprintf_r+0x1e4>
 801219a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801219e:	f04f 0901 	mov.w	r9, #1
 80121a2:	4623      	mov	r3, r4
 80121a4:	469a      	mov	sl, r3
 80121a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80121aa:	b10a      	cbz	r2, 80121b0 <_svfiprintf_r+0x60>
 80121ac:	2a25      	cmp	r2, #37	@ 0x25
 80121ae:	d1f9      	bne.n	80121a4 <_svfiprintf_r+0x54>
 80121b0:	ebba 0b04 	subs.w	fp, sl, r4
 80121b4:	d00b      	beq.n	80121ce <_svfiprintf_r+0x7e>
 80121b6:	465b      	mov	r3, fp
 80121b8:	4622      	mov	r2, r4
 80121ba:	4629      	mov	r1, r5
 80121bc:	4638      	mov	r0, r7
 80121be:	f7ff ff6b 	bl	8012098 <__ssputs_r>
 80121c2:	3001      	adds	r0, #1
 80121c4:	f000 80a7 	beq.w	8012316 <_svfiprintf_r+0x1c6>
 80121c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80121ca:	445a      	add	r2, fp
 80121cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80121ce:	f89a 3000 	ldrb.w	r3, [sl]
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	f000 809f 	beq.w	8012316 <_svfiprintf_r+0x1c6>
 80121d8:	2300      	movs	r3, #0
 80121da:	f04f 32ff 	mov.w	r2, #4294967295
 80121de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80121e2:	f10a 0a01 	add.w	sl, sl, #1
 80121e6:	9304      	str	r3, [sp, #16]
 80121e8:	9307      	str	r3, [sp, #28]
 80121ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80121ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80121f0:	4654      	mov	r4, sl
 80121f2:	2205      	movs	r2, #5
 80121f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80121f8:	484e      	ldr	r0, [pc, #312]	@ (8012334 <_svfiprintf_r+0x1e4>)
 80121fa:	f7ee f801 	bl	8000200 <memchr>
 80121fe:	9a04      	ldr	r2, [sp, #16]
 8012200:	b9d8      	cbnz	r0, 801223a <_svfiprintf_r+0xea>
 8012202:	06d0      	lsls	r0, r2, #27
 8012204:	bf44      	itt	mi
 8012206:	2320      	movmi	r3, #32
 8012208:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801220c:	0711      	lsls	r1, r2, #28
 801220e:	bf44      	itt	mi
 8012210:	232b      	movmi	r3, #43	@ 0x2b
 8012212:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012216:	f89a 3000 	ldrb.w	r3, [sl]
 801221a:	2b2a      	cmp	r3, #42	@ 0x2a
 801221c:	d015      	beq.n	801224a <_svfiprintf_r+0xfa>
 801221e:	9a07      	ldr	r2, [sp, #28]
 8012220:	4654      	mov	r4, sl
 8012222:	2000      	movs	r0, #0
 8012224:	f04f 0c0a 	mov.w	ip, #10
 8012228:	4621      	mov	r1, r4
 801222a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801222e:	3b30      	subs	r3, #48	@ 0x30
 8012230:	2b09      	cmp	r3, #9
 8012232:	d94b      	bls.n	80122cc <_svfiprintf_r+0x17c>
 8012234:	b1b0      	cbz	r0, 8012264 <_svfiprintf_r+0x114>
 8012236:	9207      	str	r2, [sp, #28]
 8012238:	e014      	b.n	8012264 <_svfiprintf_r+0x114>
 801223a:	eba0 0308 	sub.w	r3, r0, r8
 801223e:	fa09 f303 	lsl.w	r3, r9, r3
 8012242:	4313      	orrs	r3, r2
 8012244:	9304      	str	r3, [sp, #16]
 8012246:	46a2      	mov	sl, r4
 8012248:	e7d2      	b.n	80121f0 <_svfiprintf_r+0xa0>
 801224a:	9b03      	ldr	r3, [sp, #12]
 801224c:	1d19      	adds	r1, r3, #4
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	9103      	str	r1, [sp, #12]
 8012252:	2b00      	cmp	r3, #0
 8012254:	bfbb      	ittet	lt
 8012256:	425b      	neglt	r3, r3
 8012258:	f042 0202 	orrlt.w	r2, r2, #2
 801225c:	9307      	strge	r3, [sp, #28]
 801225e:	9307      	strlt	r3, [sp, #28]
 8012260:	bfb8      	it	lt
 8012262:	9204      	strlt	r2, [sp, #16]
 8012264:	7823      	ldrb	r3, [r4, #0]
 8012266:	2b2e      	cmp	r3, #46	@ 0x2e
 8012268:	d10a      	bne.n	8012280 <_svfiprintf_r+0x130>
 801226a:	7863      	ldrb	r3, [r4, #1]
 801226c:	2b2a      	cmp	r3, #42	@ 0x2a
 801226e:	d132      	bne.n	80122d6 <_svfiprintf_r+0x186>
 8012270:	9b03      	ldr	r3, [sp, #12]
 8012272:	1d1a      	adds	r2, r3, #4
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	9203      	str	r2, [sp, #12]
 8012278:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801227c:	3402      	adds	r4, #2
 801227e:	9305      	str	r3, [sp, #20]
 8012280:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012344 <_svfiprintf_r+0x1f4>
 8012284:	7821      	ldrb	r1, [r4, #0]
 8012286:	2203      	movs	r2, #3
 8012288:	4650      	mov	r0, sl
 801228a:	f7ed ffb9 	bl	8000200 <memchr>
 801228e:	b138      	cbz	r0, 80122a0 <_svfiprintf_r+0x150>
 8012290:	9b04      	ldr	r3, [sp, #16]
 8012292:	eba0 000a 	sub.w	r0, r0, sl
 8012296:	2240      	movs	r2, #64	@ 0x40
 8012298:	4082      	lsls	r2, r0
 801229a:	4313      	orrs	r3, r2
 801229c:	3401      	adds	r4, #1
 801229e:	9304      	str	r3, [sp, #16]
 80122a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122a4:	4824      	ldr	r0, [pc, #144]	@ (8012338 <_svfiprintf_r+0x1e8>)
 80122a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80122aa:	2206      	movs	r2, #6
 80122ac:	f7ed ffa8 	bl	8000200 <memchr>
 80122b0:	2800      	cmp	r0, #0
 80122b2:	d036      	beq.n	8012322 <_svfiprintf_r+0x1d2>
 80122b4:	4b21      	ldr	r3, [pc, #132]	@ (801233c <_svfiprintf_r+0x1ec>)
 80122b6:	bb1b      	cbnz	r3, 8012300 <_svfiprintf_r+0x1b0>
 80122b8:	9b03      	ldr	r3, [sp, #12]
 80122ba:	3307      	adds	r3, #7
 80122bc:	f023 0307 	bic.w	r3, r3, #7
 80122c0:	3308      	adds	r3, #8
 80122c2:	9303      	str	r3, [sp, #12]
 80122c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80122c6:	4433      	add	r3, r6
 80122c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80122ca:	e76a      	b.n	80121a2 <_svfiprintf_r+0x52>
 80122cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80122d0:	460c      	mov	r4, r1
 80122d2:	2001      	movs	r0, #1
 80122d4:	e7a8      	b.n	8012228 <_svfiprintf_r+0xd8>
 80122d6:	2300      	movs	r3, #0
 80122d8:	3401      	adds	r4, #1
 80122da:	9305      	str	r3, [sp, #20]
 80122dc:	4619      	mov	r1, r3
 80122de:	f04f 0c0a 	mov.w	ip, #10
 80122e2:	4620      	mov	r0, r4
 80122e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80122e8:	3a30      	subs	r2, #48	@ 0x30
 80122ea:	2a09      	cmp	r2, #9
 80122ec:	d903      	bls.n	80122f6 <_svfiprintf_r+0x1a6>
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d0c6      	beq.n	8012280 <_svfiprintf_r+0x130>
 80122f2:	9105      	str	r1, [sp, #20]
 80122f4:	e7c4      	b.n	8012280 <_svfiprintf_r+0x130>
 80122f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80122fa:	4604      	mov	r4, r0
 80122fc:	2301      	movs	r3, #1
 80122fe:	e7f0      	b.n	80122e2 <_svfiprintf_r+0x192>
 8012300:	ab03      	add	r3, sp, #12
 8012302:	9300      	str	r3, [sp, #0]
 8012304:	462a      	mov	r2, r5
 8012306:	4b0e      	ldr	r3, [pc, #56]	@ (8012340 <_svfiprintf_r+0x1f0>)
 8012308:	a904      	add	r1, sp, #16
 801230a:	4638      	mov	r0, r7
 801230c:	f7fd ff1a 	bl	8010144 <_printf_float>
 8012310:	1c42      	adds	r2, r0, #1
 8012312:	4606      	mov	r6, r0
 8012314:	d1d6      	bne.n	80122c4 <_svfiprintf_r+0x174>
 8012316:	89ab      	ldrh	r3, [r5, #12]
 8012318:	065b      	lsls	r3, r3, #25
 801231a:	f53f af2d 	bmi.w	8012178 <_svfiprintf_r+0x28>
 801231e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012320:	e72c      	b.n	801217c <_svfiprintf_r+0x2c>
 8012322:	ab03      	add	r3, sp, #12
 8012324:	9300      	str	r3, [sp, #0]
 8012326:	462a      	mov	r2, r5
 8012328:	4b05      	ldr	r3, [pc, #20]	@ (8012340 <_svfiprintf_r+0x1f0>)
 801232a:	a904      	add	r1, sp, #16
 801232c:	4638      	mov	r0, r7
 801232e:	f7fe f9a1 	bl	8010674 <_printf_i>
 8012332:	e7ed      	b.n	8012310 <_svfiprintf_r+0x1c0>
 8012334:	080182c8 	.word	0x080182c8
 8012338:	080182d2 	.word	0x080182d2
 801233c:	08010145 	.word	0x08010145
 8012340:	08012099 	.word	0x08012099
 8012344:	080182ce 	.word	0x080182ce

08012348 <__sfputc_r>:
 8012348:	6893      	ldr	r3, [r2, #8]
 801234a:	3b01      	subs	r3, #1
 801234c:	2b00      	cmp	r3, #0
 801234e:	b410      	push	{r4}
 8012350:	6093      	str	r3, [r2, #8]
 8012352:	da08      	bge.n	8012366 <__sfputc_r+0x1e>
 8012354:	6994      	ldr	r4, [r2, #24]
 8012356:	42a3      	cmp	r3, r4
 8012358:	db01      	blt.n	801235e <__sfputc_r+0x16>
 801235a:	290a      	cmp	r1, #10
 801235c:	d103      	bne.n	8012366 <__sfputc_r+0x1e>
 801235e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012362:	f000 b9df 	b.w	8012724 <__swbuf_r>
 8012366:	6813      	ldr	r3, [r2, #0]
 8012368:	1c58      	adds	r0, r3, #1
 801236a:	6010      	str	r0, [r2, #0]
 801236c:	7019      	strb	r1, [r3, #0]
 801236e:	4608      	mov	r0, r1
 8012370:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012374:	4770      	bx	lr

08012376 <__sfputs_r>:
 8012376:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012378:	4606      	mov	r6, r0
 801237a:	460f      	mov	r7, r1
 801237c:	4614      	mov	r4, r2
 801237e:	18d5      	adds	r5, r2, r3
 8012380:	42ac      	cmp	r4, r5
 8012382:	d101      	bne.n	8012388 <__sfputs_r+0x12>
 8012384:	2000      	movs	r0, #0
 8012386:	e007      	b.n	8012398 <__sfputs_r+0x22>
 8012388:	f814 1b01 	ldrb.w	r1, [r4], #1
 801238c:	463a      	mov	r2, r7
 801238e:	4630      	mov	r0, r6
 8012390:	f7ff ffda 	bl	8012348 <__sfputc_r>
 8012394:	1c43      	adds	r3, r0, #1
 8012396:	d1f3      	bne.n	8012380 <__sfputs_r+0xa>
 8012398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801239c <_vfiprintf_r>:
 801239c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123a0:	460d      	mov	r5, r1
 80123a2:	b09d      	sub	sp, #116	@ 0x74
 80123a4:	4614      	mov	r4, r2
 80123a6:	4698      	mov	r8, r3
 80123a8:	4606      	mov	r6, r0
 80123aa:	b118      	cbz	r0, 80123b4 <_vfiprintf_r+0x18>
 80123ac:	6a03      	ldr	r3, [r0, #32]
 80123ae:	b90b      	cbnz	r3, 80123b4 <_vfiprintf_r+0x18>
 80123b0:	f7fe fb0c 	bl	80109cc <__sinit>
 80123b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80123b6:	07d9      	lsls	r1, r3, #31
 80123b8:	d405      	bmi.n	80123c6 <_vfiprintf_r+0x2a>
 80123ba:	89ab      	ldrh	r3, [r5, #12]
 80123bc:	059a      	lsls	r2, r3, #22
 80123be:	d402      	bmi.n	80123c6 <_vfiprintf_r+0x2a>
 80123c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80123c2:	f7fe fc3e 	bl	8010c42 <__retarget_lock_acquire_recursive>
 80123c6:	89ab      	ldrh	r3, [r5, #12]
 80123c8:	071b      	lsls	r3, r3, #28
 80123ca:	d501      	bpl.n	80123d0 <_vfiprintf_r+0x34>
 80123cc:	692b      	ldr	r3, [r5, #16]
 80123ce:	b99b      	cbnz	r3, 80123f8 <_vfiprintf_r+0x5c>
 80123d0:	4629      	mov	r1, r5
 80123d2:	4630      	mov	r0, r6
 80123d4:	f000 f9e4 	bl	80127a0 <__swsetup_r>
 80123d8:	b170      	cbz	r0, 80123f8 <_vfiprintf_r+0x5c>
 80123da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80123dc:	07dc      	lsls	r4, r3, #31
 80123de:	d504      	bpl.n	80123ea <_vfiprintf_r+0x4e>
 80123e0:	f04f 30ff 	mov.w	r0, #4294967295
 80123e4:	b01d      	add	sp, #116	@ 0x74
 80123e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123ea:	89ab      	ldrh	r3, [r5, #12]
 80123ec:	0598      	lsls	r0, r3, #22
 80123ee:	d4f7      	bmi.n	80123e0 <_vfiprintf_r+0x44>
 80123f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80123f2:	f7fe fc27 	bl	8010c44 <__retarget_lock_release_recursive>
 80123f6:	e7f3      	b.n	80123e0 <_vfiprintf_r+0x44>
 80123f8:	2300      	movs	r3, #0
 80123fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80123fc:	2320      	movs	r3, #32
 80123fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012402:	f8cd 800c 	str.w	r8, [sp, #12]
 8012406:	2330      	movs	r3, #48	@ 0x30
 8012408:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80125b8 <_vfiprintf_r+0x21c>
 801240c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012410:	f04f 0901 	mov.w	r9, #1
 8012414:	4623      	mov	r3, r4
 8012416:	469a      	mov	sl, r3
 8012418:	f813 2b01 	ldrb.w	r2, [r3], #1
 801241c:	b10a      	cbz	r2, 8012422 <_vfiprintf_r+0x86>
 801241e:	2a25      	cmp	r2, #37	@ 0x25
 8012420:	d1f9      	bne.n	8012416 <_vfiprintf_r+0x7a>
 8012422:	ebba 0b04 	subs.w	fp, sl, r4
 8012426:	d00b      	beq.n	8012440 <_vfiprintf_r+0xa4>
 8012428:	465b      	mov	r3, fp
 801242a:	4622      	mov	r2, r4
 801242c:	4629      	mov	r1, r5
 801242e:	4630      	mov	r0, r6
 8012430:	f7ff ffa1 	bl	8012376 <__sfputs_r>
 8012434:	3001      	adds	r0, #1
 8012436:	f000 80a7 	beq.w	8012588 <_vfiprintf_r+0x1ec>
 801243a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801243c:	445a      	add	r2, fp
 801243e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012440:	f89a 3000 	ldrb.w	r3, [sl]
 8012444:	2b00      	cmp	r3, #0
 8012446:	f000 809f 	beq.w	8012588 <_vfiprintf_r+0x1ec>
 801244a:	2300      	movs	r3, #0
 801244c:	f04f 32ff 	mov.w	r2, #4294967295
 8012450:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012454:	f10a 0a01 	add.w	sl, sl, #1
 8012458:	9304      	str	r3, [sp, #16]
 801245a:	9307      	str	r3, [sp, #28]
 801245c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012460:	931a      	str	r3, [sp, #104]	@ 0x68
 8012462:	4654      	mov	r4, sl
 8012464:	2205      	movs	r2, #5
 8012466:	f814 1b01 	ldrb.w	r1, [r4], #1
 801246a:	4853      	ldr	r0, [pc, #332]	@ (80125b8 <_vfiprintf_r+0x21c>)
 801246c:	f7ed fec8 	bl	8000200 <memchr>
 8012470:	9a04      	ldr	r2, [sp, #16]
 8012472:	b9d8      	cbnz	r0, 80124ac <_vfiprintf_r+0x110>
 8012474:	06d1      	lsls	r1, r2, #27
 8012476:	bf44      	itt	mi
 8012478:	2320      	movmi	r3, #32
 801247a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801247e:	0713      	lsls	r3, r2, #28
 8012480:	bf44      	itt	mi
 8012482:	232b      	movmi	r3, #43	@ 0x2b
 8012484:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012488:	f89a 3000 	ldrb.w	r3, [sl]
 801248c:	2b2a      	cmp	r3, #42	@ 0x2a
 801248e:	d015      	beq.n	80124bc <_vfiprintf_r+0x120>
 8012490:	9a07      	ldr	r2, [sp, #28]
 8012492:	4654      	mov	r4, sl
 8012494:	2000      	movs	r0, #0
 8012496:	f04f 0c0a 	mov.w	ip, #10
 801249a:	4621      	mov	r1, r4
 801249c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80124a0:	3b30      	subs	r3, #48	@ 0x30
 80124a2:	2b09      	cmp	r3, #9
 80124a4:	d94b      	bls.n	801253e <_vfiprintf_r+0x1a2>
 80124a6:	b1b0      	cbz	r0, 80124d6 <_vfiprintf_r+0x13a>
 80124a8:	9207      	str	r2, [sp, #28]
 80124aa:	e014      	b.n	80124d6 <_vfiprintf_r+0x13a>
 80124ac:	eba0 0308 	sub.w	r3, r0, r8
 80124b0:	fa09 f303 	lsl.w	r3, r9, r3
 80124b4:	4313      	orrs	r3, r2
 80124b6:	9304      	str	r3, [sp, #16]
 80124b8:	46a2      	mov	sl, r4
 80124ba:	e7d2      	b.n	8012462 <_vfiprintf_r+0xc6>
 80124bc:	9b03      	ldr	r3, [sp, #12]
 80124be:	1d19      	adds	r1, r3, #4
 80124c0:	681b      	ldr	r3, [r3, #0]
 80124c2:	9103      	str	r1, [sp, #12]
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	bfbb      	ittet	lt
 80124c8:	425b      	neglt	r3, r3
 80124ca:	f042 0202 	orrlt.w	r2, r2, #2
 80124ce:	9307      	strge	r3, [sp, #28]
 80124d0:	9307      	strlt	r3, [sp, #28]
 80124d2:	bfb8      	it	lt
 80124d4:	9204      	strlt	r2, [sp, #16]
 80124d6:	7823      	ldrb	r3, [r4, #0]
 80124d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80124da:	d10a      	bne.n	80124f2 <_vfiprintf_r+0x156>
 80124dc:	7863      	ldrb	r3, [r4, #1]
 80124de:	2b2a      	cmp	r3, #42	@ 0x2a
 80124e0:	d132      	bne.n	8012548 <_vfiprintf_r+0x1ac>
 80124e2:	9b03      	ldr	r3, [sp, #12]
 80124e4:	1d1a      	adds	r2, r3, #4
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	9203      	str	r2, [sp, #12]
 80124ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80124ee:	3402      	adds	r4, #2
 80124f0:	9305      	str	r3, [sp, #20]
 80124f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80125c8 <_vfiprintf_r+0x22c>
 80124f6:	7821      	ldrb	r1, [r4, #0]
 80124f8:	2203      	movs	r2, #3
 80124fa:	4650      	mov	r0, sl
 80124fc:	f7ed fe80 	bl	8000200 <memchr>
 8012500:	b138      	cbz	r0, 8012512 <_vfiprintf_r+0x176>
 8012502:	9b04      	ldr	r3, [sp, #16]
 8012504:	eba0 000a 	sub.w	r0, r0, sl
 8012508:	2240      	movs	r2, #64	@ 0x40
 801250a:	4082      	lsls	r2, r0
 801250c:	4313      	orrs	r3, r2
 801250e:	3401      	adds	r4, #1
 8012510:	9304      	str	r3, [sp, #16]
 8012512:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012516:	4829      	ldr	r0, [pc, #164]	@ (80125bc <_vfiprintf_r+0x220>)
 8012518:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801251c:	2206      	movs	r2, #6
 801251e:	f7ed fe6f 	bl	8000200 <memchr>
 8012522:	2800      	cmp	r0, #0
 8012524:	d03f      	beq.n	80125a6 <_vfiprintf_r+0x20a>
 8012526:	4b26      	ldr	r3, [pc, #152]	@ (80125c0 <_vfiprintf_r+0x224>)
 8012528:	bb1b      	cbnz	r3, 8012572 <_vfiprintf_r+0x1d6>
 801252a:	9b03      	ldr	r3, [sp, #12]
 801252c:	3307      	adds	r3, #7
 801252e:	f023 0307 	bic.w	r3, r3, #7
 8012532:	3308      	adds	r3, #8
 8012534:	9303      	str	r3, [sp, #12]
 8012536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012538:	443b      	add	r3, r7
 801253a:	9309      	str	r3, [sp, #36]	@ 0x24
 801253c:	e76a      	b.n	8012414 <_vfiprintf_r+0x78>
 801253e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012542:	460c      	mov	r4, r1
 8012544:	2001      	movs	r0, #1
 8012546:	e7a8      	b.n	801249a <_vfiprintf_r+0xfe>
 8012548:	2300      	movs	r3, #0
 801254a:	3401      	adds	r4, #1
 801254c:	9305      	str	r3, [sp, #20]
 801254e:	4619      	mov	r1, r3
 8012550:	f04f 0c0a 	mov.w	ip, #10
 8012554:	4620      	mov	r0, r4
 8012556:	f810 2b01 	ldrb.w	r2, [r0], #1
 801255a:	3a30      	subs	r2, #48	@ 0x30
 801255c:	2a09      	cmp	r2, #9
 801255e:	d903      	bls.n	8012568 <_vfiprintf_r+0x1cc>
 8012560:	2b00      	cmp	r3, #0
 8012562:	d0c6      	beq.n	80124f2 <_vfiprintf_r+0x156>
 8012564:	9105      	str	r1, [sp, #20]
 8012566:	e7c4      	b.n	80124f2 <_vfiprintf_r+0x156>
 8012568:	fb0c 2101 	mla	r1, ip, r1, r2
 801256c:	4604      	mov	r4, r0
 801256e:	2301      	movs	r3, #1
 8012570:	e7f0      	b.n	8012554 <_vfiprintf_r+0x1b8>
 8012572:	ab03      	add	r3, sp, #12
 8012574:	9300      	str	r3, [sp, #0]
 8012576:	462a      	mov	r2, r5
 8012578:	4b12      	ldr	r3, [pc, #72]	@ (80125c4 <_vfiprintf_r+0x228>)
 801257a:	a904      	add	r1, sp, #16
 801257c:	4630      	mov	r0, r6
 801257e:	f7fd fde1 	bl	8010144 <_printf_float>
 8012582:	4607      	mov	r7, r0
 8012584:	1c78      	adds	r0, r7, #1
 8012586:	d1d6      	bne.n	8012536 <_vfiprintf_r+0x19a>
 8012588:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801258a:	07d9      	lsls	r1, r3, #31
 801258c:	d405      	bmi.n	801259a <_vfiprintf_r+0x1fe>
 801258e:	89ab      	ldrh	r3, [r5, #12]
 8012590:	059a      	lsls	r2, r3, #22
 8012592:	d402      	bmi.n	801259a <_vfiprintf_r+0x1fe>
 8012594:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012596:	f7fe fb55 	bl	8010c44 <__retarget_lock_release_recursive>
 801259a:	89ab      	ldrh	r3, [r5, #12]
 801259c:	065b      	lsls	r3, r3, #25
 801259e:	f53f af1f 	bmi.w	80123e0 <_vfiprintf_r+0x44>
 80125a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80125a4:	e71e      	b.n	80123e4 <_vfiprintf_r+0x48>
 80125a6:	ab03      	add	r3, sp, #12
 80125a8:	9300      	str	r3, [sp, #0]
 80125aa:	462a      	mov	r2, r5
 80125ac:	4b05      	ldr	r3, [pc, #20]	@ (80125c4 <_vfiprintf_r+0x228>)
 80125ae:	a904      	add	r1, sp, #16
 80125b0:	4630      	mov	r0, r6
 80125b2:	f7fe f85f 	bl	8010674 <_printf_i>
 80125b6:	e7e4      	b.n	8012582 <_vfiprintf_r+0x1e6>
 80125b8:	080182c8 	.word	0x080182c8
 80125bc:	080182d2 	.word	0x080182d2
 80125c0:	08010145 	.word	0x08010145
 80125c4:	08012377 	.word	0x08012377
 80125c8:	080182ce 	.word	0x080182ce

080125cc <__sflush_r>:
 80125cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80125d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125d4:	0716      	lsls	r6, r2, #28
 80125d6:	4605      	mov	r5, r0
 80125d8:	460c      	mov	r4, r1
 80125da:	d454      	bmi.n	8012686 <__sflush_r+0xba>
 80125dc:	684b      	ldr	r3, [r1, #4]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	dc02      	bgt.n	80125e8 <__sflush_r+0x1c>
 80125e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	dd48      	ble.n	801267a <__sflush_r+0xae>
 80125e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80125ea:	2e00      	cmp	r6, #0
 80125ec:	d045      	beq.n	801267a <__sflush_r+0xae>
 80125ee:	2300      	movs	r3, #0
 80125f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80125f4:	682f      	ldr	r7, [r5, #0]
 80125f6:	6a21      	ldr	r1, [r4, #32]
 80125f8:	602b      	str	r3, [r5, #0]
 80125fa:	d030      	beq.n	801265e <__sflush_r+0x92>
 80125fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80125fe:	89a3      	ldrh	r3, [r4, #12]
 8012600:	0759      	lsls	r1, r3, #29
 8012602:	d505      	bpl.n	8012610 <__sflush_r+0x44>
 8012604:	6863      	ldr	r3, [r4, #4]
 8012606:	1ad2      	subs	r2, r2, r3
 8012608:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801260a:	b10b      	cbz	r3, 8012610 <__sflush_r+0x44>
 801260c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801260e:	1ad2      	subs	r2, r2, r3
 8012610:	2300      	movs	r3, #0
 8012612:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012614:	6a21      	ldr	r1, [r4, #32]
 8012616:	4628      	mov	r0, r5
 8012618:	47b0      	blx	r6
 801261a:	1c43      	adds	r3, r0, #1
 801261c:	89a3      	ldrh	r3, [r4, #12]
 801261e:	d106      	bne.n	801262e <__sflush_r+0x62>
 8012620:	6829      	ldr	r1, [r5, #0]
 8012622:	291d      	cmp	r1, #29
 8012624:	d82b      	bhi.n	801267e <__sflush_r+0xb2>
 8012626:	4a2a      	ldr	r2, [pc, #168]	@ (80126d0 <__sflush_r+0x104>)
 8012628:	410a      	asrs	r2, r1
 801262a:	07d6      	lsls	r6, r2, #31
 801262c:	d427      	bmi.n	801267e <__sflush_r+0xb2>
 801262e:	2200      	movs	r2, #0
 8012630:	6062      	str	r2, [r4, #4]
 8012632:	04d9      	lsls	r1, r3, #19
 8012634:	6922      	ldr	r2, [r4, #16]
 8012636:	6022      	str	r2, [r4, #0]
 8012638:	d504      	bpl.n	8012644 <__sflush_r+0x78>
 801263a:	1c42      	adds	r2, r0, #1
 801263c:	d101      	bne.n	8012642 <__sflush_r+0x76>
 801263e:	682b      	ldr	r3, [r5, #0]
 8012640:	b903      	cbnz	r3, 8012644 <__sflush_r+0x78>
 8012642:	6560      	str	r0, [r4, #84]	@ 0x54
 8012644:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012646:	602f      	str	r7, [r5, #0]
 8012648:	b1b9      	cbz	r1, 801267a <__sflush_r+0xae>
 801264a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801264e:	4299      	cmp	r1, r3
 8012650:	d002      	beq.n	8012658 <__sflush_r+0x8c>
 8012652:	4628      	mov	r0, r5
 8012654:	f7ff f954 	bl	8011900 <_free_r>
 8012658:	2300      	movs	r3, #0
 801265a:	6363      	str	r3, [r4, #52]	@ 0x34
 801265c:	e00d      	b.n	801267a <__sflush_r+0xae>
 801265e:	2301      	movs	r3, #1
 8012660:	4628      	mov	r0, r5
 8012662:	47b0      	blx	r6
 8012664:	4602      	mov	r2, r0
 8012666:	1c50      	adds	r0, r2, #1
 8012668:	d1c9      	bne.n	80125fe <__sflush_r+0x32>
 801266a:	682b      	ldr	r3, [r5, #0]
 801266c:	2b00      	cmp	r3, #0
 801266e:	d0c6      	beq.n	80125fe <__sflush_r+0x32>
 8012670:	2b1d      	cmp	r3, #29
 8012672:	d001      	beq.n	8012678 <__sflush_r+0xac>
 8012674:	2b16      	cmp	r3, #22
 8012676:	d11e      	bne.n	80126b6 <__sflush_r+0xea>
 8012678:	602f      	str	r7, [r5, #0]
 801267a:	2000      	movs	r0, #0
 801267c:	e022      	b.n	80126c4 <__sflush_r+0xf8>
 801267e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012682:	b21b      	sxth	r3, r3
 8012684:	e01b      	b.n	80126be <__sflush_r+0xf2>
 8012686:	690f      	ldr	r7, [r1, #16]
 8012688:	2f00      	cmp	r7, #0
 801268a:	d0f6      	beq.n	801267a <__sflush_r+0xae>
 801268c:	0793      	lsls	r3, r2, #30
 801268e:	680e      	ldr	r6, [r1, #0]
 8012690:	bf08      	it	eq
 8012692:	694b      	ldreq	r3, [r1, #20]
 8012694:	600f      	str	r7, [r1, #0]
 8012696:	bf18      	it	ne
 8012698:	2300      	movne	r3, #0
 801269a:	eba6 0807 	sub.w	r8, r6, r7
 801269e:	608b      	str	r3, [r1, #8]
 80126a0:	f1b8 0f00 	cmp.w	r8, #0
 80126a4:	dde9      	ble.n	801267a <__sflush_r+0xae>
 80126a6:	6a21      	ldr	r1, [r4, #32]
 80126a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80126aa:	4643      	mov	r3, r8
 80126ac:	463a      	mov	r2, r7
 80126ae:	4628      	mov	r0, r5
 80126b0:	47b0      	blx	r6
 80126b2:	2800      	cmp	r0, #0
 80126b4:	dc08      	bgt.n	80126c8 <__sflush_r+0xfc>
 80126b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80126be:	81a3      	strh	r3, [r4, #12]
 80126c0:	f04f 30ff 	mov.w	r0, #4294967295
 80126c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126c8:	4407      	add	r7, r0
 80126ca:	eba8 0800 	sub.w	r8, r8, r0
 80126ce:	e7e7      	b.n	80126a0 <__sflush_r+0xd4>
 80126d0:	dfbffffe 	.word	0xdfbffffe

080126d4 <_fflush_r>:
 80126d4:	b538      	push	{r3, r4, r5, lr}
 80126d6:	690b      	ldr	r3, [r1, #16]
 80126d8:	4605      	mov	r5, r0
 80126da:	460c      	mov	r4, r1
 80126dc:	b913      	cbnz	r3, 80126e4 <_fflush_r+0x10>
 80126de:	2500      	movs	r5, #0
 80126e0:	4628      	mov	r0, r5
 80126e2:	bd38      	pop	{r3, r4, r5, pc}
 80126e4:	b118      	cbz	r0, 80126ee <_fflush_r+0x1a>
 80126e6:	6a03      	ldr	r3, [r0, #32]
 80126e8:	b90b      	cbnz	r3, 80126ee <_fflush_r+0x1a>
 80126ea:	f7fe f96f 	bl	80109cc <__sinit>
 80126ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d0f3      	beq.n	80126de <_fflush_r+0xa>
 80126f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80126f8:	07d0      	lsls	r0, r2, #31
 80126fa:	d404      	bmi.n	8012706 <_fflush_r+0x32>
 80126fc:	0599      	lsls	r1, r3, #22
 80126fe:	d402      	bmi.n	8012706 <_fflush_r+0x32>
 8012700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012702:	f7fe fa9e 	bl	8010c42 <__retarget_lock_acquire_recursive>
 8012706:	4628      	mov	r0, r5
 8012708:	4621      	mov	r1, r4
 801270a:	f7ff ff5f 	bl	80125cc <__sflush_r>
 801270e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012710:	07da      	lsls	r2, r3, #31
 8012712:	4605      	mov	r5, r0
 8012714:	d4e4      	bmi.n	80126e0 <_fflush_r+0xc>
 8012716:	89a3      	ldrh	r3, [r4, #12]
 8012718:	059b      	lsls	r3, r3, #22
 801271a:	d4e1      	bmi.n	80126e0 <_fflush_r+0xc>
 801271c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801271e:	f7fe fa91 	bl	8010c44 <__retarget_lock_release_recursive>
 8012722:	e7dd      	b.n	80126e0 <_fflush_r+0xc>

08012724 <__swbuf_r>:
 8012724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012726:	460e      	mov	r6, r1
 8012728:	4614      	mov	r4, r2
 801272a:	4605      	mov	r5, r0
 801272c:	b118      	cbz	r0, 8012736 <__swbuf_r+0x12>
 801272e:	6a03      	ldr	r3, [r0, #32]
 8012730:	b90b      	cbnz	r3, 8012736 <__swbuf_r+0x12>
 8012732:	f7fe f94b 	bl	80109cc <__sinit>
 8012736:	69a3      	ldr	r3, [r4, #24]
 8012738:	60a3      	str	r3, [r4, #8]
 801273a:	89a3      	ldrh	r3, [r4, #12]
 801273c:	071a      	lsls	r2, r3, #28
 801273e:	d501      	bpl.n	8012744 <__swbuf_r+0x20>
 8012740:	6923      	ldr	r3, [r4, #16]
 8012742:	b943      	cbnz	r3, 8012756 <__swbuf_r+0x32>
 8012744:	4621      	mov	r1, r4
 8012746:	4628      	mov	r0, r5
 8012748:	f000 f82a 	bl	80127a0 <__swsetup_r>
 801274c:	b118      	cbz	r0, 8012756 <__swbuf_r+0x32>
 801274e:	f04f 37ff 	mov.w	r7, #4294967295
 8012752:	4638      	mov	r0, r7
 8012754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012756:	6823      	ldr	r3, [r4, #0]
 8012758:	6922      	ldr	r2, [r4, #16]
 801275a:	1a98      	subs	r0, r3, r2
 801275c:	6963      	ldr	r3, [r4, #20]
 801275e:	b2f6      	uxtb	r6, r6
 8012760:	4283      	cmp	r3, r0
 8012762:	4637      	mov	r7, r6
 8012764:	dc05      	bgt.n	8012772 <__swbuf_r+0x4e>
 8012766:	4621      	mov	r1, r4
 8012768:	4628      	mov	r0, r5
 801276a:	f7ff ffb3 	bl	80126d4 <_fflush_r>
 801276e:	2800      	cmp	r0, #0
 8012770:	d1ed      	bne.n	801274e <__swbuf_r+0x2a>
 8012772:	68a3      	ldr	r3, [r4, #8]
 8012774:	3b01      	subs	r3, #1
 8012776:	60a3      	str	r3, [r4, #8]
 8012778:	6823      	ldr	r3, [r4, #0]
 801277a:	1c5a      	adds	r2, r3, #1
 801277c:	6022      	str	r2, [r4, #0]
 801277e:	701e      	strb	r6, [r3, #0]
 8012780:	6962      	ldr	r2, [r4, #20]
 8012782:	1c43      	adds	r3, r0, #1
 8012784:	429a      	cmp	r2, r3
 8012786:	d004      	beq.n	8012792 <__swbuf_r+0x6e>
 8012788:	89a3      	ldrh	r3, [r4, #12]
 801278a:	07db      	lsls	r3, r3, #31
 801278c:	d5e1      	bpl.n	8012752 <__swbuf_r+0x2e>
 801278e:	2e0a      	cmp	r6, #10
 8012790:	d1df      	bne.n	8012752 <__swbuf_r+0x2e>
 8012792:	4621      	mov	r1, r4
 8012794:	4628      	mov	r0, r5
 8012796:	f7ff ff9d 	bl	80126d4 <_fflush_r>
 801279a:	2800      	cmp	r0, #0
 801279c:	d0d9      	beq.n	8012752 <__swbuf_r+0x2e>
 801279e:	e7d6      	b.n	801274e <__swbuf_r+0x2a>

080127a0 <__swsetup_r>:
 80127a0:	b538      	push	{r3, r4, r5, lr}
 80127a2:	4b29      	ldr	r3, [pc, #164]	@ (8012848 <__swsetup_r+0xa8>)
 80127a4:	4605      	mov	r5, r0
 80127a6:	6818      	ldr	r0, [r3, #0]
 80127a8:	460c      	mov	r4, r1
 80127aa:	b118      	cbz	r0, 80127b4 <__swsetup_r+0x14>
 80127ac:	6a03      	ldr	r3, [r0, #32]
 80127ae:	b90b      	cbnz	r3, 80127b4 <__swsetup_r+0x14>
 80127b0:	f7fe f90c 	bl	80109cc <__sinit>
 80127b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127b8:	0719      	lsls	r1, r3, #28
 80127ba:	d422      	bmi.n	8012802 <__swsetup_r+0x62>
 80127bc:	06da      	lsls	r2, r3, #27
 80127be:	d407      	bmi.n	80127d0 <__swsetup_r+0x30>
 80127c0:	2209      	movs	r2, #9
 80127c2:	602a      	str	r2, [r5, #0]
 80127c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80127c8:	81a3      	strh	r3, [r4, #12]
 80127ca:	f04f 30ff 	mov.w	r0, #4294967295
 80127ce:	e033      	b.n	8012838 <__swsetup_r+0x98>
 80127d0:	0758      	lsls	r0, r3, #29
 80127d2:	d512      	bpl.n	80127fa <__swsetup_r+0x5a>
 80127d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80127d6:	b141      	cbz	r1, 80127ea <__swsetup_r+0x4a>
 80127d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80127dc:	4299      	cmp	r1, r3
 80127de:	d002      	beq.n	80127e6 <__swsetup_r+0x46>
 80127e0:	4628      	mov	r0, r5
 80127e2:	f7ff f88d 	bl	8011900 <_free_r>
 80127e6:	2300      	movs	r3, #0
 80127e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80127ea:	89a3      	ldrh	r3, [r4, #12]
 80127ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80127f0:	81a3      	strh	r3, [r4, #12]
 80127f2:	2300      	movs	r3, #0
 80127f4:	6063      	str	r3, [r4, #4]
 80127f6:	6923      	ldr	r3, [r4, #16]
 80127f8:	6023      	str	r3, [r4, #0]
 80127fa:	89a3      	ldrh	r3, [r4, #12]
 80127fc:	f043 0308 	orr.w	r3, r3, #8
 8012800:	81a3      	strh	r3, [r4, #12]
 8012802:	6923      	ldr	r3, [r4, #16]
 8012804:	b94b      	cbnz	r3, 801281a <__swsetup_r+0x7a>
 8012806:	89a3      	ldrh	r3, [r4, #12]
 8012808:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801280c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012810:	d003      	beq.n	801281a <__swsetup_r+0x7a>
 8012812:	4621      	mov	r1, r4
 8012814:	4628      	mov	r0, r5
 8012816:	f000 f8eb 	bl	80129f0 <__smakebuf_r>
 801281a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801281e:	f013 0201 	ands.w	r2, r3, #1
 8012822:	d00a      	beq.n	801283a <__swsetup_r+0x9a>
 8012824:	2200      	movs	r2, #0
 8012826:	60a2      	str	r2, [r4, #8]
 8012828:	6962      	ldr	r2, [r4, #20]
 801282a:	4252      	negs	r2, r2
 801282c:	61a2      	str	r2, [r4, #24]
 801282e:	6922      	ldr	r2, [r4, #16]
 8012830:	b942      	cbnz	r2, 8012844 <__swsetup_r+0xa4>
 8012832:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012836:	d1c5      	bne.n	80127c4 <__swsetup_r+0x24>
 8012838:	bd38      	pop	{r3, r4, r5, pc}
 801283a:	0799      	lsls	r1, r3, #30
 801283c:	bf58      	it	pl
 801283e:	6962      	ldrpl	r2, [r4, #20]
 8012840:	60a2      	str	r2, [r4, #8]
 8012842:	e7f4      	b.n	801282e <__swsetup_r+0x8e>
 8012844:	2000      	movs	r0, #0
 8012846:	e7f7      	b.n	8012838 <__swsetup_r+0x98>
 8012848:	2000003c 	.word	0x2000003c

0801284c <memmove>:
 801284c:	4288      	cmp	r0, r1
 801284e:	b510      	push	{r4, lr}
 8012850:	eb01 0402 	add.w	r4, r1, r2
 8012854:	d902      	bls.n	801285c <memmove+0x10>
 8012856:	4284      	cmp	r4, r0
 8012858:	4623      	mov	r3, r4
 801285a:	d807      	bhi.n	801286c <memmove+0x20>
 801285c:	1e43      	subs	r3, r0, #1
 801285e:	42a1      	cmp	r1, r4
 8012860:	d008      	beq.n	8012874 <memmove+0x28>
 8012862:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012866:	f803 2f01 	strb.w	r2, [r3, #1]!
 801286a:	e7f8      	b.n	801285e <memmove+0x12>
 801286c:	4402      	add	r2, r0
 801286e:	4601      	mov	r1, r0
 8012870:	428a      	cmp	r2, r1
 8012872:	d100      	bne.n	8012876 <memmove+0x2a>
 8012874:	bd10      	pop	{r4, pc}
 8012876:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801287a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801287e:	e7f7      	b.n	8012870 <memmove+0x24>

08012880 <__assert_func>:
 8012880:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012882:	4614      	mov	r4, r2
 8012884:	461a      	mov	r2, r3
 8012886:	4b09      	ldr	r3, [pc, #36]	@ (80128ac <__assert_func+0x2c>)
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	4605      	mov	r5, r0
 801288c:	68d8      	ldr	r0, [r3, #12]
 801288e:	b954      	cbnz	r4, 80128a6 <__assert_func+0x26>
 8012890:	4b07      	ldr	r3, [pc, #28]	@ (80128b0 <__assert_func+0x30>)
 8012892:	461c      	mov	r4, r3
 8012894:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012898:	9100      	str	r1, [sp, #0]
 801289a:	462b      	mov	r3, r5
 801289c:	4905      	ldr	r1, [pc, #20]	@ (80128b4 <__assert_func+0x34>)
 801289e:	f000 f86f 	bl	8012980 <fiprintf>
 80128a2:	f000 f903 	bl	8012aac <abort>
 80128a6:	4b04      	ldr	r3, [pc, #16]	@ (80128b8 <__assert_func+0x38>)
 80128a8:	e7f4      	b.n	8012894 <__assert_func+0x14>
 80128aa:	bf00      	nop
 80128ac:	2000003c 	.word	0x2000003c
 80128b0:	0801831e 	.word	0x0801831e
 80128b4:	080182f0 	.word	0x080182f0
 80128b8:	080182e3 	.word	0x080182e3

080128bc <_calloc_r>:
 80128bc:	b570      	push	{r4, r5, r6, lr}
 80128be:	fba1 5402 	umull	r5, r4, r1, r2
 80128c2:	b93c      	cbnz	r4, 80128d4 <_calloc_r+0x18>
 80128c4:	4629      	mov	r1, r5
 80128c6:	f7fd fb11 	bl	800feec <_malloc_r>
 80128ca:	4606      	mov	r6, r0
 80128cc:	b928      	cbnz	r0, 80128da <_calloc_r+0x1e>
 80128ce:	2600      	movs	r6, #0
 80128d0:	4630      	mov	r0, r6
 80128d2:	bd70      	pop	{r4, r5, r6, pc}
 80128d4:	220c      	movs	r2, #12
 80128d6:	6002      	str	r2, [r0, #0]
 80128d8:	e7f9      	b.n	80128ce <_calloc_r+0x12>
 80128da:	462a      	mov	r2, r5
 80128dc:	4621      	mov	r1, r4
 80128de:	f7fe f922 	bl	8010b26 <memset>
 80128e2:	e7f5      	b.n	80128d0 <_calloc_r+0x14>

080128e4 <__ascii_mbtowc>:
 80128e4:	b082      	sub	sp, #8
 80128e6:	b901      	cbnz	r1, 80128ea <__ascii_mbtowc+0x6>
 80128e8:	a901      	add	r1, sp, #4
 80128ea:	b142      	cbz	r2, 80128fe <__ascii_mbtowc+0x1a>
 80128ec:	b14b      	cbz	r3, 8012902 <__ascii_mbtowc+0x1e>
 80128ee:	7813      	ldrb	r3, [r2, #0]
 80128f0:	600b      	str	r3, [r1, #0]
 80128f2:	7812      	ldrb	r2, [r2, #0]
 80128f4:	1e10      	subs	r0, r2, #0
 80128f6:	bf18      	it	ne
 80128f8:	2001      	movne	r0, #1
 80128fa:	b002      	add	sp, #8
 80128fc:	4770      	bx	lr
 80128fe:	4610      	mov	r0, r2
 8012900:	e7fb      	b.n	80128fa <__ascii_mbtowc+0x16>
 8012902:	f06f 0001 	mvn.w	r0, #1
 8012906:	e7f8      	b.n	80128fa <__ascii_mbtowc+0x16>

08012908 <_realloc_r>:
 8012908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801290c:	4680      	mov	r8, r0
 801290e:	4615      	mov	r5, r2
 8012910:	460c      	mov	r4, r1
 8012912:	b921      	cbnz	r1, 801291e <_realloc_r+0x16>
 8012914:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012918:	4611      	mov	r1, r2
 801291a:	f7fd bae7 	b.w	800feec <_malloc_r>
 801291e:	b92a      	cbnz	r2, 801292c <_realloc_r+0x24>
 8012920:	f7fe ffee 	bl	8011900 <_free_r>
 8012924:	2400      	movs	r4, #0
 8012926:	4620      	mov	r0, r4
 8012928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801292c:	f000 f8c5 	bl	8012aba <_malloc_usable_size_r>
 8012930:	4285      	cmp	r5, r0
 8012932:	4606      	mov	r6, r0
 8012934:	d802      	bhi.n	801293c <_realloc_r+0x34>
 8012936:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801293a:	d8f4      	bhi.n	8012926 <_realloc_r+0x1e>
 801293c:	4629      	mov	r1, r5
 801293e:	4640      	mov	r0, r8
 8012940:	f7fd fad4 	bl	800feec <_malloc_r>
 8012944:	4607      	mov	r7, r0
 8012946:	2800      	cmp	r0, #0
 8012948:	d0ec      	beq.n	8012924 <_realloc_r+0x1c>
 801294a:	42b5      	cmp	r5, r6
 801294c:	462a      	mov	r2, r5
 801294e:	4621      	mov	r1, r4
 8012950:	bf28      	it	cs
 8012952:	4632      	movcs	r2, r6
 8012954:	f7fe f977 	bl	8010c46 <memcpy>
 8012958:	4621      	mov	r1, r4
 801295a:	4640      	mov	r0, r8
 801295c:	f7fe ffd0 	bl	8011900 <_free_r>
 8012960:	463c      	mov	r4, r7
 8012962:	e7e0      	b.n	8012926 <_realloc_r+0x1e>

08012964 <__ascii_wctomb>:
 8012964:	4603      	mov	r3, r0
 8012966:	4608      	mov	r0, r1
 8012968:	b141      	cbz	r1, 801297c <__ascii_wctomb+0x18>
 801296a:	2aff      	cmp	r2, #255	@ 0xff
 801296c:	d904      	bls.n	8012978 <__ascii_wctomb+0x14>
 801296e:	228a      	movs	r2, #138	@ 0x8a
 8012970:	601a      	str	r2, [r3, #0]
 8012972:	f04f 30ff 	mov.w	r0, #4294967295
 8012976:	4770      	bx	lr
 8012978:	700a      	strb	r2, [r1, #0]
 801297a:	2001      	movs	r0, #1
 801297c:	4770      	bx	lr
	...

08012980 <fiprintf>:
 8012980:	b40e      	push	{r1, r2, r3}
 8012982:	b503      	push	{r0, r1, lr}
 8012984:	4601      	mov	r1, r0
 8012986:	ab03      	add	r3, sp, #12
 8012988:	4805      	ldr	r0, [pc, #20]	@ (80129a0 <fiprintf+0x20>)
 801298a:	f853 2b04 	ldr.w	r2, [r3], #4
 801298e:	6800      	ldr	r0, [r0, #0]
 8012990:	9301      	str	r3, [sp, #4]
 8012992:	f7ff fd03 	bl	801239c <_vfiprintf_r>
 8012996:	b002      	add	sp, #8
 8012998:	f85d eb04 	ldr.w	lr, [sp], #4
 801299c:	b003      	add	sp, #12
 801299e:	4770      	bx	lr
 80129a0:	2000003c 	.word	0x2000003c

080129a4 <__swhatbuf_r>:
 80129a4:	b570      	push	{r4, r5, r6, lr}
 80129a6:	460c      	mov	r4, r1
 80129a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80129ac:	2900      	cmp	r1, #0
 80129ae:	b096      	sub	sp, #88	@ 0x58
 80129b0:	4615      	mov	r5, r2
 80129b2:	461e      	mov	r6, r3
 80129b4:	da0d      	bge.n	80129d2 <__swhatbuf_r+0x2e>
 80129b6:	89a3      	ldrh	r3, [r4, #12]
 80129b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80129bc:	f04f 0100 	mov.w	r1, #0
 80129c0:	bf14      	ite	ne
 80129c2:	2340      	movne	r3, #64	@ 0x40
 80129c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80129c8:	2000      	movs	r0, #0
 80129ca:	6031      	str	r1, [r6, #0]
 80129cc:	602b      	str	r3, [r5, #0]
 80129ce:	b016      	add	sp, #88	@ 0x58
 80129d0:	bd70      	pop	{r4, r5, r6, pc}
 80129d2:	466a      	mov	r2, sp
 80129d4:	f000 f848 	bl	8012a68 <_fstat_r>
 80129d8:	2800      	cmp	r0, #0
 80129da:	dbec      	blt.n	80129b6 <__swhatbuf_r+0x12>
 80129dc:	9901      	ldr	r1, [sp, #4]
 80129de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80129e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80129e6:	4259      	negs	r1, r3
 80129e8:	4159      	adcs	r1, r3
 80129ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80129ee:	e7eb      	b.n	80129c8 <__swhatbuf_r+0x24>

080129f0 <__smakebuf_r>:
 80129f0:	898b      	ldrh	r3, [r1, #12]
 80129f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80129f4:	079d      	lsls	r5, r3, #30
 80129f6:	4606      	mov	r6, r0
 80129f8:	460c      	mov	r4, r1
 80129fa:	d507      	bpl.n	8012a0c <__smakebuf_r+0x1c>
 80129fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012a00:	6023      	str	r3, [r4, #0]
 8012a02:	6123      	str	r3, [r4, #16]
 8012a04:	2301      	movs	r3, #1
 8012a06:	6163      	str	r3, [r4, #20]
 8012a08:	b003      	add	sp, #12
 8012a0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a0c:	ab01      	add	r3, sp, #4
 8012a0e:	466a      	mov	r2, sp
 8012a10:	f7ff ffc8 	bl	80129a4 <__swhatbuf_r>
 8012a14:	9f00      	ldr	r7, [sp, #0]
 8012a16:	4605      	mov	r5, r0
 8012a18:	4639      	mov	r1, r7
 8012a1a:	4630      	mov	r0, r6
 8012a1c:	f7fd fa66 	bl	800feec <_malloc_r>
 8012a20:	b948      	cbnz	r0, 8012a36 <__smakebuf_r+0x46>
 8012a22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a26:	059a      	lsls	r2, r3, #22
 8012a28:	d4ee      	bmi.n	8012a08 <__smakebuf_r+0x18>
 8012a2a:	f023 0303 	bic.w	r3, r3, #3
 8012a2e:	f043 0302 	orr.w	r3, r3, #2
 8012a32:	81a3      	strh	r3, [r4, #12]
 8012a34:	e7e2      	b.n	80129fc <__smakebuf_r+0xc>
 8012a36:	89a3      	ldrh	r3, [r4, #12]
 8012a38:	6020      	str	r0, [r4, #0]
 8012a3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a3e:	81a3      	strh	r3, [r4, #12]
 8012a40:	9b01      	ldr	r3, [sp, #4]
 8012a42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012a46:	b15b      	cbz	r3, 8012a60 <__smakebuf_r+0x70>
 8012a48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012a4c:	4630      	mov	r0, r6
 8012a4e:	f000 f81d 	bl	8012a8c <_isatty_r>
 8012a52:	b128      	cbz	r0, 8012a60 <__smakebuf_r+0x70>
 8012a54:	89a3      	ldrh	r3, [r4, #12]
 8012a56:	f023 0303 	bic.w	r3, r3, #3
 8012a5a:	f043 0301 	orr.w	r3, r3, #1
 8012a5e:	81a3      	strh	r3, [r4, #12]
 8012a60:	89a3      	ldrh	r3, [r4, #12]
 8012a62:	431d      	orrs	r5, r3
 8012a64:	81a5      	strh	r5, [r4, #12]
 8012a66:	e7cf      	b.n	8012a08 <__smakebuf_r+0x18>

08012a68 <_fstat_r>:
 8012a68:	b538      	push	{r3, r4, r5, lr}
 8012a6a:	4d07      	ldr	r5, [pc, #28]	@ (8012a88 <_fstat_r+0x20>)
 8012a6c:	2300      	movs	r3, #0
 8012a6e:	4604      	mov	r4, r0
 8012a70:	4608      	mov	r0, r1
 8012a72:	4611      	mov	r1, r2
 8012a74:	602b      	str	r3, [r5, #0]
 8012a76:	f7f2 f8fd 	bl	8004c74 <_fstat>
 8012a7a:	1c43      	adds	r3, r0, #1
 8012a7c:	d102      	bne.n	8012a84 <_fstat_r+0x1c>
 8012a7e:	682b      	ldr	r3, [r5, #0]
 8012a80:	b103      	cbz	r3, 8012a84 <_fstat_r+0x1c>
 8012a82:	6023      	str	r3, [r4, #0]
 8012a84:	bd38      	pop	{r3, r4, r5, pc}
 8012a86:	bf00      	nop
 8012a88:	20000cf4 	.word	0x20000cf4

08012a8c <_isatty_r>:
 8012a8c:	b538      	push	{r3, r4, r5, lr}
 8012a8e:	4d06      	ldr	r5, [pc, #24]	@ (8012aa8 <_isatty_r+0x1c>)
 8012a90:	2300      	movs	r3, #0
 8012a92:	4604      	mov	r4, r0
 8012a94:	4608      	mov	r0, r1
 8012a96:	602b      	str	r3, [r5, #0]
 8012a98:	f7f2 f8fc 	bl	8004c94 <_isatty>
 8012a9c:	1c43      	adds	r3, r0, #1
 8012a9e:	d102      	bne.n	8012aa6 <_isatty_r+0x1a>
 8012aa0:	682b      	ldr	r3, [r5, #0]
 8012aa2:	b103      	cbz	r3, 8012aa6 <_isatty_r+0x1a>
 8012aa4:	6023      	str	r3, [r4, #0]
 8012aa6:	bd38      	pop	{r3, r4, r5, pc}
 8012aa8:	20000cf4 	.word	0x20000cf4

08012aac <abort>:
 8012aac:	b508      	push	{r3, lr}
 8012aae:	2006      	movs	r0, #6
 8012ab0:	f000 f834 	bl	8012b1c <raise>
 8012ab4:	2001      	movs	r0, #1
 8012ab6:	f7f2 f88d 	bl	8004bd4 <_exit>

08012aba <_malloc_usable_size_r>:
 8012aba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012abe:	1f18      	subs	r0, r3, #4
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	bfbc      	itt	lt
 8012ac4:	580b      	ldrlt	r3, [r1, r0]
 8012ac6:	18c0      	addlt	r0, r0, r3
 8012ac8:	4770      	bx	lr

08012aca <_raise_r>:
 8012aca:	291f      	cmp	r1, #31
 8012acc:	b538      	push	{r3, r4, r5, lr}
 8012ace:	4605      	mov	r5, r0
 8012ad0:	460c      	mov	r4, r1
 8012ad2:	d904      	bls.n	8012ade <_raise_r+0x14>
 8012ad4:	2316      	movs	r3, #22
 8012ad6:	6003      	str	r3, [r0, #0]
 8012ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8012adc:	bd38      	pop	{r3, r4, r5, pc}
 8012ade:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012ae0:	b112      	cbz	r2, 8012ae8 <_raise_r+0x1e>
 8012ae2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012ae6:	b94b      	cbnz	r3, 8012afc <_raise_r+0x32>
 8012ae8:	4628      	mov	r0, r5
 8012aea:	f000 f831 	bl	8012b50 <_getpid_r>
 8012aee:	4622      	mov	r2, r4
 8012af0:	4601      	mov	r1, r0
 8012af2:	4628      	mov	r0, r5
 8012af4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012af8:	f000 b818 	b.w	8012b2c <_kill_r>
 8012afc:	2b01      	cmp	r3, #1
 8012afe:	d00a      	beq.n	8012b16 <_raise_r+0x4c>
 8012b00:	1c59      	adds	r1, r3, #1
 8012b02:	d103      	bne.n	8012b0c <_raise_r+0x42>
 8012b04:	2316      	movs	r3, #22
 8012b06:	6003      	str	r3, [r0, #0]
 8012b08:	2001      	movs	r0, #1
 8012b0a:	e7e7      	b.n	8012adc <_raise_r+0x12>
 8012b0c:	2100      	movs	r1, #0
 8012b0e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012b12:	4620      	mov	r0, r4
 8012b14:	4798      	blx	r3
 8012b16:	2000      	movs	r0, #0
 8012b18:	e7e0      	b.n	8012adc <_raise_r+0x12>
	...

08012b1c <raise>:
 8012b1c:	4b02      	ldr	r3, [pc, #8]	@ (8012b28 <raise+0xc>)
 8012b1e:	4601      	mov	r1, r0
 8012b20:	6818      	ldr	r0, [r3, #0]
 8012b22:	f7ff bfd2 	b.w	8012aca <_raise_r>
 8012b26:	bf00      	nop
 8012b28:	2000003c 	.word	0x2000003c

08012b2c <_kill_r>:
 8012b2c:	b538      	push	{r3, r4, r5, lr}
 8012b2e:	4d07      	ldr	r5, [pc, #28]	@ (8012b4c <_kill_r+0x20>)
 8012b30:	2300      	movs	r3, #0
 8012b32:	4604      	mov	r4, r0
 8012b34:	4608      	mov	r0, r1
 8012b36:	4611      	mov	r1, r2
 8012b38:	602b      	str	r3, [r5, #0]
 8012b3a:	f7f2 f83b 	bl	8004bb4 <_kill>
 8012b3e:	1c43      	adds	r3, r0, #1
 8012b40:	d102      	bne.n	8012b48 <_kill_r+0x1c>
 8012b42:	682b      	ldr	r3, [r5, #0]
 8012b44:	b103      	cbz	r3, 8012b48 <_kill_r+0x1c>
 8012b46:	6023      	str	r3, [r4, #0]
 8012b48:	bd38      	pop	{r3, r4, r5, pc}
 8012b4a:	bf00      	nop
 8012b4c:	20000cf4 	.word	0x20000cf4

08012b50 <_getpid_r>:
 8012b50:	f7f2 b828 	b.w	8004ba4 <_getpid>

08012b54 <_init>:
 8012b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b56:	bf00      	nop
 8012b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b5a:	bc08      	pop	{r3}
 8012b5c:	469e      	mov	lr, r3
 8012b5e:	4770      	bx	lr

08012b60 <_fini>:
 8012b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b62:	bf00      	nop
 8012b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b66:	bc08      	pop	{r3}
 8012b68:	469e      	mov	lr, r3
 8012b6a:	4770      	bx	lr
