[2021-09-09 09:42:20,487]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-09 09:42:20,487]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:42:27,277]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; ".

Peak memory: 17170432 bytes

[2021-09-09 09:42:27,277]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:42:27,590]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36810752 bytes

[2021-09-09 09:42:27,605]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-09 09:42:27,605]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:42:28,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :2890
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :2890
score:100
	Report mapping result:
		klut_size()     :3864
		klut.num_gates():2904
		max delay       :11
		max area        :2890
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :213
		LUT fanins:3	 numbers :158
		LUT fanins:4	 numbers :2531
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 32452608 bytes

[2021-09-09 09:42:28,199]mapper_test.py:220:[INFO]: area: 2904 level: 11
[2021-09-09 11:33:09,370]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-09 11:33:09,370]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:33:16,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; ".

Peak memory: 17022976 bytes

[2021-09-09 11:33:16,499]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:33:16,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36876288 bytes

[2021-09-09 11:33:16,833]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-09 11:33:16,834]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:33:21,949]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :2890
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4075
score:100
	Report mapping result:
		klut_size()     :5040
		klut.num_gates():4080
		max delay       :9
		max area        :4075
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :348
		LUT fanins:3	 numbers :464
		LUT fanins:4	 numbers :3266
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 101552128 bytes

[2021-09-09 11:33:21,950]mapper_test.py:220:[INFO]: area: 4080 level: 9
[2021-09-09 13:03:59,445]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-09 13:03:59,446]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:04:06,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; ".

Peak memory: 17453056 bytes

[2021-09-09 13:04:06,127]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:04:06,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36892672 bytes

[2021-09-09 13:04:06,409]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-09 13:04:06,409]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:04:11,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :2893
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :3962
score:100
	Report mapping result:
		klut_size()     :4928
		klut.num_gates():3968
		max delay       :9
		max area        :3962
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :345
		LUT fanins:3	 numbers :408
		LUT fanins:4	 numbers :3213
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 101416960 bytes

[2021-09-09 13:04:11,361]mapper_test.py:220:[INFO]: area: 3968 level: 9
[2021-09-09 14:56:37,434]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-09 14:56:37,435]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:56:37,435]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:56:37,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36753408 bytes

[2021-09-09 14:56:37,745]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-09 14:56:37,745]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:56:43,388]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4438
score:100
	Report mapping result:
		klut_size()     :5403
		klut.num_gates():4443
		max delay       :9
		max area        :4438
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1075
		LUT fanins:3	 numbers :1763
		LUT fanins:4	 numbers :1603
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 101363712 bytes

[2021-09-09 14:56:43,388]mapper_test.py:220:[INFO]: area: 4443 level: 9
[2021-09-09 15:25:40,802]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-09 15:25:40,803]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:25:40,803]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:25:41,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36843520 bytes

[2021-09-09 15:25:41,110]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-09 15:25:41,111]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:25:46,711]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4438
score:100
	Report mapping result:
		klut_size()     :5403
		klut.num_gates():4443
		max delay       :9
		max area        :4438
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1075
		LUT fanins:3	 numbers :1763
		LUT fanins:4	 numbers :1603
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 101412864 bytes

[2021-09-09 15:25:46,712]mapper_test.py:220:[INFO]: area: 4443 level: 9
[2021-09-09 16:03:42,963]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-09 16:03:42,963]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:03:42,964]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:03:43,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36986880 bytes

[2021-09-09 16:03:43,270]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-09 16:03:43,271]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:03:48,878]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4438
score:100
	Report mapping result:
		klut_size()     :5403
		klut.num_gates():4443
		max delay       :9
		max area        :4438
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1075
		LUT fanins:3	 numbers :1763
		LUT fanins:4	 numbers :1603
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 101453824 bytes

[2021-09-09 16:03:48,879]mapper_test.py:220:[INFO]: area: 4443 level: 9
[2021-09-09 16:38:23,463]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-09 16:38:23,463]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:38:23,463]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:38:23,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36929536 bytes

[2021-09-09 16:38:23,813]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-09 16:38:23,814]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:38:29,471]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4438
score:100
	Report mapping result:
		klut_size()     :5403
		klut.num_gates():4443
		max delay       :9
		max area        :4438
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1075
		LUT fanins:3	 numbers :1763
		LUT fanins:4	 numbers :1603
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 101404672 bytes

[2021-09-09 16:38:29,472]mapper_test.py:220:[INFO]: area: 4443 level: 9
[2021-09-09 17:14:58,622]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-09 17:14:58,622]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:14:58,623]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:14:58,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36790272 bytes

[2021-09-09 17:14:58,933]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-09 17:14:58,933]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:15:04,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4456
score:100
	Report mapping result:
		klut_size()     :5421
		klut.num_gates():4461
		max delay       :9
		max area        :4456
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1076
		LUT fanins:3	 numbers :1775
		LUT fanins:4	 numbers :1608
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 101548032 bytes

[2021-09-09 17:15:04,535]mapper_test.py:220:[INFO]: area: 4461 level: 9
[2021-09-13 23:21:58,836]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-13 23:21:58,837]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:21:58,837]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:21:59,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36347904 bytes

[2021-09-13 23:21:59,164]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-13 23:21:59,164]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:22:03,613]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:19
	current map manager:
		current min nodes:6610
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :5182
score:100
	Report mapping result:
		klut_size()     :5988
		klut.num_gates():5028
		max delay       :9
		max area        :5182
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1213
		LUT fanins:3	 numbers :2195
		LUT fanins:4	 numbers :1618
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 53948416 bytes

[2021-09-13 23:22:03,614]mapper_test.py:220:[INFO]: area: 5028 level: 9
[2021-09-13 23:40:38,761]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-13 23:40:38,761]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:38,761]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:39,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36306944 bytes

[2021-09-13 23:40:39,045]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-13 23:40:39,045]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:39,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 31653888 bytes

[2021-09-13 23:40:39,633]mapper_test.py:220:[INFO]: area: 3373 level: 11
[2021-09-14 08:50:58,215]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-14 08:50:58,215]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:50:58,216]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:50:58,516]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36536320 bytes

[2021-09-14 08:50:58,535]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-14 08:50:58,535]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:51:03,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4456
score:100
	Report mapping result:
		klut_size()     :5421
		klut.num_gates():4461
		max delay       :9
		max area        :4456
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1076
		LUT fanins:3	 numbers :1775
		LUT fanins:4	 numbers :1608
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 101494784 bytes

[2021-09-14 08:51:03,489]mapper_test.py:220:[INFO]: area: 4461 level: 9
[2021-09-14 09:19:35,066]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-14 09:19:35,066]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:35,067]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:35,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36331520 bytes

[2021-09-14 09:19:35,347]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-14 09:19:35,348]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:35,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 32411648 bytes

[2021-09-14 09:19:35,991]mapper_test.py:220:[INFO]: area: 3373 level: 11
[2021-09-15 15:25:55,081]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-15 15:25:55,081]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:25:55,082]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:25:55,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36806656 bytes

[2021-09-15 15:25:55,392]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-15 15:25:55,392]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:25:59,525]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :4420
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 52576256 bytes

[2021-09-15 15:25:59,526]mapper_test.py:220:[INFO]: area: 3373 level: 11
[2021-09-15 15:53:10,068]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-15 15:53:10,069]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:10,069]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:10,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36745216 bytes

[2021-09-15 15:53:10,332]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-15 15:53:10,332]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:10,901]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 14860288 bytes

[2021-09-15 15:53:10,902]mapper_test.py:220:[INFO]: area: 3373 level: 11
[2021-09-18 13:56:38,962]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-18 13:56:38,965]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:56:38,966]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:56:39,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36429824 bytes

[2021-09-18 13:56:39,231]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-18 13:56:39,232]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:56:43,180]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4457
score:100
	Report mapping result:
		klut_size()     :5421
		klut.num_gates():4461
		max delay       :9
		max area        :4457
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1076
		LUT fanins:3	 numbers :1775
		LUT fanins:4	 numbers :1608
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 79691776 bytes

[2021-09-18 13:56:43,181]mapper_test.py:220:[INFO]: area: 4461 level: 9
[2021-09-18 16:21:23,894]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-18 16:21:23,894]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:23,895]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:24,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36589568 bytes

[2021-09-18 16:21:24,157]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-18 16:21:24,157]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:21:28,172]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4448
score:100
	Report mapping result:
		klut_size()     :5411
		klut.num_gates():4451
		max delay       :9
		max area        :4448
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1075
		LUT fanins:3	 numbers :1769
		LUT fanins:4	 numbers :1605
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 56102912 bytes

[2021-09-18 16:21:28,173]mapper_test.py:220:[INFO]: area: 4451 level: 9
[2021-09-22 08:54:40,870]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-22 08:54:40,871]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:40,872]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:54:41,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36429824 bytes

[2021-09-22 08:54:41,136]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-22 08:54:41,136]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:54:43,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	Report mapping result:
		klut_size()     :5391
		klut.num_gates():4431
		max delay       :10
		max area        :4426
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1073
		LUT fanins:3	 numbers :1755
		LUT fanins:4	 numbers :1601
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 31883264 bytes

[2021-09-22 08:54:43,352]mapper_test.py:220:[INFO]: area: 4431 level: 10
[2021-09-22 11:20:05,956]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-22 11:20:05,956]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:05,956]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:06,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36413440 bytes

[2021-09-22 11:20:06,272]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-22 11:20:06,272]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:10,151]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4444
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4444
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 41811968 bytes

[2021-09-22 11:20:10,151]mapper_test.py:220:[INFO]: area: 4449 level: 9
[2021-09-23 16:38:27,333]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-23 16:38:27,333]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:38:27,333]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:38:27,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36732928 bytes

[2021-09-23 16:38:27,593]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-23 16:38:27,594]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:38:31,868]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
balancing!
	current map manager:
		current min nodes:6610
		current min depth:20
rewriting!
	current map manager:
		current min nodes:6610
		current min depth:20
balancing!
	current map manager:
		current min nodes:6610
		current min depth:20
rewriting!
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4444
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4444
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 36921344 bytes

[2021-09-23 16:38:31,868]mapper_test.py:220:[INFO]: area: 4449 level: 9
[2021-09-23 17:02:07,189]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-23 17:02:07,189]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:07,189]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:07,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36474880 bytes

[2021-09-23 17:02:07,444]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-23 17:02:07,445]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:11,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
balancing!
	current map manager:
		current min nodes:6610
		current min depth:20
rewriting!
	current map manager:
		current min nodes:6610
		current min depth:20
balancing!
	current map manager:
		current min nodes:6610
		current min depth:20
rewriting!
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4444
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4444
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 41795584 bytes

[2021-09-23 17:02:11,354]mapper_test.py:220:[INFO]: area: 4449 level: 9
[2021-09-23 18:03:06,661]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-23 18:03:06,662]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:06,662]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:03:06,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36352000 bytes

[2021-09-23 18:03:06,971]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-23 18:03:06,971]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:11,216]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
balancing!
	current map manager:
		current min nodes:6610
		current min depth:20
rewriting!
	current map manager:
		current min nodes:6610
		current min depth:20
balancing!
	current map manager:
		current min nodes:6610
		current min depth:20
rewriting!
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4444
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4444
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 36974592 bytes

[2021-09-23 18:03:11,217]mapper_test.py:220:[INFO]: area: 4449 level: 9
[2021-09-27 16:30:25,385]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-27 16:30:25,386]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:25,386]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:25,677]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36564992 bytes

[2021-09-27 16:30:25,696]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-27 16:30:25,696]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:30:29,838]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
balancing!
	current map manager:
		current min nodes:6610
		current min depth:20
rewriting!
	current map manager:
		current min nodes:6610
		current min depth:20
balancing!
	current map manager:
		current min nodes:6610
		current min depth:20
rewriting!
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4444
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4444
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 36999168 bytes

[2021-09-27 16:30:29,838]mapper_test.py:220:[INFO]: area: 4449 level: 9
[2021-09-27 17:37:12,995]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-27 17:37:12,995]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:12,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:13,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36646912 bytes

[2021-09-27 17:37:13,246]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-27 17:37:13,246]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:37:17,405]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
balancing!
	current map manager:
		current min nodes:6610
		current min depth:20
rewriting!
	current map manager:
		current min nodes:6610
		current min depth:20
balancing!
	current map manager:
		current min nodes:6610
		current min depth:20
rewriting!
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4445
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4445
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 38064128 bytes

[2021-09-27 17:37:17,405]mapper_test.py:220:[INFO]: area: 4449 level: 9
[2021-09-28 02:03:27,285]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-28 02:03:27,285]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:03:27,285]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:03:27,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36458496 bytes

[2021-09-28 02:03:27,545]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-28 02:03:27,545]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:03:31,700]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4444
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4444
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 37031936 bytes

[2021-09-28 02:03:31,700]mapper_test.py:220:[INFO]: area: 4449 level: 9
[2021-09-28 16:43:13,711]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-28 16:43:13,712]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:13,712]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:13,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36323328 bytes

[2021-09-28 16:43:14,016]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-28 16:43:14,016]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:43:17,972]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4444
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4444
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 41840640 bytes

[2021-09-28 16:43:17,973]mapper_test.py:220:[INFO]: area: 4449 level: 9
[2021-09-28 17:22:11,351]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-09-28 17:22:11,351]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:11,352]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:11,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36335616 bytes

[2021-09-28 17:22:11,657]mapper_test.py:156:[INFO]: area: 2262 level: 11
[2021-09-28 17:22:11,657]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:15,616]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4444
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4444
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 65859584 bytes

[2021-09-28 17:22:15,616]mapper_test.py:220:[INFO]: area: 4449 level: 9
[2021-10-09 10:39:01,190]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-09 10:39:01,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:01,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:01,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36368384 bytes

[2021-10-09 10:39:01,456]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-09 10:39:01,456]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:02,955]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :5019
score:100
	Report mapping result:
		klut_size()     :5982
		klut.num_gates():5022
		max delay       :9
		max area        :5019
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :2202
		LUT fanins:4	 numbers :1611
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 19832832 bytes

[2021-10-09 10:39:02,955]mapper_test.py:224:[INFO]: area: 5022 level: 9
[2021-10-09 11:21:40,266]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-09 11:21:40,266]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:40,266]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:40,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36544512 bytes

[2021-10-09 11:21:40,523]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-09 11:21:40,523]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:21:41,975]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :5020
score:100
	Report mapping result:
		klut_size()     :5982
		klut.num_gates():5022
		max delay       :9
		max area        :5020
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :2202
		LUT fanins:4	 numbers :1611
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 22802432 bytes

[2021-10-09 11:21:41,975]mapper_test.py:224:[INFO]: area: 5022 level: 9
[2021-10-09 16:29:38,735]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-09 16:29:38,736]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:38,737]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:38,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36810752 bytes

[2021-10-09 16:29:39,004]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-09 16:29:39,004]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:40,742]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 20111360 bytes

[2021-10-09 16:29:40,743]mapper_test.py:224:[INFO]: area: 3373 level: 11
[2021-10-09 16:46:49,367]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-09 16:46:49,367]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:46:49,368]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:46:49,618]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36556800 bytes

[2021-10-09 16:46:49,636]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-09 16:46:49,637]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:46:51,387]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 19976192 bytes

[2021-10-09 16:46:51,388]mapper_test.py:224:[INFO]: area: 3373 level: 11
[2021-10-12 10:53:07,763]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-12 10:53:07,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:07,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:08,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36343808 bytes

[2021-10-12 10:53:08,075]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-12 10:53:08,075]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:12,330]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4446
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4446
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 29052928 bytes

[2021-10-12 10:53:12,331]mapper_test.py:224:[INFO]: area: 4449 level: 9
[2021-10-12 11:15:40,032]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-12 11:15:40,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:40,032]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:40,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36360192 bytes

[2021-10-12 11:15:40,307]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-12 11:15:40,308]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:15:41,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :5019
score:100
	Report mapping result:
		klut_size()     :5982
		klut.num_gates():5022
		max delay       :9
		max area        :5019
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :2202
		LUT fanins:4	 numbers :1611
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 19337216 bytes

[2021-10-12 11:15:41,906]mapper_test.py:224:[INFO]: area: 5022 level: 9
[2021-10-12 13:28:33,662]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-12 13:28:33,663]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:28:33,663]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:28:33,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36515840 bytes

[2021-10-12 13:28:33,927]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-12 13:28:33,928]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:28:38,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4446
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4446
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 28938240 bytes

[2021-10-12 13:28:38,230]mapper_test.py:224:[INFO]: area: 4449 level: 9
[2021-10-12 14:59:10,605]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-12 14:59:10,605]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:10,606]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:10,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36601856 bytes

[2021-10-12 14:59:10,881]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-12 14:59:10,881]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:59:15,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4446
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4446
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 28934144 bytes

[2021-10-12 14:59:15,176]mapper_test.py:224:[INFO]: area: 4449 level: 9
[2021-10-12 18:43:56,489]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-12 18:43:56,489]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:43:56,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:43:56,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36585472 bytes

[2021-10-12 18:43:56,760]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-12 18:43:56,760]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:44:01,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4446
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4446
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 23728128 bytes

[2021-10-12 18:44:01,072]mapper_test.py:224:[INFO]: area: 4449 level: 9
[2021-10-18 11:37:23,740]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-18 11:37:23,742]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:23,743]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:37:24,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36294656 bytes

[2021-10-18 11:37:24,027]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-18 11:37:24,028]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:37:28,380]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4446
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4446
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 23887872 bytes

[2021-10-18 11:37:28,381]mapper_test.py:224:[INFO]: area: 4449 level: 9
[2021-10-18 12:02:59,878]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-18 12:02:59,878]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:59,878]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:00,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36372480 bytes

[2021-10-18 12:03:00,158]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-18 12:03:00,158]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:00,517]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 13156352 bytes

[2021-10-18 12:03:00,517]mapper_test.py:224:[INFO]: area: 3373 level: 11
[2021-10-19 14:10:57,303]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-19 14:10:57,304]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:57,304]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:57,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36511744 bytes

[2021-10-19 14:10:57,574]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-19 14:10:57,574]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:57,928]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 13213696 bytes

[2021-10-19 14:10:57,929]mapper_test.py:224:[INFO]: area: 3373 level: 11
[2021-10-22 13:29:50,865]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-22 13:29:50,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:29:50,865]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:29:51,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36532224 bytes

[2021-10-22 13:29:51,130]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-22 13:29:51,131]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:29:52,643]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 15986688 bytes

[2021-10-22 13:29:52,644]mapper_test.py:224:[INFO]: area: 3373 level: 11
[2021-10-22 13:50:43,819]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-22 13:50:43,819]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:43,820]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:44,072]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36708352 bytes

[2021-10-22 13:50:44,090]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-22 13:50:44,091]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:50:45,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 16052224 bytes

[2021-10-22 13:50:45,633]mapper_test.py:224:[INFO]: area: 3373 level: 11
[2021-10-22 14:01:18,344]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-22 14:01:18,345]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:18,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:18,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36442112 bytes

[2021-10-22 14:01:18,610]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-22 14:01:18,611]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:18,964]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 13189120 bytes

[2021-10-22 14:01:18,965]mapper_test.py:224:[INFO]: area: 3373 level: 11
[2021-10-22 14:04:39,025]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-22 14:04:39,025]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:39,025]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:39,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36347904 bytes

[2021-10-22 14:04:39,291]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-22 14:04:39,291]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:39,651]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 13107200 bytes

[2021-10-22 14:04:39,651]mapper_test.py:224:[INFO]: area: 3373 level: 11
[2021-10-23 13:27:21,621]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-23 13:27:21,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:21,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:21,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36478976 bytes

[2021-10-23 13:27:21,888]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-23 13:27:21,888]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:27:26,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :4487
score:100
	Report mapping result:
		klut_size()     :5451
		klut.num_gates():4491
		max delay       :11
		max area        :4487
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1356
		LUT fanins:3	 numbers :1555
		LUT fanins:4	 numbers :1578
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 23785472 bytes

[2021-10-23 13:27:26,027]mapper_test.py:224:[INFO]: area: 4491 level: 11
[2021-10-24 17:38:44,227]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-24 17:38:44,227]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:38:44,227]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:38:44,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36483072 bytes

[2021-10-24 17:38:44,549]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-24 17:38:44,550]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:38:48,772]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :4487
score:100
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 23863296 bytes

[2021-10-24 17:38:48,773]mapper_test.py:224:[INFO]: area: 3373 level: 11
[2021-10-24 17:59:10,813]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-24 17:59:10,813]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:10,813]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:11,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36433920 bytes

[2021-10-24 17:59:11,084]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-24 17:59:11,084]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:59:15,299]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
	current map manager:
		current min nodes:6610
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :3362
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4446
score:100
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4446
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 23756800 bytes

[2021-10-24 17:59:15,300]mapper_test.py:224:[INFO]: area: 4449 level: 9
[2021-10-26 10:24:37,741]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-26 10:24:37,742]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:37,742]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:37,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36274176 bytes

[2021-10-26 10:24:38,018]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-26 10:24:38,018]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:38,410]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	current map manager:
		current min nodes:6610
		current min depth:26
	Report mapping result:
		klut_size()     :3724
		klut.num_gates():2764
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :242
		LUT fanins:3	 numbers :976
		LUT fanins:4	 numbers :1544
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 13262848 bytes

[2021-10-26 10:24:38,410]mapper_test.py:224:[INFO]: area: 2764 level: 11
[2021-10-26 10:56:45,174]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-26 10:56:45,174]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:56:45,175]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:56:45,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36270080 bytes

[2021-10-26 10:56:45,440]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-26 10:56:45,440]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:56:49,933]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :4812
		klut.num_gates():3852
		max delay       :9
		max area        :4446
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :472
		LUT fanins:3	 numbers :1411
		LUT fanins:4	 numbers :1967
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 23556096 bytes

[2021-10-26 10:56:49,934]mapper_test.py:224:[INFO]: area: 3852 level: 9
[2021-10-26 11:18:06,079]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-26 11:18:06,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:06,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:06,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36384768 bytes

[2021-10-26 11:18:06,398]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-26 11:18:06,399]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:10,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :4855
		klut.num_gates():3895
		max delay       :11
		max area        :4487
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :487
		LUT fanins:3	 numbers :1371
		LUT fanins:4	 numbers :2035
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 23519232 bytes

[2021-10-26 11:18:10,503]mapper_test.py:224:[INFO]: area: 3895 level: 11
[2021-10-26 12:16:14,910]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-26 12:16:14,910]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:14,910]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:15,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36425728 bytes

[2021-10-26 12:16:15,179]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-26 12:16:15,180]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:16:19,281]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :5409
		klut.num_gates():4449
		max delay       :9
		max area        :4446
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1074
		LUT fanins:3	 numbers :1767
		LUT fanins:4	 numbers :1606
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 23486464 bytes

[2021-10-26 12:16:19,282]mapper_test.py:224:[INFO]: area: 4449 level: 9
[2021-10-26 14:12:13,258]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-26 14:12:13,258]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:13,258]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:13,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.01 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36442112 bytes

[2021-10-26 14:12:13,599]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-26 14:12:13,599]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:13,939]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :3724
		klut.num_gates():2764
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :242
		LUT fanins:3	 numbers :976
		LUT fanins:4	 numbers :1544
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 12816384 bytes

[2021-10-26 14:12:13,939]mapper_test.py:224:[INFO]: area: 2764 level: 11
[2021-10-29 16:09:17,513]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-10-29 16:09:17,514]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:17,515]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:17,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36511744 bytes

[2021-10-29 16:09:17,813]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-10-29 16:09:17,813]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:18,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :4959
		klut.num_gates():3999
		max delay       :12
		max area        :3985
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :514
		LUT fanins:3	 numbers :1611
		LUT fanins:4	 numbers :1872
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
Peak memory: 13000704 bytes

[2021-10-29 16:09:18,174]mapper_test.py:224:[INFO]: area: 3999 level: 12
[2021-11-03 09:50:34,049]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-03 09:50:34,050]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:34,050]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:34,306]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36491264 bytes

[2021-11-03 09:50:34,326]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-03 09:50:34,326]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:34,977]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :4959
		klut.num_gates():3999
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :514
		LUT fanins:3	 numbers :1611
		LUT fanins:4	 numbers :1872
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig_output.v
	Peak memory: 15011840 bytes

[2021-11-03 09:50:34,978]mapper_test.py:226:[INFO]: area: 3999 level: 11
[2021-11-03 10:02:39,137]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-03 10:02:39,137]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:39,137]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:39,390]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36339712 bytes

[2021-11-03 10:02:39,410]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-03 10:02:39,410]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:40,080]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :5120
		klut.num_gates():4160
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :630
		LUT fanins:3	 numbers :1402
		LUT fanins:4	 numbers :2126
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig_output.v
	Peak memory: 14991360 bytes

[2021-11-03 10:02:40,080]mapper_test.py:226:[INFO]: area: 4160 level: 11
[2021-11-03 13:42:38,650]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-03 13:42:38,651]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:38,651]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:38,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36212736 bytes

[2021-11-03 13:42:38,927]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-03 13:42:38,927]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:39,600]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :5120
		klut.num_gates():4160
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :630
		LUT fanins:3	 numbers :1402
		LUT fanins:4	 numbers :2126
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig_output.v
	Peak memory: 15036416 bytes

[2021-11-03 13:42:39,600]mapper_test.py:226:[INFO]: area: 4160 level: 11
[2021-11-03 13:48:54,497]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-03 13:48:54,498]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:54,498]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:54,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36356096 bytes

[2021-11-03 13:48:54,771]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-03 13:48:54,771]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:55,443]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :5120
		klut.num_gates():4160
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :630
		LUT fanins:3	 numbers :1402
		LUT fanins:4	 numbers :2126
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig_output.v
	Peak memory: 15007744 bytes

[2021-11-03 13:48:55,443]mapper_test.py:226:[INFO]: area: 4160 level: 11
[2021-11-04 15:55:45,376]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-04 15:55:45,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:45,377]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:45,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36319232 bytes

[2021-11-04 15:55:45,659]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-04 15:55:45,659]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:46,352]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :3861
		klut.num_gates():2901
		max delay       :12
		max area        :2886
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :345
		LUT fanins:3	 numbers :810
		LUT fanins:4	 numbers :1744
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig_output.v
	Peak memory: 14893056 bytes

[2021-11-04 15:55:46,353]mapper_test.py:226:[INFO]: area: 2901 level: 12
[2021-11-16 12:27:19,182]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-16 12:27:19,182]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:19,182]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:19,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36630528 bytes

[2021-11-16 12:27:19,456]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-16 12:27:19,456]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:19,819]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.11559 secs
	Report mapping result:
		klut_size()     :3861
		klut.num_gates():2901
		max delay       :12
		max area        :2886
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :345
		LUT fanins:3	 numbers :810
		LUT fanins:4	 numbers :1744
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 13275136 bytes

[2021-11-16 12:27:19,819]mapper_test.py:228:[INFO]: area: 2901 level: 12
[2021-11-16 14:16:14,510]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-16 14:16:14,511]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:14,511]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:14,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36241408 bytes

[2021-11-16 14:16:14,782]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-16 14:16:14,783]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:15,158]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.116557 secs
	Report mapping result:
		klut_size()     :3861
		klut.num_gates():2901
		max delay       :12
		max area        :2886
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :345
		LUT fanins:3	 numbers :810
		LUT fanins:4	 numbers :1744
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 13230080 bytes

[2021-11-16 14:16:15,159]mapper_test.py:228:[INFO]: area: 2901 level: 12
[2021-11-16 14:22:34,585]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-16 14:22:34,586]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:34,586]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:34,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36741120 bytes

[2021-11-16 14:22:34,859]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-16 14:22:34,859]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:35,228]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.117694 secs
	Report mapping result:
		klut_size()     :3861
		klut.num_gates():2901
		max delay       :12
		max area        :2886
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :345
		LUT fanins:3	 numbers :810
		LUT fanins:4	 numbers :1744
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 13373440 bytes

[2021-11-16 14:22:35,229]mapper_test.py:228:[INFO]: area: 2901 level: 12
[2021-11-17 16:35:13,974]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-17 16:35:13,974]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:13,974]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:14,233]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36691968 bytes

[2021-11-17 16:35:14,253]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-17 16:35:14,254]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:14,615]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.114158 secs
	Report mapping result:
		klut_size()     :3861
		klut.num_gates():2901
		max delay       :12
		max area        :2886
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :345
		LUT fanins:3	 numbers :810
		LUT fanins:4	 numbers :1744
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 13561856 bytes

[2021-11-17 16:35:14,616]mapper_test.py:228:[INFO]: area: 2901 level: 12
[2021-11-18 10:17:41,945]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-18 10:17:41,946]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:41,946]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:42,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36392960 bytes

[2021-11-18 10:17:42,218]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-18 10:17:42,218]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:42,673]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.201585 secs
	Report mapping result:
		klut_size()     :3861
		klut.num_gates():2901
		max delay       :12
		max area        :2901
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :345
		LUT fanins:3	 numbers :810
		LUT fanins:4	 numbers :1744
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 15003648 bytes

[2021-11-18 10:17:42,673]mapper_test.py:228:[INFO]: area: 2901 level: 12
[2021-11-23 16:10:32,620]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-23 16:10:32,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:32,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:32,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36687872 bytes

[2021-11-23 16:10:32,902]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-23 16:10:32,902]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:33,354]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.20086 secs
	Report mapping result:
		klut_size()     :3807
		klut.num_gates():2847
		max delay       :12
		max area        :2847
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :351
		LUT fanins:3	 numbers :551
		LUT fanins:4	 numbers :1943
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 14614528 bytes

[2021-11-23 16:10:33,355]mapper_test.py:228:[INFO]: area: 2847 level: 12
[2021-11-23 16:41:30,530]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-23 16:41:30,530]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:30,530]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:30,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36392960 bytes

[2021-11-23 16:41:30,818]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-23 16:41:30,818]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:31,281]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.205946 secs
	Report mapping result:
		klut_size()     :3807
		klut.num_gates():2847
		max delay       :12
		max area        :2847
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :351
		LUT fanins:3	 numbers :551
		LUT fanins:4	 numbers :1943
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 15839232 bytes

[2021-11-23 16:41:31,282]mapper_test.py:228:[INFO]: area: 2847 level: 12
[2021-11-24 11:38:09,319]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-24 11:38:09,319]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:09,320]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:09,569]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36454400 bytes

[2021-11-24 11:38:09,590]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-24 11:38:09,590]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:09,848]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.006419 secs
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 13348864 bytes

[2021-11-24 11:38:09,849]mapper_test.py:228:[INFO]: area: 3373 level: 11
[2021-11-24 12:01:23,862]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-24 12:01:23,862]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:23,862]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:24,109]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36548608 bytes

[2021-11-24 12:01:24,127]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-24 12:01:24,127]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:24,382]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.006441 secs
	Report mapping result:
		klut_size()     :4333
		klut.num_gates():3373
		max delay       :11
		max area        :3362
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :677
		LUT fanins:3	 numbers :1024
		LUT fanins:4	 numbers :1670
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 13303808 bytes

[2021-11-24 12:01:24,383]mapper_test.py:228:[INFO]: area: 3373 level: 11
[2021-11-24 12:04:56,734]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-24 12:04:56,734]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:56,734]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:56,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36491264 bytes

[2021-11-24 12:04:57,006]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-24 12:04:57,006]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:57,373]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.115291 secs
	Report mapping result:
		klut_size()     :3861
		klut.num_gates():2901
		max delay       :12
		max area        :2886
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :345
		LUT fanins:3	 numbers :810
		LUT fanins:4	 numbers :1744
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 13524992 bytes

[2021-11-24 12:04:57,374]mapper_test.py:228:[INFO]: area: 2901 level: 12
[2021-11-24 12:10:43,872]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-24 12:10:43,872]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:43,872]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:44,128]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36347904 bytes

[2021-11-24 12:10:44,147]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-24 12:10:44,147]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:44,422]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
[i] total time =  0.03 secs
Mapping time: 0.03414 secs
	Report mapping result:
		klut_size()     :3141
		klut.num_gates():2181
		max delay       :20
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :243
		LUT fanins:3	 numbers :555
		LUT fanins:4	 numbers :1381
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 27213824 bytes

[2021-11-24 12:10:44,423]mapper_test.py:228:[INFO]: area: 2181 level: 20
[2021-11-24 12:56:55,197]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-24 12:56:55,197]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:55,197]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:55,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.01 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.09 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36384768 bytes

[2021-11-24 12:56:55,470]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-24 12:56:55,470]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:55,840]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.116656 secs
	Report mapping result:
		klut_size()     :3861
		klut.num_gates():2901
		max delay       :12
		max area        :2886
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :345
		LUT fanins:3	 numbers :810
		LUT fanins:4	 numbers :1744
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 13340672 bytes

[2021-11-24 12:56:55,841]mapper_test.py:228:[INFO]: area: 2901 level: 12
[2021-11-24 13:04:06,671]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-24 13:04:06,671]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:04:06,671]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:04:06,974]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.00 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.00 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36478976 bytes

[2021-11-24 13:04:06,994]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-24 13:04:06,994]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:04:11,350]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.114068 secs
Mapping time: 0.15316 secs
	Report mapping result:
		klut_size()     :4774
		klut.num_gates():3814
		max delay       :10
		max area        :3805
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :513
		LUT fanins:3	 numbers :985
		LUT fanins:4	 numbers :2314
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 23257088 bytes

[2021-11-24 13:04:11,351]mapper_test.py:228:[INFO]: area: 3814 level: 10
[2021-11-24 13:27:31,296]mapper_test.py:79:[INFO]: run case "mem_ctrl_comb"
[2021-11-24 13:27:31,296]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:27:31,296]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:27:31,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5651.  Ch =     0.  Total mem =    0.99 MB. Peak cut mem =    0.17 MB.
P:  Del =   11.00.  Ar =    3357.0.  Edge =    11055.  Cut =    31195.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2539.0.  Edge =     9206.  Cut =    30367.  T =     0.02 sec
P:  Del =   11.00.  Ar =    2350.0.  Edge =     8220.  Cut =    30688.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2335.0.  Edge =     8184.  Cut =    30688.  T =     0.01 sec
F:  Del =   11.00.  Ar =    2275.0.  Edge =     8063.  Cut =    26351.  T =     0.01 sec
E:  Del =   11.00.  Ar =    2270.0.  Edge =     8050.  Cut =    26351.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2262.0.  Edge =     7706.  Cut =    26972.  T =     0.03 sec
E:  Del =   11.00.  Ar =    2261.0.  Edge =     7703.  Cut =    26972.  T =     0.01 sec
A:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.02 sec
E:  Del =   11.00.  Ar =    2260.0.  Edge =     7701.  Cut =    26866.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 2 gates to decouple the CO drivers.
Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %
Peak memory: 36499456 bytes

[2021-11-24 13:27:31,654]mapper_test.py:160:[INFO]: area: 2262 level: 11
[2021-11-24 13:27:31,654]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:27:35,835]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
Mapping time: 0.006437 secs
Mapping time: 0.008181 secs
	Report mapping result:
		klut_size()     :5391
		klut.num_gates():4431
		max delay       :9
		max area        :4428
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :1073
		LUT fanins:3	 numbers :1755
		LUT fanins:4	 numbers :1601
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v
	Peak memory: 23429120 bytes

[2021-11-24 13:27:35,836]mapper_test.py:228:[INFO]: area: 4431 level: 9
