{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534112594344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534112594349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 12 18:23:14 2018 " "Processing started: Sun Aug 12 18:23:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534112594349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112594349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator5 -c elevator5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator5 -c elevator5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112594349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534112594952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 48 " "Parallel compilation is enabled and will use 16 of the 48 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534112594952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator5.v 10 10 " "Found 10 design units, including 10 entities, in source file elevator5.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator5 " "Found entity 1: elevator5" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "3 ratedivider " "Found entity 3: ratedivider" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder " "Found entity 4: decoder" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "5 control " "Found entity 5: control" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_right " "Found entity 6: decoder_right" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder_left " "Found entity 7: decoder_left" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "8 ratedividerdoors " "Found entity 8: ratedividerdoors" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "9 register " "Found entity 9: register" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "10 control_master " "Found entity 10: control_master" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112610930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_enable1 elevator5.v(75) " "Verilog HDL Implicit Net warning at elevator5.v(75): created implicit net for \"control_enable1\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_enable2 elevator5.v(95) " "Verilog HDL Implicit Net warning at elevator5.v(95): created implicit net for \"control_enable2\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610931 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable elevator5.v(418) " "Verilog HDL Procedural Assignment error at elevator5.v(418): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 418 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1534112610932 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "enable elevator5.v(418) " "Verilog HDL error at elevator5.v(418): value cannot be assigned to input \"enable\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 418 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610932 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable elevator5.v(426) " "Verilog HDL Procedural Assignment error at elevator5.v(426): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 426 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1534112610932 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "enable elevator5.v(426) " "Verilog HDL error at elevator5.v(426): value cannot be assigned to input \"enable\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 426 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610932 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable elevator5.v(434) " "Verilog HDL Procedural Assignment error at elevator5.v(434): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 434 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1534112610933 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "enable elevator5.v(434) " "Verilog HDL error at elevator5.v(434): value cannot be assigned to input \"enable\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 434 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610933 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable elevator5.v(439) " "Verilog HDL Procedural Assignment error at elevator5.v(439): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 439 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1534112610933 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "enable elevator5.v(439) " "Verilog HDL error at elevator5.v(439): value cannot be assigned to input \"enable\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 439 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610933 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534112611092 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 12 18:23:31 2018 " "Processing ended: Sun Aug 12 18:23:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534112611092 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534112611092 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534112611092 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112611092 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112613051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534112594344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534112594349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 12 18:23:14 2018 " "Processing started: Sun Aug 12 18:23:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534112594349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112594349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator5 -c elevator5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator5 -c elevator5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112594349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534112594952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 48 " "Parallel compilation is enabled and will use 16 of the 48 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534112594952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator5.v 10 10 " "Found 10 design units, including 10 entities, in source file elevator5.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator5 " "Found entity 1: elevator5" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "3 ratedivider " "Found entity 3: ratedivider" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder " "Found entity 4: decoder" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "5 control " "Found entity 5: control" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_right " "Found entity 6: decoder_right" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder_left " "Found entity 7: decoder_left" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "8 ratedividerdoors " "Found entity 8: ratedividerdoors" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "9 register " "Found entity 9: register" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""} { "Info" "ISGN_ENTITY_NAME" "10 control_master " "Found entity 10: control_master" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534112610930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112610930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_enable1 elevator5.v(75) " "Verilog HDL Implicit Net warning at elevator5.v(75): created implicit net for \"control_enable1\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_enable2 elevator5.v(95) " "Verilog HDL Implicit Net warning at elevator5.v(95): created implicit net for \"control_enable2\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610931 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable elevator5.v(418) " "Verilog HDL Procedural Assignment error at elevator5.v(418): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 418 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1534112610932 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "enable elevator5.v(418) " "Verilog HDL error at elevator5.v(418): value cannot be assigned to input \"enable\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 418 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610932 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable elevator5.v(426) " "Verilog HDL Procedural Assignment error at elevator5.v(426): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 426 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1534112610932 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "enable elevator5.v(426) " "Verilog HDL error at elevator5.v(426): value cannot be assigned to input \"enable\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 426 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610932 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable elevator5.v(434) " "Verilog HDL Procedural Assignment error at elevator5.v(434): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 434 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1534112610933 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "enable elevator5.v(434) " "Verilog HDL error at elevator5.v(434): value cannot be assigned to input \"enable\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 434 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610933 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "enable elevator5.v(439) " "Verilog HDL Procedural Assignment error at elevator5.v(439): object \"enable\" on left-hand side of assignment must have a variable data type" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 439 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1534112610933 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "enable elevator5.v(439) " "Verilog HDL error at elevator5.v(439): value cannot be assigned to input \"enable\"" {  } { { "elevator5.v" "" { Text "/h/u15/c5/00/mathur15/elevator5/elevator5.v" 439 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534112610933 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534112611092 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 12 18:23:31 2018 " "Processing ended: Sun Aug 12 18:23:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534112611092 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534112611092 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534112611092 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534112611092 ""}
