{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1710877810653 ""}
{ "Warning" "WVRFX2_VERI_ASSIGNMENT_TO_INPUT" "PET_p pcie_example_top.v(287) " "Verilog HDL warning at pcie_example_top.v(287): value assigned to input \"PET_p\"" {  } { { "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" "" { Text "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" 287 0 0 0 } }  } 0 13471 "Verilog HDL warning at %2!s!: value assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1710877812484 ""}
{ "Warning" "WVRFX2_VERI_ASSIGNMENT_TO_INPUT" "PET_n pcie_example_top.v(288) " "Verilog HDL warning at pcie_example_top.v(288): value assigned to input \"PET_n\"" {  } { { "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" "" { Text "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" 288 0 0 0 } }  } 0 13471 "Verilog HDL warning at %2!s!: value assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1710877812484 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(0) " "Verilog HDL warning at altera_avalon_st_pipeline_base.v(0): overwriting previous definition of altera_avalon_st_pipeline_base module" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_avalon_st_pipeline_base.v" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_avalon_st_pipeline_base.v" 0 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710877813881 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(0) " "Verilog HDL info at altera_avalon_st_pipeline_base.v(0): previous definition of module altera_avalon_st_pipeline_base is here" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_avalon_st_pipeline_base.v" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_avalon_st_pipeline_base.v" 0 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1710877813881 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "altera_merlin_address_alignment altera_merlin_address_alignment.sv(0) " "Verilog HDL warning at altera_merlin_address_alignment.sv(0): module altera_merlin_address_alignment is previously defined, ignoring this definition" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_address_alignment.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_address_alignment.sv" 0 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 0 0 "Design Software" 0 -1 1710877813933 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "altera_merlin_address_alignment altera_merlin_address_alignment.sv(0) " "Verilog HDL info at altera_merlin_address_alignment.sv(0): previous definition of module altera_merlin_address_alignment is here" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_address_alignment.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_address_alignment.sv" 0 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1710877813933 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(0) " "Verilog HDL warning at altera_merlin_arbitrator.sv(0): module altera_merlin_arbitrator is previously defined, ignoring this definition" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_arbitrator.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_arbitrator.sv" 0 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 0 0 "Design Software" 0 -1 1710877813938 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(0) " "Verilog HDL info at altera_merlin_arbitrator.sv(0): previous definition of module altera_merlin_arbitrator is here" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv" 0 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1710877813938 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(0) " "Verilog HDL info at altera_merlin_arbitrator.sv(0): previous definition of module altera_merlin_arb_adder is here" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv" 0 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1710877813938 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(0) " "Verilog HDL warning at altera_merlin_burst_uncompressor.sv(0): module altera_merlin_burst_uncompressor is previously defined, ignoring this definition" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_burst_uncompressor.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/avmm2axi4lite/altera_merlin_burst_uncompressor.sv" 0 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 0 0 "Design Software" 0 -1 1710877813943 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(0) " "Verilog HDL info at altera_merlin_burst_uncompressor.sv(0): previous definition of module altera_merlin_burst_uncompressor is here" {  } { { "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_uncompressor.sv" "" { Text "C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_gts_0/intel_pcie_gts_300/synth/pcie_ss/lite_csr/axilite2avmm/altera_merlin_burst_uncompressor.sv" 0 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1710877813943 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"pcie_example_top\"" {  } {  } 0 0 "Elaborating from top-level entity \"pcie_example_top\"" 0 0 "0" 0 0 1710877814415 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_slave_agent_1921; altera_avalon_sc_fifo_1931; altera_merlin_router_1921; altera_avalon_st_pipeline_stage_1930; altera_merlin_burst_adapter_1931; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; altera_reset_controller_1922; system; pldif_hal_2100; one_lane_pcie_hal_2100; phy_hal_2100; pcie_hal_top_2100; pipe_hal_2100; phip_hal_2100; intel_pcie_gts_300; system_intel_pcie_gts_0; altera_s10_user_rst_clkgate_1947; resetIP; spll_hal_2100; intel_systemclk_gts_200; system_intel_systemclk_gts_0; intel_srcss_gts_200; system_intel_srcss_gts_0; intelclkctrl_200; intel_pcie_pio_gts_234; system_intel_pcie_pio_gts_0; altera_iopll_1931; system_iopll_0; intel_onchip_memory_147; mem0 " "Library search order is as follows: \"altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_slave_agent_1921; altera_avalon_sc_fifo_1931; altera_merlin_router_1921; altera_avalon_st_pipeline_stage_1930; altera_merlin_burst_adapter_1931; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; altera_reset_controller_1922; system; pldif_hal_2100; one_lane_pcie_hal_2100; phy_hal_2100; pcie_hal_top_2100; pipe_hal_2100; phip_hal_2100; intel_pcie_gts_300; system_intel_pcie_gts_0; altera_s10_user_rst_clkgate_1947; resetIP; spll_hal_2100; intel_systemclk_gts_200; system_intel_systemclk_gts_0; intel_srcss_gts_200; system_intel_srcss_gts_0; intelclkctrl_200; intel_pcie_pio_gts_234; system_intel_pcie_pio_gts_0; altera_iopll_1931; system_iopll_0; intel_onchip_memory_147; mem0\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1710877814450 ""}
{ "Error" "EVRFX2_VERI_CANT_FIND_PORT" "dut_p0_ss_app_serr_ss_app_serr pcie_example_top.v(317) " "Verilog HDL error at pcie_example_top.v(317): can't find port \"dut_p0_ss_app_serr_ss_app_serr\"" {  } { { "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" "" { Text "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" 317 0 0 0 } }  } 0 13305 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Design Software" 0 -1 1710877814503 ""}
{ "Error" "EVRFX2_VERI_CANT_FIND_PORT" "dut_p0_ss_app_dlup_ss_app_dlup pcie_example_top.v(318) " "Verilog HDL error at pcie_example_top.v(318): can't find port \"dut_p0_ss_app_dlup_ss_app_dlup\"" {  } { { "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" "" { Text "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" 318 0 0 0 } }  } 0 13305 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Design Software" 0 -1 1710877814503 ""}
{ "Error" "EVRFX2_VERI_CANT_FIND_PORT" "dut_p0_ss_app_linkup_ss_app_linkup pcie_example_top.v(319) " "Verilog HDL error at pcie_example_top.v(319): can't find port \"dut_p0_ss_app_linkup_ss_app_linkup\"" {  } { { "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" "" { Text "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" 319 0 0 0 } }  } 0 13305 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Design Software" 0 -1 1710877814503 ""}
{ "Error" "EVRFX2_VERI_CANT_FIND_PORT" "dut_p0_ss_app_surprise_down_err_ss_app_surprise_down_err pcie_example_top.v(320) " "Verilog HDL error at pcie_example_top.v(320): can't find port \"dut_p0_ss_app_surprise_down_err_ss_app_surprise_down_err\"" {  } { { "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" "" { Text "C:/projects/axe5_eagle/pcie/sources/pcie_example_top.v" 320 0 0 0 } }  } 0 13305 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Design Software" 0 -1 1710877814503 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1710877814557 ""}
