Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep 21 23:05:34 2021
| Host         : szn-thinkpad running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            7 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              96 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------+------------------+------------------+----------------+
|               Clock Signal              |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------+------------------------------+------------------+------------------+----------------+
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m |                              | u_cop/rst_n      |                4 |              8 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_neg_hig_level_time | u_cop/rst_n      |                3 |              8 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_neg_low_level_time | u_cop/rst_n      |                2 |              8 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_neg_med_level_time | u_cop/rst_n      |                2 |              8 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_pos_hig_level_time | u_cop/rst_n      |                2 |              8 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_pos_low_level_time | u_cop/rst_n      |                2 |              8 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/add_pos_med_level_time | u_cop/rst_n      |                3 |              8 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/da_data0               | u_cop/rst_n      |                4 |             14 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/neg_delay_flag         | u_cop/rst_n      |                5 |             17 |
|  u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m | u_cop/pos_delay_flag         | u_cop/rst_n      |                5 |             17 |
+-----------------------------------------+------------------------------+------------------+------------------+----------------+


