

================================================================
== Vitis HLS Report for 'compression'
================================================================
* Date:           Mon Apr  1 16:30:47 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.504 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       48|  10.000 ns|  0.480 us|    1|   48|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 96
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 49 50 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 49 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%current_level_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_level_read" [guitar_effects.cpp:144]   --->   Operation 97 'read' 'current_level_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zero_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zero_threshold" [guitar_effects.cpp:144]   --->   Operation 98 'read' 'zero_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%max_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_threshold" [guitar_effects.cpp:144]   --->   Operation 99 'read' 'max_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%min_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %min_threshold" [guitar_effects.cpp:144]   --->   Operation 100 'read' 'min_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%input_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r" [guitar_effects.cpp:144]   --->   Operation 101 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%values_buffer_addr = getelementptr i32 %values_buffer, i64 0, i64 0" [guitar_effects.cpp:144]   --->   Operation 102 'getelementptr' 'values_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_read, i32 31" [guitar_effects.cpp:132]   --->   Operation 103 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (2.55ns)   --->   "%sub_ln133 = sub i32 0, i32 %input_read" [guitar_effects.cpp:133]   --->   Operation 104 'sub' 'sub_ln133' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.69ns)   --->   "%abs_in = select i1 %tmp, i32 %sub_ln133, i32 %input_read" [guitar_effects.cpp:132]   --->   Operation 105 'select' 'abs_in' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln137 = store i32 %abs_in, i9 %values_buffer_addr" [guitar_effects.cpp:137]   --->   Operation 106 'store' 'store_ln137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_1 : Operation 107 [1/1] (2.47ns)   --->   "%icmp_ln151 = icmp_sgt  i32 %current_level_read_1, i32 %max_threshold_read" [guitar_effects.cpp:151]   --->   Operation 107 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (2.47ns)   --->   "%icmp_ln152 = icmp_sgt  i32 %current_level_read_1, i32 0" [guitar_effects.cpp:152]   --->   Operation 108 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %if.else17, void %if.then10" [guitar_effects.cpp:151]   --->   Operation 109 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (2.47ns)   --->   "%icmp_ln160 = icmp_slt  i32 %current_level_read_1, i32 %min_threshold_read" [guitar_effects.cpp:160]   --->   Operation 110 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln151)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (2.47ns)   --->   "%icmp_ln160_1 = icmp_sgt  i32 %current_level_read_1, i32 %zero_threshold_read" [guitar_effects.cpp:160]   --->   Operation 111 'icmp' 'icmp_ln160_1' <Predicate = (!icmp_ln151)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln160_1)   --->   "%and_ln160 = and i1 %icmp_ln160_1, i1 %icmp_ln152" [guitar_effects.cpp:160]   --->   Operation 112 'and' 'and_ln160' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln160_1 = and i1 %and_ln160, i1 %icmp_ln160" [guitar_effects.cpp:160]   --->   Operation 113 'and' 'and_ln160_1' <Predicate = (!icmp_ln151)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (1.70ns)   --->   "%br_ln160 = br i1 %and_ln160_1, void %if.end32, void %if.then22" [guitar_effects.cpp:160]   --->   Operation 114 'br' 'br_ln160' <Predicate = (!icmp_ln151)> <Delay = 1.70>
ST_1 : Operation 115 [36/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 115 'sdiv' 'sdiv_ln162' <Predicate = (!icmp_ln151 & and_ln160_1)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.70ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %if.end32, void %if.then12" [guitar_effects.cpp:152]   --->   Operation 116 'br' 'br_ln152' <Predicate = (icmp_ln151)> <Delay = 1.70>
ST_1 : Operation 117 [36/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 117 'sdiv' 'sdiv_ln154' <Predicate = (icmp_ln151 & icmp_ln152)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 118 [35/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 118 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 119 [34/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 119 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 120 [33/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 120 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 121 [32/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 121 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 122 [31/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 122 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 123 [30/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 123 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 124 [29/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 124 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 125 [28/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 125 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 126 [27/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 126 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 127 [26/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 127 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 128 [25/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 128 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 129 [24/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 129 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 130 [23/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 130 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 131 [22/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 131 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 132 [21/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 132 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 133 [20/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 133 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 134 [19/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 134 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 135 [18/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 135 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 136 [17/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 136 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 137 [16/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 137 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 138 [15/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 138 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 139 [14/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 139 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 140 [13/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 140 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 141 [12/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 141 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 142 [11/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 142 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 143 [10/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 143 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 144 [9/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 144 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 145 [8/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 145 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 146 [7/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 146 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 147 [6/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 147 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 148 [5/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 148 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 149 [4/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 149 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 150 [3/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 150 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 151 [2/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 151 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 152 [1/36] (4.13ns)   --->   "%sdiv_ln162 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:162]   --->   Operation 152 'sdiv' 'sdiv_ln162' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.41>
ST_37 : Operation 153 [6/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln162" [guitar_effects.cpp:162]   --->   Operation 153 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 154 [6/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:163]   --->   Operation 154 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.41>
ST_38 : Operation 155 [5/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln162" [guitar_effects.cpp:162]   --->   Operation 155 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 156 [5/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:163]   --->   Operation 156 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.41>
ST_39 : Operation 157 [4/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln162" [guitar_effects.cpp:162]   --->   Operation 157 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 158 [4/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:163]   --->   Operation 158 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.41>
ST_40 : Operation 159 [3/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln162" [guitar_effects.cpp:162]   --->   Operation 159 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 160 [3/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:163]   --->   Operation 160 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.41>
ST_41 : Operation 161 [2/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln162" [guitar_effects.cpp:162]   --->   Operation 161 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 162 [2/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:163]   --->   Operation 162 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.41>
ST_42 : Operation 163 [1/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln162" [guitar_effects.cpp:162]   --->   Operation 163 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 164 [1/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:163]   --->   Operation 164 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.70>
ST_43 : Operation 165 [4/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv2, i32 %compression_factor_1" [guitar_effects.cpp:163]   --->   Operation 165 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.70>
ST_44 : Operation 166 [3/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv2, i32 %compression_factor_1" [guitar_effects.cpp:163]   --->   Operation 166 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.70>
ST_45 : Operation 167 [2/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv2, i32 %compression_factor_1" [guitar_effects.cpp:163]   --->   Operation 167 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 168 [1/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv2, i32 %compression_factor_1" [guitar_effects.cpp:163]   --->   Operation 168 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.88>
ST_47 : Operation 169 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 169 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 170 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 171 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 171 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_4 = trunc i32 %data_V_1"   --->   Operation 172 'trunc' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 173 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 174 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 174 'add' 'add_ln346_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 175 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 175 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 176 [1/1] (1.91ns)   --->   "%sub_ln1512_1 = sub i8 127, i8 %xs_exp_V_1"   --->   Operation 176 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_1"   --->   Operation 177 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 178 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 178 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.42>
ST_48 : Operation 179 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_4, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 179 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 180 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_1"   --->   Operation 181 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 182 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_4 = lshr i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 183 'lshr' 'r_V_4' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_5 = shl i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 184 'shl' 'r_V_5' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_4, i32 24"   --->   Operation 185 'bitselect' 'tmp_15' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_48 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_15"   --->   Operation 186 'zext' 'zext_ln818_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_48 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_5, i32 24, i32 55"   --->   Operation 187 'partselect' 'tmp_5' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_48 : Operation 188 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln818_1, i32 %tmp_5"   --->   Operation 188 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.95>
ST_49 : Operation 189 [1/1] (2.55ns)   --->   "%result_V_8 = sub i32 0, i32 %val_1"   --->   Operation 189 'sub' 'result_V_8' <Predicate = (!icmp_ln151 & and_ln160_1 & p_Result_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 190 [1/1] (0.69ns)   --->   "%result_V_9 = select i1 %p_Result_3, i32 %result_V_8, i32 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 190 'select' 'result_V_9' <Predicate = (!icmp_ln151 & and_ln160_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 191 [1/1] (1.70ns)   --->   "%br_ln164 = br void %if.end32" [guitar_effects.cpp:164]   --->   Operation 191 'br' 'br_ln164' <Predicate = (!icmp_ln151 & and_ln160_1)> <Delay = 1.70>
ST_49 : Operation 192 [1/1] (2.55ns)   --->   "%result_V_4 = sub i32 0, i32 %val"   --->   Operation 192 'sub' 'result_V_4' <Predicate = (icmp_ln151 & icmp_ln152 & p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 193 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_4, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 193 'select' 'result_V' <Predicate = (icmp_ln151 & icmp_ln152)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 194 [1/1] (1.70ns)   --->   "%br_ln156 = br void %if.end32" [guitar_effects.cpp:156]   --->   Operation 194 'br' 'br_ln156' <Predicate = (icmp_ln151 & icmp_ln152)> <Delay = 1.70>
ST_49 : Operation 195 [1/1] (0.00ns)   --->   "%output_2 = phi i32 %result_V, void %if.then12, i32 %result_V_9, void %if.then22, i32 %input_read, void %if.then10, i32 %input_read, void %if.else17"   --->   Operation 195 'phi' 'output_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 196 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %output_2" [guitar_effects.cpp:173]   --->   Operation 196 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 197 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %current_level_read_1" [guitar_effects.cpp:173]   --->   Operation 197 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 198 [1/1] (0.00ns)   --->   "%ret_ln173 = ret i64 %mrv_1" [guitar_effects.cpp:173]   --->   Operation 198 'ret' 'ret_ln173' <Predicate = true> <Delay = 0.00>

State 50 <SV = 1> <Delay = 4.13>
ST_50 : Operation 199 [35/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 199 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 2> <Delay = 4.13>
ST_51 : Operation 200 [34/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 200 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 3> <Delay = 4.13>
ST_52 : Operation 201 [33/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 201 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 4> <Delay = 4.13>
ST_53 : Operation 202 [32/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 202 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 5> <Delay = 4.13>
ST_54 : Operation 203 [31/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 203 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 6> <Delay = 4.13>
ST_55 : Operation 204 [30/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 204 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 7> <Delay = 4.13>
ST_56 : Operation 205 [29/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 205 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 8> <Delay = 4.13>
ST_57 : Operation 206 [28/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 206 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 9> <Delay = 4.13>
ST_58 : Operation 207 [27/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 207 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 10> <Delay = 4.13>
ST_59 : Operation 208 [26/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 208 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 11> <Delay = 4.13>
ST_60 : Operation 209 [25/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 209 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 12> <Delay = 4.13>
ST_61 : Operation 210 [24/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 210 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 13> <Delay = 4.13>
ST_62 : Operation 211 [23/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 211 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 14> <Delay = 4.13>
ST_63 : Operation 212 [22/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 212 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 15> <Delay = 4.13>
ST_64 : Operation 213 [21/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 213 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 16> <Delay = 4.13>
ST_65 : Operation 214 [20/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 214 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 17> <Delay = 4.13>
ST_66 : Operation 215 [19/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 215 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 18> <Delay = 4.13>
ST_67 : Operation 216 [18/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 216 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 19> <Delay = 4.13>
ST_68 : Operation 217 [17/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 217 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 20> <Delay = 4.13>
ST_69 : Operation 218 [16/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 218 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 21> <Delay = 4.13>
ST_70 : Operation 219 [15/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 219 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 22> <Delay = 4.13>
ST_71 : Operation 220 [14/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 220 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 23> <Delay = 4.13>
ST_72 : Operation 221 [13/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 221 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 24> <Delay = 4.13>
ST_73 : Operation 222 [12/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 222 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 25> <Delay = 4.13>
ST_74 : Operation 223 [11/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 223 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 26> <Delay = 4.13>
ST_75 : Operation 224 [10/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 224 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 27> <Delay = 4.13>
ST_76 : Operation 225 [9/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 225 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 28> <Delay = 4.13>
ST_77 : Operation 226 [8/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 226 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 29> <Delay = 4.13>
ST_78 : Operation 227 [7/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 227 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 30> <Delay = 4.13>
ST_79 : Operation 228 [6/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 228 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 31> <Delay = 4.13>
ST_80 : Operation 229 [5/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 229 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 32> <Delay = 4.13>
ST_81 : Operation 230 [4/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 230 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 33> <Delay = 4.13>
ST_82 : Operation 231 [3/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 231 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 34> <Delay = 4.13>
ST_83 : Operation 232 [2/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 232 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 35> <Delay = 4.13>
ST_84 : Operation 233 [1/36] (4.13ns)   --->   "%sdiv_ln154 = sdiv i32 %max_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:154]   --->   Operation 233 'sdiv' 'sdiv_ln154' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 36> <Delay = 6.41>
ST_85 : Operation 234 [6/6] (6.41ns)   --->   "%compression_factor = sitofp i32 %sdiv_ln154" [guitar_effects.cpp:154]   --->   Operation 234 'sitofp' 'compression_factor' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 235 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %input_read" [guitar_effects.cpp:155]   --->   Operation 235 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 37> <Delay = 6.41>
ST_86 : Operation 236 [5/6] (6.41ns)   --->   "%compression_factor = sitofp i32 %sdiv_ln154" [guitar_effects.cpp:154]   --->   Operation 236 'sitofp' 'compression_factor' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 237 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %input_read" [guitar_effects.cpp:155]   --->   Operation 237 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 38> <Delay = 6.41>
ST_87 : Operation 238 [4/6] (6.41ns)   --->   "%compression_factor = sitofp i32 %sdiv_ln154" [guitar_effects.cpp:154]   --->   Operation 238 'sitofp' 'compression_factor' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 239 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %input_read" [guitar_effects.cpp:155]   --->   Operation 239 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 39> <Delay = 6.41>
ST_88 : Operation 240 [3/6] (6.41ns)   --->   "%compression_factor = sitofp i32 %sdiv_ln154" [guitar_effects.cpp:154]   --->   Operation 240 'sitofp' 'compression_factor' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 241 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %input_read" [guitar_effects.cpp:155]   --->   Operation 241 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 40> <Delay = 6.41>
ST_89 : Operation 242 [2/6] (6.41ns)   --->   "%compression_factor = sitofp i32 %sdiv_ln154" [guitar_effects.cpp:154]   --->   Operation 242 'sitofp' 'compression_factor' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 243 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %input_read" [guitar_effects.cpp:155]   --->   Operation 243 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 41> <Delay = 6.41>
ST_90 : Operation 244 [1/6] (6.41ns)   --->   "%compression_factor = sitofp i32 %sdiv_ln154" [guitar_effects.cpp:154]   --->   Operation 244 'sitofp' 'compression_factor' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 245 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %input_read" [guitar_effects.cpp:155]   --->   Operation 245 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 42> <Delay = 5.70>
ST_91 : Operation 246 [4/4] (5.70ns)   --->   "%dc = fmul i32 %conv, i32 %compression_factor" [guitar_effects.cpp:155]   --->   Operation 246 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 43> <Delay = 5.70>
ST_92 : Operation 247 [3/4] (5.70ns)   --->   "%dc = fmul i32 %conv, i32 %compression_factor" [guitar_effects.cpp:155]   --->   Operation 247 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 44> <Delay = 5.70>
ST_93 : Operation 248 [2/4] (5.70ns)   --->   "%dc = fmul i32 %conv, i32 %compression_factor" [guitar_effects.cpp:155]   --->   Operation 248 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 45> <Delay = 5.70>
ST_94 : Operation 249 [1/4] (5.70ns)   --->   "%dc = fmul i32 %conv, i32 %compression_factor" [guitar_effects.cpp:155]   --->   Operation 249 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 46> <Delay = 2.88>
ST_95 : Operation 250 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 250 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 251 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 252 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 252 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_2 = trunc i32 %data_V"   --->   Operation 253 'trunc' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 254 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 255 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 255 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 256 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 256 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 257 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 257 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 258 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 259 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 259 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 96 <SV = 47> <Delay = 4.42>
ST_96 : Operation 260 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_2, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 260 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 261 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 262 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 263 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 264 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_3 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 265 'shl' 'r_V_3' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 266 'bitselect' 'tmp_11' <Predicate = (isNeg)> <Delay = 0.00>
ST_96 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_11"   --->   Operation 267 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_96 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55"   --->   Operation 268 'partselect' 'tmp_2' <Predicate = (!isNeg)> <Delay = 0.00>
ST_96 : Operation 269 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_2"   --->   Operation 269 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zero_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_level_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ values_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
current_level_read_1 (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zero_threshold_read  (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
max_threshold_read   (read          ) [ 0000000000000000000000000000000000000000000000000011111111111111111111111111111111111000000000000]
min_threshold_read   (read          ) [ 0011111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
input_read           (read          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
values_buffer_addr   (getelementptr ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln133            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
abs_in               (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln137          (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln151           (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln152           (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln151             (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln160           (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln160_1         (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln160            (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln160_1          (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln160             (br            ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln152             (br            ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sdiv_ln162           (sdiv          ) [ 0000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000]
compression_factor_1 (sitofp        ) [ 0000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000]
conv2                (sitofp        ) [ 0000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000]
dc_1                 (fmul          ) [ 0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
data_V_1             (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_3           (bitselect     ) [ 0000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000]
xs_exp_V_1           (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_4           (trunc         ) [ 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
zext_ln346_1         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_1          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1              (bitselect     ) [ 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
sub_ln1512_1         (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1                (select        ) [ 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
mantissa_1           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1          (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_1        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_1        (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_4                (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_5                (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15               (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_1         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1                (select        ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
result_V_8           (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_9           (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln164             (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_4           (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V             (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln156             (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_2             (phi           ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
mrv                  (insertvalue   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_1                (insertvalue   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln173            (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln154           (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000]
compression_factor   (sitofp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100]
conv                 (sitofp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100]
dc                   (fmul          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
data_V               (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s           (bitselect     ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000001]
xs_exp_V             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_2           (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
zext_ln346           (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
sub_ln1512           (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                  (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
mantissa             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15            (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488          (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                  (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3                (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11               (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818           (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                  (select        ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="min_threshold">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_threshold"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zero_threshold">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="current_level_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_level_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="values_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="current_level_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_level_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zero_threshold_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zero_threshold_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="max_threshold_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_threshold_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="min_threshold_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_threshold_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="values_buffer_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_buffer_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln137_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="output_2_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="output_2 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="output_2_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="4" bw="32" slack="48"/>
<pin id="105" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="32" slack="48"/>
<pin id="107" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_2/49 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc_1/43 dc/91 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="compression_factor_1/37 compression_factor/85 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="36"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv2/37 conv/85 "/>
</bind>
</comp>

<comp id="119" class="1005" name="reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_factor_1 compression_factor "/>
</bind>
</comp>

<comp id="124" class="1005" name="reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2 conv "/>
</bind>
</comp>

<comp id="129" class="1005" name="reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 dc "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sub_ln133_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln133/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="abs_in_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_in/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln151_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="48"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln152_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln160_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln160_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="and_ln160_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="and_ln160_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="48"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln162/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln154/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="data_V_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/47 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_Result_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/47 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xs_exp_V_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="0" index="3" bw="6" slack="0"/>
<pin id="221" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_1/47 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Result_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_4/47 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln346_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_1/47 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln346_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_1/47 "/>
</bind>
</comp>

<comp id="240" class="1004" name="isNeg_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/47 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sub_ln1512_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_1/47 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln1512_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_1/47 "/>
</bind>
</comp>

<comp id="258" class="1004" name="ush_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/47 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mantissa_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="25" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="23" slack="1"/>
<pin id="270" dir="0" index="3" bw="1" slack="0"/>
<pin id="271" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/48 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln15_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="25" slack="0"/>
<pin id="277" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/48 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln1488_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_1/48 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln1488_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/48 "/>
</bind>
</comp>

<comp id="286" class="1004" name="r_V_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="25" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_4/48 "/>
</bind>
</comp>

<comp id="292" class="1004" name="r_V_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="25" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/48 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_15_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="79" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/48 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln818_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/48 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="79" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="0" index="3" bw="7" slack="0"/>
<pin id="315" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/48 "/>
</bind>
</comp>

<comp id="320" class="1004" name="val_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/48 "/>
</bind>
</comp>

<comp id="327" class="1004" name="result_V_8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_8/49 "/>
</bind>
</comp>

<comp id="332" class="1004" name="result_V_9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="1"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_9/49 "/>
</bind>
</comp>

<comp id="339" class="1004" name="result_V_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="1"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_4/49 "/>
</bind>
</comp>

<comp id="344" class="1004" name="result_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="2"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="1"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/49 "/>
</bind>
</comp>

<comp id="351" class="1004" name="mrv_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/49 "/>
</bind>
</comp>

<comp id="357" class="1004" name="mrv_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="48"/>
<pin id="360" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/49 "/>
</bind>
</comp>

<comp id="362" class="1004" name="data_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/95 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Result_s_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/95 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xs_exp_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="6" slack="0"/>
<pin id="379" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/95 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Result_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_2/95 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln346_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/95 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln346_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/95 "/>
</bind>
</comp>

<comp id="398" class="1004" name="isNeg_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="9" slack="0"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/95 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sub_ln1512_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/95 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln1512_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/95 "/>
</bind>
</comp>

<comp id="416" class="1004" name="ush_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="0" index="2" bw="9" slack="0"/>
<pin id="420" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/95 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mantissa_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="25" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="23" slack="1"/>
<pin id="428" dir="0" index="3" bw="1" slack="0"/>
<pin id="429" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/96 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln15_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="25" slack="0"/>
<pin id="435" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/96 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln1488_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/96 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln1488_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/96 "/>
</bind>
</comp>

<comp id="444" class="1004" name="r_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="25" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/96 "/>
</bind>
</comp>

<comp id="450" class="1004" name="r_V_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="25" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/96 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_11_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="79" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/96 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln818_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/96 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="79" slack="0"/>
<pin id="471" dir="0" index="2" bw="6" slack="0"/>
<pin id="472" dir="0" index="3" bw="7" slack="0"/>
<pin id="473" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/96 "/>
</bind>
</comp>

<comp id="478" class="1004" name="val_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="32" slack="0"/>
<pin id="482" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/96 "/>
</bind>
</comp>

<comp id="485" class="1005" name="current_level_read_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_level_read_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="max_threshold_read_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_threshold_read "/>
</bind>
</comp>

<comp id="497" class="1005" name="min_threshold_read_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_threshold_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="input_read_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="36"/>
<pin id="504" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="509" class="1005" name="icmp_ln151_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="48"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln151 "/>
</bind>
</comp>

<comp id="513" class="1005" name="icmp_ln152_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="48"/>
<pin id="515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln152 "/>
</bind>
</comp>

<comp id="517" class="1005" name="and_ln160_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="48"/>
<pin id="519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln160_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="sdiv_ln162_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln162 "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_Result_3_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="2"/>
<pin id="528" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="531" class="1005" name="p_Result_4_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="23" slack="1"/>
<pin id="533" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="536" class="1005" name="isNeg_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="ush_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="9" slack="1"/>
<pin id="543" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="val_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="552" class="1005" name="sdiv_ln154_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln154 "/>
</bind>
</comp>

<comp id="557" class="1005" name="p_Result_s_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="2"/>
<pin id="559" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="562" class="1005" name="p_Result_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="23" slack="1"/>
<pin id="564" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="isNeg_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="572" class="1005" name="ush_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="9" slack="1"/>
<pin id="574" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="577" class="1005" name="val_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="122"><net_src comp="113" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="127"><net_src comp="116" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="132"><net_src comp="109" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="76" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="76" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="133" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="141" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="76" pin="2"/><net_sink comp="147" pin=2"/></net>

<net id="155"><net_src comp="147" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="160"><net_src comp="52" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="64" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="52" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="52" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="70" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="52" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="58" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="162" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="168" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="70" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="52" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="64" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="52" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="129" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="204" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="204" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="216" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="216" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="240" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="234" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="278"><net_src comp="266" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="275" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="275" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="282" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="286" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="292" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="325"><net_src comp="306" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="310" pin="4"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="332" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="344" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="99" pin="8"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="129" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="16" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="18" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="380"><net_src comp="22" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="362" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="362" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="374" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="30" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="32" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="374" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="398" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="392" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="430"><net_src comp="36" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="40" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="436"><net_src comp="424" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="433" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="433" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="440" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="444" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="456" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="450" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="48" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="483"><net_src comp="464" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="484"><net_src comp="468" pin="4"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="52" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="495"><net_src comp="64" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="500"><net_src comp="70" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="505"><net_src comp="76" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="99" pin=4"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="99" pin=6"/></net>

<net id="512"><net_src comp="156" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="162" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="186" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="192" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="529"><net_src comp="208" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="534"><net_src comp="226" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="539"><net_src comp="240" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="544"><net_src comp="258" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="549"><net_src comp="320" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="555"><net_src comp="198" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="560"><net_src comp="366" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="565"><net_src comp="384" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="570"><net_src comp="398" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="575"><net_src comp="416" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="580"><net_src comp="478" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="344" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: values_buffer | {1 }
 - Input state : 
	Port: compression : input_r | {1 }
	Port: compression : min_threshold | {1 }
	Port: compression : max_threshold | {1 }
	Port: compression : zero_threshold | {1 }
	Port: compression : current_level_read | {1 }
  - Chain level:
	State 1
		abs_in : 1
		store_ln137 : 2
		br_ln151 : 1
		and_ln160 : 1
		and_ln160_1 : 1
		br_ln160 : 1
		br_ln152 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		p_Result_3 : 1
		xs_exp_V_1 : 1
		p_Result_4 : 1
		zext_ln346_1 : 2
		add_ln346_1 : 3
		isNeg_1 : 4
		sub_ln1512_1 : 2
		sext_ln1512_1 : 3
		ush_1 : 5
	State 48
		zext_ln15_1 : 1
		zext_ln1488_1 : 1
		r_V_4 : 2
		r_V_5 : 2
		tmp_15 : 3
		zext_ln818_1 : 4
		tmp_5 : 3
		val_1 : 5
	State 49
		result_V_9 : 1
		result_V : 1
		output_2 : 2
		mrv : 3
		mrv_1 : 4
		ret_ln173 : 5
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_2 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
	State 96
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_3 : 2
		tmp_11 : 3
		zext_ln818 : 4
		tmp_2 : 3
		val : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   sdiv   |            grp_fu_192           |    0    |   394   |   238   |
|          |            grp_fu_198           |    0    |   394   |   238   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_109           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|   lshr   |           r_V_4_fu_286          |    0    |    0    |   100   |
|          |            r_V_fu_444           |    0    |    0    |   100   |
|----------|---------------------------------|---------|---------|---------|
|    shl   |           r_V_5_fu_292          |    0    |    0    |   100   |
|          |           r_V_3_fu_450          |    0    |    0    |   100   |
|----------|---------------------------------|---------|---------|---------|
|          |          abs_in_fu_147          |    0    |    0    |    32   |
|          |           ush_1_fu_258          |    0    |    0    |    9    |
|          |           val_1_fu_320          |    0    |    0    |    32   |
|  select  |        result_V_9_fu_332        |    0    |    0    |    32   |
|          |         result_V_fu_344         |    0    |    0    |    32   |
|          |            ush_fu_416           |    0    |    0    |    9    |
|          |            val_fu_478           |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |         sub_ln133_fu_141        |    0    |    0    |    39   |
|          |       sub_ln1512_1_fu_248       |    0    |    0    |    15   |
|    sub   |        result_V_8_fu_327        |    0    |    0    |    39   |
|          |        result_V_4_fu_339        |    0    |    0    |    39   |
|          |        sub_ln1512_fu_406        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln151_fu_156        |    0    |    0    |    18   |
|   icmp   |        icmp_ln152_fu_162        |    0    |    0    |    18   |
|          |        icmp_ln160_fu_168        |    0    |    0    |    18   |
|          |       icmp_ln160_1_fu_174       |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|    add   |        add_ln346_1_fu_234       |    0    |    0    |    15   |
|          |         add_ln346_fu_392        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|    and   |         and_ln160_fu_180        |    0    |    0    |    2    |
|          |        and_ln160_1_fu_186       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          | current_level_read_1_read_fu_52 |    0    |    0    |    0    |
|          |  zero_threshold_read_read_fu_58 |    0    |    0    |    0    |
|   read   |  max_threshold_read_read_fu_64  |    0    |    0    |    0    |
|          |  min_threshold_read_read_fu_70  |    0    |    0    |    0    |
|          |      input_read_read_fu_76      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  sitofp  |            grp_fu_113           |    0    |    0    |    0    |
|          |            grp_fu_116           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_133           |    0    |    0    |    0    |
|          |        p_Result_3_fu_208        |    0    |    0    |    0    |
|          |          isNeg_1_fu_240         |    0    |    0    |    0    |
| bitselect|          tmp_15_fu_298          |    0    |    0    |    0    |
|          |        p_Result_s_fu_366        |    0    |    0    |    0    |
|          |           isNeg_fu_398          |    0    |    0    |    0    |
|          |          tmp_11_fu_456          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        xs_exp_V_1_fu_216        |    0    |    0    |    0    |
|partselect|           tmp_5_fu_310          |    0    |    0    |    0    |
|          |         xs_exp_V_fu_374         |    0    |    0    |    0    |
|          |           tmp_2_fu_468          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        p_Result_4_fu_226        |    0    |    0    |    0    |
|          |        p_Result_2_fu_384        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       zext_ln346_1_fu_230       |    0    |    0    |    0    |
|          |        zext_ln15_1_fu_275       |    0    |    0    |    0    |
|          |       zext_ln1488_1_fu_282      |    0    |    0    |    0    |
|   zext   |       zext_ln818_1_fu_306       |    0    |    0    |    0    |
|          |        zext_ln346_fu_388        |    0    |    0    |    0    |
|          |         zext_ln15_fu_433        |    0    |    0    |    0    |
|          |        zext_ln1488_fu_440       |    0    |    0    |    0    |
|          |        zext_ln818_fu_464        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       sext_ln1512_1_fu_254      |    0    |    0    |    0    |
|   sext   |       sext_ln1488_1_fu_279      |    0    |    0    |    0    |
|          |        sext_ln1512_fu_412       |    0    |    0    |    0    |
|          |        sext_ln1488_fu_437       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|        mantissa_1_fu_266        |    0    |    0    |    0    |
|          |         mantissa_fu_424         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|insertvalue|            mrv_fu_351           |    0    |    0    |    0    |
|          |           mrv_1_fu_357          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    3    |   931   |   1628  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     and_ln160_1_reg_517    |    1   |
|current_level_read_1_reg_485|   32   |
|     icmp_ln151_reg_509     |    1   |
|     icmp_ln152_reg_513     |    1   |
|     input_read_reg_502     |   32   |
|       isNeg_1_reg_536      |    1   |
|        isNeg_reg_567       |    1   |
| max_threshold_read_reg_492 |   32   |
| min_threshold_read_reg_497 |   32   |
|       output_2_reg_96      |   32   |
|     p_Result_2_reg_562     |   23   |
|     p_Result_3_reg_526     |    1   |
|     p_Result_4_reg_531     |   23   |
|     p_Result_s_reg_557     |    1   |
|           reg_119          |   32   |
|           reg_124          |   32   |
|           reg_129          |   32   |
|     sdiv_ln154_reg_552     |   32   |
|     sdiv_ln162_reg_521     |   32   |
|        ush_1_reg_541       |    9   |
|         ush_reg_572        |    9   |
|        val_1_reg_546       |   32   |
|         val_reg_577        |   32   |
+----------------------------+--------+
|            Total           |   455  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_113 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_192 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_192 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_198 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_198 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   320  ||   7.94  ||    45   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   931  |  1628  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   455  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |  1386  |  1673  |
+-----------+--------+--------+--------+--------+
