verilog work "DIV_CIR.vf"
verilog work "TEST_DIV_CIR.v"
