// Seed: 1429288295
`default_nettype id_1
module module_0 (
    output id_0,
    output id_1,
    input reg id_2
);
  always @(1) id_1 = id_2;
  always @(1 or negedge !id_2) begin
    id_0 = id_2;
    id_1 <= 1;
    id_1 <= 1'h0;
  end
  logic id_3;
  logic id_4 = id_4 & 1'h0 * id_4 - id_3 < ~1;
endmodule
