// Seed: 4237487215
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input supply0 id_3
);
  assign {1, 1} = id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7
);
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0(
      id_7, id_5, id_3, id_3
  );
  wire id_16;
endmodule
