// Seed: 2918119911
module module_0;
  uwire [1 : 1] id_1;
  logic id_2;
  assign id_1 = -1 ? id_1 : 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    output tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    input tri id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wor id_10,
    output tri id_11,
    output wire id_12,
    output uwire id_13,
    input wand id_14,
    output tri0 id_15,
    output tri0 id_16,
    input tri0 id_17,
    input wire id_18
);
  xor primCall (id_0, id_1, id_14, id_17, id_18, id_4, id_5, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
