// Seed: 3691296626
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  wire id_2,
    input  wire id_3
);
  wire id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input supply1 id_0
    , id_4,
    output wor id_1,
    output wor id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0
  );
  wire id_6 = (~id_0);
  always @(posedge 1) id_6 = id_4;
  tri1 id_7, id_8, id_9, id_10, id_11;
  generate
    assign id_1 = id_11;
  endgenerate
endmodule
macromodule module_2 (
    output logic id_0,
    output tri id_1,
    input wire id_2
    , id_16,
    output tri1 id_3,
    output tri id_4,
    input logic id_5,
    input tri0 id_6
    , id_17,
    input tri1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wire id_10,
    output wire id_11,
    input wire id_12,
    output wor id_13,
    input wire id_14
);
  assign id_17 = id_5;
  supply1 id_18 = id_6;
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_18
  );
  assign modCall_1.type_6 = 0;
  final begin : LABEL_0
    id_16 <= 1;
  end
  assign id_0 = id_17;
  assign id_4 = id_14;
endmodule
