Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 17 21:38:12 2017
| Host         : DESKTOP-DEACCMM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |   138 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           32 |
| No           | No                    | Yes                    |              38 |           15 |
| No           | Yes                   | No                     |             121 |           37 |
| Yes          | No                    | No                     |             122 |           51 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+
|              Clock Signal              |                Enable Signal                |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+
|  CPU/P_ROM/s_C_FLAG_reg_0              |                                             |                                                    |                1 |              1 |
|  CLK_IBUF_BUFG                         | NES_CONTROLLER/STRT                         |                                                    |                1 |              1 |
|  CLK_IBUF_BUFG                         | NES_CONTROLLER/UP                           |                                                    |                1 |              1 |
|  CLK_IBUF_BUFG                         | NES_CONTROLLER/A                            |                                                    |                1 |              1 |
|  CLK_IBUF_BUFG                         | NES_CONTROLLER/B                            |                                                    |                1 |              1 |
|  VGA_DRIVE/VGA_module/vga_clk/tmp_clkf |                                             | VGA_DRIVE/VGA_module/vga_out/H0                    |                1 |              1 |
|  VGA_DRIVE/VGA_module/vga_clk/tmp_clkf |                                             | VGA_DRIVE/VGA_module/vga_out/V0                    |                1 |              1 |
|  CLK_IBUF_BUFG                         | NES_CONTROLLER/DOWN                         |                                                    |                1 |              1 |
|  clk_BUFG                              |                                             |                                                    |                1 |              1 |
|  CLK_IBUF_BUFG                         | NES_CONTROLLER/LEFT                         |                                                    |                1 |              1 |
|  CLK_IBUF_BUFG                         | NES_CONTROLLER/RIGHT                        |                                                    |                1 |              1 |
|  CLK_IBUF_BUFG                         | NES_CONTROLLER/SEL                          |                                                    |                1 |              1 |
|  s_clk_sig_BUFG                        |                                             | RST_IBUF                                           |                1 |              2 |
|  SEVEN_SEG/s_SLOW_CLOCK                | SEVEN_SEG/DIG_CNT[3]_i_2_n_0                | SEVEN_SEG/DIG_CNT                                  |                1 |              4 |
|  CLK_IBUF_BUFG                         | NES_CONTROLLER/FSM_sequential_NS[3]_i_1_n_0 |                                                    |                1 |              4 |
|  CLK_IBUF_BUFG                         | Timer_CLK/E[0]                              |                                                    |                1 |              4 |
|  CLK_IBUF_BUFG                         | CPU/P_ROM/r_ROW_reg[0][0]                   |                                                    |                1 |              5 |
|  CLK_IBUF_BUFG                         | CPU/P_ROM/r_COLUMN_reg[0][0]                |                                                    |                1 |              6 |
|  SEVEN_SEG/s_SLOW_CLOCK                | SEVEN_SEG/ANODE[1]_i_1_n_0                  |                                                    |                4 |              7 |
|  CLK_IBUF_BUFG                         | INT_SEC/s_PREV_INPUT[7]_i_1_n_0             |                                                    |                2 |              8 |
|  CLK_IBUF_BUFG                         | CPU/P_ROM/r_COLOR_reg[0]_1[0]               |                                                    |                2 |              8 |
|  CLK_IBUF_BUFG                         | CPU/P_ROM/r_LEDS_reg[0][0]                  |                                                    |                3 |              8 |
|  CLK_IBUF_BUFG                         | CPU/P_ROM/r_SEVEN_SEG_reg[0][0]             |                                                    |                2 |              8 |
|  CLK_IBUF_BUFG                         | CPU/P_ROM/r_TXData_reg[0][0]                |                                                    |                1 |              8 |
|  CLK_IBUF_BUFG                         | R_NUMBER/temp_cnt0[2]                       |                                                    |                3 |              8 |
|  CLK_IBUF_BUFG                         | r_TXCon_reg_n_0                             |                                                    |                2 |              8 |
|  VGA_DRIVE/VGA_module/vga_clk/tmp_clkf |                                             |                                                    |                4 |             10 |
|  VGA_DRIVE/VGA_module/vga_clk/tmp_clkf |                                             | VGA_DRIVE/VGA_module/vga_out/horizontal[9]_i_1_n_0 |                5 |             10 |
|  s_clk_sig_BUFG                        | CPU/C_UNIT/E[0]                             | CPU/C_UNIT/SR[0]                                   |                6 |             10 |
|  CLK_IBUF_BUFG                         |                                             | UART/bitTmr[0]_i_1_n_0                             |                4 |             14 |
|  s_clk_sig_BUFG                        |                                             |                                                    |                6 |             15 |
|  Timer_CLK/tmp_clk_reg_n_0             |                                             | Timer_CLK/tmp_min[7]_i_2_n_0                       |                8 |             16 |
|  s_clk_sig_BUFG                        | CPU/P_ROM/s_RF_WR                           |                                                    |                2 |             16 |
|  CLK_IBUF_BUFG                         |                                             | RST_IBUF                                           |                6 |             20 |
|  CLK_IBUF_BUFG                         |                                             | Timer_CLK/tmp_clk                                  |                8 |             31 |
|  CLK_IBUF_BUFG                         |                                             | VGA_DRIVE/clk_divider_1/tmp_clk                    |                9 |             32 |
|  CLK_IBUF_BUFG                         | UART/txBit                                  | UART/txBit_i_1_n_0                                 |                9 |             32 |
|  CLK_IBUF_BUFG                         | NES_CONTROLLER/STATE_COUNT                  |                                                    |               20 |             32 |
|  clk_BUFG                              |                                             | VGA_DRIVE/VGA_module/vga_clk/tmp_clkf_0            |                9 |             32 |
|  CLK_IBUF_BUFG                         |                                             |                                                    |               20 |             36 |
|  s_clk_sig_BUFG                        | CPU/P_ROM/SCR_WE                            |                                                    |               10 |             40 |
+----------------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+


