<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › media › lirc › lirc_sir.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>lirc_sir.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * LIRC SIR driver, (C) 2000 Milan Pikula &lt;www@fornax.sk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * lirc_sir - Device driver for use with SIR (serial infra red)</span>
<span class="cm"> * mode of IrDA on many notebooks.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * 2000/09/16 Frank Przybylski &lt;mail@frankprzybylski.de&gt; :</span>
<span class="cm"> *  added timeout and relaxed pulse detection, removed gap bug</span>
<span class="cm"> *</span>
<span class="cm"> * 2000/12/15 Christoph Bartelmus &lt;lirc@bartelmus.de&gt; :</span>
<span class="cm"> *   added support for Tekram Irmate 210 (sending does not work yet,</span>
<span class="cm"> *   kind of disappointing that nobody was able to implement that</span>
<span class="cm"> *   before),</span>
<span class="cm"> *   major clean-up</span>
<span class="cm"> *</span>
<span class="cm"> * 2001/02/27 Christoph Bartelmus &lt;lirc@bartelmus.de&gt; :</span>
<span class="cm"> *   added support for StrongARM SA1100 embedded microprocessor</span>
<span class="cm"> *   parts cut&#39;n&#39;pasted from sa1100_ir.c (C) 2000 Russell King</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/signal.h&gt;</span>
<span class="cp">#include &lt;linux/fs.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/serial_reg.h&gt;</span>
<span class="cp">#include &lt;linux/time.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/wait.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/poll.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;linux/fcntl.h&gt;</span>
<span class="cp">#ifdef LIRC_ON_SA1100</span>
<span class="cp">#include &lt;asm/hardware.h&gt;</span>
<span class="cp">#ifdef CONFIG_SA1100_COLLIE</span>
<span class="cp">#include &lt;asm/arch/tc35143.h&gt;</span>
<span class="cp">#include &lt;asm/ucb1200.h&gt;</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cp">#include &lt;linux/timer.h&gt;</span>

<span class="cp">#include &lt;media/lirc.h&gt;</span>
<span class="cp">#include &lt;media/lirc_dev.h&gt;</span>

<span class="cm">/* SECTION: Definitions */</span>

<span class="cm">/*** Tekram dongle ***/</span>
<span class="cp">#ifdef LIRC_SIR_TEKRAM</span>
<span class="cm">/* stolen from kernel source */</span>
<span class="cm">/* definitions for Tekram dongle */</span>
<span class="cp">#define TEKRAM_115200 0x00</span>
<span class="cp">#define TEKRAM_57600  0x01</span>
<span class="cp">#define TEKRAM_38400  0x02</span>
<span class="cp">#define TEKRAM_19200  0x03</span>
<span class="cp">#define TEKRAM_9600   0x04</span>
<span class="cp">#define TEKRAM_2400   0x08</span>

<span class="cp">#define TEKRAM_PW 0x10 </span><span class="cm">/* Pulse select bit */</span><span class="cp"></span>

<span class="cm">/* 10bit * 1s/115200bit in milliseconds = 87ms*/</span>
<span class="cp">#define TIME_CONST (10000000ul/115200ul)</span>

<span class="cp">#endif</span>

<span class="cp">#ifdef LIRC_SIR_ACTISYS_ACT200L</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">init_act200</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#elif defined(LIRC_SIR_ACTISYS_ACT220L)</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">init_act220</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cm">/*** SA1100 ***/</span>
<span class="cp">#ifdef LIRC_ON_SA1100</span>
<span class="k">struct</span> <span class="n">sa1100_ser2_registers</span> <span class="p">{</span>
	<span class="cm">/* HSSP control register */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">hscr0</span><span class="p">;</span>
	<span class="cm">/* UART registers */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">utcr0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">utcr1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">utcr2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">utcr3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">utcr4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">utdr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">utsr0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">utsr1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">sr</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_Ser2ICP</span><span class="p">;</span>

<span class="cp">#define LIRC_ON_SA1100_TRANSMITTER_LATENCY 0</span>

<span class="cm">/* pulse/space ratio of 50/50 */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pulse_width</span> <span class="o">=</span> <span class="p">(</span><span class="mi">13</span><span class="o">-</span><span class="n">LIRC_ON_SA1100_TRANSMITTER_LATENCY</span><span class="p">);</span>
<span class="cm">/* 1000000/freq-pulse_width */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">space_width</span> <span class="o">=</span> <span class="p">(</span><span class="mi">13</span><span class="o">-</span><span class="n">LIRC_ON_SA1100_TRANSMITTER_LATENCY</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span> <span class="o">=</span> <span class="mi">38000</span><span class="p">;</span>      <span class="cm">/* modulation frequency */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">duty_cycle</span> <span class="o">=</span> <span class="mi">50</span><span class="p">;</span>   <span class="cm">/* duty cycle of 50% */</span>

<span class="cp">#endif</span>

<span class="cp">#define RBUF_LEN 1024</span>
<span class="cp">#define WBUF_LEN 1024</span>

<span class="cp">#define LIRC_DRIVER_NAME &quot;lirc_sir&quot;</span>

<span class="cp">#define PULSE &#39;[&#39;</span>

<span class="cp">#ifndef LIRC_SIR_TEKRAM</span>
<span class="cm">/* 9bit * 1s/115200bit in milli seconds = 78.125ms*/</span>
<span class="cp">#define TIME_CONST (9000000ul/115200ul)</span>
<span class="cp">#endif</span>


<span class="cm">/* timeout for sequences in jiffies (=5/100s), must be longer than TIME_CONST */</span>
<span class="cp">#define SIR_TIMEOUT	(HZ*5/100)</span>

<span class="cp">#ifndef LIRC_ON_SA1100</span>
<span class="cp">#ifndef LIRC_IRQ</span>
<span class="cp">#define LIRC_IRQ 4</span>
<span class="cp">#endif</span>
<span class="cp">#ifndef LIRC_PORT</span>
<span class="cm">/* for external dongles, default to com1 */</span>
<span class="cp">#if defined(LIRC_SIR_ACTISYS_ACT200L)         || \</span>
<span class="cp">	    defined(LIRC_SIR_ACTISYS_ACT220L) || \</span>
<span class="cp">	    defined(LIRC_SIR_TEKRAM)</span>
<span class="cp">#define LIRC_PORT 0x3f8</span>
<span class="cp">#else</span>
<span class="cm">/* onboard sir ports are typically com3 */</span>
<span class="cp">#define LIRC_PORT 0x3e8</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">io</span> <span class="o">=</span> <span class="n">LIRC_PORT</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">LIRC_IRQ</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">threshold</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">timer_lock</span><span class="p">);</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">timer_list</span> <span class="n">timerlist</span><span class="p">;</span>
<span class="cm">/* time of last signal change detected */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">timeval</span> <span class="n">last_tv</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">};</span>
<span class="cm">/* time of last UART data ready interrupt */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">timeval</span> <span class="n">last_intr_tv</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">};</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">last_value</span><span class="p">;</span>

<span class="k">static</span> <span class="n">DECLARE_WAIT_QUEUE_HEAD</span><span class="p">(</span><span class="n">lirc_read_queue</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">hardware_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">rx_buf</span><span class="p">[</span><span class="n">RBUF_LEN</span><span class="p">];</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rx_tail</span><span class="p">,</span> <span class="n">rx_head</span><span class="p">;</span>

<span class="k">static</span> <span class="n">bool</span> <span class="n">debug</span><span class="p">;</span>
<span class="cp">#define dprintk(fmt, args...)						\</span>
<span class="cp">	do {								\</span>
<span class="cp">		if (debug)						\</span>
<span class="cp">			printk(KERN_DEBUG LIRC_DRIVER_NAME &quot;: &quot;		\</span>
<span class="cp">				fmt, ## args);				\</span>
<span class="cp">	} while (0)</span>

<span class="cm">/* SECTION: Prototypes */</span>

<span class="cm">/* Communication with user-space */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lirc_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="n">poll_table</span> <span class="o">*</span><span class="n">wait</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">ssize_t</span> <span class="n">lirc_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span>
		<span class="n">loff_t</span> <span class="o">*</span><span class="n">ppos</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">ssize_t</span> <span class="n">lirc_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">n</span><span class="p">,</span>
		<span class="n">loff_t</span> <span class="o">*</span><span class="n">pos</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">long</span> <span class="n">lirc_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filep</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">add_read_queue</span><span class="p">(</span><span class="kt">int</span> <span class="n">flag</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">init_chrdev</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">drop_chrdev</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cm">/* Hardware */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="n">sir_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">send_space</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">len</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">send_pulse</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">len</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">init_hardware</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">drop_hardware</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cm">/* Initialisation */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">init_port</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">drop_port</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#ifdef LIRC_ON_SA1100</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">on</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">PPSR</span> <span class="o">|=</span> <span class="n">PPC_TXD2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">off</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">PPSR</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PPC_TXD2</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">sinp</span><span class="p">(</span><span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">inb</span><span class="p">(</span><span class="n">io</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">soutp</span><span class="p">(</span><span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef MAX_UDELAY_MS</span>
<span class="cp">#define MAX_UDELAY_US 5000</span>
<span class="cp">#else</span>
<span class="cp">#define MAX_UDELAY_US (MAX_UDELAY_MS*1000)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">safe_udelay</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">usecs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">usecs</span> <span class="o">&gt;</span> <span class="n">MAX_UDELAY_US</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="n">MAX_UDELAY_US</span><span class="p">);</span>
		<span class="n">usecs</span> <span class="o">-=</span> <span class="n">MAX_UDELAY_US</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">udelay</span><span class="p">(</span><span class="n">usecs</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* SECTION: Communication with user-space */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">lirc_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="n">poll_table</span> <span class="o">*</span><span class="n">wait</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">poll_wait</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lirc_read_queue</span><span class="p">,</span> <span class="n">wait</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rx_head</span> <span class="o">!=</span> <span class="n">rx_tail</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">POLLIN</span> <span class="o">|</span> <span class="n">POLLRDNORM</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">lirc_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span>
		<span class="n">loff_t</span> <span class="o">*</span><span class="n">ppos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">DECLARE_WAITQUEUE</span><span class="p">(</span><span class="n">wait</span><span class="p">,</span> <span class="n">current</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">%</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">add_wait_queue</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lirc_read_queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wait</span><span class="p">);</span>
	<span class="n">set_current_state</span><span class="p">(</span><span class="n">TASK_INTERRUPTIBLE</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;</span> <span class="n">count</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rx_head</span> <span class="o">!=</span> <span class="n">rx_tail</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">copy_to_user</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">buf</span> <span class="o">+</span> <span class="n">n</span><span class="p">,</span>
					<span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">rx_buf</span> <span class="o">+</span> <span class="n">rx_head</span><span class="p">),</span>
					<span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">)))</span> <span class="p">{</span>
				<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">rx_head</span> <span class="o">=</span> <span class="p">(</span><span class="n">rx_head</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RBUF_LEN</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">n</span> <span class="o">+=</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">file</span><span class="o">-&gt;</span><span class="n">f_flags</span> <span class="o">&amp;</span> <span class="n">O_NONBLOCK</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">signal_pending</span><span class="p">(</span><span class="n">current</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ERESTARTSYS</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">schedule</span><span class="p">();</span>
			<span class="n">set_current_state</span><span class="p">(</span><span class="n">TASK_INTERRUPTIBLE</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">remove_wait_queue</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lirc_read_queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wait</span><span class="p">);</span>
	<span class="n">set_current_state</span><span class="p">(</span><span class="n">TASK_RUNNING</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">n</span> <span class="o">?</span> <span class="n">n</span> <span class="o">:</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">lirc_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">n</span><span class="p">,</span>
				<span class="n">loff_t</span> <span class="o">*</span><span class="n">pos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">count</span><span class="p">;</span>
	<span class="kt">int</span> <span class="o">*</span><span class="n">tx_buf</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">n</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">%</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">||</span> <span class="n">count</span> <span class="o">%</span> <span class="mi">2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">tx_buf</span> <span class="o">=</span> <span class="n">memdup_user</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">tx_buf</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">tx_buf</span><span class="p">);</span>
	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#ifdef LIRC_ON_SA1100</span>
	<span class="cm">/* disable receiver */</span>
	<span class="n">Ser2UTCR3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">count</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tx_buf</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="n">send_pulse</span><span class="p">(</span><span class="n">tx_buf</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">count</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tx_buf</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="n">send_space</span><span class="p">(</span><span class="n">tx_buf</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="cp">#ifdef LIRC_ON_SA1100</span>
	<span class="n">off</span><span class="p">();</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span> <span class="cm">/* wait 1ms for IR diode to recover */</span>
	<span class="n">Ser2UTCR3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* clear status register to prevent unwanted interrupts */</span>
	<span class="n">Ser2UTSR0</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">UTSR0_RID</span> <span class="o">|</span> <span class="n">UTSR0_RBB</span> <span class="o">|</span> <span class="n">UTSR0_REB</span><span class="p">);</span>
	<span class="cm">/* enable receiver */</span>
	<span class="n">Ser2UTCR3</span> <span class="o">=</span> <span class="n">UTCR3_RXE</span><span class="o">|</span><span class="n">UTCR3_RIE</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">tx_buf</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">lirc_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filep</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#ifdef LIRC_ON_SA1100</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">LIRC_GET_FEATURES</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">LIRC_CAN_SEND_PULSE</span> <span class="o">|</span>
			<span class="n">LIRC_CAN_SET_SEND_DUTY_CYCLE</span> <span class="o">|</span>
			<span class="n">LIRC_CAN_SET_SEND_CARRIER</span> <span class="o">|</span>
			<span class="n">LIRC_CAN_REC_MODE2</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">LIRC_GET_SEND_MODE</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">LIRC_MODE_PULSE</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">LIRC_GET_REC_MODE</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">LIRC_MODE_MODE2</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">LIRC_GET_FEATURES</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">LIRC_CAN_SEND_PULSE</span> <span class="o">|</span> <span class="n">LIRC_CAN_REC_MODE2</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">LIRC_GET_SEND_MODE</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">LIRC_MODE_PULSE</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">LIRC_GET_REC_MODE</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">LIRC_MODE_MODE2</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">LIRC_GET_FEATURES</span>:
	<span class="k">case</span> <span class="n">LIRC_GET_SEND_MODE</span>:
	<span class="k">case</span> <span class="n">LIRC_GET_REC_MODE</span>:
		<span class="n">retval</span> <span class="o">=</span> <span class="n">put_user</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="p">(</span><span class="n">__u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">arg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">LIRC_SET_SEND_MODE</span>:
	<span class="k">case</span> <span class="n">LIRC_SET_REC_MODE</span>:
		<span class="n">retval</span> <span class="o">=</span> <span class="n">get_user</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="p">(</span><span class="n">__u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">arg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#ifdef LIRC_ON_SA1100</span>
	<span class="k">case</span> <span class="n">LIRC_SET_SEND_DUTY_CYCLE</span>:
		<span class="n">retval</span> <span class="o">=</span> <span class="n">get_user</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="p">(</span><span class="n">__u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">arg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;=</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">value</span> <span class="o">&gt;</span> <span class="mi">100</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="cm">/* (value/100)*(1000000/freq) */</span>
		<span class="n">duty_cycle</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
		<span class="n">pulse_width</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">duty_cycle</span><span class="o">*</span><span class="mi">10000</span><span class="o">/</span><span class="n">freq</span><span class="p">;</span>
		<span class="n">space_width</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="mi">1000000L</span><span class="o">/</span><span class="n">freq</span><span class="o">-</span><span class="n">pulse_width</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pulse_width</span> <span class="o">&gt;=</span> <span class="n">LIRC_ON_SA1100_TRANSMITTER_LATENCY</span><span class="p">)</span>
			<span class="n">pulse_width</span> <span class="o">-=</span> <span class="n">LIRC_ON_SA1100_TRANSMITTER_LATENCY</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">space_width</span> <span class="o">&gt;=</span> <span class="n">LIRC_ON_SA1100_TRANSMITTER_LATENCY</span><span class="p">)</span>
			<span class="n">space_width</span> <span class="o">-=</span> <span class="n">LIRC_ON_SA1100_TRANSMITTER_LATENCY</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">LIRC_SET_SEND_CARRIER</span>:
		<span class="n">retval</span> <span class="o">=</span> <span class="n">get_user</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="p">(</span><span class="n">__u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">arg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&gt;</span> <span class="mi">500000</span> <span class="o">||</span> <span class="n">value</span> <span class="o">&lt;</span> <span class="mi">20000</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">freq</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
		<span class="n">pulse_width</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">duty_cycle</span><span class="o">*</span><span class="mi">10000</span><span class="o">/</span><span class="n">freq</span><span class="p">;</span>
		<span class="n">space_width</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="mi">1000000L</span><span class="o">/</span><span class="n">freq</span><span class="o">-</span><span class="n">pulse_width</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pulse_width</span> <span class="o">&gt;=</span> <span class="n">LIRC_ON_SA1100_TRANSMITTER_LATENCY</span><span class="p">)</span>
			<span class="n">pulse_width</span> <span class="o">-=</span> <span class="n">LIRC_ON_SA1100_TRANSMITTER_LATENCY</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">space_width</span> <span class="o">&gt;=</span> <span class="n">LIRC_ON_SA1100_TRANSMITTER_LATENCY</span><span class="p">)</span>
			<span class="n">space_width</span> <span class="o">-=</span> <span class="n">LIRC_ON_SA1100_TRANSMITTER_LATENCY</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="nl">default:</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOIOCTLCMD</span><span class="p">;</span>

	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">LIRC_SET_REC_MODE</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">!=</span> <span class="n">LIRC_MODE_MODE2</span><span class="p">)</span>
			<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">LIRC_SET_SEND_MODE</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">!=</span> <span class="n">LIRC_MODE_PULSE</span><span class="p">)</span>
			<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">add_read_queue</span><span class="p">(</span><span class="kt">int</span> <span class="n">flag</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">new_rx_tail</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">newval</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;add flag %d with val %lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">flag</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">newval</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="n">PULSE_MASK</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * statistically, pulses are ~TIME_CONST/2 too long. we could</span>
<span class="cm">	 * maybe make this more exact, but this is good enough</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flag</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* pulse */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">newval</span> <span class="o">&gt;</span> <span class="n">TIME_CONST</span><span class="o">/</span><span class="mi">2</span><span class="p">)</span>
			<span class="n">newval</span> <span class="o">-=</span> <span class="n">TIME_CONST</span><span class="o">/</span><span class="mi">2</span><span class="p">;</span>
		<span class="k">else</span> <span class="cm">/* should not ever happen */</span>
			<span class="n">newval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">newval</span> <span class="o">|=</span> <span class="n">PULSE_BIT</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">newval</span> <span class="o">+=</span> <span class="n">TIME_CONST</span><span class="o">/</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">new_rx_tail</span> <span class="o">=</span> <span class="p">(</span><span class="n">rx_tail</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RBUF_LEN</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">new_rx_tail</span> <span class="o">==</span> <span class="n">rx_head</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;Buffer overrun.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rx_buf</span><span class="p">[</span><span class="n">rx_tail</span><span class="p">]</span> <span class="o">=</span> <span class="n">newval</span><span class="p">;</span>
	<span class="n">rx_tail</span> <span class="o">=</span> <span class="n">new_rx_tail</span><span class="p">;</span>
	<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lirc_read_queue</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">lirc_fops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">lirc_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">lirc_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">poll</span>		<span class="o">=</span> <span class="n">lirc_poll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unlocked_ioctl</span>	<span class="o">=</span> <span class="n">lirc_ioctl</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_COMPAT</span>
	<span class="p">.</span><span class="n">compat_ioctl</span>	<span class="o">=</span> <span class="n">lirc_ioctl</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">lirc_dev_fop_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span>	<span class="o">=</span> <span class="n">lirc_dev_fop_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span>		<span class="o">=</span> <span class="n">no_llseek</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_use_inc</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_use_dec</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">lirc_driver</span> <span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">LIRC_DRIVER_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">minor</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">code_length</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sample_rate</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span>		<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">add_to_buf</span>	<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_use_inc</span>	<span class="o">=</span> <span class="n">set_use_inc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_use_dec</span>	<span class="o">=</span> <span class="n">set_use_dec</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">lirc_fops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_chrdev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">driver</span><span class="p">.</span><span class="n">minor</span> <span class="o">=</span> <span class="n">lirc_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">driver</span><span class="p">.</span><span class="n">minor</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">LIRC_DRIVER_NAME</span> <span class="s">&quot;: init_chrdev() failed.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">drop_chrdev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">lirc_unregister_driver</span><span class="p">(</span><span class="n">driver</span><span class="p">.</span><span class="n">minor</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* SECTION: Hardware */</span>
<span class="k">static</span> <span class="kt">long</span> <span class="nf">delta</span><span class="p">(</span><span class="k">struct</span> <span class="n">timeval</span> <span class="o">*</span><span class="n">tv1</span><span class="p">,</span> <span class="k">struct</span> <span class="n">timeval</span> <span class="o">*</span><span class="n">tv2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deltv</span><span class="p">;</span>

	<span class="n">deltv</span> <span class="o">=</span> <span class="n">tv2</span><span class="o">-&gt;</span><span class="n">tv_sec</span> <span class="o">-</span> <span class="n">tv1</span><span class="o">-&gt;</span><span class="n">tv_sec</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">deltv</span> <span class="o">&gt;</span> <span class="mi">15</span><span class="p">)</span>
		<span class="n">deltv</span> <span class="o">=</span> <span class="mh">0xFFFFFF</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">deltv</span> <span class="o">=</span> <span class="n">deltv</span><span class="o">*</span><span class="mi">1000000</span> <span class="o">+</span>
			<span class="n">tv2</span><span class="o">-&gt;</span><span class="n">tv_usec</span> <span class="o">-</span>
			<span class="n">tv1</span><span class="o">-&gt;</span><span class="n">tv_usec</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">deltv</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sir_timeout</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * if last received signal was a pulse, but receiving stopped</span>
<span class="cm">	 * within the 9 bit frame, we need to finish this pulse and</span>
<span class="cm">	 * simulate a signal change to from pulse to space. Otherwise</span>
<span class="cm">	 * upper layers will receive two sequences next time.</span>
<span class="cm">	 */</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pulse_end</span><span class="p">;</span>

	<span class="cm">/* avoid interference with interrupt */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">last_value</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifndef LIRC_ON_SA1100</span>
		<span class="cm">/* clear unread bits in UART and restart */</span>
		<span class="n">outb</span><span class="p">(</span><span class="n">UART_FCR_CLEAR_RCVR</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_FCR</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="cm">/* determine &#39;virtual&#39; pulse end: */</span>
		<span class="n">pulse_end</span> <span class="o">=</span> <span class="n">delta</span><span class="p">(</span><span class="o">&amp;</span><span class="n">last_tv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">last_intr_tv</span><span class="p">);</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;timeout add %d for %lu usec</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">last_value</span><span class="p">,</span> <span class="n">pulse_end</span><span class="p">);</span>
		<span class="n">add_read_queue</span><span class="p">(</span><span class="n">last_value</span><span class="p">,</span> <span class="n">pulse_end</span><span class="p">);</span>
		<span class="n">last_value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">last_tv</span> <span class="o">=</span> <span class="n">last_intr_tv</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sir_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timeval</span> <span class="n">curr_tv</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deltv</span><span class="p">;</span>
<span class="cp">#ifdef LIRC_ON_SA1100</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">n</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">Ser2UTSR0</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Deal with any receive errors first.  The bytes in error may be</span>
<span class="cm">	 * the only bytes in the receive FIFO, so we do this first.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">UTSR0_EIF</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">bstat</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">debug</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;EIF</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">bstat</span> <span class="o">=</span> <span class="n">Ser2UTSR1</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">bstat</span> <span class="o">&amp;</span> <span class="n">UTSR1_FRE</span><span class="p">)</span>
				<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;frame error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bstat</span> <span class="o">&amp;</span> <span class="n">UTSR1_ROR</span><span class="p">)</span>
				<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;receive fifo overrun</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bstat</span> <span class="o">&amp;</span> <span class="n">UTSR1_PRE</span><span class="p">)</span>
				<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;parity error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">bstat</span> <span class="o">=</span> <span class="n">Ser2UTDR</span><span class="p">;</span>
		<span class="n">n</span><span class="o">++</span><span class="p">;</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">Ser2UTSR0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">UTSR0_RFS</span> <span class="o">|</span> <span class="n">UTSR0_RID</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">do_gettimeofday</span><span class="p">(</span><span class="o">&amp;</span><span class="n">curr_tv</span><span class="p">);</span>
		<span class="n">deltv</span> <span class="o">=</span> <span class="n">delta</span><span class="p">(</span><span class="o">&amp;</span><span class="n">last_tv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">curr_tv</span><span class="p">);</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">data</span> <span class="o">=</span> <span class="n">Ser2UTDR</span><span class="p">;</span>
			<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%d data: %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">n</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">data</span><span class="p">);</span>
			<span class="n">n</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">UTSR0_RID</span> <span class="o">&amp;&amp;</span> <span class="cm">/* do not empty fifo in order to</span>
<span class="cm">						* get UTSR0_RID in any case */</span>
		      <span class="n">Ser2UTSR1</span> <span class="o">&amp;</span> <span class="n">UTSR1_RNE</span><span class="p">);</span> <span class="cm">/* data ready */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="o">&amp;</span><span class="n">UTSR0_RID</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">add_read_queue</span><span class="p">(</span><span class="mi">0</span> <span class="p">,</span> <span class="n">deltv</span> <span class="o">-</span> <span class="n">n</span> <span class="o">*</span> <span class="n">TIME_CONST</span><span class="p">);</span> <span class="cm">/*space*/</span>
			<span class="n">add_read_queue</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">n</span> <span class="o">*</span> <span class="n">TIME_CONST</span><span class="p">);</span> <span class="cm">/*pulse*/</span>
			<span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">last_tv</span> <span class="o">=</span> <span class="n">curr_tv</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">UTSR0_TFS</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;transmit fifo not full, shouldn&#39;t happen</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* We must clear certain bits. */</span>
	<span class="n">status</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">UTSR0_RID</span> <span class="o">|</span> <span class="n">UTSR0_RBB</span> <span class="o">|</span> <span class="n">UTSR0_REB</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span>
		<span class="n">Ser2UTSR0</span> <span class="o">=</span> <span class="n">status</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deltintrtv</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">iir</span><span class="p">,</span> <span class="n">lsr</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">iir</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">io</span> <span class="o">+</span> <span class="n">UART_IIR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UART_IIR_ID</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">iir</span><span class="o">&amp;</span><span class="n">UART_IIR_ID</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* FIXME toto treba preriedit */</span>
		<span class="k">case</span> <span class="n">UART_IIR_MSI</span>:
			<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">inb</span><span class="p">(</span><span class="n">io</span> <span class="o">+</span> <span class="n">UART_MSR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">UART_IIR_RLSI</span>:
			<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">inb</span><span class="p">(</span><span class="n">io</span> <span class="o">+</span> <span class="n">UART_LSR</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">UART_IIR_THRI</span>:
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">			if (lsr &amp; UART_LSR_THRE) /* FIFO is empty */</span>
<span class="c">				outb(data, io + UART_TX)</span>
<span class="cp">#endif</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">UART_IIR_RDI</span>:
			<span class="cm">/* avoid interference with timer */</span>
			<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="k">do</span> <span class="p">{</span>
				<span class="n">del_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timerlist</span><span class="p">);</span>
				<span class="n">data</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">io</span> <span class="o">+</span> <span class="n">UART_RX</span><span class="p">);</span>
				<span class="n">do_gettimeofday</span><span class="p">(</span><span class="o">&amp;</span><span class="n">curr_tv</span><span class="p">);</span>
				<span class="n">deltv</span> <span class="o">=</span> <span class="n">delta</span><span class="p">(</span><span class="o">&amp;</span><span class="n">last_tv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">curr_tv</span><span class="p">);</span>
				<span class="n">deltintrtv</span> <span class="o">=</span> <span class="n">delta</span><span class="p">(</span><span class="o">&amp;</span><span class="n">last_intr_tv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">curr_tv</span><span class="p">);</span>
				<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;t %lu, d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">deltintrtv</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">data</span><span class="p">);</span>
				<span class="cm">/*</span>
<span class="cm">				 * if nothing came in last X cycles,</span>
<span class="cm">				 * it was gap</span>
<span class="cm">				 */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">deltintrtv</span> <span class="o">&gt;</span> <span class="n">TIME_CONST</span> <span class="o">*</span> <span class="n">threshold</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">last_value</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;GAP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
						<span class="cm">/* simulate signal change */</span>
						<span class="n">add_read_queue</span><span class="p">(</span><span class="n">last_value</span><span class="p">,</span>
							       <span class="n">deltv</span> <span class="o">-</span>
							       <span class="n">deltintrtv</span><span class="p">);</span>
						<span class="n">last_value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
						<span class="n">last_tv</span><span class="p">.</span><span class="n">tv_sec</span> <span class="o">=</span>
							<span class="n">last_intr_tv</span><span class="p">.</span><span class="n">tv_sec</span><span class="p">;</span>
						<span class="n">last_tv</span><span class="p">.</span><span class="n">tv_usec</span> <span class="o">=</span>
							<span class="n">last_intr_tv</span><span class="p">.</span><span class="n">tv_usec</span><span class="p">;</span>
						<span class="n">deltv</span> <span class="o">=</span> <span class="n">deltintrtv</span><span class="p">;</span>
					<span class="p">}</span>
				<span class="p">}</span>
				<span class="n">data</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">^</span> <span class="n">last_value</span><span class="p">)</span> <span class="p">{</span>
					<span class="cm">/*</span>
<span class="cm">					 * deltintrtv &gt; 2*TIME_CONST, remember?</span>
<span class="cm">					 * the other case is timeout</span>
<span class="cm">					 */</span>
					<span class="n">add_read_queue</span><span class="p">(</span><span class="n">last_value</span><span class="p">,</span>
						       <span class="n">deltv</span><span class="o">-</span><span class="n">TIME_CONST</span><span class="p">);</span>
					<span class="n">last_value</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
					<span class="n">last_tv</span> <span class="o">=</span> <span class="n">curr_tv</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">last_tv</span><span class="p">.</span><span class="n">tv_usec</span> <span class="o">&gt;=</span> <span class="n">TIME_CONST</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">last_tv</span><span class="p">.</span><span class="n">tv_usec</span> <span class="o">-=</span> <span class="n">TIME_CONST</span><span class="p">;</span>
					<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
						<span class="n">last_tv</span><span class="p">.</span><span class="n">tv_sec</span><span class="o">--</span><span class="p">;</span>
						<span class="n">last_tv</span><span class="p">.</span><span class="n">tv_usec</span> <span class="o">+=</span> <span class="mi">1000000</span> <span class="o">-</span>
							<span class="n">TIME_CONST</span><span class="p">;</span>
					<span class="p">}</span>
				<span class="p">}</span>
				<span class="n">last_intr_tv</span> <span class="o">=</span> <span class="n">curr_tv</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="p">)</span> <span class="p">{</span>
					<span class="cm">/*</span>
<span class="cm">					 * start timer for end of</span>
<span class="cm">					 * sequence detection</span>
<span class="cm">					 */</span>
					<span class="n">timerlist</span><span class="p">.</span><span class="n">expires</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span>
								<span class="n">SIR_TIMEOUT</span><span class="p">;</span>
					<span class="n">add_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timerlist</span><span class="p">);</span>
				<span class="p">}</span>

				<span class="n">lsr</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">io</span> <span class="o">+</span> <span class="n">UART_LSR</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">lsr</span> <span class="o">&amp;</span> <span class="n">UART_LSR_DR</span><span class="p">);</span> <span class="cm">/* data ready */</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">IRQ_HANDLED</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef LIRC_ON_SA1100</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">send_pulse</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">k</span><span class="p">,</span> <span class="n">delay</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">flag</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * this won&#39;t give us the carrier frequency we really want</span>
<span class="cm">	 * due to integer arithmetic, but we can accept this inaccuracy</span>
<span class="cm">	 */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="n">flag</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">length</span><span class="p">;</span> <span class="n">k</span> <span class="o">+=</span> <span class="n">delay</span><span class="p">,</span> <span class="n">flag</span> <span class="o">=</span> <span class="o">!</span><span class="n">flag</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">flag</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">off</span><span class="p">();</span>
			<span class="n">delay</span> <span class="o">=</span> <span class="n">space_width</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">on</span><span class="p">();</span>
			<span class="n">delay</span> <span class="o">=</span> <span class="n">pulse_width</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">safe_udelay</span><span class="p">(</span><span class="n">delay</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">off</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">send_space</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">off</span><span class="p">();</span>
	<span class="n">safe_udelay</span><span class="p">(</span><span class="n">length</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">send_space</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">safe_udelay</span><span class="p">(</span><span class="n">len</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">send_pulse</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">bytes_out</span> <span class="o">=</span> <span class="n">len</span> <span class="o">/</span> <span class="n">TIME_CONST</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bytes_out</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">bytes_out</span><span class="o">++</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">bytes_out</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">outb</span><span class="p">(</span><span class="n">PULSE</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_TX</span><span class="p">);</span>
		<span class="cm">/* FIXME treba seriozne cakanie z char/serial.c */</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">inb</span><span class="p">(</span><span class="n">io</span> <span class="o">+</span> <span class="n">UART_LSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UART_LSR_THRE</span><span class="p">))</span>
			<span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_SA1100_COLLIE</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sa1100_irda_set_power_collie</span><span class="p">(</span><span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 *  0 - off</span>
<span class="cm">		 *  1 - short range, lowest power</span>
<span class="cm">		 *  2 - medium range, medium power</span>
<span class="cm">		 *  3 - maximum range, high power</span>
<span class="cm">		 */</span>
		<span class="n">ucb1200_set_io_direction</span><span class="p">(</span><span class="n">TC35143_GPIO_IR_ON</span><span class="p">,</span>
					 <span class="n">TC35143_IODIR_OUTPUT</span><span class="p">);</span>
		<span class="n">ucb1200_set_io</span><span class="p">(</span><span class="n">TC35143_GPIO_IR_ON</span><span class="p">,</span> <span class="n">TC35143_IODAT_LOW</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* OFF */</span>
		<span class="n">ucb1200_set_io_direction</span><span class="p">(</span><span class="n">TC35143_GPIO_IR_ON</span><span class="p">,</span>
					 <span class="n">TC35143_IODIR_OUTPUT</span><span class="p">);</span>
		<span class="n">ucb1200_set_io</span><span class="p">(</span><span class="n">TC35143_GPIO_IR_ON</span><span class="p">,</span> <span class="n">TC35143_IODAT_HIGH</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_hardware</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hardware_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="cm">/* reset UART */</span>
<span class="cp">#ifdef LIRC_ON_SA1100</span>
<span class="cp">#ifdef CONFIG_SA1100_BITSY</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_bitsy</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Power on IR module</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">set_bitsy_egpio</span><span class="p">(</span><span class="n">EGPIO_BITSY_IR_ON</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_SA1100_COLLIE</span>
	<span class="n">sa1100_irda_set_power_collie</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>	<span class="cm">/* power on */</span>
<span class="cp">#endif</span>
	<span class="n">sr</span><span class="p">.</span><span class="n">hscr0</span> <span class="o">=</span> <span class="n">Ser2HSCR0</span><span class="p">;</span>

	<span class="n">sr</span><span class="p">.</span><span class="n">utcr0</span> <span class="o">=</span> <span class="n">Ser2UTCR0</span><span class="p">;</span>
	<span class="n">sr</span><span class="p">.</span><span class="n">utcr1</span> <span class="o">=</span> <span class="n">Ser2UTCR1</span><span class="p">;</span>
	<span class="n">sr</span><span class="p">.</span><span class="n">utcr2</span> <span class="o">=</span> <span class="n">Ser2UTCR2</span><span class="p">;</span>
	<span class="n">sr</span><span class="p">.</span><span class="n">utcr3</span> <span class="o">=</span> <span class="n">Ser2UTCR3</span><span class="p">;</span>
	<span class="n">sr</span><span class="p">.</span><span class="n">utcr4</span> <span class="o">=</span> <span class="n">Ser2UTCR4</span><span class="p">;</span>

	<span class="n">sr</span><span class="p">.</span><span class="n">utdr</span> <span class="o">=</span> <span class="n">Ser2UTDR</span><span class="p">;</span>
	<span class="n">sr</span><span class="p">.</span><span class="n">utsr0</span> <span class="o">=</span> <span class="n">Ser2UTSR0</span><span class="p">;</span>
	<span class="n">sr</span><span class="p">.</span><span class="n">utsr1</span> <span class="o">=</span> <span class="n">Ser2UTSR1</span><span class="p">;</span>

	<span class="cm">/* configure GPIO */</span>
	<span class="cm">/* output */</span>
	<span class="n">PPDR</span> <span class="o">|=</span> <span class="n">PPC_TXD2</span><span class="p">;</span>
	<span class="n">PSDR</span> <span class="o">|=</span> <span class="n">PPC_TXD2</span><span class="p">;</span>
	<span class="cm">/* set output to 0 */</span>
	<span class="n">off</span><span class="p">();</span>

	<span class="cm">/* Enable HP-SIR modulation, and ensure that the port is disabled. */</span>
	<span class="n">Ser2UTCR3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">Ser2HSCR0</span> <span class="o">=</span> <span class="n">sr</span><span class="p">.</span><span class="n">hscr0</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">HSCR0_HSSP</span><span class="p">);</span>

	<span class="cm">/* clear status register to prevent unwanted interrupts */</span>
	<span class="n">Ser2UTSR0</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">UTSR0_RID</span> <span class="o">|</span> <span class="n">UTSR0_RBB</span> <span class="o">|</span> <span class="n">UTSR0_REB</span><span class="p">);</span>

	<span class="cm">/* 7N1 */</span>
	<span class="n">Ser2UTCR0</span> <span class="o">=</span> <span class="n">UTCR0_1StpBit</span><span class="o">|</span><span class="n">UTCR0_7BitData</span><span class="p">;</span>
	<span class="cm">/* 115200 */</span>
	<span class="n">Ser2UTCR1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">Ser2UTCR2</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="cm">/* use HPSIR, 1.6 usec pulses */</span>
	<span class="n">Ser2UTCR4</span> <span class="o">=</span> <span class="n">UTCR4_HPSIR</span><span class="o">|</span><span class="n">UTCR4_Z1_6us</span><span class="p">;</span>

	<span class="cm">/* enable receiver, receive fifo interrupt */</span>
	<span class="n">Ser2UTCR3</span> <span class="o">=</span> <span class="n">UTCR3_RXE</span><span class="o">|</span><span class="n">UTCR3_RIE</span><span class="p">;</span>

	<span class="cm">/* clear status register to prevent unwanted interrupts */</span>
	<span class="n">Ser2UTSR0</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">UTSR0_RID</span> <span class="o">|</span> <span class="n">UTSR0_RBB</span> <span class="o">|</span> <span class="n">UTSR0_REB</span><span class="p">);</span>

<span class="cp">#elif defined(LIRC_SIR_TEKRAM)</span>
	<span class="cm">/* disable FIFO */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_FCR</span><span class="p">,</span>
	      <span class="n">UART_FCR_CLEAR_RCVR</span><span class="o">|</span>
	      <span class="n">UART_FCR_CLEAR_XMIT</span><span class="o">|</span>
	      <span class="n">UART_FCR_TRIGGER_1</span><span class="p">);</span>

	<span class="cm">/* Set DLAB 0. */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">sinp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">UART_LCR_DLAB</span><span class="p">));</span>

	<span class="cm">/* First of all, disable all interrupts */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_IER</span><span class="p">,</span> <span class="n">sinp</span><span class="p">(</span><span class="n">UART_IER</span><span class="p">)</span> <span class="o">&amp;</span>
	      <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">UART_IER_MSI</span><span class="o">|</span><span class="n">UART_IER_RLSI</span><span class="o">|</span><span class="n">UART_IER_THRI</span><span class="o">|</span><span class="n">UART_IER_RDI</span><span class="p">)));</span>

	<span class="cm">/* Set DLAB 1. */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">sinp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">)</span> <span class="o">|</span> <span class="n">UART_LCR_DLAB</span><span class="p">);</span>

	<span class="cm">/* Set divisor to 12 =&gt; 9600 Baud */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLL</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>

	<span class="cm">/* Set DLAB 0. */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">sinp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">UART_LCR_DLAB</span><span class="p">));</span>

	<span class="cm">/* power supply */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="n">safe_udelay</span><span class="p">(</span><span class="mi">50</span><span class="o">*</span><span class="mi">1000</span><span class="p">);</span>

	<span class="cm">/* -DTR low -&gt; reset PIC */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="o">*</span><span class="mi">1000</span><span class="p">);</span>

	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>


	<span class="cm">/* -RTS low -&gt; send control byte */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_TX</span><span class="p">,</span> <span class="n">TEKRAM_115200</span><span class="o">|</span><span class="n">TEKRAM_PW</span><span class="p">);</span>

	<span class="cm">/* one byte takes ~1042 usec to transmit at 9600,8N1 */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1500</span><span class="p">);</span>

	<span class="cm">/* back to normal operation */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">1500</span><span class="p">);</span>

	<span class="cm">/* read previous control byte */</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">LIRC_DRIVER_NAME</span>
	       <span class="s">&quot;: 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sinp</span><span class="p">(</span><span class="n">UART_RX</span><span class="p">));</span>

	<span class="cm">/* Set DLAB 1. */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">sinp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">)</span> <span class="o">|</span> <span class="n">UART_LCR_DLAB</span><span class="p">);</span>

	<span class="cm">/* Set divisor to 1 =&gt; 115200 Baud */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Set DLAB 0, 8 Bit */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">UART_LCR_WLEN8</span><span class="p">);</span>
	<span class="cm">/* enable interrupts */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_IER</span><span class="p">,</span> <span class="n">sinp</span><span class="p">(</span><span class="n">UART_IER</span><span class="p">)</span><span class="o">|</span><span class="n">UART_IER_RDI</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_MCR</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_IER</span><span class="p">);</span>
	<span class="cm">/* init UART */</span>
	<span class="cm">/* set DLAB, speed = 115200 */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">UART_LCR_DLAB</span> <span class="o">|</span> <span class="n">UART_LCR_WLEN7</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_LCR</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_DLL</span><span class="p">);</span> <span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_DLM</span><span class="p">);</span>
	<span class="cm">/* 7N1+start = 9 bits at 115200 ~ 3 bits at 44000 */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">UART_LCR_WLEN7</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_LCR</span><span class="p">);</span>
	<span class="cm">/* FIFO operation */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">UART_FCR_ENABLE_FIFO</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_FCR</span><span class="p">);</span>
	<span class="cm">/* interrupts */</span>
	<span class="cm">/* outb(UART_IER_RLSI|UART_IER_RDI|UART_IER_THRI, io + UART_IER); */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">UART_IER_RDI</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_IER</span><span class="p">);</span>
	<span class="cm">/* turn on UART */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_MCR</span><span class="p">);</span>
<span class="cp">#ifdef LIRC_SIR_ACTISYS_ACT200L</span>
	<span class="n">init_act200</span><span class="p">();</span>
<span class="cp">#elif defined(LIRC_SIR_ACTISYS_ACT220L)</span>
	<span class="n">init_act220</span><span class="p">();</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hardware_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">drop_hardware</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hardware_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

<span class="cp">#ifdef LIRC_ON_SA1100</span>
	<span class="n">Ser2UTCR3</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">Ser2UTCR0</span> <span class="o">=</span> <span class="n">sr</span><span class="p">.</span><span class="n">utcr0</span><span class="p">;</span>
	<span class="n">Ser2UTCR1</span> <span class="o">=</span> <span class="n">sr</span><span class="p">.</span><span class="n">utcr1</span><span class="p">;</span>
	<span class="n">Ser2UTCR2</span> <span class="o">=</span> <span class="n">sr</span><span class="p">.</span><span class="n">utcr2</span><span class="p">;</span>
	<span class="n">Ser2UTCR4</span> <span class="o">=</span> <span class="n">sr</span><span class="p">.</span><span class="n">utcr4</span><span class="p">;</span>
	<span class="n">Ser2UTCR3</span> <span class="o">=</span> <span class="n">sr</span><span class="p">.</span><span class="n">utcr3</span><span class="p">;</span>

	<span class="n">Ser2HSCR0</span> <span class="o">=</span> <span class="n">sr</span><span class="p">.</span><span class="n">hscr0</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_SA1100_BITSY</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_bitsy</span><span class="p">())</span>
		<span class="n">clr_bitsy_egpio</span><span class="p">(</span><span class="n">EGPIO_BITSY_IR_ON</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_SA1100_COLLIE</span>
	<span class="n">sa1100_irda_set_power_collie</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* power off */</span>
<span class="cp">#endif</span>
<span class="cp">#else</span>
	<span class="cm">/* turn off interrupts */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">io</span> <span class="o">+</span> <span class="n">UART_IER</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hardware_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* SECTION: Initialisation */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_port</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/* get I/O port access and IRQ line */</span>
<span class="cp">#ifndef LIRC_ON_SA1100</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_region</span><span class="p">(</span><span class="n">io</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">LIRC_DRIVER_NAME</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">LIRC_DRIVER_NAME</span>
		       <span class="s">&quot;: i/o port 0x%.4x already in use.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">io</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">sir_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			     <span class="n">LIRC_DRIVER_NAME</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#               ifndef LIRC_ON_SA1100</span>
		<span class="n">release_region</span><span class="p">(</span><span class="n">io</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
<span class="cp">#               endif</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">LIRC_DRIVER_NAME</span>
			<span class="s">&quot;: IRQ %d already in use.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#ifndef LIRC_ON_SA1100</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">LIRC_DRIVER_NAME</span>
		<span class="s">&quot;: I/O port 0x%.4x, IRQ %d.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">io</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">init_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timerlist</span><span class="p">);</span>
	<span class="n">timerlist</span><span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="n">sir_timeout</span><span class="p">;</span>
	<span class="n">timerlist</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="mh">0xabadcafe</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">drop_port</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">del_timer_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timerlist</span><span class="p">);</span>
<span class="cp">#ifndef LIRC_ON_SA1100</span>
	<span class="n">release_region</span><span class="p">(</span><span class="n">io</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cp">#ifdef LIRC_SIR_ACTISYS_ACT200L</span>
<span class="cm">/* Crystal/Cirrus CS8130 IR transceiver, used in Actisys Act200L dongle */</span>
<span class="cm">/* some code borrowed from Linux IRDA driver */</span>

<span class="cm">/* Register 0: Control register #1 */</span>
<span class="cp">#define ACT200L_REG0    0x00</span>
<span class="cp">#define ACT200L_TXEN    0x01 </span><span class="cm">/* Enable transmitter */</span><span class="cp"></span>
<span class="cp">#define ACT200L_RXEN    0x02 </span><span class="cm">/* Enable receiver */</span><span class="cp"></span>
<span class="cp">#define ACT200L_ECHO    0x08 </span><span class="cm">/* Echo control chars */</span><span class="cp"></span>

<span class="cm">/* Register 1: Control register #2 */</span>
<span class="cp">#define ACT200L_REG1    0x10</span>
<span class="cp">#define ACT200L_LODB    0x01 </span><span class="cm">/* Load new baud rate count value */</span><span class="cp"></span>
<span class="cp">#define ACT200L_WIDE    0x04 </span><span class="cm">/* Expand the maximum allowable pulse */</span><span class="cp"></span>

<span class="cm">/* Register 3: Transmit mode register #2 */</span>
<span class="cp">#define ACT200L_REG3    0x30</span>
<span class="cp">#define ACT200L_B0      0x01 </span><span class="cm">/* DataBits, 0=6, 1=7, 2=8, 3=9(8P)  */</span><span class="cp"></span>
<span class="cp">#define ACT200L_B1      0x02 </span><span class="cm">/* DataBits, 0=6, 1=7, 2=8, 3=9(8P)  */</span><span class="cp"></span>
<span class="cp">#define ACT200L_CHSY    0x04 </span><span class="cm">/* StartBit Synced 0=bittime, 1=startbit */</span><span class="cp"></span>

<span class="cm">/* Register 4: Output Power register */</span>
<span class="cp">#define ACT200L_REG4    0x40</span>
<span class="cp">#define ACT200L_OP0     0x01 </span><span class="cm">/* Enable LED1C output */</span><span class="cp"></span>
<span class="cp">#define ACT200L_OP1     0x02 </span><span class="cm">/* Enable LED2C output */</span><span class="cp"></span>
<span class="cp">#define ACT200L_BLKR    0x04</span>

<span class="cm">/* Register 5: Receive Mode register */</span>
<span class="cp">#define ACT200L_REG5    0x50</span>
<span class="cp">#define ACT200L_RWIDL   0x01 </span><span class="cm">/* fixed 1.6us pulse mode */</span><span class="cp"></span>
    <span class="cm">/*.. other various IRDA bit modes, and TV remote modes..*/</span>

<span class="cm">/* Register 6: Receive Sensitivity register #1 */</span>
<span class="cp">#define ACT200L_REG6    0x60</span>
<span class="cp">#define ACT200L_RS0     0x01 </span><span class="cm">/* receive threshold bit 0 */</span><span class="cp"></span>
<span class="cp">#define ACT200L_RS1     0x02 </span><span class="cm">/* receive threshold bit 1 */</span><span class="cp"></span>

<span class="cm">/* Register 7: Receive Sensitivity register #2 */</span>
<span class="cp">#define ACT200L_REG7    0x70</span>
<span class="cp">#define ACT200L_ENPOS   0x04 </span><span class="cm">/* Ignore the falling edge */</span><span class="cp"></span>

<span class="cm">/* Register 8,9: Baud Rate Divider register #1,#2 */</span>
<span class="cp">#define ACT200L_REG8    0x80</span>
<span class="cp">#define ACT200L_REG9    0x90</span>

<span class="cp">#define ACT200L_2400    0x5f</span>
<span class="cp">#define ACT200L_9600    0x17</span>
<span class="cp">#define ACT200L_19200   0x0b</span>
<span class="cp">#define ACT200L_38400   0x05</span>
<span class="cp">#define ACT200L_57600   0x03</span>
<span class="cp">#define ACT200L_115200  0x01</span>

<span class="cm">/* Register 13: Control register #3 */</span>
<span class="cp">#define ACT200L_REG13   0xd0</span>
<span class="cp">#define ACT200L_SHDW    0x01 </span><span class="cm">/* Enable access to shadow registers */</span><span class="cp"></span>

<span class="cm">/* Register 15: Status register */</span>
<span class="cp">#define ACT200L_REG15   0xf0</span>

<span class="cm">/* Register 21: Control register #4 */</span>
<span class="cp">#define ACT200L_REG21   0x50</span>
<span class="cp">#define ACT200L_EXCK    0x02 </span><span class="cm">/* Disable clock output driver */</span><span class="cp"></span>
<span class="cp">#define ACT200L_OSCL    0x04 </span><span class="cm">/* oscillator in low power, medium accuracy mode */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">init_act200</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">control</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">ACT200L_REG15</span><span class="p">,</span>
		<span class="n">ACT200L_REG13</span> <span class="o">|</span> <span class="n">ACT200L_SHDW</span><span class="p">,</span>
		<span class="n">ACT200L_REG21</span> <span class="o">|</span> <span class="n">ACT200L_EXCK</span> <span class="o">|</span> <span class="n">ACT200L_OSCL</span><span class="p">,</span>
		<span class="n">ACT200L_REG13</span><span class="p">,</span>
		<span class="n">ACT200L_REG7</span>  <span class="o">|</span> <span class="n">ACT200L_ENPOS</span><span class="p">,</span>
		<span class="n">ACT200L_REG6</span>  <span class="o">|</span> <span class="n">ACT200L_RS0</span>  <span class="o">|</span> <span class="n">ACT200L_RS1</span><span class="p">,</span>
		<span class="n">ACT200L_REG5</span>  <span class="o">|</span> <span class="n">ACT200L_RWIDL</span><span class="p">,</span>
		<span class="n">ACT200L_REG4</span>  <span class="o">|</span> <span class="n">ACT200L_OP0</span>  <span class="o">|</span> <span class="n">ACT200L_OP1</span> <span class="o">|</span> <span class="n">ACT200L_BLKR</span><span class="p">,</span>
		<span class="n">ACT200L_REG3</span>  <span class="o">|</span> <span class="n">ACT200L_B0</span><span class="p">,</span>
		<span class="n">ACT200L_REG0</span>  <span class="o">|</span> <span class="n">ACT200L_TXEN</span> <span class="o">|</span> <span class="n">ACT200L_RXEN</span><span class="p">,</span>
		<span class="n">ACT200L_REG8</span> <span class="o">|</span>  <span class="p">(</span><span class="n">ACT200L_115200</span>       <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">),</span>
		<span class="n">ACT200L_REG9</span> <span class="o">|</span> <span class="p">((</span><span class="n">ACT200L_115200</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">),</span>
		<span class="n">ACT200L_REG1</span> <span class="o">|</span> <span class="n">ACT200L_LODB</span> <span class="o">|</span> <span class="n">ACT200L_WIDE</span>
	<span class="p">};</span>

	<span class="cm">/* Set DLAB 1. */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">UART_LCR_DLAB</span> <span class="o">|</span> <span class="n">UART_LCR_WLEN8</span><span class="p">);</span>

	<span class="cm">/* Set divisor to 12 =&gt; 9600 Baud */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLL</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>

	<span class="cm">/* Set DLAB 0. */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">UART_LCR_WLEN8</span><span class="p">);</span>
	<span class="cm">/* Set divisor to 12 =&gt; 9600 Baud */</span>

	<span class="cm">/* power supply */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">50</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">safe_udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>

		<span class="cm">/* Reset the dongle : set RTS low for 25 ms */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">25</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>

	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="cm">/* Clear DTR and set RTS to enter command mode */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>

	<span class="cm">/* send out the control register settings for 115K 7N1 SIR operation */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">control</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">soutp</span><span class="p">(</span><span class="n">UART_TX</span><span class="p">,</span> <span class="n">control</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="cm">/* one byte takes ~1042 usec to transmit at 9600,8N1 */</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1500</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* back to normal operation */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">1500</span><span class="p">);</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">sinp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">)</span> <span class="o">|</span> <span class="n">UART_LCR_DLAB</span><span class="p">);</span>

	<span class="cm">/* Set DLAB 1. */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">UART_LCR_DLAB</span> <span class="o">|</span> <span class="n">UART_LCR_WLEN7</span><span class="p">);</span>

	<span class="cm">/* Set divisor to 1 =&gt; 115200 Baud */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Set DLAB 0. */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">sinp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">UART_LCR_DLAB</span><span class="p">));</span>

	<span class="cm">/* Set DLAB 0, 7 Bit */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">UART_LCR_WLEN7</span><span class="p">);</span>

	<span class="cm">/* enable interrupts */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_IER</span><span class="p">,</span> <span class="n">sinp</span><span class="p">(</span><span class="n">UART_IER</span><span class="p">)</span><span class="o">|</span><span class="n">UART_IER_RDI</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef LIRC_SIR_ACTISYS_ACT220L</span>
<span class="cm">/*</span>
<span class="cm"> * Derived from linux IrDA driver (net/irda/actisys.c)</span>
<span class="cm"> * Drop me a mail for any kind of comment: maxx@spaceboyz.net</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="nf">init_act220</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* DLAB 1 */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">UART_LCR_DLAB</span><span class="o">|</span><span class="n">UART_LCR_WLEN7</span><span class="p">);</span>

	<span class="cm">/* 9600 baud */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLL</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>

	<span class="cm">/* DLAB 0 */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">UART_LCR_WLEN7</span><span class="p">);</span>

	<span class="cm">/* reset the dongle, set DTR low for 10us */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="cm">/* back to normal (still 9600) */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * send RTS pulses until we reach 115200</span>
<span class="cm">	 * i hope this is really the same for act220l/act220l+</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="cm">/* set RTS low for 10 us */</span>
		<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="cm">/* set RTS high for 10 us */</span>
		<span class="n">soutp</span><span class="p">(</span><span class="n">UART_MCR</span><span class="p">,</span> <span class="n">UART_MCR_RTS</span><span class="o">|</span><span class="n">UART_MCR_DTR</span><span class="o">|</span><span class="n">UART_MCR_OUT2</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* back to normal operation */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1500</span><span class="p">);</span> <span class="cm">/* better safe than sorry ;) */</span>

	<span class="cm">/* Set DLAB 1. */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">UART_LCR_DLAB</span> <span class="o">|</span> <span class="n">UART_LCR_WLEN7</span><span class="p">);</span>

	<span class="cm">/* Set divisor to 1 =&gt; 115200 Baud */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_DLL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Set DLAB 0, 7 Bit */</span>
	<span class="cm">/* The dongle doesn&#39;t seem to have any problems with operation at 7N1 */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_LCR</span><span class="p">,</span> <span class="n">UART_LCR_WLEN7</span><span class="p">);</span>

	<span class="cm">/* enable interrupts */</span>
	<span class="n">soutp</span><span class="p">(</span><span class="n">UART_IER</span><span class="p">,</span> <span class="n">UART_IER_RDI</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_lirc_sir</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lirc_read_queue</span><span class="p">);</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">init_port</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
	<span class="n">init_hardware</span><span class="p">();</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">LIRC_DRIVER_NAME</span>
		<span class="s">&quot;: Installed.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">lirc_sir_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">init_chrdev</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">init_lirc_sir</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drop_chrdev</span><span class="p">();</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">lirc_sir_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drop_hardware</span><span class="p">();</span>
	<span class="n">drop_chrdev</span><span class="p">();</span>
	<span class="n">drop_port</span><span class="p">();</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">LIRC_DRIVER_NAME</span> <span class="s">&quot;: Uninstalled.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">lirc_sir_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">lirc_sir_exit</span><span class="p">);</span>

<span class="cp">#ifdef LIRC_SIR_TEKRAM</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Infrared receiver driver for Tekram Irmate 210&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Christoph Bartelmus&quot;</span><span class="p">);</span>
<span class="cp">#elif defined(LIRC_ON_SA1100)</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;LIRC driver for StrongARM SA1100 embedded microprocessor&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Christoph Bartelmus&quot;</span><span class="p">);</span>
<span class="cp">#elif defined(LIRC_SIR_ACTISYS_ACT200L)</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;LIRC driver for Actisys Act200L&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Karl Bongers&quot;</span><span class="p">);</span>
<span class="cp">#elif defined(LIRC_SIR_ACTISYS_ACT220L)</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;LIRC driver for Actisys Act220L(+)&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Jan Roemisch&quot;</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Infrared receiver driver for SIR type serial ports&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Milan Pikula&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

<span class="cp">#ifdef LIRC_ON_SA1100</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="s">&quot;Interrupt (16)&quot;</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">io</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">io</span><span class="p">,</span> <span class="s">&quot;I/O address base (0x3f8 or 0x2f8)&quot;</span><span class="p">);</span>

<span class="n">module_param</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="s">&quot;Interrupt (4 or 3)&quot;</span><span class="p">);</span>

<span class="n">module_param</span><span class="p">(</span><span class="n">threshold</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">threshold</span><span class="p">,</span> <span class="s">&quot;space detection threshold (3)&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="n">module_param</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="n">S_IRUGO</span> <span class="o">|</span> <span class="n">S_IWUSR</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="s">&quot;Enable debugging messages&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
