

================================================================
== Vitis HLS Report for 'applyConvolution_Pipeline_VITIS_LOOP_34_5'
================================================================
* Date:           Fri May 24 15:44:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.312 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_5  |        ?|        ?|        22|          9|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 9, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ch_1 = alloca i32 1" [Convolutie/source/Convolutie.c:34]   --->   Operation 25 'alloca' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum_0_6 = alloca i32 1"   --->   Operation 26 'alloca' 'sum_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sum_1_6 = alloca i32 1"   --->   Operation 27 'alloca' 'sum_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sum_2_6 = alloca i32 1"   --->   Operation 28 'alloca' 'sum_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %kernel_load"   --->   Operation 30 'read' 'kernel_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add_ln30_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln30_1"   --->   Operation 31 'read' 'add_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels"   --->   Operation 32 'read' 'channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sum_0_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_0_5"   --->   Operation 33 'read' 'sum_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sum_1_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1_5"   --->   Operation 34 'read' 'sum_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sum_2_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_2_5"   --->   Operation 35 'read' 'sum_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_2_5_read, i32 %sum_2_6"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_1_5_read, i32 %sum_1_6"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sum_0_5_read, i32 %sum_0_6"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln34 = store i31 0, i31 %ch_1" [Convolutie/source/Convolutie.c:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body24"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ch = load i31 %ch_1" [Convolutie/source/Convolutie.c:36]   --->   Operation 41 'load' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i31 %ch" [Convolutie/source/Convolutie.c:34]   --->   Operation 42 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.55ns)   --->   "%icmp_ln34 = icmp_slt  i32 %zext_ln34, i32 %channels_read" [Convolutie/source/Convolutie.c:34]   --->   Operation 43 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc42.loopexit.exitStub, void %for.body24.split" [Convolutie/source/Convolutie.c:34]   --->   Operation 44 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i8 %input_r, i64 %add_ln30_1_read" [Convolutie/source/Convolutie.c:34]   --->   Operation 45 'getelementptr' 'input_r_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Convolutie/source/Convolutie.c:34]   --->   Operation 46 'specpipeline' 'specpipeline_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Convolutie/source/Convolutie.c:34]   --->   Operation 47 'specloopname' 'specloopname_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.52ns)   --->   "%icmp_ln35 = icmp_ult  i31 %ch, i31 3" [Convolutie/source/Convolutie.c:35]   --->   Operation 48 'icmp' 'icmp_ln35' <Predicate = (icmp_ln34)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc, void %if.then26_ifconv" [Convolutie/source/Convolutie.c:35]   --->   Operation 49 'br' 'br_ln35' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 50 [1/1] (5.84ns)   --->   "%input_r_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %input_r_addr" [Convolutie/source/Convolutie.c:36]   --->   Operation 50 'read' 'input_r_addr_read' <Predicate = (icmp_ln34 & icmp_ln35)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %input_r_addr_read" [Convolutie/source/Convolutie.c:36]   --->   Operation 51 'zext' 'zext_ln36' <Predicate = (icmp_ln34 & icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 52 [7/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln36" [Convolutie/source/Convolutie.c:36]   --->   Operation 52 'sitofp' 'conv' <Predicate = (icmp_ln34 & icmp_ln35)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.31>
ST_4 : Operation 53 [6/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln36" [Convolutie/source/Convolutie.c:36]   --->   Operation 53 'sitofp' 'conv' <Predicate = (icmp_ln34 & icmp_ln35)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.31>
ST_5 : Operation 54 [5/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln36" [Convolutie/source/Convolutie.c:36]   --->   Operation 54 'sitofp' 'conv' <Predicate = (icmp_ln34 & icmp_ln35)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.31>
ST_6 : Operation 55 [4/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln36" [Convolutie/source/Convolutie.c:36]   --->   Operation 55 'sitofp' 'conv' <Predicate = (icmp_ln34 & icmp_ln35)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.31>
ST_7 : Operation 56 [3/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln36" [Convolutie/source/Convolutie.c:36]   --->   Operation 56 'sitofp' 'conv' <Predicate = (icmp_ln34 & icmp_ln35)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.31>
ST_8 : Operation 57 [2/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln36" [Convolutie/source/Convolutie.c:36]   --->   Operation 57 'sitofp' 'conv' <Predicate = (icmp_ln34 & icmp_ln35)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.31>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (2.52ns)   --->   "%add_ln34 = add i31 %ch, i31 1" [Convolutie/source/Convolutie.c:34]   --->   Operation 59 'add' 'add_ln34' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/7] (6.31ns)   --->   "%conv = sitofp i32 %zext_ln36" [Convolutie/source/Convolutie.c:36]   --->   Operation 60 'sitofp' 'conv' <Predicate = (icmp_ln34 & icmp_ln35)> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i31 %ch" [Convolutie/source/Convolutie.c:36]   --->   Operation 61 'trunc' 'trunc_ln36' <Predicate = (icmp_ln34 & icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln34 = store i31 %add_ln34, i31 %ch_1" [Convolutie/source/Convolutie.c:34]   --->   Operation 62 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 1.58>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.body24" [Convolutie/source/Convolutie.c:34]   --->   Operation 63 'br' 'br_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 64 [4/4] (5.70ns)   --->   "%mul = fmul i32 %kernel_load_read, i32 %conv" [Convolutie/source/Convolutie.c:36]   --->   Operation 64 'fmul' 'mul' <Predicate = (icmp_ln35)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 65 [3/4] (5.70ns)   --->   "%mul = fmul i32 %kernel_load_read, i32 %conv" [Convolutie/source/Convolutie.c:36]   --->   Operation 65 'fmul' 'mul' <Predicate = (icmp_ln35)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 66 [2/4] (5.70ns)   --->   "%mul = fmul i32 %kernel_load_read, i32 %conv" [Convolutie/source/Convolutie.c:36]   --->   Operation 66 'fmul' 'mul' <Predicate = (icmp_ln35)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%sum_0_6_load_1 = load i32 %sum_0_6" [Convolutie/source/Convolutie.c:36]   --->   Operation 67 'load' 'sum_0_6_load_1' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%sum_1_6_load_1 = load i32 %sum_1_6" [Convolutie/source/Convolutie.c:36]   --->   Operation 68 'load' 'sum_1_6_load_1' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%sum_2_6_load_1 = load i32 %sum_2_6" [Convolutie/source/Convolutie.c:36]   --->   Operation 69 'load' 'sum_2_6_load_1' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_13 : Operation 70 [1/4] (5.70ns)   --->   "%mul = fmul i32 %kernel_load_read, i32 %conv" [Convolutie/source/Convolutie.c:36]   --->   Operation 70 'fmul' 'mul' <Predicate = (icmp_ln35)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 71 [1/1] (1.70ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %sum_0_6_load_1, i32 %sum_1_6_load_1, i32 %sum_2_6_load_1, i2 %trunc_ln36" [Convolutie/source/Convolutie.c:36]   --->   Operation 71 'mux' 'tmp_2' <Predicate = (icmp_ln35)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%sum_0_6_load = load i32 %sum_0_6"   --->   Operation 90 'load' 'sum_0_6_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%sum_1_6_load = load i32 %sum_1_6"   --->   Operation 91 'load' 'sum_1_6_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%sum_2_6_load = load i32 %sum_2_6"   --->   Operation 92 'load' 'sum_2_6_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_6_out, i32 %sum_2_6_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_1_6_out, i32 %sum_1_6_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_0_6_out, i32 %sum_0_6_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.39>
ST_14 : Operation 72 [8/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:36]   --->   Operation 72 'fadd' 'sum_2_4' <Predicate = (icmp_ln35)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.39>
ST_15 : Operation 73 [7/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:36]   --->   Operation 73 'fadd' 'sum_2_4' <Predicate = (icmp_ln35)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.39>
ST_16 : Operation 74 [6/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:36]   --->   Operation 74 'fadd' 'sum_2_4' <Predicate = (icmp_ln35)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.39>
ST_17 : Operation 75 [5/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:36]   --->   Operation 75 'fadd' 'sum_2_4' <Predicate = (icmp_ln35)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.39>
ST_18 : Operation 76 [4/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:36]   --->   Operation 76 'fadd' 'sum_2_4' <Predicate = (icmp_ln35)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.39>
ST_19 : Operation 77 [3/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:36]   --->   Operation 77 'fadd' 'sum_2_4' <Predicate = (icmp_ln35)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.39>
ST_20 : Operation 78 [2/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:36]   --->   Operation 78 'fadd' 'sum_2_4' <Predicate = (icmp_ln35)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.39>
ST_21 : Operation 79 [1/8] (5.39ns)   --->   "%sum_2_4 = fadd i32 %tmp_2, i32 %mul" [Convolutie/source/Convolutie.c:36]   --->   Operation 79 'fadd' 'sum_2_4' <Predicate = (icmp_ln35)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 80 [1/1] (1.56ns)   --->   "%icmp_ln36 = icmp_eq  i2 %trunc_ln36, i2 0" [Convolutie/source/Convolutie.c:36]   --->   Operation 80 'icmp' 'icmp_ln36' <Predicate = (icmp_ln35)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 81 [1/1] (1.56ns)   --->   "%icmp_ln36_1 = icmp_eq  i2 %trunc_ln36, i2 1" [Convolutie/source/Convolutie.c:36]   --->   Operation 81 'icmp' 'icmp_ln36_1' <Predicate = (icmp_ln35)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sum_2)   --->   "%or_ln36 = or i1 %icmp_ln36, i1 %icmp_ln36_1" [Convolutie/source/Convolutie.c:36]   --->   Operation 82 'or' 'or_ln36' <Predicate = (icmp_ln35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%sum_2 = select i1 %or_ln36, i32 %sum_2_6_load_1, i32 %sum_2_4" [Convolutie/source/Convolutie.c:36]   --->   Operation 83 'select' 'sum_2' <Predicate = (icmp_ln35)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 84 [1/1] (0.69ns)   --->   "%sum_2_2 = select i1 %icmp_ln36_1, i32 %sum_2_4, i32 %sum_1_6_load_1" [Convolutie/source/Convolutie.c:36]   --->   Operation 84 'select' 'sum_2_2' <Predicate = (icmp_ln35)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 85 [1/1] (0.69ns)   --->   "%sum_2_3 = select i1 %icmp_ln36, i32 %sum_2_4, i32 %sum_0_6_load_1" [Convolutie/source/Convolutie.c:36]   --->   Operation 85 'select' 'sum_2_3' <Predicate = (icmp_ln35)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %sum_2, i32 %sum_2_6" [Convolutie/source/Convolutie.c:36]   --->   Operation 86 'store' 'store_ln36' <Predicate = (icmp_ln35)> <Delay = 1.58>
ST_22 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %sum_2_2, i32 %sum_1_6" [Convolutie/source/Convolutie.c:36]   --->   Operation 87 'store' 'store_ln36' <Predicate = (icmp_ln35)> <Delay = 1.58>
ST_22 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %sum_2_3, i32 %sum_0_6" [Convolutie/source/Convolutie.c:36]   --->   Operation 88 'store' 'store_ln36' <Predicate = (icmp_ln35)> <Delay = 1.58>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc" [Convolutie/source/Convolutie.c:37]   --->   Operation 89 'br' 'br_ln37' <Predicate = (icmp_ln35)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_2_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_1_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_0_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_2_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_1_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_0_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ch_1              (alloca       ) [ 01111111110000000000000]
sum_0_6           (alloca       ) [ 01111111111111111111111]
sum_1_6           (alloca       ) [ 01111111111111111111111]
sum_2_6           (alloca       ) [ 01111111111111111111111]
specinterface_ln0 (specinterface) [ 00000000000000000000000]
kernel_load_read  (read         ) [ 01111111111111000000000]
add_ln30_1_read   (read         ) [ 00000000000000000000000]
channels_read     (read         ) [ 00000000000000000000000]
sum_0_5_read      (read         ) [ 00000000000000000000000]
sum_1_5_read      (read         ) [ 00000000000000000000000]
sum_2_5_read      (read         ) [ 00000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000]
store_ln34        (store        ) [ 00000000000000000000000]
br_ln0            (br           ) [ 00000000000000000000000]
ch                (load         ) [ 00111111110000000000000]
zext_ln34         (zext         ) [ 00000000000000000000000]
icmp_ln34         (icmp         ) [ 01111111111111000000000]
br_ln34           (br           ) [ 00000000000000000000000]
input_r_addr      (getelementptr) [ 00100000000000000000000]
specpipeline_ln34 (specpipeline ) [ 00000000000000000000000]
specloopname_ln34 (specloopname ) [ 00000000000000000000000]
icmp_ln35         (icmp         ) [ 01111111111111111111111]
br_ln35           (br           ) [ 00000000000000000000000]
input_r_addr_read (read         ) [ 00010000000000000000000]
zext_ln36         (zext         ) [ 00001111110000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000]
add_ln34          (add          ) [ 00000000000000000000000]
conv              (sitofp       ) [ 01111000001111000000000]
trunc_ln36        (trunc        ) [ 01111111111111111111111]
store_ln34        (store        ) [ 00000000000000000000000]
br_ln34           (br           ) [ 00000000000000000000000]
sum_0_6_load_1    (load         ) [ 01111111110000111111111]
sum_1_6_load_1    (load         ) [ 01111111110000111111111]
sum_2_6_load_1    (load         ) [ 01111111110000111111111]
mul               (fmul         ) [ 01110111110000111111110]
tmp_2             (mux          ) [ 01110111110000111111110]
sum_2_4           (fadd         ) [ 00001000000000000000001]
icmp_ln36         (icmp         ) [ 00000000000000000000000]
icmp_ln36_1       (icmp         ) [ 00000000000000000000000]
or_ln36           (or           ) [ 00000000000000000000000]
sum_2             (select       ) [ 00000000000000000000000]
sum_2_2           (select       ) [ 00000000000000000000000]
sum_2_3           (select       ) [ 00000000000000000000000]
store_ln36        (store        ) [ 00000000000000000000000]
store_ln36        (store        ) [ 00000000000000000000000]
store_ln36        (store        ) [ 00000000000000000000000]
br_ln37           (br           ) [ 00000000000000000000000]
sum_0_6_load      (load         ) [ 00000000000000000000000]
sum_1_6_load      (load         ) [ 00000000000000000000000]
sum_2_6_load      (load         ) [ 00000000000000000000000]
write_ln0         (write        ) [ 00000000000000000000000]
write_ln0         (write        ) [ 00000000000000000000000]
write_ln0         (write        ) [ 00000000000000000000000]
ret_ln0           (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_2_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_1_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_0_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_0_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="channels">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add_ln30_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_2_6_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_6_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_1_6_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_6_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sum_0_6_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_0_6_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="ch_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sum_0_6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_0_6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sum_1_6_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sum_2_6_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_load_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_load_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln30_1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="channels_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sum_0_5_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_0_5_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sum_1_5_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_1_5_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sum_2_5_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_2_5_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_r_addr_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="1"/>
<pin id="125" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_addr_read/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln0_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2_4/14 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="9"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln34_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="31" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="ch_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="31" slack="0"/>
<pin id="181" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln34_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln34_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_r_addr_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln35_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln36_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln34_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="8"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/9 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln36_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="8"/>
<pin id="215" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln34_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="31" slack="8"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sum_0_6_load_1_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="12"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_6_load_1/13 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sum_1_6_load_1_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="12"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_6_load_1/13 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sum_2_6_load_1_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="12"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_6_load_1/13 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="0" index="3" bw="32" slack="0"/>
<pin id="235" dir="0" index="4" bw="2" slack="4"/>
<pin id="236" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln36_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="13"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/22 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln36_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="13"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/22 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln36_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/22 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sum_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="9"/>
<pin id="260" dir="0" index="2" bw="32" slack="1"/>
<pin id="261" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_2/22 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sum_2_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="0" index="2" bw="32" slack="9"/>
<pin id="267" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_2_2/22 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sum_2_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="0" index="2" bw="32" slack="9"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_2_3/22 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln36_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="21"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/22 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln36_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="21"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/22 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln36_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="21"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/22 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sum_0_6_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="12"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_6_load/13 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sum_1_6_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="12"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_6_load/13 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sum_2_6_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="12"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_6_load/13 "/>
</bind>
</comp>

<comp id="302" class="1005" name="ch_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="0"/>
<pin id="304" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ch_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="sum_0_6_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_0_6 "/>
</bind>
</comp>

<comp id="317" class="1005" name="sum_1_6_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_1_6 "/>
</bind>
</comp>

<comp id="325" class="1005" name="sum_2_6_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_2_6 "/>
</bind>
</comp>

<comp id="333" class="1005" name="kernel_load_read_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="9"/>
<pin id="335" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="kernel_load_read "/>
</bind>
</comp>

<comp id="338" class="1005" name="ch_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="8"/>
<pin id="340" dir="1" index="1" bw="31" slack="8"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="344" class="1005" name="icmp_ln34_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="348" class="1005" name="input_r_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln35_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="357" class="1005" name="input_r_addr_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="zext_ln36_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="367" class="1005" name="conv_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="372" class="1005" name="trunc_ln36_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="4"/>
<pin id="374" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="379" class="1005" name="sum_0_6_load_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="9"/>
<pin id="381" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_0_6_load_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="sum_1_6_load_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="9"/>
<pin id="386" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_1_6_load_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="sum_2_6_load_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="9"/>
<pin id="391" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_2_6_load_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="mul_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="sum_2_4_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="163"><net_src comp="116" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="110" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="104" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="98" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="92" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="179" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="212"><net_src comp="60" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="221" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="224" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="230" pin=3"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="241" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="246" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="241" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="257" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="263" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="269" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="305"><net_src comp="70" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="312"><net_src comp="74" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="320"><net_src comp="78" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="328"><net_src comp="82" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="336"><net_src comp="86" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="341"><net_src comp="179" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="347"><net_src comp="186" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="192" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="356"><net_src comp="198" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="122" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="365"><net_src comp="204" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="370"><net_src comp="156" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="375"><net_src comp="213" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="382"><net_src comp="221" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="387"><net_src comp="224" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="392"><net_src comp="227" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="397"><net_src comp="152" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="402"><net_src comp="230" pin="5"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="407"><net_src comp="148" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="269" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_2_6_out | {13 }
	Port: sum_1_6_out | {13 }
	Port: sum_0_6_out | {13 }
 - Input state : 
	Port: applyConvolution_Pipeline_VITIS_LOOP_34_5 : sum_2_5 | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_34_5 : sum_1_5 | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_34_5 : sum_0_5 | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_34_5 : input_r | {2 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_34_5 : channels | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_34_5 : add_ln30_1 | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_34_5 : kernel_load | {1 }
  - Chain level:
	State 1
		store_ln34 : 1
		ch : 1
		zext_ln34 : 2
		icmp_ln34 : 3
		br_ln34 : 4
		icmp_ln35 : 2
		br_ln35 : 3
	State 2
	State 3
		conv : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		store_ln34 : 1
	State 10
	State 11
	State 12
	State 13
		tmp_2 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		or_ln36 : 1
		sum_2 : 1
		sum_2_2 : 1
		sum_2_3 : 1
		store_ln36 : 2
		store_ln36 : 2
		store_ln36 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_148          |    2    |   296   |   438   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_152          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln34_fu_186       |    0    |    0    |    39   |
|   icmp   |        icmp_ln35_fu_198       |    0    |    0    |    38   |
|          |        icmp_ln36_fu_241       |    0    |    0    |    10   |
|          |       icmp_ln36_1_fu_246      |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |          sum_2_fu_257         |    0    |    0    |    32   |
|  select  |         sum_2_2_fu_263        |    0    |    0    |    32   |
|          |         sum_2_3_fu_269        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln34_fu_208        |    0    |    0    |    38   |
|----------|-------------------------------|---------|---------|---------|
|    mux   |          tmp_2_fu_230         |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln36_fu_251        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  kernel_load_read_read_fu_86  |    0    |    0    |    0    |
|          |   add_ln30_1_read_read_fu_92  |    0    |    0    |    0    |
|          |    channels_read_read_fu_98   |    0    |    0    |    0    |
|   read   |    sum_0_5_read_read_fu_104   |    0    |    0    |    0    |
|          |    sum_1_5_read_read_fu_110   |    0    |    0    |    0    |
|          |    sum_2_5_read_read_fu_116   |    0    |    0    |    0    |
|          | input_r_addr_read_read_fu_122 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     write_ln0_write_fu_127    |    0    |    0    |    0    |
|   write  |     write_ln0_write_fu_134    |    0    |    0    |    0    |
|          |     write_ln0_write_fu_141    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  sitofp  |           grp_fu_156          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |        zext_ln34_fu_182       |    0    |    0    |    0    |
|          |        zext_ln36_fu_204       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln36_fu_213       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   439   |   1006  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       ch_1_reg_302      |   31   |
|        ch_reg_338       |   31   |
|       conv_reg_367      |   32   |
|    icmp_ln34_reg_344    |    1   |
|    icmp_ln35_reg_353    |    1   |
|input_r_addr_read_reg_357|    8   |
|   input_r_addr_reg_348  |    8   |
| kernel_load_read_reg_333|   32   |
|       mul_reg_394       |   32   |
|  sum_0_6_load_1_reg_379 |   32   |
|     sum_0_6_reg_309     |   32   |
|  sum_1_6_load_1_reg_384 |   32   |
|     sum_1_6_reg_317     |   32   |
|     sum_2_4_reg_404     |   32   |
|  sum_2_6_load_1_reg_389 |   32   |
|     sum_2_6_reg_325     |   32   |
|      tmp_2_reg_399      |   32   |
|    trunc_ln36_reg_372   |    2   |
|    zext_ln36_reg_362    |   32   |
+-------------------------+--------+
|          Total          |   466  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_156 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   439  |  1006  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   466  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   905  |  1015  |
+-----------+--------+--------+--------+--------+
