

================================================================
== Vitis HLS Report for 'sample_eta_Pipeline_VITIS_LOOP_533_2'
================================================================
* Date:           Thu Dec 29 12:27:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.461 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      341|  40.000 ns|  3.410 us|    4|  341|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_533_2  |        2|      338|         3|          2|          1|  0 ~ 168|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctr_1 = alloca i32 1"   --->   Operation 8 'alloca' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctr"   --->   Operation 9 'read' 'ctr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctr_cast = zext i8 %ctr_read"   --->   Operation 10 'zext' 'ctr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %ctr_cast, i32 %ctr_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_18 = load i8 %i" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 14 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ctr_4 = load i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 15 'load' 'ctr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%icmp_ln533 = icmp_eq  i8 %i_18, i8 168" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 17 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln533 = add i8 %i_18, i8 1" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 18 'add' 'add_ln533' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln533 = br i1 %icmp_ln533, void %for.body.split, void %for.body.for.end_crit_edge.exitStub" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 19 'br' 'br_ln533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_42_cast = zext i8 %i_18" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 20 'zext' 'i_42_cast' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_42_cast" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 21 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 22 'load' 'buf_load' <Predicate = (!icmp_ln533)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln534 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 168, i64 84" [HLS_Final_vitis_src/spu.cpp:534]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln534' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_61" [HLS_Final_vitis_src/spu.cpp:523]   --->   Operation 24 'specloopname' 'specloopname_ln523' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 25 'load' 'buf_load' <Predicate = (!icmp_ln533)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%t0 = trunc i8 %buf_load" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 26 'trunc' 't0' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %buf_load, i32 4, i32 7" [HLS_Final_vitis_src/spu.cpp:526]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.72ns)   --->   "%icmp_ln537 = icmp_ult  i4 %t0, i4 9" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 28 'icmp' 'icmp_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.46ns)   --->   "%br_ln537 = br i1 %icmp_ln537, void %if.end, void %if.then" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 29 'br' 'br_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.46>
ST_3 : Operation 30 [1/1] (0.80ns)   --->   "%sub_ln537 = sub i4 4, i4 %t0" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 30 'sub' 'sub_ln537' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.14ns)   --->   "%ctr_5 = add i32 %ctr_4, i32 1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 31 'add' 'ctr_5' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i32 %ctr_4" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 32 'zext' 'zext_ln537' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i4 %a, i64 0, i64 %zext_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 33 'getelementptr' 'a_addr' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln537 = store i4 %sub_ln537, i8 %a_addr" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 34 'store' 'store_ln537' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 35 [1/1] (0.46ns)   --->   "%br_ln537 = br void %if.end" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 35 'br' 'br_ln537' <Predicate = (!icmp_ln533 & icmp_ln537)> <Delay = 0.46>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%ctr_2 = phi i32 %ctr_5, void %if.then, i32 %ctr_4, void %for.body.split"   --->   Operation 36 'phi' 'ctr_2' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%icmp_ln538 = icmp_ult  i8 %buf_load, i8 144" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 37 'icmp' 'icmp_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.50ns)   --->   "%br_ln538 = br i1 %icmp_ln538, void %if.end16, void %land.lhs.true" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 38 'br' 'br_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.50>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_2, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln533 & icmp_ln538)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.87ns)   --->   "%icmp_ln538_1 = icmp_eq  i24 %tmp, i24 0" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 40 'icmp' 'icmp_ln538_1' <Predicate = (!icmp_ln533 & icmp_ln538)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.50ns)   --->   "%br_ln538 = br i1 %icmp_ln538_1, void %if.end16, void %if.then11" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 41 'br' 'br_ln538' <Predicate = (!icmp_ln533 & icmp_ln538)> <Delay = 0.50>
ST_3 : Operation 42 [1/1] (1.14ns)   --->   "%ctr_6 = add i32 %ctr_2, i32 1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 42 'add' 'ctr_6' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.50ns)   --->   "%br_ln538 = br void %if.end16" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 43 'br' 'br_ln538' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 0.50>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ctr_3 = phi i32 %ctr_6, void %if.then11, i32 %ctr_2, void %if.end, i32 256, void %land.lhs.true"   --->   Operation 44 'phi' 'ctr_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_3, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 45 'partselect' 'tmp_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.87ns)   --->   "%icmp_ln539 = icmp_eq  i24 %tmp_1, i24 0" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 46 'icmp' 'icmp_ln539' <Predicate = (!icmp_ln533)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %icmp_ln539, void %if.end16.for.end_crit_edge.exitStub, void %for.inc" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 47 'br' 'br_ln539' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln533 = store i32 %ctr_3, i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 48 'store' 'store_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.46>
ST_3 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln533 = store i8 %add_ln533, i8 %i" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 49 'store' 'store_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.46>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln533 = br void %for.body" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 50 'br' 'br_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 51 [1/1] (0.80ns)   --->   "%sub_ln538 = sub i4 4, i4 %trunc_ln" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 51 'sub' 'sub_ln538' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i32 %ctr_2" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 52 'zext' 'zext_ln538' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i4 %a, i64 0, i64 %zext_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 53 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln538 = store i4 %sub_ln538, i8 %a_addr_1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 54 'store' 'store_ln538' <Predicate = (!icmp_ln533 & icmp_ln538 & icmp_ln538_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>

State 5 <SV = 3> <Delay = 0.46>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln537 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_4" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 55 'write' 'write_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln533)> <Delay = 0.46>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.body.for.end_crit_edge.exitStub, i1 0, void %if.end16.for.end_crit_edge.exitStub"   --->   Operation 57 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.46>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln537 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_4" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 59 'write' 'write_ln537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('ctr') [6]  (0 ns)
	'store' operation ('store_ln0') of variable 'ctr_cast' on local variable 'ctr' [9]  (0.46 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'load' operation ('i', HLS_Final_vitis_src/spu.cpp:533) on local variable 'i' [13]  (0 ns)
	'getelementptr' operation ('buf_addr', HLS_Final_vitis_src/spu.cpp:535) [23]  (0 ns)
	'load' operation ('buf_load', HLS_Final_vitis_src/spu.cpp:535) on array 'buf_r' [24]  (1.3 ns)

 <State 3>: 5.46ns
The critical path consists of the following:
	'load' operation ('buf_load', HLS_Final_vitis_src/spu.cpp:535) on array 'buf_r' [24]  (1.3 ns)
	'icmp' operation ('icmp_ln537', HLS_Final_vitis_src/spu.cpp:537) [27]  (0.724 ns)
	multiplexor before 'phi' operation ('ctr') with incoming values : ('ctr', HLS_Final_vitis_src/spu.cpp:537) [37]  (0.46 ns)
	'phi' operation ('ctr') with incoming values : ('ctr', HLS_Final_vitis_src/spu.cpp:537) [37]  (0 ns)
	'add' operation ('ctr', HLS_Final_vitis_src/spu.cpp:538) [46]  (1.14 ns)
	multiplexor before 'phi' operation ('ctr') with incoming values : ('ctr', HLS_Final_vitis_src/spu.cpp:537) ('ctr', HLS_Final_vitis_src/spu.cpp:538) [52]  (0.502 ns)
	'phi' operation ('ctr') with incoming values : ('ctr', HLS_Final_vitis_src/spu.cpp:537) ('ctr', HLS_Final_vitis_src/spu.cpp:538) [52]  (0 ns)
	'icmp' operation ('icmp_ln539', HLS_Final_vitis_src/spu.cpp:539) [54]  (0.876 ns)
	blocking operation 0.46 ns on control path)

 <State 4>: 2.11ns
The critical path consists of the following:
	'sub' operation ('sub_ln538', HLS_Final_vitis_src/spu.cpp:538) [45]  (0.809 ns)
	'store' operation ('store_ln538', HLS_Final_vitis_src/spu.cpp:538) of variable 'sub_ln538', HLS_Final_vitis_src/spu.cpp:538 on array 'a' [49]  (1.3 ns)

 <State 5>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [67]  (0.46 ns)
	'phi' operation ('UnifiedRetVal') [67]  (0 ns)

 <State 6>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [67]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
