                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module TOP
TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
########################### Formality Setup file ############################
set_svf TOP.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Labs/SYSTEM/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/SYSTEM/std_cells
lappend search_path /home/IC/Labs/SYSTEM/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/SYSTEM/std_cells /home/IC/Labs/SYSTEM/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
analyze -format verilog ALU.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/ALU.v
Presto compilation completed successfully.
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
analyze -format verilog BINARY_TO_GRAY.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/BINARY_TO_GRAY.v
Presto compilation completed successfully.
1
analyze -format verilog CLK_DIV.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/CLK_DIV.v
Presto compilation completed successfully.
1
analyze -format verilog CLK_GATE.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/CLK_GATE.v
Presto compilation completed successfully.
1
analyze -format verilog Data_Sampling.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/Data_Sampling.v
Presto compilation completed successfully.
1
analyze -format verilog DATA_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/DATA_SYNC.v
Presto compilation completed successfully.
1
analyze -format verilog Deserializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/Deserializer.v
Warning:  /home/IC/Labs/SYSTEM/rtl/Deserializer.v:10: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/IC/Labs/SYSTEM/rtl/Deserializer.v:11: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
1
analyze -format verilog D_FLOP_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/D_FLOP_SYNC.v
Presto compilation completed successfully.
1
analyze -format verilog Edge_Bit_Counter.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/Edge_Bit_Counter.v
Presto compilation completed successfully.
1
analyze -format verilog FIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/FIFO.v
Presto compilation completed successfully.
1
analyze -format verilog FIFO_RD.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/FIFO_RD.v
Presto compilation completed successfully.
1
analyze -format verilog FIFO_WR.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/FIFO_WR.v
Presto compilation completed successfully.
1
analyze -format verilog MEM_CNTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/MEM_CNTRL.v
Presto compilation completed successfully.
1
analyze -format verilog MUX.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/MUX.v
Presto compilation completed successfully.
1
analyze -format verilog Parity_Calc.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/Parity_Calc.v
Warning:  /home/IC/Labs/SYSTEM/rtl/Parity_Calc.v:11: the undeclared symbol 'odd_ones' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
1
analyze -format verilog Parity_Check.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/Parity_Check.v
Presto compilation completed successfully.
1
analyze -format verilog PRESCALE_MUX.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/PRESCALE_MUX.v
Presto compilation completed successfully.
1
analyze -format verilog PULSE_GEN.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/PULSE_GEN.v
Presto compilation completed successfully.
1
analyze -format verilog RegFile.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/RegFile.v
Presto compilation completed successfully.
1
analyze -format verilog RX_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/RX_FSM.v
Presto compilation completed successfully.
1
analyze -format verilog Serializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/Serializer.v
Presto compilation completed successfully.
1
analyze -format verilog Start_Check.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/Start_Check.v
Presto compilation completed successfully.
1
analyze -format verilog STOP_CHECK.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/STOP_CHECK.v
Presto compilation completed successfully.
1
analyze -format verilog SYS_CNTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/SYS_CNTRL.v
Presto compilation completed successfully.
1
analyze -format verilog TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/TOP.v
Presto compilation completed successfully.
1
analyze -format verilog RST_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/RST_SYNC.v
Presto compilation completed successfully.
1
analyze -format verilog TX_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/TX_FSM.v
Presto compilation completed successfully.
1
analyze -format verilog UART.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/UART.v
Presto compilation completed successfully.
1
analyze -format verilog UART_RX.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/UART_RX.v
Warning:  /home/IC/Labs/SYSTEM/rtl/UART_RX.v:43: the undeclared symbol 'PRT_CHK_EN_TOP' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
1
analyze -format verilog UART_TX.v
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/UART_TX.v
Presto compilation completed successfully.
1
elaborate TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'TOP'.
Information: Building the design 'SYS_CNTRL' instantiated from design 'TOP' with
	the parameters "DW=8,FUN_W=4,REGFILE_ADDR_W=4". (HDL-193)

Statistics for case statements in always block at line 63 in file
	'/home/IC/Labs/SYSTEM/rtl/SYS_CNTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
|            72            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 211 in file
	'/home/IC/Labs/SYSTEM/rtl/SYS_CNTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           214            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4 line 47 in file
		'/home/IC/Labs/SYSTEM/rtl/SYS_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4 line 433 in file
		'/home/IC/Labs/SYSTEM/rtl/SYS_CNTRL.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     addr_reg_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fifo_wr_data_reg_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'UART' instantiated from design 'TOP' with
	the parameters "DW=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'TOP' with
	the parameters "DATA_WIDTH=8,FLOPS=2". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_DATA_WIDTH8_FLOPS2 line 28 in file
		'/home/IC/Labs/SYSTEM/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_DATA_WIDTH8_FLOPS2 line 43 in file
		'/home/IC/Labs/SYSTEM/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_data_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sync_en_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'PRESCALE_MUX'. (HDL-193)

Statistics for case statements in always block at line 6 in file
	'/home/IC/Labs/SYSTEM/rtl/PRESCALE_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            8             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'CLK_DIV'. (HDL-193)

Inferred memory devices in process
	in routine CLK_DIV line 19 in file
		'/home/IC/Labs/SYSTEM/rtl/CLK_DIV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       clk_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC' instantiated from design 'TOP' with
	the parameters "STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_STAGES2 line 12 in file
		'/home/IC/Labs/SYSTEM/rtl/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegFile' instantiated from design 'TOP' with
	the parameters "DW=8,DEPTH=8,REG_FILE_ADDRW=4". (HDL-193)

Inferred memory devices in process
	in routine RegFile_DW8_DEPTH8_REG_FILE_ADDRW4 line 23 in file
		'/home/IC/Labs/SYSTEM/rtl/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  61   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdDataValid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================================
|           block name/line             | Inputs | Outputs | # sel inputs | MB |
================================================================================
| RegFile_DW8_DEPTH8_REG_FILE_ADDRW4/39 |   8    |    8    |      3       | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'TOP' with
	the parameters "OPER_WIDTH=8,OUT_WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 34 in file
	'/home/IC/Labs/SYSTEM/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_OPER_WIDTH8_OUT_WIDTH8 line 20 in file
		'/home/IC/Labs/SYSTEM/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 12 in file
		'/home/IC/Labs/SYSTEM/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ff_out_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO' instantiated from design 'TOP' with
	the parameters "DW=8,DD=7,ADDR_W=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX' instantiated from design 'UART_DW8' with
	the parameters "DW=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MEM_CNTRL' instantiated from design 'FIFO_DW8_DD7_ADDR_W3' with
	the parameters "ADD_W=3,DATA_W=8,DATA_D=7". (HDL-193)

Inferred memory devices in process
	in routine MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7 line 13 in file
		'/home/IC/Labs/SYSTEM/rtl/MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       MEM_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================================
|          block name/line            | Inputs | Outputs | # sel inputs | MB |
==============================================================================
| MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7/11 |   8    |    8    |      3       | N  |
==============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'FIFO_DW8_DD7_ADDR_W3' with
	the parameters "W=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_W3 line 15 in file
		'/home/IC/Labs/SYSTEM/rtl/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     WR_PTR_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BINARY_TO_GRAY' instantiated from design 'FIFO_DW8_DD7_ADDR_W3' with
	the parameters "W=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'D_FLOP_SYNC' instantiated from design 'FIFO_DW8_DD7_ADDR_W3' with
	the parameters "W=3". (HDL-193)

Inferred memory devices in process
	in routine D_FLOP_SYNC_W3 line 9 in file
		'/home/IC/Labs/SYSTEM/rtl/D_FLOP_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flop1_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Out_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'FIFO_DW8_DD7_ADDR_W3' with
	the parameters "W=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_W3 line 15 in file
		'/home/IC/Labs/SYSTEM/rtl/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RD_PTR_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Calc'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'TX_FSM'. (HDL-193)

Statistics for case statements in always block at line 43 in file
	'/home/IC/Labs/SYSTEM/rtl/TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine TX_FSM line 27 in file
		'/home/IC/Labs/SYSTEM/rtl/TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer'. (HDL-193)

Inferred memory devices in process
	in routine Serializer line 18 in file
		'/home/IC/Labs/SYSTEM/rtl/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 45 in file
		'/home/IC/Labs/SYSTEM/rtl/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX'. (HDL-193)

Statistics for case statements in always block at line 19 in file
	'/home/IC/Labs/SYSTEM/rtl/MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MUX line 10 in file
		'/home/IC/Labs/SYSTEM/rtl/MUX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_FSM'. (HDL-193)

Statistics for case statements in always block at line 49 in file
	'/home/IC/Labs/SYSTEM/rtl/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 146 in file
	'/home/IC/Labs/SYSTEM/rtl/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           148            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM line 39 in file
		'/home/IC/Labs/SYSTEM/rtl/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RX_FSM line 223 in file
		'/home/IC/Labs/SYSTEM/rtl/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   DATA_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Check' instantiated from design 'UART_RX_DW8' with
	the parameters "DW=8". (HDL-193)

Inferred memory devices in process
	in routine Parity_Check_DW8 line 31 in file
		'/home/IC/Labs/SYSTEM/rtl/Parity_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Parity_Err_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      check_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   parity_bit_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'STOP_CHECK'. (HDL-193)

Inferred memory devices in process
	in routine STOP_CHECK line 11 in file
		'/home/IC/Labs/SYSTEM/rtl/STOP_CHECK.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    STOP_ERR_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Start_Check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Deserializer' instantiated from design 'UART_RX_DW8' with
	the parameters "DW=8". (HDL-193)

Inferred memory devices in process
	in routine Deserializer_DW8 line 13 in file
		'/home/IC/Labs/SYSTEM/rtl/Deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   P_DATA_REG_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        i_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Deserializer_DW8 line 36 in file
		'/home/IC/Labs/SYSTEM/rtl/Deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Edge_Bit_Counter'. (HDL-193)

Inferred memory devices in process
	in routine Edge_Bit_Counter line 10 in file
		'/home/IC/Labs/SYSTEM/rtl/Edge_Bit_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Bit_Cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Edge_Cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Data_Sampling'. (HDL-193)

Inferred memory devices in process
	in routine Data_Sampling line 19 in file
		'/home/IC/Labs/SYSTEM/rtl/Data_Sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  BIT_AVAILABLE_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      zero_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Mid_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|       one_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   SAMPLED_BIT_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'TOP'.
{TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/Labs/SYSTEM/syn/TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Aug 16 06:39:50 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     23
    Unconnected ports (LINT-28)                                     8
    Feedthrough (LINT-29)                                           1
    Shorted outputs (LINT-31)                                      10
    Constant outputs (LINT-52)                                      4

Cells                                                              24
    Cells do not drive (LINT-1)                                    18
    Connected to power or ground (LINT-32)                          4
    Leaf pins connected to undriven nets (LINT-58)                  1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                2
    Unloaded nets (LINT-2)                                          1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'CLK_DIV', cell 'C137' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH8', cell 'C310' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH8', cell 'C311' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH8', cell 'C312' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH8', cell 'C313' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH8', cell 'C338' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH8', cell 'C340' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH8', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_W3', cell 'C45' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_W3', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C94' does not drive any nets. (LINT-1)
Warning: In design 'Deserializer_DW8', cell 'C182' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter', cell 'C83' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter', cell 'C84' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling', cell 'C157' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling', cell 'C166' does not drive any nets. (LINT-1)
Warning: In design 'Data_Sampling', cell 'C170' does not drive any nets. (LINT-1)
Warning: In design 'TOP', net 'uart/uart_rx/PRT_CHK_EN_TOP' driven by pin 'uart/uart_rx/FSM_TOP/PRT_CHK_EN' has no loads. (LINT-2)
Warning: In design 'TOP', net 'uart/uart_rx/Parity_Chk_En_TOP' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'Parity_Calc', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'Parity_Calc', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'Parity_Calc', port 'DATA_VALID' is not connected to any nets. (LINT-28)
Warning: In design 'Parity_Calc', port 'BUSY' is not connected to any nets. (LINT-28)
Warning: In design 'Parity_Check_DW8', port 'Parity_Type' is not connected to any nets. (LINT-28)
Warning: In design 'Start_Check', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'Start_Check', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'Data_Sampling', port 'PRESCALE[0]' is not connected to any nets. (LINT-28)
Warning: In design 'BINARY_TO_GRAY_W3', input port 'In[3]' is connected directly to output port 'Out[3]'. (LINT-29)
Warning: In design 'PRESCALE_MUX', output port 'ratio[7]' is connected directly to output port 'ratio[4]'. (LINT-31)
Warning: In design 'PRESCALE_MUX', output port 'ratio[7]' is connected directly to output port 'ratio[5]'. (LINT-31)
Warning: In design 'PRESCALE_MUX', output port 'ratio[7]' is connected directly to output port 'ratio[6]'. (LINT-31)
Warning: In design 'FIFO_WR_W3', output port 'WR_ADDR[2]' is connected directly to output port 'WR_PTR[2]'. (LINT-31)
Warning: In design 'FIFO_WR_W3', output port 'WR_ADDR[1]' is connected directly to output port 'WR_PTR[1]'. (LINT-31)
Warning: In design 'FIFO_WR_W3', output port 'WR_ADDR[0]' is connected directly to output port 'WR_PTR[0]'. (LINT-31)
Warning: In design 'FIFO_RD_W3', output port 'RD_ADDR[2]' is connected directly to output port 'RD_PTR[2]'. (LINT-31)
Warning: In design 'FIFO_RD_W3', output port 'RD_ADDR[1]' is connected directly to output port 'RD_PTR[1]'. (LINT-31)
Warning: In design 'FIFO_RD_W3', output port 'RD_ADDR[0]' is connected directly to output port 'RD_PTR[0]'. (LINT-31)
Warning: In design 'RX_FSM', output port 'DAT_SAMPL_EN' is connected directly to output port 'COUNTER_EN'. (LINT-31)
Warning: In design 'TOP', a pin on submodule 'RX_DIVIDER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'TOP', a pin on submodule 'TX_DIVIDER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'UART_TX', a pin on submodule 'MUX_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN1' is connected to logic 1. 
Warning: In design 'PRESCALE_MUX', output port 'ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'PRESCALE_MUX', output port 'ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'PRESCALE_MUX', output port 'ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'PRESCALE_MUX', output port 'ratio[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Parity_Check_DW8', input pin 'A' of leaf cell 'C66' is connected to undriven net 'Parity_Chk_En'.  (LINT-58)
Warning: In design 'UART_RX_DW8', input pin 'Parity_Chk_En' of hierarchical cell 'Parity_Check_TOP' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_RISE 0.05
set CLK_FALL 0.05
create_clock -name REF_CLK -period 20 -waveform "0 10" [get_ports ref_clk]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks REF_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks REF_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks REF_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks REF_CLK]
create_clock -name UART_CLK -period 271.26 [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks UART_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks UART_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks UART_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks UART_CLK]
create_generated_clock -master_clock REF_CLK -source [get_ports ref_clk]                        -name "ALU_CLK" [get_port clk_gate/GATED_CLK]                        -divide_by 1
create_generated_clock -master_clock UART_CLK -source [get_ports UART_CLK]                        -name "TX_CLK" [get_port TX_DIVIDER/o_clk]                        -divide_by 32
create_generated_clock -master_clock UART_CLK -source [get_ports UART_CLK]                        -name "RX_CLK" [get_port RX_DIVIDER/o_clk]                        -divide_by 1
set_dont_touch_network [get_clocks {UART_CLK REF_CLK TX_CLK RX_CLK ALU_CLK}]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks {REF_CLK ALU_CLK}] 			       -group [get_clocks {UART_CLK TX_CLK RX_CLK}]
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in1_delay  [expr 0.2*271.26]
set out1_delay [expr 0.2*271.26]
#Constrain Input Paths
set_input_delay $in1_delay -clock UART_CLK [get_port RX_IN]
#Constrain Output Paths
set_output_delay $out1_delay -clock UART_CLK [get_port stp_err]
set_output_delay $out1_delay -clock UART_CLK [get_port par_err]
set_output_delay $out1_delay -clock UART_CLK [get_port TX_OUT]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_port TX_OUT]
set_load 0.1 [get_port stp_err]
set_load 0.1 [get_port par_err]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 8 : multicycle path ####
#########################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 49 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'D_FLOP_SYNC_W3_0'
  Processing 'BINARY_TO_GRAY_W3_0'
  Processing 'FIFO_RD_W3'
  Processing 'FIFO_WR_W3'
  Processing 'MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7'
  Processing 'FIFO_DW8_DD7_ADDR_W3'
  Processing 'PULSE_GEN_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH8'
  Processing 'CLK_GATE'
  Processing 'RegFile_DW8_DEPTH8_REG_FILE_ADDRW4'
  Processing 'RST_SYNC_STAGES2_0'
  Processing 'CLK_DIV_0'
  Processing 'PRESCALE_MUX'
  Processing 'DATA_SYNC_DATA_WIDTH8_FLOPS2'
  Processing 'Data_Sampling'
Information: The register 'Mid_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'Edge_Bit_Counter'
  Processing 'Deserializer_DW8'
  Processing 'Start_Check'
  Processing 'STOP_CHECK'
  Processing 'Parity_Check_DW8'
  Processing 'RX_FSM'
  Processing 'UART_RX_DW8'
  Processing 'MUX'
  Processing 'Serializer'
  Processing 'TX_FSM'
  Processing 'Parity_Calc'
  Processing 'UART_TX'
  Processing 'UART_DW8'
  Processing 'SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4'
  Processing 'TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH8_DW01_sub_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH8_DW01_add_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH8_DW01_cmp6_0'
  Processing 'CLK_DIV_1_DW01_inc_0'
  Processing 'CLK_DIV_1_DW01_cmp6_0'
  Processing 'CLK_DIV_1_DW01_cmp6_1'
  Processing 'CLK_DIV_1_DW01_dec_0'
  Processing 'CLK_DIV_0_DW01_inc_0'
  Processing 'CLK_DIV_0_DW01_cmp6_0'
  Processing 'CLK_DIV_0_DW01_cmp6_1'
  Processing 'CLK_DIV_0_DW01_dec_0'
  Processing 'Data_Sampling_DW01_cmp6_0'
  Processing 'Data_Sampling_DW01_inc_0'
  Processing 'Data_Sampling_DW01_cmp6_1'
  Processing 'Data_Sampling_DW01_cmp6_2'
  Processing 'Data_Sampling_DW01_dec_0'
  Processing 'Edge_Bit_Counter_DW01_inc_0'
  Processing 'Edge_Bit_Counter_DW01_cmp6_0'
  Processing 'Edge_Bit_Counter_DW01_inc_1'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH8_DW02_mult_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH8_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   36562.4      0.00       0.0       0.0                          
    0:00:08   36562.4      0.00       0.0       0.0                          
    0:00:08   36562.4      0.00       0.0       0.0                          
    0:00:08   36562.4      0.00       0.0       0.0                          
    0:00:08   36562.4      0.00       0.0       0.0                          
    0:00:09   17709.3      0.00       0.0       0.0                          
    0:00:09   17688.2      0.00       0.0       0.0                          
    0:00:10   17688.2      0.00       0.0       0.0                          
    0:00:10   17688.2      0.00       0.0       0.0                          
    0:00:10   17659.9      0.00       0.0       0.0                          
    0:00:10   17659.9      0.00       0.0       0.0                          
    0:00:10   17659.9      0.00       0.0       0.0                          
    0:00:10   17659.9      0.00       0.0       0.0                          
    0:00:10   17659.9      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   17659.9      0.00       0.0       0.0                          
    0:00:10   17659.9      0.00       0.0       0.0                          
    0:00:11   17659.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   17659.9      0.00       0.0       0.0                          
    0:00:11   17659.9      0.00       0.0       0.0                          
    0:00:11   17610.5      0.00       0.0       0.0                          
    0:00:11   17599.9      0.00       0.0       0.0                          
    0:00:11   17596.4      0.00       0.0       0.0                          
    0:00:11   17592.8      0.00       0.0       0.0                          
    0:00:11   17589.3      0.00       0.0       0.0                          
    0:00:11   17589.3      0.00       0.0       0.0                          
    0:00:11   17589.3      0.00       0.0       0.0                          
    0:00:11   17578.7      0.00       0.0       0.0                          
    0:00:11   17578.7      0.00       0.0       0.0                          
    0:00:11   17578.7      0.00       0.0       0.0                          
    0:00:11   17578.7      0.00       0.0       0.0                          
    0:00:11   17578.7      0.00       0.0       0.0                          
    0:00:11   17578.7      0.00       0.0       0.0                          
    0:00:11   17578.7      0.00       0.0       0.0                          
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output System_netlist.v
Writing verilog file '/home/IC/Labs/SYSTEM/syn/System_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 8 nets to module ALU_OPER_WIDTH8_OUT_WIDTH8 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format ddc -hierarchy -output System_netlist.ddc
Writing ddc file 'System_netlist.ddc'.
1
write_sdc  -nosplit System_Top.sdc
1
write_sdf           System_Top.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Labs/SYSTEM/syn/System_Top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
################# reporting #######################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 