;redcode
;assert 1
	SPL 0, <132
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 108
	SUB 0, 990
	ADD 210, @30
	ADD 210, @30
	SUB -40, -3
	SUB -40, -3
	SUB @121, 103
	SUB -0, 0
	JMZ @400, #31
	SUB 210, 60
	DJN @400, #31
	JMZ <0, 0
	DAT <90, #14
	SUB 0, 90
	ADD 210, @30
	SLT 20, 19
	SUB 800, 686
	JMP -1, @-20
	SUB <40, @2
	CMP -207, <-121
	SUB 800, 686
	SUB #0, 0
	MOV 0, 0
	ADD 240, @30
	JMP @12, #202
	JMN 210, 30
	SUB #200, <1
	SUB 800, 686
	MOV -1, <-20
	SUB #0, 0
	ADD 240, @30
	SUB @121, 108
	ADD 210, 60
	SLT #400, 31
	CMP 0, 90
	JMN <0, 0
	MOV -1, <-20
	SLT #400, 31
	CMP 0, 90
	CMP -207, <-121
	JMN <0, 0
	MOV -1, <-20
	MOV -1, <-20
	JMN 0, 0
