/**
 *
 * @file GPIO_RegisterDefines_CR.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 25 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 25 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_CR_H_
#define XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_CR_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
 ************************************ 20 CR *********************************************
 ******************************************************************************************/
/*----------*/
#define GPIO_CR_R_CR_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_CR_R_CR_BIT    (0UL)
#define GPIO_CR_R_CR_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_R_CR_ENA    ((uint32_t) 0x000000FFUL)

#define GPIO_CR_CR_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_CR_CR_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_CR_ENA    ((uint32_t) 0x000000FFUL)
/*----------*/

/*----------*/
#define GPIO_CR_R_CR0_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_CR_R_CR0_BIT    (0UL)
#define GPIO_CR_R_CR0_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_R_CR0_ENA    ((uint32_t) 0x00000001UL)

#define GPIO_CR_CR0_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_CR_CR0_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_CR0_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_CR_R_CR1_MASK    ((uint32_t) 0x00000002UL)
#define GPIO_CR_R_CR1_BIT    (1UL)
#define GPIO_CR_R_CR1_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_R_CR1_ENA    ((uint32_t) 0x00000002UL)

#define GPIO_CR_CR1_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_CR_CR1_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_CR1_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_CR_R_CR2_MASK    ((uint32_t) 0x00000004UL)
#define GPIO_CR_R_CR2_BIT    (2UL)
#define GPIO_CR_R_CR2_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_R_CR2_ENA    ((uint32_t) 0x00000004UL)

#define GPIO_CR_CR2_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_CR_CR2_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_CR2_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_CR_R_CR3_MASK    ((uint32_t) 0x00000008UL)
#define GPIO_CR_R_CR3_BIT    (3UL)
#define GPIO_CR_R_CR3_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_R_CR3_ENA    ((uint32_t) 0x00000008UL)

#define GPIO_CR_CR3_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_CR_CR3_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_CR3_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_CR_R_CR4_MASK    ((uint32_t) 0x00000010UL)
#define GPIO_CR_R_CR4_BIT    (4UL)
#define GPIO_CR_R_CR4_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_R_CR4_ENA    ((uint32_t) 0x00000010UL)

#define GPIO_CR_CR4_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_CR_CR4_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_CR4_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_CR_R_CR5_MASK    ((uint32_t) 0x00000020UL)
#define GPIO_CR_R_CR5_BIT    (5UL)
#define GPIO_CR_R_CR5_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_R_CR5_ENA    ((uint32_t) 0x00000020UL)

#define GPIO_CR_CR5_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_CR_CR5_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_CR5_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_CR_R_CR6_MASK    ((uint32_t) 0x00000040UL)
#define GPIO_CR_R_CR6_BIT    (6UL)
#define GPIO_CR_R_CR6_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_R_CR6_ENA    ((uint32_t) 0x00000040UL)

#define GPIO_CR_CR6_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_CR_CR6_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_CR6_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_CR_R_CR7_MASK    ((uint32_t) 0x00000080UL)
#define GPIO_CR_R_CR7_BIT    (7UL)
#define GPIO_CR_R_CR7_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_R_CR7_ENA    ((uint32_t) 0x00000080UL)

#define GPIO_CR_CR7_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_CR_CR7_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_CR_CR7_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_GPIO_GPIO_PERIPHERAL_GPIO_REGISTER_GPIO_REGISTERDEFINES_GPIO_REGISTERDEFINES_CR_H_ */
