INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sim_1/new/Regs_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_1
