

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>3.2.2.16. SERDES &mdash; Processor SDK Linux for J721e Documentation</title>
  

  
  
    <link rel="shortcut icon" href="../../../../../_static/favicon.ico"/>
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../../../../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../../../../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../../../../../genindex.html"/>
        <link rel="search" title="Search" href="../../../../../search.html"/>
    <link rel="top" title="Processor SDK Linux for J721e Documentation" href="../../../../../index.html"/>
        <link rel="up" title="3.2.2. Kernel Drivers" href="../../../../Foundational_Components_Kernel_Drivers.html"/>
        <link rel="next" title="3.2.2.17. SPI" href="../SPI.html"/>
        <link rel="prev" title="3.2.2.15. OSPI/QSPI" href="../QSPI.html"/> 

  
  <script src="../../../../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../../../../../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../../../../devices/J7/linux/index.html" class="icon icon-home"> Processor SDK Linux for J721e
          

          
          </a>

          
            
            
              <div class="version">
                08_06_00
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../Overview.html">1. Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../devices/J7/linux/Release_Specific.html">2. Release Specific</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../Foundational_Components.html">3. Foundational Components</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../Foundational_Components_U-Boot.html">3.1. U-Boot</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../../../Foundational_Components_Kernel.html">3.2. Kernel</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../../../Foundational_Components_Kernel_Users_Guide.html">3.2.1. Users Guide</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../../../Foundational_Components_Kernel_Drivers.html">3.2.2. Kernel Drivers</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="../ADC.html">3.2.2.1. ADC</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Audio.html">3.2.2.2. Audio</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Camera/CSI2RX.html">3.2.2.3. CSI2RX</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Crypto.html">3.2.2.4. Crypto</a></li>
<li class="toctree-l4"><a class="reference internal" href="../MCAN.html">3.2.2.5. MCAN</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Display/DSS7.html">3.2.2.6. DSS</a></li>
<li class="toctree-l4"><a class="reference internal" href="../GPIO.html">3.2.2.7. GPIO</a></li>
<li class="toctree-l4"><a class="reference internal" href="../HYPERFLASH.html">3.2.2.8. HyperBus and HyperFlash</a></li>
<li class="toctree-l4"><a class="reference internal" href="../I2C.html">3.2.2.9. I2C</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Network/CPSW-Ethernet.html">3.2.2.10. CPSW Ethernet</a></li>
<li class="toctree-l4"><a class="reference internal" href="../PCIe/PCIe_End_Point.html">3.2.2.11. PCIe End Point</a></li>
<li class="toctree-l4"><a class="reference internal" href="../PCIe/PCIe_Backplane.html">3.2.2.12. PCIe Backplane</a></li>
<li class="toctree-l4"><a class="reference internal" href="../PCIe/PCIe_Root_Complex.html">3.2.2.13. PCIe Root Complex</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../Foundational_Components_Kernel_Drivers_Power_Management.html">3.2.2.14. Power Management</a></li>
<li class="toctree-l4"><a class="reference internal" href="../QSPI.html">3.2.2.15. OSPI/QSPI</a></li>
<li class="toctree-l4 current"><a class="current reference internal" href="#">3.2.2.16. SERDES</a></li>
<li class="toctree-l4"><a class="reference internal" href="../SPI.html">3.2.2.17. SPI</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Storage/NAND.html">3.2.2.18. NAND</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Storage/MMC-SD.html">3.2.2.19. MMC/SD</a></li>
<li class="toctree-l4"><a class="reference internal" href="../UART.html">3.2.2.20. UART</a></li>
<li class="toctree-l4"><a class="reference internal" href="../UFS.html">3.2.2.21. UFS</a></li>
<li class="toctree-l4"><a class="reference internal" href="../USB/CDNS3.html">3.2.2.22. USB</a></li>
<li class="toctree-l4"><a class="reference internal" href="../VTM.html">3.2.2.23. Voltage &amp; Thermal Management (VTM)</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../../Foundational_Components_Kernel_LTP-DDT_Validation.html">3.2.3. LTP-DDT Validation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../Foundational_Components_Kernel_FAQs.html">3.2.4. FAQs</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../../Foundational_Components_Filesystem.html">3.3. Filesystem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../Foundational_Components_Tools.html">3.4. Tools</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../Foundational_Components_IPCLLD.html">3.5. IPC Low Level Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../Foundational_Components_Graphics.html">3.6. Graphics and Display</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../Foundational_Components_Multimedia_D5520_VXE384.html">3.7. Multimedia Video Codec</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../Foundational_Components_Virtualization.html">3.8. Virtualization</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../Foundational_Components_ATF.html">3.9. ARM Trusted Firmware-A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../Foundational_Components_OPTEE.html">3.10. OP-TEE</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../How_to_Guides.html">4. How to Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../Documentation_Tarball.html">5. Documentation Tarball</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../../../../devices/J7/linux/index.html">Processor SDK Linux for J721e</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../../../../devices/J7/linux/index.html">Docs</a> &raquo;</li>
      
          <li><a href="../../../../Foundational_Components.html">3. Foundational Components</a> &raquo;</li>
      
          <li><a href="../../../../Foundational_Components_Kernel.html">3.2. Kernel</a> &raquo;</li>
      
          <li><a href="../../../../Foundational_Components_Kernel_Drivers.html">3.2.2. Kernel Drivers</a> &raquo;</li>
      
    <li>3.2.2.16. SERDES</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="serdes">
<h1>3.2.2.16. SERDES<a class="headerlink" href="#serdes" title="Permalink to this headline">Â¶</a></h1>
<div class="contents local topic" id="contents">
<ul class="simple">
<li><a class="reference internal" href="#introduction" id="id1">Introduction</a></li>
<li><a class="reference internal" href="#types-of-serdes" id="id2">Types of SERDES</a></li>
<li><a class="reference internal" href="#serdes-configurations" id="id3">SERDES Configurations</a></li>
<li><a class="reference internal" href="#serdes-instances" id="id4">SERDES Instances</a></li>
<li><a class="reference internal" href="#serdes-muxing" id="id5">SERDES Muxing</a></li>
<li><a class="reference internal" href="#serdes-clocking-options" id="id6">SERDES Clocking Options</a><ul>
<li><a class="reference internal" href="#internal-reference-clock" id="id7">Internal Reference Clock</a></li>
<li><a class="reference internal" href="#external-reference-clock" id="id8">External Reference Clock</a></li>
<li><a class="reference internal" href="#selecting-between-internal-and-external-reference-clock" id="id9">Selecting Between Internal and External Reference Clock</a></li>
</ul>
</li>
</ul>
</div>
<div class="section" id="introduction">
<h2><a class="toc-backref" href="#id1">3.2.2.16.1. Introduction</a><a class="headerlink" href="#introduction" title="Permalink to this headline">Â¶</a></h2>
<p>SERDES converts device (SoC) parallel data into serialized data that can be
output over a high-speed electrical interface. In the opposite direction,
SerDes converts high-speed serial data into parallel data that can be
processed by the device.</p>
<p>SERDES is used for transmitting/receiving data for PCIe, USB3, CPSW
(QSGMII, SGMII, USXGMII, XFI), eDP in K3 SoC.</p>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">The following documentation describes the different PHY types (data rates)
supported by the SERDES. While the SERDES might support a given protocol,
it does not imply that the peripheral is capable of utilizing it. Please
refer to the Technical Reference Manual for verifying hardware support for
the peripheral. Refer to the peripheral driver documentation for verifying
software support for the peripheral.</p>
</div>
</div>
<div class="section" id="types-of-serdes">
<h2><a class="toc-backref" href="#id2">3.2.2.16.2. Types of SERDES</a><a class="headerlink" href="#types-of-serdes" title="Permalink to this headline">Â¶</a></h2>
<dl class="docutils">
<dt>There are two types of SERDES present in J721E:</dt>
<dd><ol class="first last arabic simple">
<li>2 Lane SERDES</li>
<li>4 Lane SERDES</li>
</ol>
</dd>
</dl>
<p class="rubric"><em>2 Lane Serdes</em></p>
<div class="highlight-text"><div class="highlight"><pre><span></span>                  âââââââââââââââââââââ
                  â                   â
                  â                   â
&lt;-&gt; Peripheral IP1â                   â   &lt;-&gt; RX0/TX0
âââââââââââââââââââ¤                   âââââââââââââââââ
                  â                   â
                  â                   â
                  â                   â
                  â    2L SERDES      â
                  â                   â
                  â                   â
                  â                   â
&lt;-&gt; Peripheral IP2â                   â   &lt;-&gt; RX1/TX1
âââââââââââââââââââ¤                   âââââââââââââââââ
                  â                   â
                  â                   â
                  â                   â
                  âââââââââââââââââââââ
</pre></div>
</div>
<p class="rubric"><em>4 Lane Serdes</em></p>
<div class="highlight-text"><div class="highlight"><pre><span></span>                  âââââââââââââââââââââ
&lt;-&gt; Peripheral IP1â                   â   &lt;-&gt; RX0/TX0
âââââââââââââââââââ¤                   âââââââââââââââââ
                  â                   â
                  â                   â
&lt;-&gt; Peripheral IP2â                   â   &lt;-&gt; RX1/TX1
âââââââââââââââââââ¤                   âââââââââââââââââ
                  â                   â
                  â    4L SERDES      â
&lt;-&gt; Peripheral IP3â                   â   &lt;-&gt; RX2/TX2
âââââââââââââââââââ¤                   âââââââââââââââââ
                  â                   â
                  â                   â
&lt;-&gt; Peripheral IP4â                   â   &lt;-&gt; RX3/TX3
âââââââââââââââââââ¤                   âââââââââââââââââ
                  â                   â
                  â                   â
                  âââââââââââââââââââââ
</pre></div>
</div>
</div>
<div class="section" id="serdes-configurations">
<h2><a class="toc-backref" href="#id3">3.2.2.16.3. SERDES Configurations</a><a class="headerlink" href="#serdes-configurations" title="Permalink to this headline">Â¶</a></h2>
<p>This section lists the set of PHY types (data rates) that the SERDES can be
configured in, from the perspective of the SERDES driver and SERDES hardware
support. To enable the desired configuration, the SoC device-tree has to be
modified based on the instructions mentioned in the SERDES Muxing section.</p>
<p>A single SERDES can support either one protocol (connects to one Peripheral IP)
or two protocols (connects to multiple Peripheral IP) at the same time.</p>
<p>If a SERDES supports one protocol, itâs called a single link PHY and
if a SERDES supports two protocols, itâs called multi-link PHY.
Note that a single link PHY can comprise multiple lanes. For a
multi-link PHY, the lanes can be split up in different ways but the
only constraint is that the SERDES can support up to two protocols
simultaneously.</p>
<p>Itâs also not always necessary to use all the lanes of a SERDES and
some lanes can be left unused.</p>
<p class="rubric"><em>Supported 2 Lane Serdes Configurations</em></p>
<p>The 2 Lane SERDES instances in J721E SoC are configured by the Sierra Serdes kernel driver:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>drivers/phy/cadence/phy-cadence-sierra.c
</pre></div>
</div>
<p>The possible Peripheral IP configurations that can be configured on the 2 Lane SERDES are:</p>
<p>Single Protocol Configurations:</p>
<ul class="simple">
<li>PCIe</li>
<li>USB</li>
</ul>
<p>Multi Protocol Configurations:</p>
<ul class="simple">
<li>PCIe + QSGMII</li>
<li>PCIe + SGMII</li>
</ul>
<p class="rubric"><em>Supported 4 Lane Serdes Configurations</em></p>
<p>The 4 Lane SERDES instances in J721E SoC are configured by the
Torrent Serdes kernel driver:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>drivers/phy/cadence/phy-cadence-torrent.c
</pre></div>
</div>
<p>The possible Peripheral IP configurations that can be configured on the 4 Lane SERDES are:</p>
<p>Single Protocol Configurations:</p>
<ul class="simple">
<li>EDP</li>
<li>PCIe</li>
<li>QSGMII</li>
<li>SGMII</li>
<li>USB</li>
<li>USXGMII</li>
</ul>
<p>Multi Protocol Configurations:</p>
<ul class="simple">
<li>EDP + PCIe</li>
<li>EDP + USB</li>
<li>PCIe + QSGMII</li>
<li>PCIe + SGMII</li>
<li>PCIe + USB</li>
<li>PCIe + USXGMII</li>
<li>QSGMII + USB</li>
<li>QSGMII + USXGMII</li>
<li>SGMII + USB</li>
<li>SGMII + USXGMII</li>
</ul>
</div>
<div class="section" id="serdes-instances">
<h2><a class="toc-backref" href="#id4">3.2.2.16.4. SERDES Instances</a><a class="headerlink" href="#serdes-instances" title="Permalink to this headline">Â¶</a></h2>
<p>J721E SoC has four instances of the 2 Lane SERDES and one instance of the 4 Lane Serdes.</p>
</div>
<div class="section" id="serdes-muxing">
<h2><a class="toc-backref" href="#id5">3.2.2.16.5. SERDES Muxing</a><a class="headerlink" href="#serdes-muxing" title="Permalink to this headline">Â¶</a></h2>
<p>SERDES Muxing refers to the process of selecting the mapping between the Peripheral
Lanes and the SERDES Lanes. A valid mapping refers to the process of selecting a
valid combination of Peripheral Lane and SERDES Lane based on the physical connections
available to choose from. Listed below is the valid set of combinations for the
SERDES instances.</p>
<p class="rubric"><em>SERDES 0</em></p>
<div class="highlight-text"><div class="highlight"><pre><span></span>                    âââââââââââââââââââââ
CPSW0_Q/SGMII_LANE1/â                   â
        PCIE0_LANE0/â                   â
        USB3_0_SWAP â                   â   &lt;-&gt; RX0/TX0
  âââââââââââââââââââ¤                   âââââââââââââââââ
                    â                   â
                    â    2L SERDES      â
CPSW0_Q/SGMII_LANE2/â                   â
        PCIE0_LANE1/â                   â
             USB3_0 â                   â   &lt;-&gt; RX1/TX1
  âââââââââââââââââââ¤                   âââââââââââââââââ
                    â                   â
                    â                   â
                    âââââââââââââââââââââ
</pre></div>
</div>
<p class="rubric"><em>SERDES 1</em></p>
<div class="highlight-text"><div class="highlight"><pre><span></span>                    âââââââââââââââââââââ
CPSW0_Q/SGMII_LANE3/â                   â
        PCIE1_LANE0/â                   â
        USB3_1_SWAP/â                   â
 ICSSG1_SGMII_LANE0 â                   â   &lt;-&gt; RX0/TX0
  âââââââââââââââââââ¤                   âââââââââââââââââ
                    â                   â
                    â    2L SERDES      â
CPSW0_Q/SGMII_LANE4/â                   â
        PCIE1_LANE1/â                   â
             USB3_1/â                   â
 ICSSG1_SGMII_LANE1 â                   â   &lt;-&gt; RX1/TX1
  âââââââââââââââââââ¤                   âââââââââââââââââ
                    â                   â
                    â                   â
                    âââââââââââââââââââââ
</pre></div>
</div>
<p class="rubric"><em>SERDES 2</em></p>
<div class="highlight-text"><div class="highlight"><pre><span></span>                   âââââââââââââââââââââ
       PCIE2_LANE0/â                   â
       USB3_1_SWAP/â                   â
ICSSG1_SGMII_LANE0 â                   â   &lt;-&gt; RX0/TX0
 âââââââââââââââââââ¤                   âââââââââââââââââ
                   â                   â
                   â    2L SERDES      â
       PCIE2_LANE1/â                   â
            USB3_1/â                   â
ICSSG1_SGMII_LANE1 â                   â   &lt;-&gt; RX1/TX1
 âââââââââââââââââââ¤                   âââââââââââââââââ
                   â                   â
                   â                   â
                   âââââââââââââââââââââ
</pre></div>
</div>
<p class="rubric"><em>SERDES 3</em></p>
<div class="highlight-text"><div class="highlight"><pre><span></span>                  âââââââââââââââââââââ
      PCIE3_LANE0/â                   â
      USB3_0_SWAP â                   â   &lt;-&gt; RX0/TX0
âââââââââââââââââââ¤                   âââââââââââââââââ
                  â                   â
                  â    2L SERDES      â
      PCIE3_LANE1/â                   â
           USB3_0 â                   â   &lt;-&gt; RX1/TX1
âââââââââââââââââââ¤                   âââââââââââââââââ
                  â                   â
                  â                   â
                  âââââââââââââââââââââ
</pre></div>
</div>
<p class="rubric"><em>SERDES 4</em></p>
<div class="highlight-text"><div class="highlight"><pre><span></span>                    âââââââââââââââââââââ
          EDP_LANE0/â                   â
CPSW0_Q/SGMII_LANE5 â                   â   &lt;-&gt; RX0/TX0
  âââââââââââââââââââ¤                   âââââââââââââââââ
                    â                   â
                    â                   â
          EDP_LANE1/â                   â
CPSW0_Q/SGMII_LANE6 â                   â   &lt;-&gt; RX1/TX1
  âââââââââââââââââââ¤                   âââââââââââââââââ
                    â                   â
                    â    4L SERDES      â
          EDP_LANE2/â                   â
CPSW0_Q/SGMII_LANE7 â                   â   &lt;-&gt; RX2/TX2
  âââââââââââââââââââ¤                   âââââââââââââââââ
                    â                   â
                    â                   â
          EDP_LANE3/â                   â
CPSW0_Q/SGMII_LANE8 â                   â   &lt;-&gt; RX3/TX3
  âââââââââââââââââââ¤                   âââââââââââââââââ
                    â                   â
                    âââââââââââââââââââââ
</pre></div>
</div>
<p>The Muxing configuration for each of the SERDES lanes can be described using
device tree. The device tree node labelled serdes_ln_ctrl corresponds to the
mux used to configure each of the SERDES lanes. The property âidle-statesâ
inside the serdes_ln_ctrl mux is used to specify the mapping between the
SERDES lane and the IP lane.</p>
<p>A valid mapping can be determined by referring to the SERDES muxing section
above. To select a mapping, the following format has to be used:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&lt;SoC_SERDESw_LANEx_IPa_LANEb&gt;
</pre></div>
</div>
<p>where:</p>
<ul class="simple">
<li>SoC is the name of the SoC,</li>
<li>âwâ specifies the SERDES instance: SERDES0 for example,</li>
<li>âxâ specifies the SERDES Lane: LANE0 for example,</li>
<li>IP specifies the peripheral IP: PCIE for example,</li>
<li>âaâ specifies the instance of that peripheral IP: PCIE0 for example,</li>
<li>âbâ specifies the peripheral IPâs Lane: LANE0 for example.</li>
</ul>
<p>The mapping is interpret as follows:</p>
<p><em>For the SoC named: SoC, SERDESw LANEx should be mapped to IPa LANEb.</em></p>
<p>For unused Serdes lanes, indicate them using:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&lt;SoC_SERDESw_LANEx_IPa_UNUSED&gt;
</pre></div>
</div>
<p class="rubric"><strong>Serdes Muxing Example</strong></p>
<p>Consider an SoC named SoCX with one 1L SERDES, one 2L SERDES and one 4L SERDES, with the
instances being SERDES0, SERDES1 and SERDES2. Additionally, let the SoC have PCIe instance
PCIE1, EDP instance EDP0 and a CPSW instance using QSGMII.</p>
<p>Then, to configure:</p>
<ul class="simple">
<li>SERDES0 Lane0 for PCIE1 Lane0</li>
<li>SERDES1 Lane0 for EDP0 Lane2</li>
<li>SERDES1 Lane1 for EDP0 Lane3</li>
<li>SERDES2 Lane0 for QSGMII Lane3</li>
<li>SERDES2 Lane1 for QSGMII Lane4</li>
<li>SERDES2 Lane2 for QSGMII Lane1</li>
<li>SERDES2 Lane3 for QSGMII Lane2</li>
</ul>
<p>the device tree serdes_ln_ctrl node has to be defined as follows:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&amp;serdes_ln_ctrl {
        idle-states = &lt;SoCX_SERDES0_LANE0_PCIE1_LANE0&gt;, &lt;SoCX_SERDES1_LANE0_EDP0_LANE2&gt;,
                      &lt;SoCX_SERDES1_LANE1_EDP0_LANE3&gt;, &lt;SoCX_SERDES2_LANE0_QSGMII_LANE3&gt;,
                      &lt;SoCX_SERDES2_LANE1_QSGMII_LANE4&gt;, &lt;SoCX_SERDES2_LANE2_QSGMII_LANE1&gt;
                      &lt;SoCX_SERDES2_LANE3_QSGMII_LANE2&gt;;
};
</pre></div>
</div>
<p class="rubric"><strong>Default Device Tree Muxing</strong></p>
<p>The J721E common processor board file k3-j721e-common-proc-board.dts contains the
following Serdes Muxing by default:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&amp;serdes_ln_ctrl {
    idle-states = &lt;J721E_SERDES0_LANE0_PCIE0_LANE0&gt;, &lt;J721E_SERDES0_LANE1_QSGMII_LANE2&gt;,
                  &lt;J721E_SERDES1_LANE0_PCIE1_LANE0&gt;, &lt;J721E_SERDES1_LANE1_PCIE1_LANE1&gt;,
                  &lt;J721E_SERDES2_LANE0_PCIE2_LANE0&gt;, &lt;J721E_SERDES2_LANE1_PCIE2_LANE1&gt;,
                  &lt;J721E_SERDES3_LANE0_USB3_0_SWAP&gt;, &lt;J721E_SERDES3_LANE1_USB3_0&gt;,
                  &lt;J721E_SERDES4_LANE0_EDP_LANE0&gt;, &lt;J721E_SERDES4_LANE1_EDP_LANE1&gt;,
                  &lt;J721E_SERDES4_LANE2_EDP_LANE2&gt;, &lt;J721E_SERDES4_LANE3_EDP_LANE3&gt;;
};
</pre></div>
</div>
<p>The exact mux values to be programmed can be obtained from the dt-bindings include directory
of the kernel repository:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>include/dt-bindings/mux/ti-serdes.h
</pre></div>
</div>
<p>The serdes_ln_ctrl based configuration uses the mux framework of Linux. More information can
be found in the Documentation of the kernel repository:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>Documentation/devicetree/bindings/mux/mux-controller.yaml
</pre></div>
</div>
</div>
<div class="section" id="serdes-clocking-options">
<h2><a class="toc-backref" href="#id6">3.2.2.16.6. SERDES Clocking Options</a><a class="headerlink" href="#serdes-clocking-options" title="Permalink to this headline">Â¶</a></h2>
<p>Each SERDES has PLLs inside it which have to be programmed to operate at different frequencies,
based on the data rate required by the Peripheral IP connected to the SERDES.</p>
<p>For example, based on the specification, the data rates for some of the Peripheral IPs are:</p>
<ol class="arabic simple">
<li>8Gbps for PCIe GEN3</li>
<li>5Gbps for PCIe GEN2</li>
<li>2.5Gbps for PCIe GEN1</li>
<li>5Gbps for USB3 SS</li>
<li>5Gbps for QSGMII [CPSW Ethernet]</li>
</ol>
<p>The input reference clocks connected to each SERDES are used to program the PLLs inside the SERDES.
The details regarding the PLL frequencies and programming is abstracted from the user. The user
only has to provide the reference clocks to be used by the SERDES for programming the PLLs, based
on the data rates required by the Peripheral IPs being used.</p>
<p class="rubric"><em>2L SERDES Clocking Options</em></p>
<p>The following illustration shows the clocking options for the 2L SERDES.</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>                                           /|HFOSC0_CLKOUT
âââââââââââââââââââââââââ                 / âââââââââââââââââ
â                       â                 â â
â                       â core_refclk /   â âHFOSC1_CLKOUT
â      âââââââââââ      â core_refclk1    â âââââââââââââââââ
â      â  PLL0   â      âââââââââââââââââââ¤ â
â      â         â      â                 â âMAIN_PLL3_HSDIV4_CLKOUT (100/125/156.25 MHz)
â      âââââââââââ      â                 â âââââââââââââââââ
â                       â                 â â
â                       â                 â âMAIN_PLL2_HSDIV4_CLKOUT (100 MHz)
â                       â                 \ âââââââââââââââââ
â      âââââââââââ      â                  \â
â      â  PLL1   â      â
â      â         â      â cmn_refclk
â      âââââââââââ      âââââââââââââââââââX Not Connected
â                       â
â                       â
â                       â
â                       â cmn_refclk1
â                       âââââââââââââââââââ External Source (CLKGEN or Remote CLK)
â      2L SERDES        â
â                       â
â                       â ref_der_out_clock /
â                       â refclk1_out       âââââââââââ
â                       âââââââââââââââââââº â ACSPCIE â
âââââââââââââââââââââââââ                   âââââââââââ
</pre></div>
</div>
<p>As seen in the figure above, 2L SERDES IP supports 4 clock inputs (core_refclk, core_refclk1,
cmn_refclk, cmn_refclk1), of which cmn_refclk is not brought out of SoC). Thus, core_refclk
and core_refclk1 should be used for internal reference clock while cmn_refclk1 can be used for external
reference clock.</p>
<p>For the clock IDs corresponding to the 2 Lane SERDES instances, refer:</p>
<ul class="simple">
<li><a class="reference external" href="https://software-dl.ti.com/tisci/esd/latest/5_soc_doc/j721e/clocks.html#clocks-for-serdes-16g0-device">2 Lane SERDES0 Clock IDs for J721E</a></li>
<li><a class="reference external" href="https://software-dl.ti.com/tisci/esd/latest/5_soc_doc/j721e/clocks.html#clocks-for-serdes-16g1-device">2 Lane SERDES1 Clock IDs for J721E</a></li>
<li><a class="reference external" href="https://software-dl.ti.com/tisci/esd/latest/5_soc_doc/j721e/clocks.html#clocks-for-serdes-16g2-device">2 Lane SERDES2 Clock IDs for J721E</a></li>
<li><a class="reference external" href="https://software-dl.ti.com/tisci/esd/latest/5_soc_doc/j721e/clocks.html#clocks-for-serdes-16g3-device">2 Lane SERDES3 Clock IDs for J721E</a></li>
</ul>
<p class="rubric"><em>4L SERDES Clocking Options</em></p>
<p>The following illustration shows the clocking options for the 4L SERDES.</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>                                           /|HFOSC0_CLKOUT
âââââââââââââââââââââââââ                 / âââââââââââââââââ
â                       â                 â â
â                       â                 â âHFOSC1_CLKOUT
â      âââââââââââ      â core_refclk     â âââââââââââââââââ
â      â  PLL0   â      âââââââââââââââââââ¤ â
â      â         â      â                 â âMAIN_PLL3_HSDIV4_CLKOUT (100/125/156.25 MHz)
â      âââââââââââ      â                 â âââââââââââââââââ
â                       â                 â â
â                       â                 â âMAIN_PLL2_HSDIV4_CLKOUT (100 MHz)
â                       â                 \ âââââââââââââââââ
â      âââââââââââ      â                  \â
â      â  PLL1   â      â
â      â         â      â cmn_refclk
â      âââââââââââ      âââââââââââââââââââ
â                       â
â                       â
â      4L SERDES        â refclk_out
â                       âââââââââââââââââââºX Not Used
â                       â
â                       â
âââââââââââââââââââââââââ
</pre></div>
</div>
<p>As seen in the figure above, 4L SERDES IP supports 2 clock inputs (core_refclk and cmn_refclk).
The clock core_refclk is the internal reference clock while the clock cmn_refclk is the external
reference clock. It also has an output reference clock which is not used (refclk_out).</p>
<p>For the clock IDs corresponding to the 4 Lane SERDES instances, refer:</p>
<p><a class="reference external" href="https://software-dl.ti.com/tisci/esd/latest/5_soc_doc/j721e/clocks.html#clocks-for-serdes-10g0-device">4 Lane SERDES4 Clock IDs for J721E</a></p>
<div class="section" id="internal-reference-clock">
<h3><a class="toc-backref" href="#id7">3.2.2.16.6.1. Internal Reference Clock</a><a class="headerlink" href="#internal-reference-clock" title="Permalink to this headline">Â¶</a></h3>
<p class="rubric"><em>Internal Reference Clock (2 Lane Serdes)</em></p>
<p>In order to use internal reference clock, core_refclk and core_refclk1 inputs to 2L SERDES
should be used. core_refclk and core_refclk1 can each use one of the four inputs provided
to the input-muxed clock.</p>
<p>The WIZ wrapper allows selecting the input clock to be used for core_refclk and core_refclk1.
In the device-tree, within the WIZ parent node of the 2 Lane SERDES node, the following
device-tree properties are used to configure the clocks:</p>
<ul class="simple">
<li>âassigned-clocksâ property is used to indicate the input-muxed clock corresponding to the
core_refclk and core_refclk1 internal reference clocks.</li>
<li>âassigned-clock-parentsâ property is used to indicate which of the 4 clock inputs to the
input-muxed clock is to be selected and used for core_refclk and core_refclk1.</li>
</ul>
<div class="highlight-text"><div class="highlight"><pre><span></span>serdes_wiz0: wiz@5000000 {
        compatible = &quot;ti,j721e-wiz-16g&quot;;
        .
        .
        assigned-clocks = &lt;&amp;k3_clks 292 11&gt;, &lt;&amp;k3_clks 292 0&gt;;
        assigned-clock-parents = &lt;&amp;k3_clks 292 15&gt;, &lt;&amp;k3_clks 292 4&gt;;
        .
        .
};
</pre></div>
</div>
<p>In the above example, the WIZ node corresponding to the 2 Lane SERDES0 instance is shown.
Within the WIZ node, using the âassigned-clocksâ property, we are indicating that
core_refclk receives its input from the clock identified by:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&lt;k3_clks 292 11&gt;
</pre></div>
</div>
<p>which is the input-muxed clock corresponding to core_refclk. The value 292 corresponds to
the J721E_DEV_SERDES_16G0 device, while the value 11 corresponds to DEV_SERDES_16G0_CORE_REF_CLK
which is the input-muxed clock.</p>
<p>Similarly, core_refclk1 is mapped to:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&lt;&amp;k3_clks 292 0&gt;
</pre></div>
</div>
<p>with a similar pattern as core_refclk.</p>
<p>The value of the âassigned-clock-parentsâ property corresponding to core_refclk is:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&lt;&amp;k3_clks 292 15&gt;
</pre></div>
</div>
<p>which indicates that the clock with clock ID 15 (DEV_SERDES_16G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK)
which is the MAIN_PLL2_HSDIV4_CLKOUT clock, is used as the core_refclk, via the input-muxed clock.
Similar pattern is followed for core_refclk1âs âassigned-clock-parentsâ property value.</p>
<p class="rubric"><em>Internal Reference Clock (4 Lane Serdes)</em></p>
<p>In order to use internal reference clock, core_refclk input to the 4L SERDES should be used.
core_refclk can use one of the four inputs provided to the input-muxed clock.</p>
<p>The WIZ wrapper allows selecting the input clock to be used for core_refclk.
In the device-tree, within the WIZ parent node of the 4 Lane SERDES node, the following
device-tree properties are used to configure the clocks:</p>
<ul class="simple">
<li>âassigned-clocksâ property is used to indicate the input-muxed clock corresponding to the
core_refclk internal reference clock.</li>
<li>âassigned-clock-parentsâ property is used to indicate which of the 4 clock inputs to the
input-muxed clock is to be selected and used for core_refclk.</li>
</ul>
<div class="highlight-text"><div class="highlight"><pre><span></span>serdes_wiz4: wiz@5050000 {
        compatible = &quot;ti,j721e-wiz-10g&quot;;
        .
        .
        assigned-clocks = &lt;&amp;k3_clks 297 9&gt;;
        assigned-clock-parents = &lt;&amp;k3_clks 297 10&gt;;
        .
        .
};
</pre></div>
</div>
<p>In the above example, the WIZ node corresponding to the 4 Lane SERDES4 instance is shown.
Within the WIZ node, using the âassigned-clocksâ property, we are indicating that
core_refclk receives its input from the clock identified by:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&lt;k3_clks 297 9&gt;
</pre></div>
</div>
<p>which is the input-muxed clock corresponding to core_refclk. The value 297 corresponds to
the J721E_DEV_SERDES_10G0 device, while the value 9 corresponds to DEV_SERDES_10G0_CORE_REF_CLK
which is the input-muxed clock.</p>
<p>The value of the âassigned-clock-parentsâ property corresponding to core_refclk is:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&lt;&amp;k3_clks 297 10&gt;
</pre></div>
</div>
<p>which indicates that the clock with clock ID 10 (DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT)
which is the HFOSC0_CLKOUT clock has to be used as the core_refclk, via the input-muxed clock.</p>
</div>
<div class="section" id="external-reference-clock">
<h3><a class="toc-backref" href="#id8">3.2.2.16.6.2. External Reference Clock</a><a class="headerlink" href="#external-reference-clock" title="Permalink to this headline">Â¶</a></h3>
<p class="rubric"><em>External Reference Clock (2 Lane Serdes)</em></p>
<p>The 2L SERDES IP supports two external reference clock inputs. However the J721E SoC has only
one external reference clock input connected (cmn_refclk1).</p>
<p>The two external reference clock inputs are represented in the SoC device-tree file
(k3-j721e-main.dtsi) as shown below:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>/ {
    cmn_refclk: clock-cmnrefclk {
            #clock-cells = &lt;0&gt;;
            compatible = &quot;fixed-clock&quot;;
            clock-frequency = &lt;0&gt;;
    };

    cmn_refclk1: clock-cmnrefclk1 {
            #clock-cells = &lt;0&gt;;
            compatible = &quot;fixed-clock&quot;;
            clock-frequency = &lt;0&gt;;
    };
};
</pre></div>
</div>
<p>Note the âclock-frequency = &lt;0&gt;;â is set to â0â since the external clocks need not always
be connected and is based on the board design. In the case of J721E CPB, CLKGEN provides
100MHz clocks to these inputs. So the frequency is actually set in
the board device-tree file (k3-j721e-common-proc-board.dts) as shown below:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&amp;cmn_refclk1 {
    clock-frequency = &lt;100000000&gt;;
};
</pre></div>
</div>
<p class="rubric"><em>External Reference Clock (4 Lane Serdes)</em></p>
<p>The 4L SERDES IP supports one external reference clock input (cmn_refclk).</p>
<p>The external reference clock input is represented in the SoC device-tree file (k3-j721e-main.dtsi)
as shown below:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>/ {
    cmn_refclk: clock-cmnrefclk {
            #clock-cells = &lt;0&gt;;
            compatible = &quot;fixed-clock&quot;;
            clock-frequency = &lt;0&gt;;
  };
  .
  .
  .
};
</pre></div>
</div>
<p>Note that âclock-frequency = &lt;0&gt;;â is set to â0â since the external clocks need not always
be connected, based on the board design.</p>
</div>
<div class="section" id="selecting-between-internal-and-external-reference-clock">
<h3><a class="toc-backref" href="#id9">3.2.2.16.6.3. Selecting Between Internal and External Reference Clock</a><a class="headerlink" href="#selecting-between-internal-and-external-reference-clock" title="Permalink to this headline">Â¶</a></h3>
<p>The WIZ wrapper allows selecting between the internal and external clock to be used as the
input to PLL0 and PLL1 of the SERDES. Additionally, the reference clock to be used as input
for the digital logic of the SERDES PHY and PMA can also be selected.</p>
<p class="rubric"><em>Selecting Between Internal and External Reference Clock (2 Lane Serdes)</em></p>
<p>Configuring the wizX_pll0_refclk, wizX_pll1_refclk and wizX_refclk_dig device-tree nodes for
the SERDES instance SERDESX, it is possible to choose between the internal and external
reference clocks for PLL0, PLL1 and the digital reference clock respecitvely. By default they
are configured to use the internal reference clock in the k3-j721e-main.dtsi SoC device-tree
file:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>wiz0_pll0_refclk: pll0-refclk {
        clocks = &lt;&amp;k3_clks 292 11&gt;, &lt;&amp;cmn_refclk&gt;;
        #clock-cells = &lt;0&gt;;
        assigned-clocks = &lt;&amp;wiz0_pll0_refclk&gt;;
        assigned-clock-parents = &lt;&amp;k3_clks 292 11&gt;;
};

wiz0_pll1_refclk: pll1-refclk {
        clocks = &lt;&amp;k3_clks 292 0&gt;, &lt;&amp;cmn_refclk1&gt;;
        #clock-cells = &lt;0&gt;;
        assigned-clocks = &lt;&amp;wiz0_pll1_refclk&gt;;
        assigned-clock-parents = &lt;&amp;k3_clks 292 0&gt;;
};

wiz0_refclk_dig: refclk-dig {
        clocks = &lt;&amp;k3_clks 292 11&gt;, &lt;&amp;k3_clks 292 0&gt;, &lt;&amp;cmn_refclk&gt;, &lt;&amp;cmn_refclk1&gt;;
        #clock-cells = &lt;0&gt;;
        assigned-clocks = &lt;&amp;wiz0_refclk_dig&gt;;
        assigned-clock-parents = &lt;&amp;k3_clks 292 11&gt;;
};
</pre></div>
</div>
<p>For the example above corresponding to SERDES0 instance, each of wiz0_pll0_refclk, wiz0_pll1_refclk
and wiz0_refclk_dig have two reference clock inputs to choose from: internal clock (k3_clks) and
external clock (cmn_refclk).</p>
<p>The âassigned-clock-parentsâ by default sets the clock to internal clocks.</p>
<p>However since in J721E Common Processor Board, there is an external clock generator which feeds
both to the SERDES input and to the PCIe connector, in order to use common reference clock in
PCIe RC mode, the inputs are configured to use external reference clock.</p>
<p>For using the external reference clock, the below device-tree modifications are done in
k3-j721e-common-proc-board.dts Board device-tree file:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>&amp;wiz0_pll1_refclk {
    assigned-clocks = &lt;&amp;wiz0_pll1_refclk&gt;;
    assigned-clock-parents = &lt;&amp;cmn_refclk1&gt;;
};

&amp;wiz0_refclk_dig {
    assigned-clocks = &lt;&amp;wiz0_refclk_dig&gt;;
    assigned-clock-parents = &lt;&amp;cmn_refclk1&gt;;
};

&amp;serdes0 {
    assigned-clocks = &lt;&amp;serdes0 CDNS_SIERRA_PLL_CMNLC&gt;, &lt;&amp;serdes0 CDNS_SIERRA_PLL_CMNLC1&gt;;
    assigned-clock-parents = &lt;&amp;wiz0_pll1_refclk&gt;, &lt;&amp;wiz0_pll1_refclk&gt;;
};
</pre></div>
</div>
<p>Here âwiz0_pll1_refclkâ is configured to use external reference clock âcmn_refclk1â and
âwiz0_refclk_digâ is configured to use external reference clock â&amp;cmn_refclk1â</p>
<p>CDNS_SIERRA_PLL_CMNLC represents the PLL0 within SERDES and CDNS_SIERRA_PLL_CMNLC1 represents
the PLL1 within SERDES. Since external clock is NOT connected to cmn_refclk (cmn_refclk is
input to wiz0_pll0_refclk), PLL0 within SERDES cannot use wiz0_pll0_refclk. Hence both
CDNS_SIERRA_PLL_CMNLC and CDNS_SIERRA_PLL_CMNLC1 are configured to use &amp;wiz0_pll1_refclk.</p>
<p class="rubric"><em>Selecting Between Internal and External Reference Clock (4 Lane Serdes)</em></p>
<p>Configuring the wiz4_pll0_refclk, wiz4_pll1_refclk and wiz4_refclk_dig device-tree nodes for
the SERDES instance SERDES4, it is possible to choose between the internal and external
reference clocks for PLL0, PLL1 and digital reference clock respectively. By default they are
configured to use the internal reference clock in the k3-j721e-main.dtsi SoC device-tree file:</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>wiz4_pll0_refclk: pll0-refclk {
        clocks = &lt;&amp;k3_clks 297 9&gt;, &lt;&amp;cmn_refclk&gt;;
        clock-output-names = &quot;wiz4_pll0_refclk&quot;;
        #clock-cells = &lt;0&gt;;
        assigned-clocks = &lt;&amp;wiz4_pll0_refclk&gt;;
        assigned-clock-parents = &lt;&amp;k3_clks 297 9&gt;;
};

wiz4_pll1_refclk: pll1-refclk {
        clocks = &lt;&amp;k3_clks 297 9&gt;, &lt;&amp;cmn_refclk&gt;;
        clock-output-names = &quot;wiz4_pll1_refclk&quot;;
        #clock-cells = &lt;0&gt;;
        assigned-clocks = &lt;&amp;wiz4_pll1_refclk&gt;;
        assigned-clock-parents = &lt;&amp;k3_clks 297 9&gt;;
};

wiz4_refclk_dig: refclk-dig {
        clocks = &lt;&amp;k3_clks 297 9&gt;, &lt;&amp;cmn_refclk&gt;;
        clock-output-names = &quot;wiz4_refclk_dig&quot;;
        #clock-cells = &lt;0&gt;;
        assigned-clocks = &lt;&amp;wiz4_refclk_dig&gt;;
        assigned-clock-parents = &lt;&amp;k3_clks 297 9&gt;;
};
</pre></div>
</div>
<p>For the example above corresponding to SERDES4 instance, each of wiz4_pll0_refclk, wiz4_pll1_refclk
and wiz4_refclk_dig have two reference clock inputs to choose from: internal clock (k3_clks) and
external clock (cmn_refclk).</p>
<p>The âassigned-clock-parentsâ by default sets the clock to internal clocks.</p>
<p>For using the external reference clock, the âassigned-clock-parentsâ property has to be
set to &lt;&amp;cmn_refclk&gt;.</p>
<p class="rubric"><strong>Special Case CPSW9G (PCIe + QSGMII)</strong></p>
<p>In the J721E Common Processor Board (for J721E SoC), the 1st SERDES instance is shared between
PCIe and CPSW9G (1L for PCIe and 1L for CPSW). Since CPSW is configured and used by Ethernet
Firmware and PCIe is configured and used by Linux, SERDES configuration for this instance
has to be done before loading ethernet firmware and Linux. Hence the shared SERDES
configuration is done in u-boot. Since by default firmwares are not loaded in u-boot and
there is no way to configure only the external PHY in Linux, the QSGMII PHY (VSC8514) in
Quad Port Add-On Ethernet Card has to be brought out of reset in u-boot.</p>
<p>The following command should be used to bring the external PHY out of reset</p>
<div class="highlight-text"><div class="highlight"><pre><span></span>setenv dorprocboot 1
</pre></div>
</div>
<p class="rubric"><strong>Driving Clock Out</strong></p>
<p>Support for driving clock out via ACSPCIE using ref_der_out_clock/refclk1_out is not present
in SDK.</p>
</div>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../SPI.html" class="btn btn-neutral float-right" title="3.2.2.17. SPI" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="../QSPI.html" class="btn btn-neutral" title="3.2.2.15. OSPI/QSPI" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2021</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../../../../',
            VERSION:'08_06_00',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../../../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../../../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../../../../_static/doctools.js"></script>
      <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../../../../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });
      });
  </script>
   

</body>
</html>