# half_adder

Design code and test bench for half adder. 
Using power optimizaion strategy Gated Clock Conversion following Design steps: -

Behavioural Simulation,
Synthesis
Implementation
Bit generation file
