Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 30 16:33:41 2025
| Host         : ws11-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 92 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 180 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.812        0.000                      0                 3814        0.038        0.000                      0                 3814        4.500        0.000                       0                   880  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
board_clock  {0.000 5.000}      10.000          100.000         
stm_sys_clk  {0.000 11.000}     22.000          45.455          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clock         4.355        0.000                      0                   38        0.265        0.000                      0                   38        4.500        0.000                       0                    22  
stm_sys_clk         3.812        0.000                      0                 3615        0.038        0.000                      0                 3615        9.750        0.000                       0                   858  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  stm_sys_clk        stm_sys_clk              4.705        0.000                      0                  161       12.201        0.000                      0                  161  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clock
  To Clock:  board_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.423ns (27.983%)  route 3.662ns (72.017%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.562     5.083    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.240    led_display_memory/divider_reg[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.722 f  led_display_memory/digit_select_reg[1]_i_7/O[0]
                         net (fo=1, routed)           1.125     7.848    led_display_memory/digit_select_reg[1]_i_7_n_7
    SLICE_X47Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.147 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.017     9.164    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.881    10.168    led_display_memory/clear
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
                         clock pessimism              0.299    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X46Y36         FDRE (Setup_fdre_C_R)       -0.524    14.524    led_display_memory/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.423ns (27.983%)  route 3.662ns (72.017%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.562     5.083    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.240    led_display_memory/divider_reg[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.722 f  led_display_memory/digit_select_reg[1]_i_7/O[0]
                         net (fo=1, routed)           1.125     7.848    led_display_memory/digit_select_reg[1]_i_7_n_7
    SLICE_X47Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.147 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.017     9.164    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.881    10.168    led_display_memory/clear
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[1]/C
                         clock pessimism              0.299    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X46Y36         FDRE (Setup_fdre_C_R)       -0.524    14.524    led_display_memory/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.423ns (27.983%)  route 3.662ns (72.017%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.562     5.083    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.240    led_display_memory/divider_reg[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.722 f  led_display_memory/digit_select_reg[1]_i_7/O[0]
                         net (fo=1, routed)           1.125     7.848    led_display_memory/digit_select_reg[1]_i_7_n_7
    SLICE_X47Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.147 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.017     9.164    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.881    10.168    led_display_memory/clear
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism              0.299    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X46Y36         FDRE (Setup_fdre_C_R)       -0.524    14.524    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.423ns (27.983%)  route 3.662ns (72.017%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.562     5.083    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.240    led_display_memory/divider_reg[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.722 f  led_display_memory/digit_select_reg[1]_i_7/O[0]
                         net (fo=1, routed)           1.125     7.848    led_display_memory/digit_select_reg[1]_i_7_n_7
    SLICE_X47Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.147 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.017     9.164    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.881    10.168    led_display_memory/clear
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism              0.299    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X46Y36         FDRE (Setup_fdre_C_R)       -0.524    14.524    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.423ns (28.781%)  route 3.521ns (71.219%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.562     5.083    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.240    led_display_memory/divider_reg[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.722 f  led_display_memory/digit_select_reg[1]_i_7/O[0]
                         net (fo=1, routed)           1.125     7.848    led_display_memory/digit_select_reg[1]_i_7_n_7
    SLICE_X47Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.147 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.017     9.164    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.740    10.028    led_display_memory/clear
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.444    14.785    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[4]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X46Y37         FDRE (Setup_fdre_C_R)       -0.524    14.500    led_display_memory/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.423ns (28.781%)  route 3.521ns (71.219%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.562     5.083    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.240    led_display_memory/divider_reg[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.722 f  led_display_memory/digit_select_reg[1]_i_7/O[0]
                         net (fo=1, routed)           1.125     7.848    led_display_memory/digit_select_reg[1]_i_7_n_7
    SLICE_X47Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.147 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.017     9.164    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.740    10.028    led_display_memory/clear
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.444    14.785    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[5]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X46Y37         FDRE (Setup_fdre_C_R)       -0.524    14.500    led_display_memory/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.423ns (28.781%)  route 3.521ns (71.219%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.562     5.083    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.240    led_display_memory/divider_reg[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.722 f  led_display_memory/digit_select_reg[1]_i_7/O[0]
                         net (fo=1, routed)           1.125     7.848    led_display_memory/digit_select_reg[1]_i_7_n_7
    SLICE_X47Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.147 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.017     9.164    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.740    10.028    led_display_memory/clear
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.444    14.785    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X46Y37         FDRE (Setup_fdre_C_R)       -0.524    14.500    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.423ns (28.781%)  route 3.521ns (71.219%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.562     5.083    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.240    led_display_memory/divider_reg[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.722 f  led_display_memory/digit_select_reg[1]_i_7/O[0]
                         net (fo=1, routed)           1.125     7.848    led_display_memory/digit_select_reg[1]_i_7_n_7
    SLICE_X47Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.147 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.017     9.164    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.740    10.028    led_display_memory/clear
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.444    14.785    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X46Y37         FDRE (Setup_fdre_C_R)       -0.524    14.500    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.423ns (29.081%)  route 3.470ns (70.919%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.562     5.083    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.240    led_display_memory/divider_reg[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.722 f  led_display_memory/digit_select_reg[1]_i_7/O[0]
                         net (fo=1, routed)           1.125     7.848    led_display_memory/digit_select_reg[1]_i_7_n_7
    SLICE_X47Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.147 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.017     9.164    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.689     9.976    led_display_memory/clear
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.445    14.786    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X46Y38         FDRE (Setup_fdre_C_R)       -0.524    14.501    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.423ns (29.081%)  route 3.470ns (70.919%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.562     5.083    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.240    led_display_memory/divider_reg[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.722 f  led_display_memory/digit_select_reg[1]_i_7/O[0]
                         net (fo=1, routed)           1.125     7.848    led_display_memory/digit_select_reg[1]_i_7_n_7
    SLICE_X47Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.147 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.017     9.164    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X47Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.288 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.689     9.976    led_display_memory/clear
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.445    14.786    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X46Y38         FDRE (Setup_fdre_C_R)       -0.524    14.501    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    led_display_memory/divider_reg[10]
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  led_display_memory/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    led_display_memory/divider_reg[8]_i_1_n_5
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.134     1.579    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  led_display_memory/divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_display_memory/divider_reg[14]/Q
                         net (fo=2, routed)           0.125     1.735    led_display_memory/divider_reg[14]
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  led_display_memory/divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    led_display_memory/divider_reg[12]_i_1_n_5
    SLICE_X46Y39         FDRE                                         r  led_display_memory/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  led_display_memory/divider_reg[14]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.134     1.579    led_display_memory/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.125     1.733    led_display_memory/divider_reg[2]
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  led_display_memory/divider_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.843    led_display_memory/divider_reg[0]_i_2_n_5
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.956    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y36         FDRE (Hold_fdre_C_D)         0.134     1.577    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.444    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.125     1.734    led_display_memory/divider_reg[6]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  led_display_memory/divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    led_display_memory/divider_reg[4]_i_1_n_5
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.957    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.134     1.578    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    led_display_memory/divider_reg[10]
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  led_display_memory/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    led_display_memory/divider_reg[8]_i_1_n_4
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.134     1.579    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  led_display_memory/divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_display_memory/divider_reg[14]/Q
                         net (fo=2, routed)           0.125     1.735    led_display_memory/divider_reg[14]
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  led_display_memory/divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    led_display_memory/divider_reg[12]_i_1_n_4
    SLICE_X46Y39         FDRE                                         r  led_display_memory/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  led_display_memory/divider_reg[15]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.134     1.579    led_display_memory/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.444    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.125     1.734    led_display_memory/divider_reg[6]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.880 r  led_display_memory/divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    led_display_memory/divider_reg[4]_i_1_n_4
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.957    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.134     1.578    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.125     1.733    led_display_memory/divider_reg[2]
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.879 r  led_display_memory/divider_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.879    led_display_memory/divider_reg[0]_i_2_n_4
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.956    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y36         FDRE (Hold_fdre_C_D)         0.134     1.577    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.275ns (60.793%)  route 0.177ns (39.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  led_display_memory/divider_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_display_memory/divider_reg[13]/Q
                         net (fo=2, routed)           0.177     1.786    led_display_memory/divider_reg[13]
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.897 r  led_display_memory/divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.897    led_display_memory/divider_reg[12]_i_1_n_6
    SLICE_X46Y39         FDRE                                         r  led_display_memory/divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  led_display_memory/divider_reg[13]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.134     1.579    led_display_memory/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.275ns (60.793%)  route 0.177ns (39.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.445    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_display_memory/divider_reg[9]/Q
                         net (fo=2, routed)           0.177     1.786    led_display_memory/divider_reg[9]
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.897 r  led_display_memory/divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.897    led_display_memory/divider_reg[8]_i_1_n_6
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.959    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  led_display_memory/divider_reg[9]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.134     1.579    led_display_memory/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  board_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   led_display_memory/divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   led_display_memory/divider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   led_display_memory/divider_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   led_display_memory/divider_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y36   led_display_memory/divider_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y36   led_display_memory/divider_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y36   led_display_memory/divider_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y37   led_display_memory/divider_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y37   led_display_memory/divider_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   led_display_memory/divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   led_display_memory/divider_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   led_display_memory/divider_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   led_display_memory/divider_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   led_display_memory/digit_select_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   led_display_memory/digit_select_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   led_display_memory/divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   led_display_memory/divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   led_display_memory/divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   led_display_memory/divider_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   led_display_memory/divider_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   led_display_memory/divider_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   led_display_memory/divider_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   led_display_memory/divider_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   led_display_memory/divider_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   led_display_memory/divider_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36   led_display_memory/divider_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y37   led_display_memory/divider_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.426ns (20.983%)  route 5.370ns (79.017%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 15.917 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          1.305     7.190    ctrl_0/state[0]
    SLICE_X29Y63         LUT4 (Prop_lut4_I3_O)        0.154     7.344 f  ctrl_0/rd_execute_ctl[alu_op][1]_i_4/O
                         net (fo=4, routed)           1.019     8.363    dp_0/decode_r/state_reg[3]
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.327     8.690 f  dp_0/decode_r/temp_result3_i_118/O
                         net (fo=27, routed)          0.794     9.483    dp_0/fetch_r/stall_pipeline_low_reg_4
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124     9.607 r  dp_0/fetch_r/temp_result3_i_39/O
                         net (fo=36, routed)          0.987    10.594    dp_0/fetch_r/rd_reg_data2_reg[9]
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.124    10.718 r  dp_0/fetch_r/stall_count[0]_i_3/O
                         net (fo=1, routed)           0.165    10.883    dp_0/decode_r/rd_reg_write_index_reg[0]_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.007 f  dp_0/decode_r/stall_count[0]_i_2/O
                         net (fo=2, routed)           0.577    11.584    dp_0/hazard_detect/rd_memory_ctl_reg[memory_read]
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.117    11.701 r  dp_0/hazard_detect/stall_count[0]_i_1/O
                         net (fo=1, routed)           0.524    12.225    dp_0/hazard_detect/stall_count[0]_i_1_n_0
    SLICE_X38Y73         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.420    15.917    dp_0/hazard_detect/CLK
    SLICE_X38Y73         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.304    
                         clock uncertainty           -0.035    16.268    
    SLICE_X38Y73         FDRE (Setup_fdre_C_D)       -0.232    16.036    dp_0/hazard_detect/stall_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result3/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.372ns  (logic 1.337ns (20.982%)  route 5.035ns (79.018%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 27.026 - 22.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 16.412 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.535    16.412    dp_0/hazard_detect/CLK
    SLICE_X37Y73         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.459    16.871 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.197    18.068    dp_0/decode_r/E[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.152    18.220 r  dp_0/decode_r/rd_write_back_ctl[wb_src][2]_i_3/O
                         net (fo=18, routed)          0.776    18.996    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.326    19.322 r  dp_0/fetch_r/temp_result3_i_123/O
                         net (fo=1, routed)           0.466    19.788    dp_0/fetch_r/temp_result3_i_123_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    19.912 r  dp_0/fetch_r/temp_result3_i_81/O
                         net (fo=18, routed)          1.217    21.130    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X49Y76         MUXF7 (Prop_muxf7_S_O)       0.276    21.406 r  dp_0/Register_File_inst/temp_result3_i_18/O
                         net (fo=22, routed)          1.379    22.784    dp_0/ALU_inst/A[15]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.528    27.026    dp_0/ALU_inst/CLK
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/CLK
                         clock pessimism              0.458    27.483    
                         clock uncertainty           -0.035    27.448    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.537    26.911    dp_0/ALU_inst/temp_result3
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -22.784    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result3/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.372ns  (logic 1.337ns (20.982%)  route 5.035ns (79.018%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 27.026 - 22.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 16.412 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.535    16.412    dp_0/hazard_detect/CLK
    SLICE_X37Y73         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.459    16.871 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.197    18.068    dp_0/decode_r/E[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.152    18.220 r  dp_0/decode_r/rd_write_back_ctl[wb_src][2]_i_3/O
                         net (fo=18, routed)          0.776    18.996    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.326    19.322 r  dp_0/fetch_r/temp_result3_i_123/O
                         net (fo=1, routed)           0.466    19.788    dp_0/fetch_r/temp_result3_i_123_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    19.912 r  dp_0/fetch_r/temp_result3_i_81/O
                         net (fo=18, routed)          1.217    21.130    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X49Y76         MUXF7 (Prop_muxf7_S_O)       0.276    21.406 r  dp_0/Register_File_inst/temp_result3_i_18/O
                         net (fo=22, routed)          1.379    22.784    dp_0/ALU_inst/A[15]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.528    27.026    dp_0/ALU_inst/CLK
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/CLK
                         clock pessimism              0.458    27.483    
                         clock uncertainty           -0.035    27.448    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.537    26.911    dp_0/ALU_inst/temp_result3
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -22.784    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result3/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.372ns  (logic 1.337ns (20.982%)  route 5.035ns (79.018%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 27.026 - 22.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 16.412 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.535    16.412    dp_0/hazard_detect/CLK
    SLICE_X37Y73         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.459    16.871 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.197    18.068    dp_0/decode_r/E[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.152    18.220 r  dp_0/decode_r/rd_write_back_ctl[wb_src][2]_i_3/O
                         net (fo=18, routed)          0.776    18.996    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.326    19.322 r  dp_0/fetch_r/temp_result3_i_123/O
                         net (fo=1, routed)           0.466    19.788    dp_0/fetch_r/temp_result3_i_123_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    19.912 r  dp_0/fetch_r/temp_result3_i_81/O
                         net (fo=18, routed)          1.217    21.130    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X49Y76         MUXF7 (Prop_muxf7_S_O)       0.276    21.406 r  dp_0/Register_File_inst/temp_result3_i_18/O
                         net (fo=22, routed)          1.379    22.784    dp_0/ALU_inst/A[15]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.528    27.026    dp_0/ALU_inst/CLK
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/CLK
                         clock pessimism              0.458    27.483    
                         clock uncertainty           -0.035    27.448    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.537    26.911    dp_0/ALU_inst/temp_result3
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -22.784    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result3/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.372ns  (logic 1.337ns (20.982%)  route 5.035ns (79.018%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 27.026 - 22.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 16.412 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.535    16.412    dp_0/hazard_detect/CLK
    SLICE_X37Y73         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.459    16.871 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.197    18.068    dp_0/decode_r/E[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.152    18.220 r  dp_0/decode_r/rd_write_back_ctl[wb_src][2]_i_3/O
                         net (fo=18, routed)          0.776    18.996    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.326    19.322 r  dp_0/fetch_r/temp_result3_i_123/O
                         net (fo=1, routed)           0.466    19.788    dp_0/fetch_r/temp_result3_i_123_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    19.912 r  dp_0/fetch_r/temp_result3_i_81/O
                         net (fo=18, routed)          1.217    21.130    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X49Y76         MUXF7 (Prop_muxf7_S_O)       0.276    21.406 r  dp_0/Register_File_inst/temp_result3_i_18/O
                         net (fo=22, routed)          1.379    22.784    dp_0/ALU_inst/A[15]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.528    27.026    dp_0/ALU_inst/CLK
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/CLK
                         clock pessimism              0.458    27.483    
                         clock uncertainty           -0.035    27.448    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.537    26.911    dp_0/ALU_inst/temp_result3
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -22.784    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result3/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.344ns  (logic 1.353ns (21.328%)  route 4.991ns (78.672%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 27.026 - 22.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 16.412 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.535    16.412    dp_0/hazard_detect/CLK
    SLICE_X37Y73         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.459    16.871 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.197    18.068    dp_0/decode_r/E[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.152    18.220 r  dp_0/decode_r/rd_write_back_ctl[wb_src][2]_i_3/O
                         net (fo=18, routed)          0.776    18.996    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.326    19.322 r  dp_0/fetch_r/temp_result3_i_123/O
                         net (fo=1, routed)           0.466    19.788    dp_0/fetch_r/temp_result3_i_123_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    19.912 r  dp_0/fetch_r/temp_result3_i_81/O
                         net (fo=18, routed)          1.403    21.315    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X54Y76         MUXF7 (Prop_muxf7_S_O)       0.292    21.607 r  dp_0/Register_File_inst/temp_result3_i_22/O
                         net (fo=8, routed)           1.149    22.756    dp_0/ALU_inst/A[11]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.528    27.026    dp_0/ALU_inst/CLK
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/CLK
                         clock pessimism              0.458    27.483    
                         clock uncertainty           -0.035    27.448    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.535    26.913    dp_0/ALU_inst/temp_result3
  -------------------------------------------------------------------
                         required time                         26.913    
                         arrival time                         -22.756    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result3/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.272ns  (logic 1.337ns (21.319%)  route 4.935ns (78.681%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 27.026 - 22.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 16.412 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.535    16.412    dp_0/hazard_detect/CLK
    SLICE_X37Y73         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.459    16.871 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.197    18.068    dp_0/decode_r/E[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.152    18.220 r  dp_0/decode_r/rd_write_back_ctl[wb_src][2]_i_3/O
                         net (fo=18, routed)          0.776    18.996    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.326    19.322 r  dp_0/fetch_r/temp_result3_i_123/O
                         net (fo=1, routed)           0.466    19.788    dp_0/fetch_r/temp_result3_i_123_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    19.912 r  dp_0/fetch_r/temp_result3_i_81/O
                         net (fo=18, routed)          1.217    21.130    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X49Y76         MUXF7 (Prop_muxf7_S_O)       0.276    21.406 r  dp_0/Register_File_inst/temp_result3_i_18/O
                         net (fo=22, routed)          1.278    22.684    dp_0/ALU_inst/A[15]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.528    27.026    dp_0/ALU_inst/CLK
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/CLK
                         clock pessimism              0.458    27.483    
                         clock uncertainty           -0.035    27.448    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.537    26.911    dp_0/ALU_inst/temp_result3
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -22.684    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result3/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.272ns  (logic 1.337ns (21.319%)  route 4.935ns (78.681%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 27.026 - 22.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 16.412 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.535    16.412    dp_0/hazard_detect/CLK
    SLICE_X37Y73         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.459    16.871 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.197    18.068    dp_0/decode_r/E[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.152    18.220 r  dp_0/decode_r/rd_write_back_ctl[wb_src][2]_i_3/O
                         net (fo=18, routed)          0.776    18.996    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.326    19.322 r  dp_0/fetch_r/temp_result3_i_123/O
                         net (fo=1, routed)           0.466    19.788    dp_0/fetch_r/temp_result3_i_123_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    19.912 r  dp_0/fetch_r/temp_result3_i_81/O
                         net (fo=18, routed)          1.217    21.130    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X49Y76         MUXF7 (Prop_muxf7_S_O)       0.276    21.406 r  dp_0/Register_File_inst/temp_result3_i_18/O
                         net (fo=22, routed)          1.278    22.684    dp_0/ALU_inst/A[15]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.528    27.026    dp_0/ALU_inst/CLK
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/CLK
                         clock pessimism              0.458    27.483    
                         clock uncertainty           -0.035    27.448    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.537    26.911    dp_0/ALU_inst/temp_result3
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -22.684    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result3/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.272ns  (logic 1.337ns (21.319%)  route 4.935ns (78.681%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 27.026 - 22.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 16.412 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.535    16.412    dp_0/hazard_detect/CLK
    SLICE_X37Y73         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.459    16.871 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.197    18.068    dp_0/decode_r/E[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.152    18.220 r  dp_0/decode_r/rd_write_back_ctl[wb_src][2]_i_3/O
                         net (fo=18, routed)          0.776    18.996    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.326    19.322 r  dp_0/fetch_r/temp_result3_i_123/O
                         net (fo=1, routed)           0.466    19.788    dp_0/fetch_r/temp_result3_i_123_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    19.912 r  dp_0/fetch_r/temp_result3_i_81/O
                         net (fo=18, routed)          1.217    21.130    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X49Y76         MUXF7 (Prop_muxf7_S_O)       0.276    21.406 r  dp_0/Register_File_inst/temp_result3_i_18/O
                         net (fo=22, routed)          1.278    22.684    dp_0/ALU_inst/A[15]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.528    27.026    dp_0/ALU_inst/CLK
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/CLK
                         clock pessimism              0.458    27.483    
                         clock uncertainty           -0.035    27.448    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.537    26.911    dp_0/ALU_inst/temp_result3
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -22.684    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result3/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.254ns  (logic 1.337ns (21.378%)  route 4.917ns (78.622%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 27.026 - 22.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 16.412 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.535    16.412    dp_0/hazard_detect/CLK
    SLICE_X37Y73         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.459    16.871 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.197    18.068    dp_0/decode_r/E[0]
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.152    18.220 r  dp_0/decode_r/rd_write_back_ctl[wb_src][2]_i_3/O
                         net (fo=18, routed)          0.776    18.996    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.326    19.322 r  dp_0/fetch_r/temp_result3_i_123/O
                         net (fo=1, routed)           0.466    19.788    dp_0/fetch_r/temp_result3_i_123_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    19.912 r  dp_0/fetch_r/temp_result3_i_81/O
                         net (fo=18, routed)          0.904    20.816    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X43Y76         MUXF7 (Prop_muxf7_S_O)       0.276    21.092 r  dp_0/Register_File_inst/temp_result3_i_33/O
                         net (fo=6, routed)           1.574    22.666    dp_0/ALU_inst/A[0]
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.528    27.026    dp_0/ALU_inst/CLK
    DSP48_X1Y24          DSP48E1                                      r  dp_0/ALU_inst/temp_result3/CLK
                         clock pessimism              0.458    27.483    
                         clock uncertainty           -0.035    27.448    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.537    26.911    dp_0/ALU_inst/temp_result3
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -22.666    
  -------------------------------------------------------------------
                         slack                                  4.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_write_back_ctl_reg[wb_src][1]/C
                            (rising edge-triggered cell FDSE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_write_back_ctl_reg[wb_src][1]/D
                            (rising edge-triggered cell FDSE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.933%)  route 0.231ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559     1.821    dp_0/decode_r/CLK
    SLICE_X33Y60         FDSE                                         r  dp_0/decode_r/rd_write_back_ctl_reg[wb_src][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDSE (Prop_fdse_C_Q)         0.141     1.962 r  dp_0/decode_r/rd_write_back_ctl_reg[wb_src][1]/Q
                         net (fo=1, routed)           0.231     2.192    dp_0/execute_r/rd_write_back_ctl_reg[wb_src][2]_1[1]
    SLICE_X36Y61         FDSE                                         r  dp_0/execute_r/rd_write_back_ctl_reg[wb_src][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.827     2.423    dp_0/execute_r/CLK
    SLICE_X36Y61         FDSE                                         r  dp_0/execute_r/rd_write_back_ctl_reg[wb_src][1]/C
                         clock pessimism             -0.339     2.084    
    SLICE_X36Y61         FDSE (Hold_fdse_C_D)         0.070     2.154    dp_0/execute_r/rd_write_back_ctl_reg[wb_src][1]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dp_0/fetch_r/rd_instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_extended_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.392%)  route 0.206ns (52.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.558     1.820    dp_0/fetch_r/CLK
    SLICE_X36Y62         FDRE                                         r  dp_0/fetch_r/rd_instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  dp_0/fetch_r/rd_instruction_reg[2]/Q
                         net (fo=14, routed)          0.206     2.167    dp_0/fetch_r/rd_m_1_reg[2]
    SLICE_X35Y63         LUT6 (Prop_lut6_I4_O)        0.045     2.212 r  dp_0/fetch_r/rd_extended_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.212    dp_0/decode_r/rd_instruction_reg[8]_1[2]
    SLICE_X35Y63         FDRE                                         r  dp_0/decode_r/rd_extended_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.823     2.419    dp_0/decode_r/CLK
    SLICE_X35Y63         FDRE                                         r  dp_0/decode_r/rd_extended_disp_reg[3]/C
                         clock pessimism             -0.339     2.080    
    SLICE_X35Y63         FDRE (Hold_fdre_C_D)         0.092     2.172    dp_0/decode_r/rd_extended_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559     1.821    dp_0/execute_r/CLK
    SLICE_X39Y61         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dp_0/execute_r/rd_reg_data1_reg[1]/Q
                         net (fo=395, routed)         0.230     2.191    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/A0
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.827     2.423    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/WCLK
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.HIGH/CLK
                         clock pessimism             -0.590     1.834    
    SLICE_X38Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.144    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559     1.821    dp_0/execute_r/CLK
    SLICE_X39Y61         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dp_0/execute_r/rd_reg_data1_reg[1]/Q
                         net (fo=395, routed)         0.230     2.191    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/A0
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.827     2.423    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/WCLK
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.LOW/CLK
                         clock pessimism             -0.590     1.834    
    SLICE_X38Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.144    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559     1.821    dp_0/execute_r/CLK
    SLICE_X39Y61         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dp_0/execute_r/rd_reg_data1_reg[1]/Q
                         net (fo=395, routed)         0.230     2.191    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/A0
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.827     2.423    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/WCLK
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/SP.HIGH/CLK
                         clock pessimism             -0.590     1.834    
    SLICE_X38Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.144    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559     1.821    dp_0/execute_r/CLK
    SLICE_X39Y61         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  dp_0/execute_r/rd_reg_data1_reg[1]/Q
                         net (fo=395, routed)         0.230     2.191    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/A0
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.827     2.423    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/WCLK
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/SP.LOW/CLK
                         clock pessimism             -0.590     1.834    
    SLICE_X38Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.144    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.347%)  route 0.247ns (63.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.555     1.817    dp_0/decode_r/CLK
    SLICE_X33Y67         FDRE                                         r  dp_0/decode_r/rd_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.958 r  dp_0/decode_r/rd_pc_reg[14]/Q
                         net (fo=11, routed)          0.247     2.204    dp_0/execute_r/rd_pc_reg[15]_1[14]
    SLICE_X37Y66         FDRE                                         r  dp_0/execute_r/rd_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.822     2.418    dp_0/execute_r/CLK
    SLICE_X37Y66         FDRE                                         r  dp_0/execute_r/rd_pc_reg[14]/C
                         clock pessimism             -0.339     2.079    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.066     2.145    dp_0/execute_r/rd_pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_inport_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_inport_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.022%)  route 0.226ns (57.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.550     1.812    dp_0/decode_r/CLK
    SLICE_X34Y72         FDRE                                         r  dp_0/decode_r/rd_inport_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164     1.976 r  dp_0/decode_r/rd_inport_data_reg[14]/Q
                         net (fo=1, routed)           0.226     2.202    dp_0/execute_r/rd_inport_data_reg[15]_1[8]
    SLICE_X42Y72         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.817     2.413    dp_0/execute_r/CLK
    SLICE_X42Y72         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[14]/C
                         clock pessimism             -0.339     2.074    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.052     2.126    dp_0/execute_r/rd_inport_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.585%)  route 0.127ns (47.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.558     1.820    dp_0/execute_r/CLK
    SLICE_X39Y62         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  dp_0/execute_r/rd_reg_data1_reg[6]/Q
                         net (fo=394, routed)         0.127     2.088    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/A5
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.827     2.423    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/WCLK
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.HIGH/CLK
                         clock pessimism             -0.587     1.837    
    SLICE_X38Y61         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.007    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.585%)  route 0.127ns (47.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.558     1.820    dp_0/execute_r/CLK
    SLICE_X39Y62         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  dp_0/execute_r/rd_reg_data1_reg[6]/Q
                         net (fo=394, routed)         0.127     2.088    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/A5
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.827     2.423    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/WCLK
    SLICE_X38Y61         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.LOW/CLK
                         clock pessimism             -0.587     1.837    
    SLICE_X38Y61         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.007    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_15_15/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         stm_sys_clk
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { stm_sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         22.000      19.424     RAMB18_X1Y20   console_display/main_buffer_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         22.000      19.845     BUFGCTRL_X0Y0  stm_sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         22.000      21.000     SLICE_X45Y73   dp_0/Register_File_inst/of_flags_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         22.000      21.000     SLICE_X46Y76   dp_0/Register_File_inst/of_flags_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         22.000      21.000     SLICE_X42Y74   dp_0/Register_File_inst/of_flags_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         22.000      21.000     SLICE_X45Y77   dp_0/Register_File_inst/of_flags_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         22.000      21.000     SLICE_X41Y76   dp_0/Register_File_inst/of_flags_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         22.000      21.000     SLICE_X46Y49   led_display_memory/led_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         22.000      21.000     SLICE_X48Y49   led_display_memory/led_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         22.000      21.000     SLICE_X46Y49   led_display_memory/led_data_reg[11]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X52Y50   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_8_8/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X52Y50   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_8_8/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X52Y50   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_8_8/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X52Y50   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_8_8/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X50Y52   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_3_3/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X50Y52   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_3_3/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X50Y52   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_3_3/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X50Y52   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_3_3/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X50Y51   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X50Y51   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X46Y53   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y60   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y60   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y60   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y60   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y60   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y60   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y60   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y60   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_7_7/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X52Y50   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_8_8/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][0]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 0.580ns (10.116%)  route 5.154ns (89.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 15.918 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.045     6.930    ctrl_0/state[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.054 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         4.109    11.163    dp_0/Register_File_inst/sys_rst_i
    SLICE_X44Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.421    15.918    dp_0/Register_File_inst/CLK
    SLICE_X44Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][0]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.305    
                         clock uncertainty           -0.035    16.269    
    SLICE_X44Y75         FDCE (Recov_fdce_C_CLR)     -0.402    15.867    dp_0/Register_File_inst/reg_file_reg[4][0]
  -------------------------------------------------------------------
                         required time                         15.867    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][1]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 0.580ns (10.116%)  route 5.154ns (89.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 15.918 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.045     6.930    ctrl_0/state[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.054 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         4.109    11.163    dp_0/Register_File_inst/sys_rst_i
    SLICE_X44Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.421    15.918    dp_0/Register_File_inst/CLK
    SLICE_X44Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][1]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.305    
                         clock uncertainty           -0.035    16.269    
    SLICE_X44Y75         FDCE (Recov_fdce_C_CLR)     -0.402    15.867    dp_0/Register_File_inst/reg_file_reg[4][1]
  -------------------------------------------------------------------
                         required time                         15.867    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][1]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.580ns (10.124%)  route 5.149ns (89.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 15.918 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.045     6.930    ctrl_0/state[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.054 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         4.105    11.158    dp_0/Register_File_inst/sys_rst_i
    SLICE_X45Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.421    15.918    dp_0/Register_File_inst/CLK
    SLICE_X45Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][1]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.305    
                         clock uncertainty           -0.035    16.269    
    SLICE_X45Y75         FDCE (Recov_fdce_C_CLR)     -0.402    15.867    dp_0/Register_File_inst/reg_file_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.867    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][2]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.580ns (10.124%)  route 5.149ns (89.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 15.918 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.045     6.930    ctrl_0/state[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.054 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         4.105    11.158    dp_0/Register_File_inst/sys_rst_i
    SLICE_X45Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.421    15.918    dp_0/Register_File_inst/CLK
    SLICE_X45Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][2]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.305    
                         clock uncertainty           -0.035    16.269    
    SLICE_X45Y75         FDCE (Recov_fdce_C_CLR)     -0.402    15.867    dp_0/Register_File_inst/reg_file_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.867    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][3]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.580ns (10.124%)  route 5.149ns (89.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 15.918 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.045     6.930    ctrl_0/state[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.054 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         4.105    11.158    dp_0/Register_File_inst/sys_rst_i
    SLICE_X45Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.421    15.918    dp_0/Register_File_inst/CLK
    SLICE_X45Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][3]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.305    
                         clock uncertainty           -0.035    16.269    
    SLICE_X45Y75         FDCE (Recov_fdce_C_CLR)     -0.402    15.867    dp_0/Register_File_inst/reg_file_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.867    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][1]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.580ns (10.399%)  route 4.997ns (89.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 15.921 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.045     6.930    ctrl_0/state[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.054 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         3.953    11.006    dp_0/Register_File_inst/sys_rst_i
    SLICE_X47Y77         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.424    15.921    dp_0/Register_File_inst/CLK
    SLICE_X47Y77         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][1]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.308    
                         clock uncertainty           -0.035    16.272    
    SLICE_X47Y77         FDCE (Recov_fdce_C_CLR)     -0.402    15.870    dp_0/Register_File_inst/reg_file_reg[5][1]
  -------------------------------------------------------------------
                         required time                         15.870    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][6]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.580ns (10.399%)  route 4.997ns (89.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 15.921 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.045     6.930    ctrl_0/state[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.054 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         3.953    11.006    dp_0/Register_File_inst/sys_rst_i
    SLICE_X47Y77         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.424    15.921    dp_0/Register_File_inst/CLK
    SLICE_X47Y77         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][6]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.308    
                         clock uncertainty           -0.035    16.272    
    SLICE_X47Y77         FDCE (Recov_fdce_C_CLR)     -0.402    15.870    dp_0/Register_File_inst/reg_file_reg[5][6]
  -------------------------------------------------------------------
                         required time                         15.870    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][1]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 0.580ns (10.432%)  route 4.980ns (89.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 15.918 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.045     6.930    ctrl_0/state[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.054 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         3.935    10.989    dp_0/Register_File_inst/sys_rst_i
    SLICE_X44Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.421    15.918    dp_0/Register_File_inst/CLK
    SLICE_X44Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.305    
                         clock uncertainty           -0.035    16.269    
    SLICE_X44Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.867    dp_0/Register_File_inst/reg_file_reg[2][1]
  -------------------------------------------------------------------
                         required time                         15.867    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][0]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.580ns (10.440%)  route 4.975ns (89.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 15.918 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.045     6.930    ctrl_0/state[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.054 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         3.931    10.984    dp_0/Register_File_inst/sys_rst_i
    SLICE_X45Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.421    15.918    dp_0/Register_File_inst/CLK
    SLICE_X45Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][0]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.305    
                         clock uncertainty           -0.035    16.269    
    SLICE_X45Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.867    dp_0/Register_File_inst/reg_file_reg[6][0]
  -------------------------------------------------------------------
                         required time                         15.867    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][1]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.580ns (10.440%)  route 4.975ns (89.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 15.918 - 11.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.552     5.429    ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  ctrl_0/state_reg[2]/Q
                         net (fo=66, routed)          1.045     6.930    ctrl_0/state[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.054 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         3.931    10.984    dp_0/Register_File_inst/sys_rst_i
    SLICE_X45Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         1.421    15.918    dp_0/Register_File_inst/CLK
    SLICE_X45Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][1]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.305    
                         clock uncertainty           -0.035    16.269    
    SLICE_X45Y74         FDCE (Recov_fdce_C_CLR)     -0.402    15.867    dp_0/Register_File_inst/reg_file_reg[6][1]
  -------------------------------------------------------------------
                         required time                         15.867    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  4.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.201ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][1]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.425ns  (logic 0.186ns (13.053%)  route 1.239ns (86.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 13.411 - 11.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 23.821 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559    23.821    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    23.962 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.266    24.227    ctrl_0/state[0]
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.045    24.272 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         0.973    25.245    dp_0/Register_File_inst/sys_rst_i
    SLICE_X46Y74         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.816    13.411    dp_0/Register_File_inst/CLK
    SLICE_X46Y74         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][1]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.072    
                         clock uncertainty            0.035    13.108    
    SLICE_X46Y74         FDCE (Remov_fdce_C_CLR)     -0.063    13.045    dp_0/Register_File_inst/reg_file_reg[7][1]
  -------------------------------------------------------------------
                         required time                        -13.045    
                         arrival time                          25.245    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.228ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[5]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.615%)  route 1.288ns (87.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 23.821 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559    23.821    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    23.962 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.266    24.227    ctrl_0/state[0]
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.045    24.272 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         1.022    25.295    dp_0/out_r/sys_rst_i
    SLICE_X38Y48         FDCE                                         f  dp_0/out_r/out_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.833    13.428    dp_0/out_r/CLK
    SLICE_X38Y48         FDCE                                         r  dp_0/out_r/out_i_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.094    
                         clock uncertainty            0.035    13.130    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.063    13.067    dp_0/out_r/out_i_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.067    
                         arrival time                          25.295    
  -------------------------------------------------------------------
                         slack                                 12.228    

Slack (MET) :             12.228ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[6]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.615%)  route 1.288ns (87.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 23.821 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559    23.821    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    23.962 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.266    24.227    ctrl_0/state[0]
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.045    24.272 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         1.022    25.295    dp_0/out_r/sys_rst_i
    SLICE_X38Y48         FDCE                                         f  dp_0/out_r/out_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.833    13.428    dp_0/out_r/CLK
    SLICE_X38Y48         FDCE                                         r  dp_0/out_r/out_i_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.094    
                         clock uncertainty            0.035    13.130    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.063    13.067    dp_0/out_r/out_i_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.067    
                         arrival time                          25.295    
  -------------------------------------------------------------------
                         slack                                 12.228    

Slack (MET) :             12.228ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[7]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.615%)  route 1.288ns (87.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 23.821 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559    23.821    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    23.962 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.266    24.227    ctrl_0/state[0]
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.045    24.272 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         1.022    25.295    dp_0/out_r/sys_rst_i
    SLICE_X38Y48         FDCE                                         f  dp_0/out_r/out_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.833    13.428    dp_0/out_r/CLK
    SLICE_X38Y48         FDCE                                         r  dp_0/out_r/out_i_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.094    
                         clock uncertainty            0.035    13.130    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.063    13.067    dp_0/out_r/out_i_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.067    
                         arrival time                          25.295    
  -------------------------------------------------------------------
                         slack                                 12.228    

Slack (MET) :             12.228ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[8]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.615%)  route 1.288ns (87.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 23.821 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559    23.821    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    23.962 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.266    24.227    ctrl_0/state[0]
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.045    24.272 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         1.022    25.295    dp_0/out_r/sys_rst_i
    SLICE_X38Y48         FDCE                                         f  dp_0/out_r/out_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.833    13.428    dp_0/out_r/CLK
    SLICE_X38Y48         FDCE                                         r  dp_0/out_r/out_i_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.094    
                         clock uncertainty            0.035    13.130    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.063    13.067    dp_0/out_r/out_i_reg[8]
  -------------------------------------------------------------------
                         required time                        -13.067    
                         arrival time                          25.295    
  -------------------------------------------------------------------
                         slack                                 12.228    

Slack (MET) :             12.250ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[1]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.615%)  route 1.288ns (87.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 23.821 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559    23.821    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    23.962 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.266    24.227    ctrl_0/state[0]
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.045    24.272 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         1.022    25.295    dp_0/out_r/sys_rst_i
    SLICE_X39Y48         FDCE                                         f  dp_0/out_r/out_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.833    13.428    dp_0/out_r/CLK
    SLICE_X39Y48         FDCE                                         r  dp_0/out_r/out_i_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.094    
                         clock uncertainty            0.035    13.130    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.085    13.045    dp_0/out_r/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.045    
                         arrival time                          25.295    
  -------------------------------------------------------------------
                         slack                                 12.250    

Slack (MET) :             12.250ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[2]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.615%)  route 1.288ns (87.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 23.821 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559    23.821    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    23.962 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.266    24.227    ctrl_0/state[0]
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.045    24.272 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         1.022    25.295    dp_0/out_r/sys_rst_i
    SLICE_X39Y48         FDCE                                         f  dp_0/out_r/out_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.833    13.428    dp_0/out_r/CLK
    SLICE_X39Y48         FDCE                                         r  dp_0/out_r/out_i_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.094    
                         clock uncertainty            0.035    13.130    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.085    13.045    dp_0/out_r/out_i_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.045    
                         arrival time                          25.295    
  -------------------------------------------------------------------
                         slack                                 12.250    

Slack (MET) :             12.250ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[3]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.615%)  route 1.288ns (87.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 23.821 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559    23.821    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    23.962 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.266    24.227    ctrl_0/state[0]
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.045    24.272 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         1.022    25.295    dp_0/out_r/sys_rst_i
    SLICE_X39Y48         FDCE                                         f  dp_0/out_r/out_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.833    13.428    dp_0/out_r/CLK
    SLICE_X39Y48         FDCE                                         r  dp_0/out_r/out_i_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.094    
                         clock uncertainty            0.035    13.130    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.085    13.045    dp_0/out_r/out_i_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.045    
                         arrival time                          25.295    
  -------------------------------------------------------------------
                         slack                                 12.250    

Slack (MET) :             12.250ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[4]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.615%)  route 1.288ns (87.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 23.821 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559    23.821    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    23.962 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.266    24.227    ctrl_0/state[0]
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.045    24.272 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         1.022    25.295    dp_0/out_r/sys_rst_i
    SLICE_X39Y48         FDCE                                         f  dp_0/out_r/out_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.833    13.428    dp_0/out_r/CLK
    SLICE_X39Y48         FDCE                                         r  dp_0/out_r/out_i_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.094    
                         clock uncertainty            0.035    13.130    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.085    13.045    dp_0/out_r/out_i_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.045    
                         arrival time                          25.295    
  -------------------------------------------------------------------
                         slack                                 12.250    

Slack (MET) :             12.330ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[0]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.577ns  (logic 0.186ns (11.796%)  route 1.391ns (88.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 13.429 - 11.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 23.821 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.559    23.821    ctrl_0/CLK
    SLICE_X28Y60         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    23.962 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.266    24.227    ctrl_0/state[0]
    SLICE_X33Y60         LUT4 (Prop_lut4_I3_O)        0.045    24.272 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=461, routed)         1.125    25.397    dp_0/out_r/sys_rst_i
    SLICE_X42Y48         FDCE                                         f  dp_0/out_r/out_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=858, routed)         0.834    13.429    dp_0/out_r/CLK
    SLICE_X42Y48         FDCE                                         r  dp_0/out_r/out_i_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.334    13.095    
                         clock uncertainty            0.035    13.131    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.063    13.068    dp_0/out_r/out_i_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.068    
                         arrival time                          25.397    
  -------------------------------------------------------------------
                         slack                                 12.330    





