# eel4712c_tb_tool
A TCL script for automating the compilation, selection, and simulation of VHDL testbenches in ModelSim/QuestaSim.
