{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 13:01:28 2018 " "Info: Processing started: Mon Jul 30 13:01:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 " "Warning: Node \"save:comb_4\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 " "Warning: Node \"save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46 " "Warning: Node \"save:comb_4\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_4\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_4\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_4\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46 " "Warning: Node \"save:comb_38\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 " "Warning: Node \"save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 " "Warning: Node \"save:comb_38\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_38\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_38\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_38\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_38\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 " "Warning: Node \"save:comb_72\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46 " "Warning: Node \"save:comb_72\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 " "Warning: Node \"save:comb_72\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_72\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_72\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_72\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 " "Warning: Node \"save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46 " "Warning: Node \"save:comb_106\|dff1:comb_9\|SRL:comb_9\|nand1:comb_6\|out~46\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 " "Warning: Node \"save:comb_106\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_106\|dff1:comb_9\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "save:comb_106\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"save:comb_106\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter:comb_158\|dff1:comb_18\|SRL:comb_9\|nand1:comb_6\|out~67 " "Warning: Node \"counter:comb_158\|dff1:comb_18\|SRL:comb_9\|nand1:comb_6\|out~67\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47 " "Warning: Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55 " "Warning: Node \"counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter:comb_158\|dff1:comb_18\|SRL:comb_8\|nand1:comb_6\|out~6 " "Warning: Node \"counter:comb_158\|dff1:comb_18\|SRL:comb_8\|nand1:comb_6\|out~6\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47 " "Warning: Node \"counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47\" is a latch" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~130 " "Warning: Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~130\"" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132 " "Warning: Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132\"" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S " "Info: Assuming node \"S\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CH " "Info: Assuming node \"CH\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "S register save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 register save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 338.75 MHz 2.952 ns Internal " "Info: Clock \"S\" has Internal fmax of 338.75 MHz between source register \"save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" and destination register \"save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" (period= 2.952 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.445 ns + Longest register register " "Info: + Longest register to register delay is 0.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 1 REG LCCOMB_X4_Y11_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y11_N6; Fanout = 1; REG Node = 'save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.150 ns) 0.445 ns save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 2 REG LCCOMB_X4_Y11_N10 8 " "Info: 2: + IC(0.295 ns) + CELL(0.150 ns) = 0.445 ns; Loc. = LCCOMB_X4_Y11_N10; Fanout = 8; REG Node = 'save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 33.71 % ) " "Info: Total cell delay = 0.150 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.295 ns ( 66.29 % ) " "Info: Total interconnect delay = 0.295 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.445 ns" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.295ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 3.483 ns + Shortest register " "Info: + Shortest clock path from clock \"S\" to destination register is 3.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.396 ns) + CELL(0.275 ns) 3.483 ns save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 2 REG LCCOMB_X4_Y11_N10 8 " "Info: 2: + IC(2.396 ns) + CELL(0.275 ns) = 3.483 ns; Loc. = LCCOMB_X4_Y11_N10; Fanout = 8; REG Node = 'save:comb_106\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { S save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 31.21 % ) " "Info: Total cell delay = 1.087 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.396 ns ( 68.79 % ) " "Info: Total interconnect delay = 2.396 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { S save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.396ns } { 0.000ns 0.812ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S source 3.480 ns - Longest register " "Info: - Longest clock path from clock \"S\" to source register is 3.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.397 ns) + CELL(0.271 ns) 3.480 ns save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 2 REG LCCOMB_X4_Y11_N6 1 " "Info: 2: + IC(2.397 ns) + CELL(0.271 ns) = 3.480 ns; Loc. = LCCOMB_X4_Y11_N6; Fanout = 1; REG Node = 'save:comb_106\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { S save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.083 ns ( 31.12 % ) " "Info: Total cell delay = 1.083 ns ( 31.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.397 ns ( 68.88 % ) " "Info: Total interconnect delay = 2.397 ns ( 68.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { S save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 2.397ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { S save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.396ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { S save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 2.397ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.034 ns + " "Info: + Micro setup delay of destination is 1.034 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.445 ns" { save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.295ns } { 0.000ns 0.150ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { S save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.396ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { S save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { S {} S~combout {} save:comb_106|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 2.397ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CH register counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55 register counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47 209.64 MHz 4.77 ns Internal " "Info: Clock \"CH\" has Internal fmax of 209.64 MHz between source register \"counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55\" and destination register \"counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47\" (period= 4.77 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.080 ns + Longest register register " "Info: + Longest register to register delay is 1.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55 1 REG LCCOMB_X1_Y35_N26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y35_N26; Fanout = 10; REG Node = 'counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.420 ns) 0.689 ns counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~46 2 COMB LCCOMB_X1_Y35_N0 1 " "Info: 2: + IC(0.269 ns) + CELL(0.420 ns) = 0.689 ns; Loc. = LCCOMB_X1_Y35_N0; Fanout = 1; COMB Node = 'counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~46'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 1.080 ns counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47 3 REG LCCOMB_X1_Y35_N28 1 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 1.080 ns; Loc. = LCCOMB_X1_Y35_N28; Fanout = 1; REG Node = 'counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.570 ns ( 52.78 % ) " "Info: Total cell delay = 0.570 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.510 ns ( 47.22 % ) " "Info: Total interconnect delay = 0.510 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "1.080 ns" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 {} } { 0.000ns 0.269ns 0.241ns } { 0.000ns 0.420ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CH destination 2.454 ns + Shortest register " "Info: + Shortest clock path from clock \"CH\" to destination register is 2.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns CH 1 CLK PIN_L7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 9; CLK Node = 'CH'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.275 ns) 2.454 ns counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47 2 REG LCCOMB_X1_Y35_N28 1 " "Info: 2: + IC(1.367 ns) + CELL(0.275 ns) = 2.454 ns; Loc. = LCCOMB_X1_Y35_N28; Fanout = 1; REG Node = 'counter:comb_158\|dff1:comb_16\|SRL:comb_8\|nand1:comb_6\|out~47'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 44.30 % ) " "Info: Total cell delay = 1.087 ns ( 44.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 55.70 % ) " "Info: Total interconnect delay = 1.367 ns ( 55.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CH source 2.450 ns - Longest register " "Info: - Longest clock path from clock \"CH\" to source register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns CH 1 CLK PIN_L7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 9; CLK Node = 'CH'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.271 ns) 2.450 ns counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55 2 REG LCCOMB_X1_Y35_N26 10 " "Info: 2: + IC(1.367 ns) + CELL(0.271 ns) = 2.450 ns; Loc. = LCCOMB_X1_Y35_N26; Fanout = 10; REG Node = 'counter:comb_158\|dff1:comb_16\|SRL:comb_9\|nand1:comb_6\|out~55'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.083 ns ( 44.20 % ) " "Info: Total cell delay = 1.083 ns ( 44.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 55.80 % ) " "Info: Total interconnect delay = 1.367 ns ( 55.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.309 ns + " "Info: + Micro setup delay of destination is 1.309 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "1.080 ns" { counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~46 {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 {} } { 0.000ns 0.269ns 0.241ns } { 0.000ns 0.420ns 0.150ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.454 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_8|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CH counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_16|SRL:comb_9|nand1:comb_6|out~55 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "S 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"S\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 S 776 ps " "Info: Found hold time violation between source  pin or register \"save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6\" and destination pin or register \"save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51\" for clock \"S\" (Hold time is 776 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.183 ns + Largest " "Info: + Largest clock skew is 1.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 3.528 ns + Longest register " "Info: + Longest clock path from clock \"S\" to destination register is 3.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(0.419 ns) 3.528 ns save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 2 REG LCCOMB_X1_Y35_N24 8 " "Info: 2: + IC(2.297 ns) + CELL(0.419 ns) = 3.528 ns; Loc. = LCCOMB_X1_Y35_N24; Fanout = 8; REG Node = 'save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { S save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.231 ns ( 34.89 % ) " "Info: Total cell delay = 1.231 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.297 ns ( 65.11 % ) " "Info: Total interconnect delay = 2.297 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { S save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.297ns } { 0.000ns 0.812ns 0.419ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S source 2.345 ns - Shortest register " "Info: - Shortest clock path from clock \"S\" to source register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.150 ns) 2.345 ns save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 2 REG LCCOMB_X1_Y35_N18 1 " "Info: 2: + IC(1.383 ns) + CELL(0.150 ns) = 2.345 ns; Loc. = LCCOMB_X1_Y35_N18; Fanout = 1; REG Node = 'save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { S save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.962 ns ( 41.02 % ) " "Info: Total cell delay = 0.962 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 58.98 % ) " "Info: Total interconnect delay = 1.383 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { S save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 1.383ns } { 0.000ns 0.812ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { S save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.297ns } { 0.000ns 0.812ns 0.419ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { S save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 1.383ns } { 0.000ns 0.812ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6 1 REG LCCOMB_X1_Y35_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y35_N18; Fanout = 1; REG Node = 'save:comb_4\|dff1:comb_7\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 0.407 ns save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51 2 REG LCCOMB_X1_Y35_N24 8 " "Info: 2: + IC(0.257 ns) + CELL(0.150 ns) = 0.407 ns; Loc. = LCCOMB_X1_Y35_N24; Fanout = 8; REG Node = 'save:comb_4\|dff1:comb_7\|SRL:comb_9\|nand1:comb_6\|out~51'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.86 % ) " "Info: Total cell delay = 0.150 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.257 ns ( 63.14 % ) " "Info: Total interconnect delay = 0.257 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.257ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { S save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.000ns 2.297ns } { 0.000ns 0.812ns 0.419ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { S save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { S {} S~combout {} save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 1.383ns } { 0.000ns 0.812ns 0.150ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { save:comb_4|dff1:comb_7|SRL:comb_8|nand1:comb_6|out~6 {} save:comb_4|dff1:comb_7|SRL:comb_9|nand1:comb_6|out~51 {} } { 0.000ns 0.257ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47 A1 CH 16.547 ns register " "Info: tsu for register \"counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47\" (data pin = \"A1\", clock pin = \"CH\") is 16.547 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.637 ns + Longest pin register " "Info: + Longest pin to register delay is 17.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns A1 1 PIN PIN_AC24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 2; PIN Node = 'A1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.578 ns) + CELL(0.410 ns) 8.810 ns reset~142 2 COMB LCCOMB_X1_Y30_N16 1 " "Info: 2: + IC(7.578 ns) + CELL(0.410 ns) = 8.810 ns; Loc. = LCCOMB_X1_Y30_N16; Fanout = 1; COMB Node = 'reset~142'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.988 ns" { A1 reset~142 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.410 ns) 11.802 ns reset~145 3 COMB LCCOMB_X12_Y8_N8 3 " "Info: 3: + IC(2.582 ns) + CELL(0.410 ns) = 11.802 ns; Loc. = LCCOMB_X12_Y8_N8; Fanout = 3; COMB Node = 'reset~145'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { reset~142 reset~145 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.465 ns) + CELL(0.275 ns) 15.542 ns segdriver:comb_164\|a~55 4 COMB LCCOMB_X1_Y35_N16 11 " "Info: 4: + IC(3.465 ns) + CELL(0.275 ns) = 15.542 ns; Loc. = LCCOMB_X1_Y35_N16; Fanout = 11; COMB Node = 'segdriver:comb_164\|a~55'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.740 ns" { reset~145 segdriver:comb_164|a~55 } "NODE_NAME" } } { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.438 ns) 16.281 ns counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~131 5 COMB LCCOMB_X1_Y35_N8 2 " "Info: 5: + IC(0.301 ns) + CELL(0.438 ns) = 16.281 ns; Loc. = LCCOMB_X1_Y35_N8; Fanout = 2; COMB Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~131'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { segdriver:comb_164|a~55 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.526 ns) 16.807 ns counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132 6 COMB LOOP LCCOMB_X1_Y35_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.526 ns) = 16.807 ns; Loc. = LCCOMB_X1_Y35_N10; Fanout = 2; COMB LOOP Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132'" { { "Info" "ITDB_PART_OF_SCC" "counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132 LCCOMB_X1_Y35_N10 " "Info: Loc. = LCCOMB_X1_Y35_N10; Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~132\"" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~130 LCCOMB_X1_Y35_N14 " "Info: Loc. = LCCOMB_X1_Y35_N14; Node \"counter:comb_158\|dff1:comb_14\|SRL:comb_8\|nand1:comb_6\|out~130\"" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~130 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~130 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.150 ns) 17.637 ns counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47 7 REG LCCOMB_X1_Y35_N20 11 " "Info: 7: + IC(0.680 ns) + CELL(0.150 ns) = 17.637 ns; Loc. = LCCOMB_X1_Y35_N20; Fanout = 11; REG Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.031 ns ( 17.19 % ) " "Info: Total cell delay = 3.031 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.606 ns ( 82.81 % ) " "Info: Total interconnect delay = 14.606 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.637 ns" { A1 reset~142 reset~145 segdriver:comb_164|a~55 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "17.637 ns" { A1 {} A1~combout {} reset~142 {} reset~145 {} segdriver:comb_164|a~55 {} counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 {} counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 {} counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 7.578ns 2.582ns 3.465ns 0.301ns 0.000ns 0.680ns } { 0.000ns 0.822ns 0.410ns 0.410ns 0.275ns 0.438ns 0.526ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.360 ns + " "Info: + Micro setup delay of destination is 1.360 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CH destination 2.450 ns - Shortest register " "Info: - Shortest clock path from clock \"CH\" to destination register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns CH 1 CLK PIN_L7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 9; CLK Node = 'CH'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.271 ns) 2.450 ns counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47 2 REG LCCOMB_X1_Y35_N20 11 " "Info: 2: + IC(1.367 ns) + CELL(0.271 ns) = 2.450 ns; Loc. = LCCOMB_X1_Y35_N20; Fanout = 11; REG Node = 'counter:comb_158\|dff1:comb_14\|SRL:comb_9\|nand1:comb_6\|out~47'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { CH counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.083 ns ( 44.20 % ) " "Info: Total cell delay = 1.083 ns ( 44.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 55.80 % ) " "Info: Total interconnect delay = 1.367 ns ( 55.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CH counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.637 ns" { A1 reset~142 reset~145 segdriver:comb_164|a~55 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "17.637 ns" { A1 {} A1~combout {} reset~142 {} reset~145 {} segdriver:comb_164|a~55 {} counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~131 {} counter:comb_158|dff1:comb_14|SRL:comb_8|nand1:comb_6|out~132 {} counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 7.578ns 2.582ns 3.465ns 0.301ns 0.000ns 0.680ns } { 0.000ns 0.822ns 0.410ns 0.410ns 0.275ns 0.438ns 0.526ns 0.150ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CH counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CH {} CH~combout {} counter:comb_158|dff1:comb_14|SRL:comb_9|nand1:comb_6|out~47 {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.812ns 0.271ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "S g5 save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 18.891 ns register " "Info: tco from clock \"S\" to destination pin \"g5\" through register \"save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58\" is 18.891 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S source 3.791 ns + Longest register " "Info: + Longest clock path from clock \"S\" to source register is 3.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.275 ns) 3.791 ns save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 2 REG LCCOMB_X27_Y11_N24 8 " "Info: 2: + IC(2.704 ns) + CELL(0.275 ns) = 3.791 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 8; REG Node = 'save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.979 ns" { S save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 28.67 % ) " "Info: Total cell delay = 1.087 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.704 ns ( 71.33 % ) " "Info: Total interconnect delay = 2.704 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { S save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { S {} S~combout {} save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.812ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.100 ns + Longest register pin " "Info: + Longest register to pin delay is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58 1 REG LCCOMB_X27_Y11_N24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 8; REG Node = 'save:comb_38\|dff1:comb_5\|SRL:comb_9\|nand1:comb_6\|out~58'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.552 ns) + CELL(0.150 ns) 3.702 ns reset~142 2 COMB LCCOMB_X1_Y30_N16 1 " "Info: 2: + IC(3.552 ns) + CELL(0.150 ns) = 3.702 ns; Loc. = LCCOMB_X1_Y30_N16; Fanout = 1; COMB Node = 'reset~142'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 reset~142 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.410 ns) 6.694 ns reset~145 3 COMB LCCOMB_X12_Y8_N8 3 " "Info: 3: + IC(2.582 ns) + CELL(0.410 ns) = 6.694 ns; Loc. = LCCOMB_X12_Y8_N8; Fanout = 3; COMB Node = 'reset~145'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { reset~142 reset~145 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.465 ns) + CELL(0.275 ns) 10.434 ns segdriver:comb_164\|a~55 4 COMB LCCOMB_X1_Y35_N16 11 " "Info: 4: + IC(3.465 ns) + CELL(0.275 ns) = 10.434 ns; Loc. = LCCOMB_X1_Y35_N16; Fanout = 11; COMB Node = 'segdriver:comb_164\|a~55'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.740 ns" { reset~145 segdriver:comb_164|a~55 } "NODE_NAME" } } { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.438 ns) 11.389 ns segdriver:comb_164\|g 5 COMB LCCOMB_X1_Y34_N10 1 " "Info: 5: + IC(0.517 ns) + CELL(0.438 ns) = 11.389 ns; Loc. = LCCOMB_X1_Y34_N10; Fanout = 1; COMB Node = 'segdriver:comb_164\|g'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { segdriver:comb_164|a~55 segdriver:comb_164|g } "NODE_NAME" } } { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(2.622 ns) 15.100 ns g5 6 PIN PIN_K5 0 " "Info: 6: + IC(1.089 ns) + CELL(2.622 ns) = 15.100 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'g5'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { segdriver:comb_164|g g5 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.895 ns ( 25.79 % ) " "Info: Total cell delay = 3.895 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.205 ns ( 74.21 % ) " "Info: Total interconnect delay = 11.205 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 reset~142 reset~145 segdriver:comb_164|a~55 segdriver:comb_164|g g5 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 {} reset~142 {} reset~145 {} segdriver:comb_164|a~55 {} segdriver:comb_164|g {} g5 {} } { 0.000ns 3.552ns 2.582ns 3.465ns 0.517ns 1.089ns } { 0.000ns 0.150ns 0.410ns 0.275ns 0.438ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { S save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { S {} S~combout {} save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 {} } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 reset~142 reset~145 segdriver:comb_164|a~55 segdriver:comb_164|g g5 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { save:comb_38|dff1:comb_5|SRL:comb_9|nand1:comb_6|out~58 {} reset~142 {} reset~145 {} segdriver:comb_164|a~55 {} segdriver:comb_164|g {} g5 {} } { 0.000ns 3.552ns 2.582ns 3.465ns 0.517ns 1.089ns } { 0.000ns 0.150ns 0.410ns 0.275ns 0.438ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1 g5 20.208 ns Longest " "Info: Longest tpd from source pin \"A1\" to destination pin \"g5\" is 20.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns A1 1 PIN PIN_AC24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 2; PIN Node = 'A1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.578 ns) + CELL(0.410 ns) 8.810 ns reset~142 2 COMB LCCOMB_X1_Y30_N16 1 " "Info: 2: + IC(7.578 ns) + CELL(0.410 ns) = 8.810 ns; Loc. = LCCOMB_X1_Y30_N16; Fanout = 1; COMB Node = 'reset~142'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.988 ns" { A1 reset~142 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.582 ns) + CELL(0.410 ns) 11.802 ns reset~145 3 COMB LCCOMB_X12_Y8_N8 3 " "Info: 3: + IC(2.582 ns) + CELL(0.410 ns) = 11.802 ns; Loc. = LCCOMB_X12_Y8_N8; Fanout = 3; COMB Node = 'reset~145'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { reset~142 reset~145 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.465 ns) + CELL(0.275 ns) 15.542 ns segdriver:comb_164\|a~55 4 COMB LCCOMB_X1_Y35_N16 11 " "Info: 4: + IC(3.465 ns) + CELL(0.275 ns) = 15.542 ns; Loc. = LCCOMB_X1_Y35_N16; Fanout = 11; COMB Node = 'segdriver:comb_164\|a~55'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.740 ns" { reset~145 segdriver:comb_164|a~55 } "NODE_NAME" } } { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.438 ns) 16.497 ns segdriver:comb_164\|g 5 COMB LCCOMB_X1_Y34_N10 1 " "Info: 5: + IC(0.517 ns) + CELL(0.438 ns) = 16.497 ns; Loc. = LCCOMB_X1_Y34_N10; Fanout = 1; COMB Node = 'segdriver:comb_164\|g'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { segdriver:comb_164|a~55 segdriver:comb_164|g } "NODE_NAME" } } { "segdriver.v" "" { Text "C:/Users/Embedded/Desktop/project/segdriver.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(2.622 ns) 20.208 ns g5 6 PIN PIN_K5 0 " "Info: 6: + IC(1.089 ns) + CELL(2.622 ns) = 20.208 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'g5'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { segdriver:comb_164|g g5 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.977 ns ( 24.63 % ) " "Info: Total cell delay = 4.977 ns ( 24.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.231 ns ( 75.37 % ) " "Info: Total interconnect delay = 15.231 ns ( 75.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.208 ns" { A1 reset~142 reset~145 segdriver:comb_164|a~55 segdriver:comb_164|g g5 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "20.208 ns" { A1 {} A1~combout {} reset~142 {} reset~145 {} segdriver:comb_164|a~55 {} segdriver:comb_164|g {} g5 {} } { 0.000ns 0.000ns 7.578ns 2.582ns 3.465ns 0.517ns 1.089ns } { 0.000ns 0.822ns 0.410ns 0.410ns 0.275ns 0.438ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 A2 S -2.784 ns register " "Info: th for register \"save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6\" (data pin = \"A2\", clock pin = \"S\") is -2.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S destination 3.485 ns + Longest register " "Info: + Longest clock path from clock \"S\" to destination register is 3.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns S 1 CLK PIN_L8 27 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 27; CLK Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.275 ns) 3.485 ns save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 2 REG LCCOMB_X4_Y11_N0 1 " "Info: 2: + IC(2.398 ns) + CELL(0.275 ns) = 3.485 ns; Loc. = LCCOMB_X4_Y11_N0; Fanout = 1; REG Node = 'save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { S save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 31.19 % ) " "Info: Total cell delay = 1.087 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.398 ns ( 68.81 % ) " "Info: Total interconnect delay = 2.398 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.485 ns" { S save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.485 ns" { S {} S~combout {} save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 2.398ns } { 0.000ns 0.812ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.269 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns A2 1 PIN PIN_W5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_W5; Fanout = 2; PIN Node = 'A2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "Final.v" "" { Text "C:/Users/Embedded/Desktop/project/Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.018 ns) + CELL(0.419 ns) 6.269 ns save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6 2 REG LCCOMB_X4_Y11_N0 1 " "Info: 2: + IC(5.018 ns) + CELL(0.419 ns) = 6.269 ns; Loc. = LCCOMB_X4_Y11_N0; Fanout = 1; REG Node = 'save:comb_72\|dff1:comb_5\|SRL:comb_8\|nand1:comb_6\|out~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { A2 save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "lib.v" "" { Text "C:/Users/Embedded/Desktop/project/lib.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.251 ns ( 19.96 % ) " "Info: Total cell delay = 1.251 ns ( 19.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.018 ns ( 80.04 % ) " "Info: Total interconnect delay = 5.018 ns ( 80.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { A2 save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.269 ns" { A2 {} A2~combout {} save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 5.018ns } { 0.000ns 0.832ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.485 ns" { S save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.485 ns" { S {} S~combout {} save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 2.398ns } { 0.000ns 0.812ns 0.275ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { A2 save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.269 ns" { A2 {} A2~combout {} save:comb_72|dff1:comb_5|SRL:comb_8|nand1:comb_6|out~6 {} } { 0.000ns 0.000ns 5.018ns } { 0.000ns 0.832ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Allocated 169 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 13:01:28 2018 " "Info: Processing ended: Mon Jul 30 13:01:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
