// Seed: 2035887251
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_20 = id_15;
  assign id_8 = id_12;
  id_21(
      .id_0(id_1), .id_1(), .id_2(id_8), .id_3(1 - 1), .id_4(), .id_5(id_12), .id_6(1'd0 != id_8)
  );
  assign id_6 = 1'b0 == 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1
    , id_11,
    output wor id_2,
    input wire id_3
    , id_12,
    output wire id_4,
    input uwire id_5,
    output tri id_6,
    output logic id_7
    , id_13,
    input wor id_8,
    output wor id_9
);
  wire id_14;
  reg  id_15;
  module_0(
      id_14,
      id_12,
      id_12,
      id_14,
      id_11,
      id_12,
      id_14,
      id_12,
      id_12,
      id_13,
      id_14,
      id_11,
      id_11,
      id_13,
      id_12,
      id_12,
      id_11,
      id_13,
      id_13
  );
  wire id_16;
  wire id_17 = id_17;
  initial begin
    id_7 <= id_15;
  end
  assign id_15#(.id_8((1))) = 1;
endmodule
