;redcode
;assert 1
	SPL 0, <402
	SUB #10, <462
	ADD @620, @10
	SLT @127, -109
	MOV -17, <-20
	SLT @177, -109
	MOV -17, <-20
	DJN -1, @-20
	CMP #0, -40
	SPL 300, 90
	SPL 461, 600
	SPL 461, 600
	SPL 461, 600
	SUB 300, 90
	JMN @12, #201
	JMN @12, #201
	SUB 12, @10
	SUB 12, @10
	SUB 210, 0
	SUB 121, 100
	ADD 19, @20
	CMP -1, <-0
	SUB 300, 90
	SUB -1, <-0
	SUB -1, <-0
	SPL @100, -2
	SLT 12, @10
	JMN @12, #0
	JMN @100, -2
	ADD 19, @20
	SUB -1, <-0
	SUB 0, @0
	SUB #10, <22
	SUB #12, @10
	SUB 121, 100
	SUB 121, 100
	SUB 121, 100
	SUB #0, -40
	SUB #0, -40
	SUB -1, <-0
	SUB 121, 100
	SUB #10, <462
	SPL 461, 600
	SUB @16, @90
	SLT @177, -109
	SPL 0, <402
	SUB #10, <462
	SUB #10, <462
	SLT @177, -109
	SLT @127, -109
	SLT @127, -109
