\hypertarget{core__cm0plus_8h_source}{}\doxysection{core\+\_\+cm0plus.\+h}
\label{core__cm0plus_8h_source}\index{C:/Users/alixh/STM32CubeIDE/workspace\_1.10.1/TP\_Automatique/Drivers/CMSIS/Include/core\_cm0plus.h@{C:/Users/alixh/STM32CubeIDE/workspace\_1.10.1/TP\_Automatique/Drivers/CMSIS/Include/core\_cm0plus.h}}
\mbox{\hyperlink{core__cm0plus_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{7 \textcolor{comment}{/*}}
\DoxyCodeLine{8 \textcolor{comment}{ * Copyright (c) 2009-\/2019 Arm Limited. All rights reserved.}}
\DoxyCodeLine{9 \textcolor{comment}{ *}}
\DoxyCodeLine{10 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{11 \textcolor{comment}{ *}}
\DoxyCodeLine{12 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{13 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{14 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{15 \textcolor{comment}{ *}}
\DoxyCodeLine{16 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{17 \textcolor{comment}{ *}}
\DoxyCodeLine{18 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{19 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{20 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{21 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{22 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{23 \textcolor{comment}{ */}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{26 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{28 \textcolor{preprocessor}{  \#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{30 }
\DoxyCodeLine{31 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM0PLUS\_H\_GENERIC}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define \_\_CORE\_CM0PLUS\_H\_GENERIC}}
\DoxyCodeLine{33 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{35 }
\DoxyCodeLine{36 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{37  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{39 }
\DoxyCodeLine{55 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{56 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{57 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__version_8h}{cmsis\_version.h}}"{}}}
\DoxyCodeLine{64  }
\DoxyCodeLine{65 \textcolor{comment}{/*  CMSIS CM0+ definitions */}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define \_\_CM0PLUS\_CMSIS\_VERSION\_MAIN (\_\_CM\_CMSIS\_VERSION\_MAIN)                  }}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define \_\_CM0PLUS\_CMSIS\_VERSION\_SUB  (\_\_CM\_CMSIS\_VERSION\_SUB)                   }}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define \_\_CM0PLUS\_CMSIS\_VERSION      ((\_\_CM0PLUS\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{69 \textcolor{preprocessor}{                                       \_\_CM0PLUS\_CMSIS\_VERSION\_SUB           )  }}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define \_\_CORTEX\_M                   (0U)                                       }}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{77 }
\DoxyCodeLine{78 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{79 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{80 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{81 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{82 }
\DoxyCodeLine{83 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{84 \textcolor{preprocessor}{  \#if defined \_\_ARM\_FP}}
\DoxyCodeLine{85 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{86 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{87 }
\DoxyCodeLine{88 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{89 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{90 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{91 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{92 }
\DoxyCodeLine{93 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{94 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{95 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{96 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{97 }
\DoxyCodeLine{98 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{99 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{100 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{101 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{102 }
\DoxyCodeLine{103 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{104 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{105 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{106 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{107 }
\DoxyCodeLine{108 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{109 \textcolor{preprocessor}{  \#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{110 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{111 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{112 }
\DoxyCodeLine{113 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{114 }
\DoxyCodeLine{115 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\_compiler.h}}"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{116 }
\DoxyCodeLine{117 }
\DoxyCodeLine{118 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{119 \}}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{121 }
\DoxyCodeLine{122 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM0PLUS\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{123 }
\DoxyCodeLine{124 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{125 }
\DoxyCodeLine{126 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM0PLUS\_H\_DEPENDANT}}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#define \_\_CORE\_CM0PLUS\_H\_DEPENDANT}}
\DoxyCodeLine{128 }
\DoxyCodeLine{129 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{130  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{132 }
\DoxyCodeLine{133 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{135 \textcolor{preprocessor}{  \#ifndef \_\_CM0PLUS\_REV}}
\DoxyCodeLine{136 \textcolor{preprocessor}{    \#define \_\_CM0PLUS\_REV             0x0000U}}
\DoxyCodeLine{137 \textcolor{preprocessor}{    \#warning "{}\_\_CM0PLUS\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{138 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{139 }
\DoxyCodeLine{140 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{141 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0U}}
\DoxyCodeLine{142 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{143 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{144 }
\DoxyCodeLine{145 \textcolor{preprocessor}{  \#ifndef \_\_VTOR\_PRESENT}}
\DoxyCodeLine{146 \textcolor{preprocessor}{    \#define \_\_VTOR\_PRESENT            0U}}
\DoxyCodeLine{147 \textcolor{preprocessor}{    \#warning "{}\_\_VTOR\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{148 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{149 }
\DoxyCodeLine{150 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{151 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          2U}}
\DoxyCodeLine{152 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{153 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{154 }
\DoxyCodeLine{155 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{156 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{157 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{158 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{159 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{160 }
\DoxyCodeLine{161 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{170 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{172 \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{177 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{186 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{187 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{188 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{189 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{190 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{191 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{192 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{193 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{194 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{210 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{211 \{}
\DoxyCodeLine{212   \textcolor{keyword}{struct}}
\DoxyCodeLine{213   \{}
\DoxyCodeLine{214     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga3b67032772e2185098b6221293f38409}{\_reserved0}}:28;              }
\DoxyCodeLine{215     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga92458d23ded21cda72ee0bea6990db31}{V}}:1;                        }
\DoxyCodeLine{216     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae73496e0dd5627f7061a17f7cb81f783}{C}}:1;                        }
\DoxyCodeLine{217     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab466b8aae52d725a0a7f3559593dc1f7}{Z}}:1;                        }
\DoxyCodeLine{218     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5a06970ed5e51f4be7f97e443d1887e9}{N}}:1;                        }
\DoxyCodeLine{219   \} b;                                   }
\DoxyCodeLine{220   uint32\_t w;                            }
\DoxyCodeLine{221 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{222 }
\DoxyCodeLine{223 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{224 \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{233 \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{234 \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{240 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{241 \{}
\DoxyCodeLine{242   \textcolor{keyword}{struct}}
\DoxyCodeLine{243   \{}
\DoxyCodeLine{244     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5a8b68b2c4f4f7bc2935d26a975fd5e5}{ISR}}:9;                      }
\DoxyCodeLine{245     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga15e8845e6d1ee57dd464f0f9c2d3d153}{\_reserved0}}:23;              }
\DoxyCodeLine{246   \} b;                                   }
\DoxyCodeLine{247   uint32\_t w;                            }
\DoxyCodeLine{248 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{249 }
\DoxyCodeLine{250 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{258 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{259 \{}
\DoxyCodeLine{260   \textcolor{keyword}{struct}}
\DoxyCodeLine{261   \{}
\DoxyCodeLine{262     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaab63c7fabd624a82d99b3067a733de57}{ISR}}:9;                      }
\DoxyCodeLine{263     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad1f40dca84e911796857f432df91ee4b}{\_reserved0}}:15;              }
\DoxyCodeLine{264     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga72d8b317f0273665164eb32b5dd9333e}{T}}:1;                        }
\DoxyCodeLine{265     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5d6e72f98bfe02de6c885e5d70fc201c}{\_reserved1}}:3;               }
\DoxyCodeLine{266     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gafd48f45cfc1561bc6b1469ed5fada349}{V}}:1;                        }
\DoxyCodeLine{267     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae659abf0e121c7b01706f3d26a790ba1}{C}}:1;                        }
\DoxyCodeLine{268     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf51aa9355ce7716f6816768416f5dd6a}{Z}}:1;                        }
\DoxyCodeLine{269     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0b432157f9c467f3c56752e97b264d68}{N}}:1;                        }
\DoxyCodeLine{270   \} b;                                   }
\DoxyCodeLine{271   uint32\_t w;                            }
\DoxyCodeLine{272 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{273 }
\DoxyCodeLine{274 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{279 \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{297 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{298 \{}
\DoxyCodeLine{299   \textcolor{keyword}{struct}}
\DoxyCodeLine{300   \{}
\DoxyCodeLine{301     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0de6cd743a75aa4b7eb7ba6ba8840dfa}{nPRIV}}:1;                    }
\DoxyCodeLine{302     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf054a773e698208147c1bec109790e42}{SPSEL}}:1;                    }
\DoxyCodeLine{303     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0d703693b225002def7f66e87416d3aa}{\_reserved1}}:30;              }
\DoxyCodeLine{304   \} b;                                   }
\DoxyCodeLine{305   uint32\_t w;                            }
\DoxyCodeLine{306 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{307 }
\DoxyCodeLine{308 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{310 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{312 \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Pos                   0U                                            }}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Msk                  (1UL }\textcolor{comment}{/*<< CONTROL\_nPRIV\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{328 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{329 \{}
\DoxyCodeLine{330   \_\_IOM uint32\_t ISER[1U];               }
\DoxyCodeLine{331         uint32\_t RESERVED0[31U];}
\DoxyCodeLine{332   \_\_IOM uint32\_t ICER[1U];               }
\DoxyCodeLine{333         uint32\_t RESERVED1[31U];}
\DoxyCodeLine{334   \_\_IOM uint32\_t ISPR[1U];               }
\DoxyCodeLine{335         uint32\_t RESERVED2[31U];}
\DoxyCodeLine{336   \_\_IOM uint32\_t ICPR[1U];               }
\DoxyCodeLine{337         uint32\_t RESERVED3[31U];}
\DoxyCodeLine{338         uint32\_t RESERVED4[64U];}
\DoxyCodeLine{339   \_\_IOM uint32\_t IP[8U];                 }
\DoxyCodeLine{340 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{341 }
\DoxyCodeLine{355 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{356 \{}
\DoxyCodeLine{357   \_\_IM  uint32\_t CPUID;                  }
\DoxyCodeLine{358   \_\_IOM uint32\_t ICSR;                   }
\DoxyCodeLine{359 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{360   \_\_IOM uint32\_t VTOR;                   }
\DoxyCodeLine{361 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{362         uint32\_t RESERVED0;}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{364   \_\_IOM uint32\_t AIRCR;                  }
\DoxyCodeLine{365   \_\_IOM uint32\_t SCR;                    }
\DoxyCodeLine{366   \_\_IOM uint32\_t CCR;                    }
\DoxyCodeLine{367         uint32\_t RESERVED1;}
\DoxyCodeLine{368   \_\_IOM uint32\_t SHP[2U];                }
\DoxyCodeLine{369   \_\_IOM uint32\_t SHCSR;                  }
\DoxyCodeLine{370 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{371 }
\DoxyCodeLine{372 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{382 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{383 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{388 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            31U                                            }}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)               }}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{417 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 8U                                            }}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0xFFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)            }}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{421 }
\DoxyCodeLine{422 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{423 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{424 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{426 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{427 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{435 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{438 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{448 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Pos                9U                                            }}
\DoxyCodeLine{450 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Msk               (1UL << SCB\_CCR\_STKALIGN\_Pos)                  }}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{455 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{456 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{457 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{472 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{473 \{}
\DoxyCodeLine{474   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{475   \_\_IOM uint32\_t LOAD;                   }
\DoxyCodeLine{476   \_\_IOM uint32\_t VAL;                    }
\DoxyCodeLine{477   \_\_IM  uint32\_t CALIB;                  }
\DoxyCodeLine{478 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{479 }
\DoxyCodeLine{480 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{493 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{497 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{498 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{501 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{513 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{524 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{525 \{}
\DoxyCodeLine{526   \_\_IM  uint32\_t TYPE;                   }
\DoxyCodeLine{527   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{528   \_\_IOM uint32\_t RNR;                    }
\DoxyCodeLine{529   \_\_IOM uint32\_t RBAR;                   }
\DoxyCodeLine{530   \_\_IOM uint32\_t RASR;                   }
\DoxyCodeLine{531 \} MPU\_Type;}
\DoxyCodeLine{532 }
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define MPU\_TYPE\_RALIASES                  1U}}
\DoxyCodeLine{534 }
\DoxyCodeLine{535 \textcolor{comment}{/* MPU Type Register Definitions */}}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16U                                            }}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8U                                            }}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0U                                            }}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL }\textcolor{comment}{/*<< MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{545 \textcolor{comment}{/* MPU Control Register Definitions */}}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2U                                            }}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1U                                            }}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{552 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{555 \textcolor{comment}{/* MPU Region Number Register Definitions */}}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{557 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{559 \textcolor{comment}{/* MPU Region Base Address Register Definitions */}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   8U                                            }}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0xFFFFFFUL << MPU\_RBAR\_ADDR\_Pos)              }}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Pos                  4U                                            }}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Msk                 (1UL << MPU\_RBAR\_VALID\_Pos)                    }}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Pos                 0U                                            }}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Msk                (0xFUL }\textcolor{comment}{/*<< MPU\_RBAR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{569 \textcolor{comment}{/* MPU Region Attribute and Size Register Definitions */}}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Pos                 16U                                            }}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Msk                 (0xFFFFUL << MPU\_RASR\_ATTRS\_Pos)               }}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Pos                    28U                                            }}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Msk                    (1UL << MPU\_RASR\_XN\_Pos)                       }}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Pos                    24U                                            }}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Msk                    (0x7UL << MPU\_RASR\_AP\_Pos)                     }}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Pos                   19U                                            }}
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Msk                   (0x7UL << MPU\_RASR\_TEX\_Pos)                    }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Pos                     18U                                            }}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Msk                     (1UL << MPU\_RASR\_S\_Pos)                        }}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Pos                     17U                                            }}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Msk                     (1UL << MPU\_RASR\_C\_Pos)                        }}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Pos                     16U                                            }}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Msk                     (1UL << MPU\_RASR\_B\_Pos)                        }}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Pos                    8U                                            }}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Msk                   (0xFFUL << MPU\_RASR\_SRD\_Pos)                   }}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Pos                   1U                                            }}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Msk                  (0x1FUL << MPU\_RASR\_SIZE\_Pos)                  }}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_RASR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{602 }
\DoxyCodeLine{603 }
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{628 }
\DoxyCodeLine{635 \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{636 }
\DoxyCodeLine{647 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define SCS\_BASE            (0xE000E000UL)                            }}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                    }}
\DoxyCodeLine{650 \textcolor{preprocessor}{\#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                    }}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                    }}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#define SCB                 ((SCB\_Type       *)     SCB\_BASE      )   }}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE  )   }}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE     )   }}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{658 \textcolor{preprocessor}{  \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                    }}
\DoxyCodeLine{659 \textcolor{preprocessor}{  \#define MPU               ((MPU\_Type       *)     MPU\_BASE      )   }}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{661 }
\DoxyCodeLine{666 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{667 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{668 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{669 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{670 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{671 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{672 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{679 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#ifdef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{688 \textcolor{preprocessor}{  \#ifndef CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{689 \textcolor{preprocessor}{    \#define CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{690 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{691 \textcolor{preprocessor}{  \#include CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{693 \textcolor{preprocessor}{  \#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping}}
\DoxyCodeLine{694 \textcolor{preprocessor}{  \#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping}}
\DoxyCodeLine{695 \textcolor{preprocessor}{  \#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{696 \textcolor{preprocessor}{  \#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{697 \textcolor{preprocessor}{  \#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{698 \textcolor{preprocessor}{  \#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{699 \textcolor{preprocessor}{  \#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{700 \textcolor{preprocessor}{  \#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{701 \textcolor{comment}{/*\#define NVIC\_GetActive              \_\_NVIC\_GetActive             not available for Cortex-\/M0+ */}}
\DoxyCodeLine{702 \textcolor{preprocessor}{  \#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{703 \textcolor{preprocessor}{  \#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{704 \textcolor{preprocessor}{  \#define NVIC\_SystemReset            \_\_NVIC\_SystemReset}}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{706 }
\DoxyCodeLine{707 \textcolor{preprocessor}{\#ifdef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{708 \textcolor{preprocessor}{  \#ifndef CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{709 \textcolor{preprocessor}{    \#define CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{710 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{711 \textcolor{preprocessor}{  \#include CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{713 \textcolor{preprocessor}{  \#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{714 \textcolor{preprocessor}{  \#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{716 }
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{718 }
\DoxyCodeLine{719 }
\DoxyCodeLine{720 \textcolor{comment}{/* The following EXC\_RETURN values are saved the LR on exception entry */}}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define EXC\_RETURN\_HANDLER         (0xFFFFFFF1UL)     }\textcolor{comment}{/* return to Handler mode, uses MSP after return                               */}\textcolor{preprocessor}{}}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_MSP      (0xFFFFFFF9UL)     }\textcolor{comment}{/* return to Thread mode, uses MSP after return                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_PSP      (0xFFFFFFFDUL)     }\textcolor{comment}{/* return to Thread mode, uses PSP after return                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{724 }
\DoxyCodeLine{725 }
\DoxyCodeLine{726 \textcolor{comment}{/* Interrupt Priorities are WORD accessible only under Armv6-\/M                  */}}
\DoxyCodeLine{727 \textcolor{comment}{/* The following MACROS handle generation of the register offset and byte masks */}}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define \_BIT\_SHIFT(IRQn)         (  ((((uint32\_t)(int32\_t)(IRQn))         )      \&  0x03UL) * 8UL)}}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define \_SHP\_IDX(IRQn)           ( (((((uint32\_t)(int32\_t)(IRQn)) \& 0x0FUL)-\/8UL) >>    2UL)      )}}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define \_IP\_IDX(IRQn)            (   (((uint32\_t)(int32\_t)(IRQn))                >>    2UL)      )}}
\DoxyCodeLine{731 }
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define \_\_NVIC\_SetPriorityGrouping(X) (void)(X)}}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define \_\_NVIC\_GetPriorityGrouping()  (0U)}}
\DoxyCodeLine{734 }
\DoxyCodeLine{741 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{742 \{}
\DoxyCodeLine{743   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{744   \{}
\DoxyCodeLine{745     \_\_COMPILER\_BARRIER();}
\DoxyCodeLine{746     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{747     \_\_COMPILER\_BARRIER();}
\DoxyCodeLine{748   \}}
\DoxyCodeLine{749 \}}
\DoxyCodeLine{750 }
\DoxyCodeLine{751 }
\DoxyCodeLine{760 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{761 \{}
\DoxyCodeLine{762   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{763   \{}
\DoxyCodeLine{764     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0U] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{765   \}}
\DoxyCodeLine{766   \textcolor{keywordflow}{else}}
\DoxyCodeLine{767   \{}
\DoxyCodeLine{768     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{769   \}}
\DoxyCodeLine{770 \}}
\DoxyCodeLine{771 }
\DoxyCodeLine{772 }
\DoxyCodeLine{779 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{780 \{}
\DoxyCodeLine{781   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{782   \{}
\DoxyCodeLine{783     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{784     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{785     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{786   \}}
\DoxyCodeLine{787 \}}
\DoxyCodeLine{788 }
\DoxyCodeLine{789 }
\DoxyCodeLine{798 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{799 \{}
\DoxyCodeLine{800   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{801   \{}
\DoxyCodeLine{802     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0U] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{803   \}}
\DoxyCodeLine{804   \textcolor{keywordflow}{else}}
\DoxyCodeLine{805   \{}
\DoxyCodeLine{806     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{807   \}}
\DoxyCodeLine{808 \}}
\DoxyCodeLine{809 }
\DoxyCodeLine{810 }
\DoxyCodeLine{817 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{818 \{}
\DoxyCodeLine{819   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{820   \{}
\DoxyCodeLine{821     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{822   \}}
\DoxyCodeLine{823 \}}
\DoxyCodeLine{824 }
\DoxyCodeLine{825 }
\DoxyCodeLine{832 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{833 \{}
\DoxyCodeLine{834   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{835   \{}
\DoxyCodeLine{836     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{837   \}}
\DoxyCodeLine{838 \}}
\DoxyCodeLine{839 }
\DoxyCodeLine{840 }
\DoxyCodeLine{850 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{851 \{}
\DoxyCodeLine{852   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{853   \{}
\DoxyCodeLine{854     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\_IP\_IDX(IRQn)]  = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\_IP\_IDX(IRQn)]  \& \string~(0xFFUL << \_BIT\_SHIFT(IRQn))) |}
\DoxyCodeLine{855        (((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \_BIT\_SHIFT(IRQn)));}
\DoxyCodeLine{856   \}}
\DoxyCodeLine{857   \textcolor{keywordflow}{else}}
\DoxyCodeLine{858   \{}
\DoxyCodeLine{859     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\_SHP\_IDX(IRQn)] = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\_SHP\_IDX(IRQn)] \& \string~(0xFFUL << \_BIT\_SHIFT(IRQn))) |}
\DoxyCodeLine{860        (((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \_BIT\_SHIFT(IRQn)));}
\DoxyCodeLine{861   \}}
\DoxyCodeLine{862 \}}
\DoxyCodeLine{863 }
\DoxyCodeLine{864 }
\DoxyCodeLine{874 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{875 \{}
\DoxyCodeLine{876 }
\DoxyCodeLine{877   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{878   \{}
\DoxyCodeLine{879     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[ \_IP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{880   \}}
\DoxyCodeLine{881   \textcolor{keywordflow}{else}}
\DoxyCodeLine{882   \{}
\DoxyCodeLine{883     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\_SHP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{884   \}}
\DoxyCodeLine{885 \}}
\DoxyCodeLine{886 }
\DoxyCodeLine{887 }
\DoxyCodeLine{899 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{900 \{}
\DoxyCodeLine{901   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{902   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{903   uint32\_t SubPriorityBits;}
\DoxyCodeLine{904 }
\DoxyCodeLine{905   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{906   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{907 }
\DoxyCodeLine{908   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{909            ((PreemptPriority \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL)) << SubPriorityBits) |}
\DoxyCodeLine{910            ((SubPriority     \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL)))}
\DoxyCodeLine{911          );}
\DoxyCodeLine{912 \}}
\DoxyCodeLine{913 }
\DoxyCodeLine{914 }
\DoxyCodeLine{926 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* \textcolor{keyword}{const} pPreemptPriority, uint32\_t* \textcolor{keyword}{const} pSubPriority)}
\DoxyCodeLine{927 \{}
\DoxyCodeLine{928   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{929   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{930   uint32\_t SubPriorityBits;}
\DoxyCodeLine{931 }
\DoxyCodeLine{932   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{933   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{934 }
\DoxyCodeLine{935   *pPreemptPriority = (Priority >> SubPriorityBits) \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL);}
\DoxyCodeLine{936   *pSubPriority     = (Priority                   ) \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL);}
\DoxyCodeLine{937 \}}
\DoxyCodeLine{938 }
\DoxyCodeLine{939 }
\DoxyCodeLine{950 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t vector)}
\DoxyCodeLine{951 \{}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{953   uint32\_t vectors = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{955   uint32\_t vectors = 0x0U;}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{957   (* (\textcolor{keywordtype}{int} *) (vectors + ((int32\_t)IRQn + NVIC\_USER\_IRQ\_OFFSET) * 4)) = vector;}
\DoxyCodeLine{958   \textcolor{comment}{/* ARM Application Note 321 states that the M0+ does not require the architectural barrier */}}
\DoxyCodeLine{959 \}}
\DoxyCodeLine{960 }
\DoxyCodeLine{961 }
\DoxyCodeLine{970 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{971 \{}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#if defined (\_\_VTOR\_PRESENT) \&\& (\_\_VTOR\_PRESENT == 1U)}}
\DoxyCodeLine{973   uint32\_t vectors = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{975   uint32\_t vectors = 0x0U;}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{977   \textcolor{keywordflow}{return} (uint32\_t)(* (\textcolor{keywordtype}{int} *) (vectors + ((int32\_t)IRQn + NVIC\_USER\_IRQ\_OFFSET) * 4));}
\DoxyCodeLine{978 \}}
\DoxyCodeLine{979 }
\DoxyCodeLine{980 }
\DoxyCodeLine{985 \_\_NO\_RETURN \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{986 \{}
\DoxyCodeLine{987   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{988 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{989   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = ((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{990                  \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});}
\DoxyCodeLine{991   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{992 }
\DoxyCodeLine{993   \textcolor{keywordflow}{for}(;;)                                                           \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{994   \{}
\DoxyCodeLine{995     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{996   \}}
\DoxyCodeLine{997 \}}
\DoxyCodeLine{998 }
\DoxyCodeLine{1001 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  MPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1002 }
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{1004 }
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#include "{}mpu\_armv7.h"{}}}
\DoxyCodeLine{1006 }
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1008 }
\DoxyCodeLine{1009 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1025 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1026 \{}
\DoxyCodeLine{1027     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{1028 \}}
\DoxyCodeLine{1029 }
\DoxyCodeLine{1030 }
\DoxyCodeLine{1035 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{1044 }
\DoxyCodeLine{1056 \_\_STATIC\_INLINE uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{1057 \{}
\DoxyCodeLine{1058   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{1059   \{}
\DoxyCodeLine{1060     \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{1061   \}}
\DoxyCodeLine{1062 }
\DoxyCodeLine{1063   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{1064   NVIC\_SetPriority (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{1065   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{1066   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{1067                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{1068                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{1069   \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{1070 \}}
\DoxyCodeLine{1071 }
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1073 }
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{1080 \}}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1082 }
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM0PLUS\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1084 }
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
