{
    "FloorplanScriptLocation": "/storage/programming/asic/luna_pnr/examples/adder8_simplegates/adder8_floorplan.py",
    "LEF": [
        "/storage/programming/asic/luna_pnr/test/files/iit_stdcells/lib/tsmc018/lib/iit018_stdcells.lef",
        "/storage/programming/asic/luna_pnr/test/files/iit_stdcells_extra/fake_ties018.lef"
    ],
    "LIB": [
        "/storage/programming/asic/luna_pnr/test/files/iit_stdcells/lib/tsmc018/signalstorm/iit018_stdcells.lib",
        "/storage/programming/asic/luna_pnr/test/files/iit_stdcells_extra/fake_ties018.lib"
    ],
    "Layers": [
        "/storage/programming/asic/luna_pnr/scripts/osu180.layers"
    ],
    "Regions": [
    ],
    "Timing": [
        "/storage/programming/asic/luna_pnr/examples/adder8_simplegates/adder8.sdc"
    ],
    "Verilog": [
        "/storage/programming/asic/luna_pnr/examples/adder8_simplegates/adder8_simplegates_netlist.v"
    ]
}
