{"metadata":{"name":"","language":"ocaml"},"worksheets":[{"cells":[{"metadata":{},"cell_type":"heading","source":"Instantiation","level":1},{"metadata":{},"cell_type":"markdown","source":"Instantiation is the means by which HardCaml can use external components - be they VHDL or Verilog or netlists.  The downside is HardCaml by default does not know how to simulate them (although ways exist to provide OCaml implementations of instantiated components if required)."},{"metadata":{},"input":"open HardCaml\nopen Signal.Comb\nopen Signal.Instantiation\nopen Signal.Types","cell_type":"code","prompt_number":1,"outputs":[],"language":"python","collapsed":false},{"metadata":{},"input":"inst","cell_type":"code","prompt_number":2,"outputs":[{"output_type":"pyout","prompt_number":2,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">- : ?lib:bytes -&gt;\n    ?arch:bytes -&gt;\n    bytes -&gt;\n    (bytes * parameter) list -&gt;\n    (bytes * t) list -&gt; (bytes * int) list -&gt; instobj\n= &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"The optional `lib` and `arch` parameters are used with VHDL instantiation (which VHDL library, which architecture to select).  The first string argument is the name of the external component.  Then comes a list of parameters (somewhat limited to only support string, int, float and boolean parameters) and then the list of inputs followed by a list of outputs.\n\nTo instantiate the following parametrised VHDL entity\n\n```VHDL\nentity reg is\n    generic (\n        bits : integer;\n    );\n    port (\n        clock : in std_logic;\n        d : in std_logic_vector(bits-1 downto 0);\n        q : out std_logic_vector(bits-1 downto 0)\n    );\nend entity;\n```"},{"metadata":{},"input":"let bits = 8\nlet d = wire bits\n\nlet ext_reg = \n    inst \"reg\" \n        (* set generic *)\n        [ \"bits\" ==> ParamInt(bits) ]\n        (* inputs (name and signal to attach to *)\n        [ \"clock\" ==> clock; \"d\" ==> d ]\n        (* outputs (name and width of output - a wire is created) *)\n        [ \"q\" ==> bits ]\n        \nlet q = ext_reg#o \"q\"","cell_type":"code","prompt_number":3,"outputs":[{"output_type":"pyout","prompt_number":3,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val bits : int = 8\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":3,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val d : t =\n  Signal_wire ({s_id = 37L; s_names = []; s_width = 8; s_deps = []},\n   {contents = Signal_empty})\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":3,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val ext_reg : instobj = &lt;obj&gt;\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":3,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val q : t =\n  Signal_inst\n   ({s_id = 39L; s_names = []; s_width = 8;\n     s_deps =\n      [Signal_wire\n        ({s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1; s_deps = []},\n        {contents = Signal_empty});\n       Signal_wire ({s_id = 37L; s_names = []; s_width = 8; s_deps = []},\n        {contents = Signal_empty})]},\n   38L,\n   {inst_name = &quot;reg&quot;; inst_generics = [(&quot;bits&quot;, ParamInt 8)];\n    inst_inputs =\n     [(&quot;clock&quot;,\n       Signal_wire\n        ({s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1; s_deps = []},\n        {contents = Signal_empty}));\n      (&quot;d&quot;,\n       Signal_wire ({s_id = 37L; s_names = []; s_width = 8; s_deps = []},\n        {contents = Signal_empty}))];\n    inst_outputs = [(&quot;q&quot;, (8, 0))]; inst_lib = &quot;work&quot;; inst_arch = &quot;rtl&quot;})\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"Note that this boths specifies what is being instantiated and also instantiates the component in the resulting netlist.  To do multiple instantiations you might wrap it as follows"},{"metadata":{},"input":"let ext_reg clock d = \n    let bits = width d in\n    let ext_reg = \n        inst \"reg\"\n            [ \"bits\" ==> ParamInt(bits) ]\n            [ \"clock\" ==> clock; \"d\" ==> d ]\n            [ \"q\" ==> bits ]\n    in\n    ext_reg#o \"q\"","cell_type":"code","prompt_number":4,"outputs":[{"output_type":"pyout","prompt_number":4,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val ext_reg : t -&gt; t -&gt; t = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"Now ext_reg can be called to create an external `reg` component at any point.  The generic will be automatically inferred."},{"metadata":{},"cell_type":"heading","source":"Using interfaces","level":3},{"metadata":{},"cell_type":"markdown","source":"A limited version of instantiation is possible using interfaces.  The main missing feature is configuration of generics (though this should be easy to add).  First create the input and output interfaces and construct the instantiation functor."},{"metadata":{},"input":"module I = interface clock[1] d[8] end\nmodule O = interface q[8] end\n\nmodule Reg_inst = Interface.Inst(I)(O)","cell_type":"code","prompt_number":5,"outputs":[{"output_type":"pyout","prompt_number":5,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module I :\n  sig\n    type 'a t = { clock : 'a; d : 'a; }\n    val t : (bytes * int) t\n    val map : ('a -&gt; 'b) -&gt; 'a t -&gt; 'b t\n    val map2 : ('a -&gt; 'b -&gt; 'c) -&gt; 'a t -&gt; 'b t -&gt; 'c t\n    val to_list : 'a t -&gt; 'a list\n  end\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":5,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module O :\n  sig\n    type 'a t = { q : 'a; }\n    val t : (bytes * int) t\n    val map : ('a -&gt; 'b) -&gt; 'a t -&gt; 'b t\n    val map2 : ('a -&gt; 'b -&gt; 'c) -&gt; 'a t -&gt; 'b t -&gt; 'c t\n    val to_list : 'a t -&gt; 'a list\n  end\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":5,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module Reg_inst : sig val make : bytes -&gt; t I.t -&gt; t O.t end\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"Now we can create instantiations by calling the `make` function."},{"metadata":{},"input":"let o = Reg_inst.make \"reg\" I.({ clock=clock; d=d })","cell_type":"code","prompt_number":6,"outputs":[{"output_type":"pyout","prompt_number":6,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val o : t O.t =\n  {O.q =\n    Signal_inst\n     ({s_id = 41L; s_names = []; s_width = 8;\n       s_deps =\n        [Signal_wire\n          ({s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1; s_deps = []},\n          {contents = Signal_empty});\n         Signal_wire ({s_id = 37L; s_names = []; s_width = 8; s_deps = []},\n          {contents = Signal_empty})]},\n     40L,\n     {inst_name = &quot;reg&quot;; inst_generics = [];\n      inst_inputs =\n       [(&quot;clock&quot;,\n         Signal_wire\n          ({s_id = 3L; s_names = [&quot;clock&quot;]; s_width = 1; s_deps = []},\n          {contents = Signal_empty}));\n        (&quot;d&quot;,\n         Signal_wire ({s_id = 37L; s_names = []; s_width = 8; s_deps = []},\n          {contents = Signal_empty}))];\n      inst_outputs = [(&quot;q&quot;, (8, 0))]; inst_lib = &quot;work&quot;; inst_arch = &quot;rtl&quot;})}\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"heading","source":"Hierarchy","level":1},{"metadata":{},"cell_type":"markdown","source":"Splitting a large HardCaml design over several modules can be helpful for various reasons;\n\n1. HardCaml RTL output is very verbose and very large.  Millions of lines is not unusual.  This puts a lot of pressure on back end parsers.\n2. Hierarchy helps to localise issues such as timing closure when working with the back end tools.\n\nOn the other hand keeping a HardCaml design as a flat netlist allows for simulation.\n\nInstantiation provides a simple method for dealing with hierarchy in HardCaml manually.  The library supports a more integrated method using interfaces."},{"metadata":{},"input":"module I_add = interface a[32] b[32] end\nmodule O_add = interface c[32] end\nlet add_module i = O_add.({ c = I_add.( i.a +: i.b ); })","cell_type":"code","prompt_number":7,"outputs":[{"output_type":"pyout","prompt_number":7,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module I_add :\n  sig\n    type 'a t = { a : 'a; b : 'a; }\n    val t : (bytes * int) t\n    val map : ('a -&gt; 'b) -&gt; 'a t -&gt; 'b t\n    val map2 : ('a -&gt; 'b -&gt; 'c) -&gt; 'a t -&gt; 'b t -&gt; 'c t\n    val to_list : 'a t -&gt; 'a list\n  end\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":7,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module O_add :\n  sig\n    type 'a t = { c : 'a; }\n    val t : (bytes * int) t\n    val map : ('a -&gt; 'b) -&gt; 'a t -&gt; 'b t\n    val map2 : ('a -&gt; 'b -&gt; 'c) -&gt; 'a t -&gt; 'b t -&gt; 'c t\n    val to_list : 'a t -&gt; 'a list\n  end\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":7,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val add_module : t I_add.t -&gt; t O_add.t = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"As ever we define a module using interfaces and a function `f : signal I.t -> signal O.t`.  Now it can be wrapped up to support hierarchy."},{"metadata":{},"input":"let add_module_h = \n    let module H = Interface.Hier(I_add)(O_add) in\n    function Some(db) -> H.make db \"add_module\" add_module\n           | None -> add_module","cell_type":"code","prompt_number":8,"outputs":[{"output_type":"pyout","prompt_number":8,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val add_module_h :\n  Circuit.Hierarchy.database option -&gt; t I_add.t -&gt; t O_add.t = &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"This function allows us to optionally generate hierarchy depending on whether the `Hierarchy.database option` is present.\n\nNow for a top level: we are going to add 4 numbers as `(a+b)+(c+d)` using 3 `add_module`'s."},{"metadata":{},"input":"module I_top = interface a[32] b[32] c[32] d[32] end\nmodule O_top = interface e[32] end\n\nlet test_top db i = \n    let (+:) a b = (add_module_h db I_add.({ a; b })).O_add.c in\n    O_top.({ e = I_top.( (i.a +: i.b) +: (i.c +: i.d) ) })","cell_type":"code","prompt_number":9,"outputs":[{"output_type":"pyout","prompt_number":9,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module I_top :\n  sig\n    type 'a t = { a : 'a; b : 'a; c : 'a; d : 'a; }\n    val t : (bytes * int) t\n    val map : ('a -&gt; 'b) -&gt; 'a t -&gt; 'b t\n    val map2 : ('a -&gt; 'b -&gt; 'c) -&gt; 'a t -&gt; 'b t -&gt; 'c t\n    val to_list : 'a t -&gt; 'a list\n  end\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":9,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module O_top :\n  sig\n    type 'a t = { e : 'a; }\n    val t : (bytes * int) t\n    val map : ('a -&gt; 'b) -&gt; 'a t -&gt; 'b t\n    val map2 : ('a -&gt; 'b -&gt; 'c) -&gt; 'a t -&gt; 'b t -&gt; 'c t\n    val to_list : 'a t -&gt; 'a list\n  end\n</pre>","metadata":{}},{"output_type":"pyout","prompt_number":9,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val test_top : Circuit.Hierarchy.database option -&gt; t I_top.t -&gt; t O_top.t =\n  &lt;fun&gt;\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"module Top = Interface.Circ(I_top)(O_top)","cell_type":"code","prompt_number":10,"outputs":[{"output_type":"pyout","prompt_number":10,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">module Top :\n  sig val make : bytes -&gt; (t I_top.t -&gt; t O_top.t) -&gt; Circuit.t end\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"cell_type":"markdown","source":"Now depending on the database option we can write a flat or hierarchical netlist."},{"metadata":{},"input":"let circ = Top.make \"test_top\" (test_top None)\nlet () = Rtl.Verilog.write print_string circ","cell_type":"code","prompt_number":11,"outputs":[{"output_type":"stream","text":"module test_top (\n","stream":"stdout"},{"output_type":"stream","text":"    d,\n","stream":"stdout"},{"output_type":"stream","text":"    c,\n","stream":"stdout"},{"output_type":"stream","text":"    b,\n","stream":"stdout"},{"output_type":"stream","text":"    a,\n","stream":"stdout"},{"output_type":"stream","text":"    e\n","stream":"stdout"},{"output_type":"stream","text":");\n\n","stream":"stdout"},{"output_type":"stream","text":"    input [31:0] d;\n","stream":"stdout"},{"output_type":"stream","text":"    input [31:0] c;\n","stream":"stdout"},{"output_type":"stream","text":"    input [31:0] b;\n","stream":"stdout"},{"output_type":"stream","text":"    input [31:0] a;\n","stream":"stdout"},{"output_type":"stream","text":"    output [31:0] e;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* signal declarations */\n","stream":"stdout"},{"output_type":"stream","text":"    wire [31:0] _46;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [31:0] _47;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [31:0] _48;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* logic */\n","stream":"stdout"},{"output_type":"stream","text":"    assign _46 = c + d;\n","stream":"stdout"},{"output_type":"stream","text":"    assign _47 = a + b;\n","stream":"stdout"},{"output_type":"stream","text":"    assign _48 = _47 + _46;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* aliases */\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* output assignments */\n","stream":"stdout"},{"output_type":"stream","text":"    assign e = _48;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"endmodule\n","stream":"stdout"},{"output_type":"pyout","prompt_number":11,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val circ : Circuit.t =\n  {HardCaml.Circuit.circ_name = &quot;test_top&quot;; circ_id_to_sig = &lt;abstr&gt;;\n   circ_inputs =\n    [Signal_wire ({s_id = 42L; s_names = [&quot;d&quot;]; s_width = 32; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire ({s_id = 43L; s_names = [&quot;c&quot;]; s_width = 32; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire ({s_id = 44L; s_names = [&quot;b&quot;]; s_width = 32; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire ({s_id = 45L; s_names = [&quot;a&quot;]; s_width = 32; s_deps = []},\n      {contents = Signal_empty})];\n   circ_outputs =\n    [Signal_wire ({s_id = 49L; s_names = [&quot;e&quot;]; s_width = 32; s_deps = []},\n      {contents =\n        Signal_op\n         ({s_id = 48L; s_names = []; s_width = 32;\n           s_deps =\n            [Signal_op\n              ({s_id = 47L; s_names = []; s_width = 32;\n                s_deps =\n                 [Signal_wire\n                   ({s_id = 45L; s_names = [&quot;a&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty});\n                  Signal_wire\n                   ({s_id = 44L; s_names = [&quot;b&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty})]},\n              Signal_add);\n             Signal_op\n              ({s_id = 46L; s_names = []; s_width = 32;\n                s_deps =\n                 [Signal_wire\n                   ({s_id = 43L; s_names = [&quot;c&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty});\n                  Signal_wire\n                   ({s_id = 42L; s_names = [&quot;d&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty})]},\n              Signal_add)]},\n         Signal_add)})];\n   circ_fanout = &lt;abstr&gt;; circ_fanin = &lt;abstr&gt;}\n</pre>","metadata":{}}],"language":"python","collapsed":false},{"metadata":{},"input":"let circ = Top.make \"test_top\" (test_top (Some (Circuit.Hierarchy.empty ())))\nlet () = Rtl.Verilog.write print_string circ","cell_type":"code","prompt_number":12,"outputs":[{"output_type":"stream","text":"module test_top (\n","stream":"stdout"},{"output_type":"stream","text":"    d,\n","stream":"stdout"},{"output_type":"stream","text":"    c,\n","stream":"stdout"},{"output_type":"stream","text":"    b,\n","stream":"stdout"},{"output_type":"stream","text":"    a,\n","stream":"stdout"},{"output_type":"stream","text":"    e\n","stream":"stdout"},{"output_type":"stream","text":");\n\n","stream":"stdout"},{"output_type":"stream","text":"    input [31:0] d;\n","stream":"stdout"},{"output_type":"stream","text":"    input [31:0] c;\n","stream":"stdout"},{"output_type":"stream","text":"    input [31:0] b;\n","stream":"stdout"},{"output_type":"stream","text":"    input [31:0] a;\n","stream":"stdout"},{"output_type":"stream","text":"    output [31:0] e;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* signal declarations */\n","stream":"stdout"},{"output_type":"stream","text":"    wire [31:0] _59;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [31:0] _65;\n","stream":"stdout"},{"output_type":"stream","text":"    wire [31:0] _71;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* logic */\n","stream":"stdout"},{"output_type":"stream","text":"    add_module\n","stream":"stdout"},{"output_type":"stream","text":"        the_add_module\n","stream":"stdout"},{"output_type":"stream","text":"        ( .a(c), .b(d), .c(_59[31:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    add_module\n","stream":"stdout"},{"output_type":"stream","text":"        the_add_module_0\n","stream":"stdout"},{"output_type":"stream","text":"        ( .a(a), .b(b), .c(_65[31:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"    add_module\n","stream":"stdout"},{"output_type":"stream","text":"        the_add_module_1\n","stream":"stdout"},{"output_type":"stream","text":"        ( .a(_65), .b(_59), .c(_71[31:0]) );\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* aliases */\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"    /* output assignments */\n","stream":"stdout"},{"output_type":"stream","text":"    assign e = _71;\n","stream":"stdout"},{"output_type":"stream","text":"\n","stream":"stdout"},{"output_type":"stream","text":"endmodule\n","stream":"stdout"},{"output_type":"pyout","prompt_number":12,"html":"<pre style=\"color:slategray;max-height:100px;overflow:hidden\" onclick=\"if (this.style.maxHeight === 'none') this.style.maxHeight = '100px'; else this.style.maxHeight = 'none'; \">val circ : Circuit.t =\n  {HardCaml.Circuit.circ_name = &quot;test_top&quot;; circ_id_to_sig = &lt;abstr&gt;;\n   circ_inputs =\n    [Signal_wire ({s_id = 50L; s_names = [&quot;d&quot;]; s_width = 32; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire ({s_id = 51L; s_names = [&quot;c&quot;]; s_width = 32; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire ({s_id = 52L; s_names = [&quot;b&quot;]; s_width = 32; s_deps = []},\n      {contents = Signal_empty});\n     Signal_wire ({s_id = 53L; s_names = [&quot;a&quot;]; s_width = 32; s_deps = []},\n      {contents = Signal_empty})];\n   circ_outputs =\n    [Signal_wire ({s_id = 72L; s_names = [&quot;e&quot;]; s_width = 32; s_deps = []},\n      {contents =\n        Signal_inst\n         ({s_id = 71L; s_names = []; s_width = 32;\n           s_deps =\n            [Signal_inst\n              ({s_id = 65L; s_names = []; s_width = 32;\n                s_deps =\n                 [Signal_wire\n                   ({s_id = 53L; s_names = [&quot;a&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty});\n                  Signal_wire\n                   ({s_id = 52L; s_names = [&quot;b&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty})]},\n              64L,\n              {inst_name = &quot;add_module&quot;; inst_generics = [];\n               inst_inputs =\n                [(&quot;a&quot;,\n                  Signal_wire\n                   ({s_id = 53L; s_names = [&quot;a&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty}));\n                 (&quot;b&quot;,\n                  Signal_wire\n                   ({s_id = 52L; s_names = [&quot;b&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty}))];\n               inst_outputs = [(&quot;c&quot;, (32, 0))]; inst_lib = &quot;work&quot;;\n               inst_arch = &quot;rtl&quot;});\n             Signal_inst\n              ({s_id = 59L; s_names = []; s_width = 32;\n                s_deps =\n                 [Signal_wire\n                   ({s_id = 51L; s_names = [&quot;c&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty});\n                  Signal_wire\n                   ({s_id = 50L; s_names = [&quot;d&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty})]},\n              58L,\n              {inst_name = &quot;add_module&quot;; inst_generics = [];\n               inst_inputs =\n                [(&quot;a&quot;,\n                  Signal_wire\n                   ({s_id = 51L; s_names = [&quot;c&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty}));\n                 (&quot;b&quot;,\n                  Signal_wire\n                   ({s_id = 50L; s_names = [&quot;d&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty}))];\n               inst_outputs = [(&quot;c&quot;, (32, 0))]; inst_lib = &quot;work&quot;;\n               inst_arch = &quot;rtl&quot;})]},\n         70L,\n         {inst_name = &quot;add_module&quot;; inst_generics = [];\n          inst_inputs =\n           [(&quot;a&quot;,\n             Signal_inst\n              ({s_id = 65L; s_names = []; s_width = 32;\n                s_deps =\n                 [Signal_wire\n                   ({s_id = 53L; s_names = [&quot;a&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty});\n                  Signal_wire\n                   ({s_id = 52L; s_names = [&quot;b&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty})]},\n              64L,\n              {inst_name = &quot;add_module&quot;; inst_generics = [];\n               inst_inputs =\n                [(&quot;a&quot;,\n                  Signal_wire\n                   ({s_id = 53L; s_names = [&quot;a&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty}));\n                 (&quot;b&quot;,\n                  Signal_wire\n                   ({s_id = 52L; s_names = [&quot;b&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty}))];\n               inst_outputs = [(&quot;c&quot;, (32, 0))]; inst_lib = &quot;work&quot;;\n               inst_arch = &quot;rtl&quot;}));\n            (&quot;b&quot;,\n             Signal_inst\n              ({s_id = 59L; s_names = []; s_width = 32;\n                s_deps =\n                 [Signal_wire\n                   ({s_id = 51L; s_names = [&quot;c&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty});\n                  Signal_wire\n                   ({s_id = 50L; s_names = [&quot;d&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty})]},\n              58L,\n              {inst_name = &quot;add_module&quot;; inst_generics = [];\n               inst_inputs =\n                [(&quot;a&quot;,\n                  Signal_wire\n                   ({s_id = 51L; s_names = [&quot;c&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty}));\n                 (&quot;b&quot;,\n                  Signal_wire\n                   ({s_id = 50L; s_names = [&quot;d&quot;]; s_width = 32; s_deps = []},\n                   {contents = Signal_empty}))];\n               inst_outputs = [(&quot;c&quot;, (32, 0))]; inst_lib = &quot;work&quot;;\n               inst_arch = &quot;rtl&quot;}))];\n          inst_outputs = ...; inst_lib = ...; inst_arch = ...})});\n     ...];\n   circ_fanout = ...; circ_fanin = ...}\n</pre>","metadata":{}}],"language":"python","collapsed":false}],"metadata":{}}],"nbformat":3,"nbformat_minor":0}