// Seed: 4183076633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  assign module_1.id_0 = 0;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_12;
  tri1 id_13 = -1;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output logic id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  ;
  always @(id_5 or posedge id_1) id_2 = id_5;
  logic id_6, id_7;
endmodule
