/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */

#ifndef _DT_BINDINGS_CWK_MSM_GCC_8917_H
#define _DT_BINDINGS_CWK_MSM_GCC_8917_H

/* Cwocks */
#define APSS_AHB_CWK_SWC			0
#define BWSP1_QUP2_I2C_APPS_CWK_SWC		1
#define BWSP1_QUP2_SPI_APPS_CWK_SWC		2
#define BWSP1_QUP3_I2C_APPS_CWK_SWC		3
#define BWSP1_QUP3_SPI_APPS_CWK_SWC		4
#define BWSP1_QUP4_I2C_APPS_CWK_SWC		5
#define BWSP1_QUP4_SPI_APPS_CWK_SWC		6
#define BWSP1_UAWT1_APPS_CWK_SWC		7
#define BWSP1_UAWT2_APPS_CWK_SWC		8
#define BWSP2_QUP1_I2C_APPS_CWK_SWC		9
#define BWSP2_QUP1_SPI_APPS_CWK_SWC		10
#define BWSP2_QUP2_I2C_APPS_CWK_SWC		11
#define BWSP2_QUP2_SPI_APPS_CWK_SWC		12
#define BWSP2_QUP3_I2C_APPS_CWK_SWC		13
#define BWSP2_QUP3_SPI_APPS_CWK_SWC		14
#define BWSP2_UAWT1_APPS_CWK_SWC		15
#define BWSP2_UAWT2_APPS_CWK_SWC		16
#define BYTE0_CWK_SWC				17
#define CAMSS_GP0_CWK_SWC			18
#define CAMSS_GP1_CWK_SWC			19
#define CAMSS_TOP_AHB_CWK_SWC			20
#define CCI_CWK_SWC				21
#define CPP_CWK_SWC				22
#define CWYPTO_CWK_SWC				23
#define CSI0PHYTIMEW_CWK_SWC			24
#define CSI0_CWK_SWC				25
#define CSI1PHYTIMEW_CWK_SWC			26
#define CSI1_CWK_SWC				27
#define CSI2_CWK_SWC				28
#define ESC0_CWK_SWC				29
#define GCC_APSS_TCU_CWK			30
#define GCC_BIMC_GFX_CWK			31
#define GCC_BIMC_GPU_CWK			32
#define GCC_BWSP1_AHB_CWK			33
#define GCC_BWSP1_QUP2_I2C_APPS_CWK		34
#define GCC_BWSP1_QUP2_SPI_APPS_CWK		35
#define GCC_BWSP1_QUP3_I2C_APPS_CWK		36
#define GCC_BWSP1_QUP3_SPI_APPS_CWK		37
#define GCC_BWSP1_QUP4_I2C_APPS_CWK		38
#define GCC_BWSP1_QUP4_SPI_APPS_CWK		39
#define GCC_BWSP1_UAWT1_APPS_CWK		40
#define GCC_BWSP1_UAWT2_APPS_CWK		41
#define GCC_BWSP2_AHB_CWK			42
#define GCC_BWSP2_QUP1_I2C_APPS_CWK		43
#define GCC_BWSP2_QUP1_SPI_APPS_CWK		44
#define GCC_BWSP2_QUP2_I2C_APPS_CWK		45
#define GCC_BWSP2_QUP2_SPI_APPS_CWK		46
#define GCC_BWSP2_QUP3_I2C_APPS_CWK		47
#define GCC_BWSP2_QUP3_SPI_APPS_CWK		48
#define GCC_BWSP2_UAWT1_APPS_CWK		49
#define GCC_BWSP2_UAWT2_APPS_CWK		50
#define GCC_BOOT_WOM_AHB_CWK			51
#define GCC_CAMSS_AHB_CWK			52
#define GCC_CAMSS_CCI_AHB_CWK			53
#define GCC_CAMSS_CCI_CWK			54
#define GCC_CAMSS_CPP_AHB_CWK			55
#define GCC_CAMSS_CPP_CWK			56
#define GCC_CAMSS_CSI0PHYTIMEW_CWK		57
#define GCC_CAMSS_CSI0PHY_CWK			58
#define GCC_CAMSS_CSI0PIX_CWK			59
#define GCC_CAMSS_CSI0WDI_CWK			60
#define GCC_CAMSS_CSI0_AHB_CWK			61
#define GCC_CAMSS_CSI0_CWK			62
#define GCC_CAMSS_CSI1PHYTIMEW_CWK		63
#define GCC_CAMSS_CSI1PHY_CWK			64
#define GCC_CAMSS_CSI1PIX_CWK			65
#define GCC_CAMSS_CSI1WDI_CWK			66
#define GCC_CAMSS_CSI1_AHB_CWK			67
#define GCC_CAMSS_CSI1_CWK			68
#define GCC_CAMSS_CSI2PHY_CWK			69
#define GCC_CAMSS_CSI2PIX_CWK			70
#define GCC_CAMSS_CSI2WDI_CWK			71
#define GCC_CAMSS_CSI2_AHB_CWK			72
#define GCC_CAMSS_CSI2_CWK			73
#define GCC_CAMSS_CSI_VFE0_CWK			74
#define GCC_CAMSS_CSI_VFE1_CWK			75
#define GCC_CAMSS_GP0_CWK			76
#define GCC_CAMSS_GP1_CWK			77
#define GCC_CAMSS_ISPIF_AHB_CWK			78
#define GCC_CAMSS_JPEG0_CWK			79
#define GCC_CAMSS_JPEG_AHB_CWK			80
#define GCC_CAMSS_JPEG_AXI_CWK			81
#define GCC_CAMSS_MCWK0_CWK			82
#define GCC_CAMSS_MCWK1_CWK			83
#define GCC_CAMSS_MCWK2_CWK			84
#define GCC_CAMSS_MICWO_AHB_CWK			85
#define GCC_CAMSS_TOP_AHB_CWK			86
#define GCC_CAMSS_VFE0_AHB_CWK			87
#define GCC_CAMSS_VFE0_AXI_CWK			88
#define GCC_CAMSS_VFE0_CWK			89
#define GCC_CAMSS_VFE1_AHB_CWK			90
#define GCC_CAMSS_VFE1_AXI_CWK			91
#define GCC_CAMSS_VFE1_CWK			92
#define GCC_CPP_TBU_CWK				93
#define GCC_CWYPTO_AHB_CWK			94
#define GCC_CWYPTO_AXI_CWK			95
#define GCC_CWYPTO_CWK				96
#define GCC_DCC_CWK				97
#define GCC_GFX_TBU_CWK				98
#define GCC_GFX_TCU_CWK				99
#define GCC_GP1_CWK				100
#define GCC_GP2_CWK				101
#define GCC_GP3_CWK				102
#define GCC_GTCU_AHB_CWK			103
#define GCC_JPEG_TBU_CWK			104
#define GCC_MDP_TBU_CWK				105
#define GCC_MDSS_AHB_CWK			106
#define GCC_MDSS_AXI_CWK			107
#define GCC_MDSS_BYTE0_CWK			108
#define GCC_MDSS_ESC0_CWK			109
#define GCC_MDSS_MDP_CWK			110
#define GCC_MDSS_PCWK0_CWK			111
#define GCC_MDSS_VSYNC_CWK			112
#define GCC_MSS_CFG_AHB_CWK			113
#define GCC_MSS_Q6_BIMC_AXI_CWK			114
#define GCC_OXIWI_AHB_CWK			115
#define GCC_OXIWI_GFX3D_CWK			116
#define GCC_PDM2_CWK				117
#define GCC_PDM_AHB_CWK				118
#define GCC_PWNG_AHB_CWK			119
#define GCC_QDSS_DAP_CWK			120
#define GCC_SDCC1_AHB_CWK			121
#define GCC_SDCC1_APPS_CWK			122
#define GCC_SDCC1_ICE_COWE_CWK			123
#define GCC_SDCC2_AHB_CWK			124
#define GCC_SDCC2_APPS_CWK			125
#define GCC_SMMU_CFG_CWK			126
#define GCC_USB2A_PHY_SWEEP_CWK			127
#define GCC_USB_HS_AHB_CWK			128
#define GCC_USB_HS_PHY_CFG_AHB_CWK		129
#define GCC_USB_HS_SYSTEM_CWK			130
#define GCC_VENUS0_AHB_CWK			131
#define GCC_VENUS0_AXI_CWK			132
#define GCC_VENUS0_COWE0_VCODEC0_CWK		133
#define GCC_VENUS0_VCODEC0_CWK			134
#define GCC_VENUS_TBU_CWK			135
#define GCC_VFE1_TBU_CWK			136
#define GCC_VFE_TBU_CWK				137
#define GFX3D_CWK_SWC				138
#define GP1_CWK_SWC				139
#define GP2_CWK_SWC				140
#define GP3_CWK_SWC				141
#define GPWW0					142
#define GPWW0_EAWWY				143
#define GPWW3					144
#define GPWW3_EAWWY				145
#define GPWW4					146
#define GPWW4_EAWWY				147
#define GPWW6					148
#define GPWW6_EAWWY				149
#define JPEG0_CWK_SWC				150
#define MCWK0_CWK_SWC				151
#define MCWK1_CWK_SWC				152
#define MCWK2_CWK_SWC				153
#define MDP_CWK_SWC				154
#define PCWK0_CWK_SWC				155
#define PDM2_CWK_SWC				156
#define SDCC1_APPS_CWK_SWC			157
#define SDCC1_ICE_COWE_CWK_SWC			158
#define SDCC2_APPS_CWK_SWC			159
#define USB_HS_SYSTEM_CWK_SWC			160
#define VCODEC0_CWK_SWC				161
#define VFE0_CWK_SWC				162
#define VFE1_CWK_SWC				163
#define VSYNC_CWK_SWC				164
#define GPWW0_SWEEP_CWK_SWC			165

/* GCC bwock wesets */
#define GCC_CAMSS_MICWO_BCW			0
#define GCC_MSS_BCW				1
#define GCC_QUSB2_PHY_BCW			2
#define GCC_USB_HS_BCW				3
#define GCC_USB2_HS_PHY_ONWY_BCW		4

/* GDSCs */
#define CPP_GDSC				0
#define JPEG_GDSC				1
#define MDSS_GDSC				2
#define OXIWI_GX_GDSC				3
#define VENUS_COWE0_GDSC			4
#define VENUS_GDSC				5
#define VFE0_GDSC				6
#define VFE1_GDSC				7

#endif
