ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"periph_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.periph_Timer_IO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	periph_Timer_IO_Init:
  26              	.LVL0:
  27              	.LFB123:
  28              		.file 1 "Bsp/periph_timer.c"
   1:Bsp/periph_timer.c **** #include "stm32f4xx_tim.h"
   2:Bsp/periph_timer.c **** #include "periph_timer.h"
   3:Bsp/periph_timer.c **** #include "periph_gpio.h"
   4:Bsp/periph_timer.c **** #include "periph_dma.h"
   5:Bsp/periph_timer.c **** #include "misc.h"
   6:Bsp/periph_timer.c **** #include <stdbool.h>
   7:Bsp/periph_timer.c **** 
   8:Bsp/periph_timer.c **** TIM_TypeDef *Timer_Port[Timer_Port_Sum] = {TIM2,
   9:Bsp/periph_timer.c **** 										   TIM3,
  10:Bsp/periph_timer.c **** 										   TIM4};
  11:Bsp/periph_timer.c **** 
  12:Bsp/periph_timer.c **** static uint32_t Timer_CLK[Timer_Port_Sum] = {RCC_APB1Periph_TIM2,
  13:Bsp/periph_timer.c **** 											 RCC_APB1Periph_TIM3,
  14:Bsp/periph_timer.c **** 											 RCC_APB1Periph_TIM4};
  15:Bsp/periph_timer.c **** 
  16:Bsp/periph_timer.c **** static uint8_t Timer_IRQ_Channel[Timer_Port_Sum] = {TIM2_IRQn,
  17:Bsp/periph_timer.c **** 													TIM3_IRQn,
  18:Bsp/periph_timer.c **** 													TIM4_IRQn};
  19:Bsp/periph_timer.c **** 
  20:Bsp/periph_timer.c **** static void (*PWM_Set_Value[PWM_SUM])(TIM_TypeDef *TIMx, uint32_t Compare1) = {TIM_SetCompare1,
  21:Bsp/periph_timer.c **** 																			   TIM_SetCompare2,
  22:Bsp/periph_timer.c **** 																			   TIM_SetCompare3,
  23:Bsp/periph_timer.c **** 																			   TIM_SetCompare4};
  24:Bsp/periph_timer.c **** 
  25:Bsp/periph_timer.c **** static void periph_Timer_IO_Init(Timer_list timerx, Timer_PWM_Channel_State CH1_State, Timer_PWM_Ch
  26:Bsp/periph_timer.c **** {
  29              		.loc 1 26 1 view -0
  30              		.cfi_startproc
  31              		@ args = 4, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 2


  33              		.loc 1 26 1 is_stmt 0 view .LVU1
  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 4, -16
  38              		.cfi_offset 5, -12
  39              		.cfi_offset 6, -8
  40              		.cfi_offset 14, -4
  41 0002 0446     		mov	r4, r0
  42 0004 1646     		mov	r6, r2
  43 0006 1D46     		mov	r5, r3
  27:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
  44              		.loc 1 27 2 is_stmt 1 view .LVU2
  45              		.loc 1 27 5 is_stmt 0 view .LVU3
  46 0008 0129     		cmp	r1, #1
  47 000a 08D0     		beq	.L15
  48              	.LVL1:
  49              	.L2:
  28:Bsp/periph_timer.c **** 	{
  29:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  30:Bsp/periph_timer.c **** 		{
  31:Bsp/periph_timer.c **** 		case Timer_2:
  32:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH1_IO_Init();
  33:Bsp/periph_timer.c **** 			break;
  34:Bsp/periph_timer.c **** 		case Timer_3:
  35:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH1_IO_Init();
  36:Bsp/periph_timer.c **** 			break;
  37:Bsp/periph_timer.c **** 		case Timer_4:
  38:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH1_IO_Init();
  39:Bsp/periph_timer.c **** 			break;
  40:Bsp/periph_timer.c **** 		default:
  41:Bsp/periph_timer.c **** 			break;
  42:Bsp/periph_timer.c **** 		}
  43:Bsp/periph_timer.c **** 	}
  44:Bsp/periph_timer.c **** 
  45:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
  50              		.loc 1 45 2 is_stmt 1 view .LVU4
  51              		.loc 1 45 5 is_stmt 0 view .LVU5
  52 000c 012E     		cmp	r6, #1
  53 000e 15D0     		beq	.L16
  54              	.L5:
  46:Bsp/periph_timer.c **** 	{
  47:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  48:Bsp/periph_timer.c **** 		{
  49:Bsp/periph_timer.c **** 		case Timer_2:
  50:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH2_IO_Init();
  51:Bsp/periph_timer.c **** 			break;
  52:Bsp/periph_timer.c **** 		case Timer_3:
  53:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH2_IO_Init();
  54:Bsp/periph_timer.c **** 			break;
  55:Bsp/periph_timer.c **** 		case Timer_4:
  56:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH2_IO_Init();
  57:Bsp/periph_timer.c **** 			break;
  58:Bsp/periph_timer.c **** 		default:
  59:Bsp/periph_timer.c **** 			break;
  60:Bsp/periph_timer.c **** 		}
  61:Bsp/periph_timer.c **** 	}
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 3


  62:Bsp/periph_timer.c **** 
  63:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
  55              		.loc 1 63 2 is_stmt 1 view .LVU6
  56              		.loc 1 63 5 is_stmt 0 view .LVU7
  57 0010 012D     		cmp	r5, #1
  58 0012 22D0     		beq	.L17
  59              	.L8:
  64:Bsp/periph_timer.c **** 	{
  65:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  66:Bsp/periph_timer.c **** 		{
  67:Bsp/periph_timer.c **** 		case Timer_2:
  68:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH3_IO_Init();
  69:Bsp/periph_timer.c **** 			break;
  70:Bsp/periph_timer.c **** 		case Timer_3:
  71:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH3_IO_Init();
  72:Bsp/periph_timer.c **** 			break;
  73:Bsp/periph_timer.c **** 		case Timer_4:
  74:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH3_IO_Init();
  75:Bsp/periph_timer.c **** 			break;
  76:Bsp/periph_timer.c **** 		default:
  77:Bsp/periph_timer.c **** 			break;
  78:Bsp/periph_timer.c **** 		}
  79:Bsp/periph_timer.c **** 	}
  80:Bsp/periph_timer.c **** 
  81:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
  60              		.loc 1 81 2 is_stmt 1 view .LVU8
  61              		.loc 1 81 5 is_stmt 0 view .LVU9
  62 0014 9DF81030 		ldrb	r3, [sp, #16]	@ zero_extendqisi2
  63 0018 012B     		cmp	r3, #1
  64 001a 2DD0     		beq	.L18
  65              	.L1:
  82:Bsp/periph_timer.c **** 	{
  83:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  84:Bsp/periph_timer.c **** 		{
  85:Bsp/periph_timer.c **** 		case Timer_2:
  86:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH4_IO_Init();
  87:Bsp/periph_timer.c **** 			break;
  88:Bsp/periph_timer.c **** 		case Timer_3:
  89:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH4_IO_Init();
  90:Bsp/periph_timer.c **** 			break;
  91:Bsp/periph_timer.c **** 		case Timer_4:
  92:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH4_IO_Init();
  93:Bsp/periph_timer.c **** 			break;
  94:Bsp/periph_timer.c **** 		default:
  95:Bsp/periph_timer.c **** 			break;
  96:Bsp/periph_timer.c **** 		}
  97:Bsp/periph_timer.c **** 	}
  98:Bsp/periph_timer.c **** }
  66              		.loc 1 98 1 view .LVU10
  67 001c 70BD     		pop	{r4, r5, r6, pc}
  68              	.LVL2:
  69              	.L15:
  29:Bsp/periph_timer.c **** 		{
  70              		.loc 1 29 3 is_stmt 1 view .LVU11
  71 001e 0128     		cmp	r0, #1
  72 0020 06D0     		beq	.L3
  73 0022 0228     		cmp	r0, #2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 4


  74 0024 07D0     		beq	.L4
  75 0026 0028     		cmp	r0, #0
  76 0028 F0D1     		bne	.L2
  32:Bsp/periph_timer.c **** 			break;
  77              		.loc 1 32 4 view .LVU12
  78 002a FFF7FEFF 		bl	GPIO_TIM2_PWMCH1_IO_Init
  79              	.LVL3:
  33:Bsp/periph_timer.c **** 		case Timer_3:
  80              		.loc 1 33 4 view .LVU13
  81 002e EDE7     		b	.L2
  82              	.LVL4:
  83              	.L3:
  35:Bsp/periph_timer.c **** 			break;
  84              		.loc 1 35 4 view .LVU14
  85 0030 FFF7FEFF 		bl	GPIO_TIM3_PWMCH1_IO_Init
  86              	.LVL5:
  36:Bsp/periph_timer.c **** 		case Timer_4:
  87              		.loc 1 36 4 view .LVU15
  88 0034 EAE7     		b	.L2
  89              	.LVL6:
  90              	.L4:
  38:Bsp/periph_timer.c **** 			break;
  91              		.loc 1 38 4 view .LVU16
  92 0036 FFF7FEFF 		bl	GPIO_TIM4_PWMCH1_IO_Init
  93              	.LVL7:
  39:Bsp/periph_timer.c **** 		default:
  94              		.loc 1 39 4 view .LVU17
  95 003a E7E7     		b	.L2
  96              	.L16:
  47:Bsp/periph_timer.c **** 		{
  97              		.loc 1 47 3 view .LVU18
  98 003c 012C     		cmp	r4, #1
  99 003e 06D0     		beq	.L6
 100 0040 022C     		cmp	r4, #2
 101 0042 07D0     		beq	.L7
 102 0044 002C     		cmp	r4, #0
 103 0046 E3D1     		bne	.L5
  50:Bsp/periph_timer.c **** 			break;
 104              		.loc 1 50 4 view .LVU19
 105 0048 FFF7FEFF 		bl	GPIO_TIM2_PWMCH2_IO_Init
 106              	.LVL8:
  51:Bsp/periph_timer.c **** 		case Timer_3:
 107              		.loc 1 51 4 view .LVU20
 108 004c E0E7     		b	.L5
 109              	.L6:
  53:Bsp/periph_timer.c **** 			break;
 110              		.loc 1 53 4 view .LVU21
 111 004e FFF7FEFF 		bl	GPIO_TIM3_PWMCH2_IO_Init
 112              	.LVL9:
  54:Bsp/periph_timer.c **** 		case Timer_4:
 113              		.loc 1 54 4 view .LVU22
 114 0052 DDE7     		b	.L5
 115              	.L7:
  56:Bsp/periph_timer.c **** 			break;
 116              		.loc 1 56 4 view .LVU23
 117 0054 FFF7FEFF 		bl	GPIO_TIM4_PWMCH2_IO_Init
 118              	.LVL10:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 5


  57:Bsp/periph_timer.c **** 		default:
 119              		.loc 1 57 4 view .LVU24
 120 0058 DAE7     		b	.L5
 121              	.L17:
  65:Bsp/periph_timer.c **** 		{
 122              		.loc 1 65 3 view .LVU25
 123 005a 012C     		cmp	r4, #1
 124 005c 06D0     		beq	.L9
 125 005e 022C     		cmp	r4, #2
 126 0060 07D0     		beq	.L10
 127 0062 002C     		cmp	r4, #0
 128 0064 D6D1     		bne	.L8
  68:Bsp/periph_timer.c **** 			break;
 129              		.loc 1 68 4 view .LVU26
 130 0066 FFF7FEFF 		bl	GPIO_TIM2_PWMCH3_IO_Init
 131              	.LVL11:
  69:Bsp/periph_timer.c **** 		case Timer_3:
 132              		.loc 1 69 4 view .LVU27
 133 006a D3E7     		b	.L8
 134              	.L9:
  71:Bsp/periph_timer.c **** 			break;
 135              		.loc 1 71 4 view .LVU28
 136 006c FFF7FEFF 		bl	GPIO_TIM3_PWMCH3_IO_Init
 137              	.LVL12:
  72:Bsp/periph_timer.c **** 		case Timer_4:
 138              		.loc 1 72 4 view .LVU29
 139 0070 D0E7     		b	.L8
 140              	.L10:
  74:Bsp/periph_timer.c **** 			break;
 141              		.loc 1 74 4 view .LVU30
 142 0072 FFF7FEFF 		bl	GPIO_TIM4_PWMCH3_IO_Init
 143              	.LVL13:
  75:Bsp/periph_timer.c **** 		default:
 144              		.loc 1 75 4 view .LVU31
 145 0076 CDE7     		b	.L8
 146              	.L18:
  83:Bsp/periph_timer.c **** 		{
 147              		.loc 1 83 3 view .LVU32
 148 0078 012C     		cmp	r4, #1
 149 007a 06D0     		beq	.L12
 150 007c 022C     		cmp	r4, #2
 151 007e 07D0     		beq	.L13
 152 0080 002C     		cmp	r4, #0
 153 0082 CBD1     		bne	.L1
  86:Bsp/periph_timer.c **** 			break;
 154              		.loc 1 86 4 view .LVU33
 155 0084 FFF7FEFF 		bl	GPIO_TIM2_PWMCH4_IO_Init
 156              	.LVL14:
  87:Bsp/periph_timer.c **** 		case Timer_3:
 157              		.loc 1 87 4 view .LVU34
 158 0088 C8E7     		b	.L1
 159              	.L12:
  89:Bsp/periph_timer.c **** 			break;
 160              		.loc 1 89 4 view .LVU35
 161 008a FFF7FEFF 		bl	GPIO_TIM3_PWMCH4_IO_Init
 162              	.LVL15:
  90:Bsp/periph_timer.c **** 		case Timer_4:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 6


 163              		.loc 1 90 4 view .LVU36
 164 008e C5E7     		b	.L1
 165              	.L13:
  92:Bsp/periph_timer.c **** 			break;
 166              		.loc 1 92 4 view .LVU37
 167 0090 FFF7FEFF 		bl	GPIO_TIM4_PWMCH4_IO_Init
 168              	.LVL16:
  93:Bsp/periph_timer.c **** 		default:
 169              		.loc 1 93 4 view .LVU38
 170              		.loc 1 98 1 is_stmt 0 view .LVU39
 171 0094 C2E7     		b	.L1
 172              		.cfi_endproc
 173              	.LFE123:
 175              		.section	.text.periph_Timer_CounterMode_Init,"ax",%progbits
 176              		.align	1
 177              		.global	periph_Timer_CounterMode_Init
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 181              		.fpu fpv4-sp-d16
 183              	periph_Timer_CounterMode_Init:
 184              	.LVL17:
 185              	.LFB124:
  99:Bsp/periph_timer.c **** 
 100:Bsp/periph_timer.c **** void periph_Timer_CounterMode_Init(Timer_list timerx, uint32_t Period, uint32_t Prescaler, uint8_t 
 101:Bsp/periph_timer.c **** {
 186              		.loc 1 101 1 is_stmt 1 view -0
 187              		.cfi_startproc
 188              		@ args = 4, pretend = 0, frame = 16
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		.loc 1 101 1 is_stmt 0 view .LVU41
 191 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 192              	.LCFI1:
 193              		.cfi_def_cfa_offset 20
 194              		.cfi_offset 4, -20
 195              		.cfi_offset 5, -16
 196              		.cfi_offset 6, -12
 197              		.cfi_offset 7, -8
 198              		.cfi_offset 14, -4
 199 0002 85B0     		sub	sp, sp, #20
 200              	.LCFI2:
 201              		.cfi_def_cfa_offset 40
 202 0004 0446     		mov	r4, r0
 203 0006 0F46     		mov	r7, r1
 204 0008 1646     		mov	r6, r2
 205 000a 1D46     		mov	r5, r3
 102:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 206              		.loc 1 102 2 is_stmt 1 view .LVU42
 103:Bsp/periph_timer.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 207              		.loc 1 103 2 view .LVU43
 104:Bsp/periph_timer.c **** 
 105:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 208              		.loc 1 105 2 view .LVU44
 209 000c 0121     		movs	r1, #1
 210              	.LVL18:
 211              		.loc 1 105 2 is_stmt 0 view .LVU45
 212 000e 194B     		ldr	r3, .L21
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 7


 213              	.LVL19:
 214              		.loc 1 105 2 view .LVU46
 215 0010 53F82000 		ldr	r0, [r3, r0, lsl #2]
 216              	.LVL20:
 217              		.loc 1 105 2 view .LVU47
 218 0014 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 219              	.LVL21:
 106:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = Period;		 //1000
 220              		.loc 1 106 2 is_stmt 1 view .LVU48
 221              		.loc 1 106 35 is_stmt 0 view .LVU49
 222 0018 0297     		str	r7, [sp, #8]
 107:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = Prescaler; //83
 223              		.loc 1 107 2 is_stmt 1 view .LVU50
 224              		.loc 1 107 38 is_stmt 0 view .LVU51
 225 001a ADF80460 		strh	r6, [sp, #4]	@ movhi
 108:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 226              		.loc 1 108 2 is_stmt 1 view .LVU52
 227              		.loc 1 108 42 is_stmt 0 view .LVU53
 228 001e 0023     		movs	r3, #0
 229 0020 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 109:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 230              		.loc 1 109 2 is_stmt 1 view .LVU54
 231              		.loc 1 109 40 is_stmt 0 view .LVU55
 232 0024 ADF80630 		strh	r3, [sp, #6]	@ movhi
 110:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 233              		.loc 1 110 2 is_stmt 1 view .LVU56
 234              		.loc 1 110 46 is_stmt 0 view .LVU57
 235 0028 8DF80E30 		strb	r3, [sp, #14]
 111:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 236              		.loc 1 111 2 is_stmt 1 view .LVU58
 237 002c 124E     		ldr	r6, .L21+4
 238              	.LVL22:
 239              		.loc 1 111 2 is_stmt 0 view .LVU59
 240 002e 01A9     		add	r1, sp, #4
 241 0030 56F82400 		ldr	r0, [r6, r4, lsl #2]
 242 0034 FFF7FEFF 		bl	TIM_TimeBaseInit
 243              	.LVL23:
 112:Bsp/periph_timer.c **** 
 113:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update, ENABLE);
 244              		.loc 1 113 2 is_stmt 1 view .LVU60
 245 0038 0122     		movs	r2, #1
 246 003a 1146     		mov	r1, r2
 247 003c 56F82400 		ldr	r0, [r6, r4, lsl #2]
 248 0040 FFF7FEFF 		bl	TIM_ITConfig
 249              	.LVL24:
 114:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 250              		.loc 1 114 2 view .LVU61
 251 0044 0121     		movs	r1, #1
 252 0046 56F82400 		ldr	r0, [r6, r4, lsl #2]
 253 004a FFF7FEFF 		bl	TIM_Cmd
 254              	.LVL25:
 115:Bsp/periph_timer.c **** 
 116:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannel = Timer_IRQ_Channel[timerx];
 255              		.loc 1 116 2 view .LVU62
 256              		.loc 1 116 56 is_stmt 0 view .LVU63
 257 004e 0B4B     		ldr	r3, .L21+8
 258 0050 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 8


 259              		.loc 1 116 37 view .LVU64
 260 0052 8DF80030 		strb	r3, [sp]
 117:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 261              		.loc 1 117 2 is_stmt 1 view .LVU65
 262              		.loc 1 117 40 is_stmt 0 view .LVU66
 263 0056 0123     		movs	r3, #1
 264 0058 8DF80330 		strb	r3, [sp, #3]
 118:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = PreemptionPriority;
 265              		.loc 1 118 2 is_stmt 1 view .LVU67
 266              		.loc 1 118 55 is_stmt 0 view .LVU68
 267 005c 8DF80150 		strb	r5, [sp, #1]
 119:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = SubPriority;
 268              		.loc 1 119 2 is_stmt 1 view .LVU69
 269              		.loc 1 119 48 is_stmt 0 view .LVU70
 270 0060 9DF82830 		ldrb	r3, [sp, #40]	@ zero_extendqisi2
 271 0064 8DF80230 		strb	r3, [sp, #2]
 120:Bsp/periph_timer.c **** 	NVIC_Init(&NVIC_InitStructure);
 272              		.loc 1 120 2 is_stmt 1 view .LVU71
 273 0068 6846     		mov	r0, sp
 274 006a FFF7FEFF 		bl	NVIC_Init
 275              	.LVL26:
 121:Bsp/periph_timer.c **** }
 276              		.loc 1 121 1 is_stmt 0 view .LVU72
 277 006e 05B0     		add	sp, sp, #20
 278              	.LCFI3:
 279              		.cfi_def_cfa_offset 20
 280              		@ sp needed
 281 0070 F0BD     		pop	{r4, r5, r6, r7, pc}
 282              	.LVL27:
 283              	.L22:
 284              		.loc 1 121 1 view .LVU73
 285 0072 00BF     		.align	2
 286              	.L21:
 287 0074 00000000 		.word	.LANCHOR0
 288 0078 00000000 		.word	.LANCHOR1
 289 007c 00000000 		.word	.LANCHOR2
 290              		.cfi_endproc
 291              	.LFE124:
 293              		.section	.text.periph_Timer_Encoder_Mode_Init,"ax",%progbits
 294              		.align	1
 295              		.global	periph_Timer_Encoder_Mode_Init
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 299              		.fpu fpv4-sp-d16
 301              	periph_Timer_Encoder_Mode_Init:
 302              	.LVL28:
 303              	.LFB125:
 122:Bsp/periph_timer.c **** 
 123:Bsp/periph_timer.c **** /* need modify */
 124:Bsp/periph_timer.c **** void periph_Timer_Encoder_Mode_Init(Timer_list timerx)
 125:Bsp/periph_timer.c **** {
 304              		.loc 1 125 1 is_stmt 1 view -0
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 24
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308              		.loc 1 125 1 is_stmt 0 view .LVU75
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 9


 309 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 310              	.LCFI4:
 311              		.cfi_def_cfa_offset 20
 312              		.cfi_offset 4, -20
 313              		.cfi_offset 5, -16
 314              		.cfi_offset 6, -12
 315              		.cfi_offset 7, -8
 316              		.cfi_offset 14, -4
 317 0002 87B0     		sub	sp, sp, #28
 318              	.LCFI5:
 319              		.cfi_def_cfa_offset 48
 320 0004 0446     		mov	r4, r0
 126:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 321              		.loc 1 126 2 is_stmt 1 view .LVU76
 127:Bsp/periph_timer.c **** 	TIM_ICInitTypeDef TIM_ICInitStructure;
 322              		.loc 1 127 2 view .LVU77
 128:Bsp/periph_timer.c **** 
 129:Bsp/periph_timer.c **** 	RCC_APB2PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 323              		.loc 1 129 2 view .LVU78
 324 0006 0121     		movs	r1, #1
 325 0008 1B4B     		ldr	r3, .L25
 326 000a 53F82000 		ldr	r0, [r3, r0, lsl #2]
 327              	.LVL29:
 328              		.loc 1 129 2 is_stmt 0 view .LVU79
 329 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 330              	.LVL30:
 130:Bsp/periph_timer.c **** 
 131:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = 0xffff;
 331              		.loc 1 131 2 is_stmt 1 view .LVU80
 332              		.loc 1 131 35 is_stmt 0 view .LVU81
 333 0012 4FF6FF73 		movw	r3, #65535
 334 0016 0493     		str	r3, [sp, #16]
 132:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 335              		.loc 1 132 2 is_stmt 1 view .LVU82
 336              		.loc 1 132 38 is_stmt 0 view .LVU83
 337 0018 0025     		movs	r5, #0
 338 001a ADF80C50 		strh	r5, [sp, #12]	@ movhi
 133:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 339              		.loc 1 133 2 is_stmt 1 view .LVU84
 340 001e 174E     		ldr	r6, .L25+4
 341 0020 03A9     		add	r1, sp, #12
 342 0022 56F82400 		ldr	r0, [r6, r4, lsl #2]
 343 0026 FFF7FEFF 		bl	TIM_TimeBaseInit
 344              	.LVL31:
 134:Bsp/periph_timer.c **** 
 135:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICFilter = 10;
 345              		.loc 1 135 2 view .LVU85
 346              		.loc 1 135 35 is_stmt 0 view .LVU86
 347 002a 0A23     		movs	r3, #10
 348 002c ADF80830 		strh	r3, [sp, #8]	@ movhi
 136:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
 349              		.loc 1 136 2 is_stmt 1 view .LVU87
 350              		.loc 1 136 38 is_stmt 0 view .LVU88
 351 0030 0127     		movs	r7, #1
 352 0032 ADF80470 		strh	r7, [sp, #4]	@ movhi
 137:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_Channel = TIM_Channel_1;
 353              		.loc 1 137 2 is_stmt 1 view .LVU89
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 10


 354              		.loc 1 137 34 is_stmt 0 view .LVU90
 355 0036 ADF80050 		strh	r5, [sp]	@ movhi
 138:Bsp/periph_timer.c **** 	TIM_ICInit(Timer_Port[timerx], &TIM_ICInitStructure);
 356              		.loc 1 138 2 is_stmt 1 view .LVU91
 357 003a 6946     		mov	r1, sp
 358 003c 56F82400 		ldr	r0, [r6, r4, lsl #2]
 359 0040 FFF7FEFF 		bl	TIM_ICInit
 360              	.LVL32:
 139:Bsp/periph_timer.c **** 
 140:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_Channel = TIM_Channel_2;
 361              		.loc 1 140 2 view .LVU92
 362              		.loc 1 140 34 is_stmt 0 view .LVU93
 363 0044 0423     		movs	r3, #4
 364 0046 ADF80030 		strh	r3, [sp]	@ movhi
 141:Bsp/periph_timer.c **** 	TIM_ICInit(Timer_Port[timerx], &TIM_ICInitStructure);
 365              		.loc 1 141 2 is_stmt 1 view .LVU94
 366 004a 6946     		mov	r1, sp
 367 004c 56F82400 		ldr	r0, [r6, r4, lsl #2]
 368 0050 FFF7FEFF 		bl	TIM_ICInit
 369              	.LVL33:
 142:Bsp/periph_timer.c **** 
 143:Bsp/periph_timer.c **** 	TIM_EncoderInterfaceConfig(Timer_Port[timerx], TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_IC
 370              		.loc 1 143 2 view .LVU95
 371 0054 2B46     		mov	r3, r5
 372 0056 2A46     		mov	r2, r5
 373 0058 0321     		movs	r1, #3
 374 005a 56F82400 		ldr	r0, [r6, r4, lsl #2]
 375 005e FFF7FEFF 		bl	TIM_EncoderInterfaceConfig
 376              	.LVL34:
 144:Bsp/periph_timer.c **** 	TIM_ICStructInit(&TIM_ICInitStructure);
 377              		.loc 1 144 2 view .LVU96
 378 0062 6846     		mov	r0, sp
 379 0064 FFF7FEFF 		bl	TIM_ICStructInit
 380              	.LVL35:
 145:Bsp/periph_timer.c **** 
 146:Bsp/periph_timer.c **** 	Timer_Port[timerx]->CNT = 0;
 381              		.loc 1 146 2 view .LVU97
 382              		.loc 1 146 12 is_stmt 0 view .LVU98
 383 0068 56F82400 		ldr	r0, [r6, r4, lsl #2]
 384              		.loc 1 146 26 view .LVU99
 385 006c 4562     		str	r5, [r0, #36]
 147:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 386              		.loc 1 147 2 is_stmt 1 view .LVU100
 387 006e 3946     		mov	r1, r7
 388 0070 FFF7FEFF 		bl	TIM_Cmd
 389              	.LVL36:
 148:Bsp/periph_timer.c **** }
 390              		.loc 1 148 1 is_stmt 0 view .LVU101
 391 0074 07B0     		add	sp, sp, #28
 392              	.LCFI6:
 393              		.cfi_def_cfa_offset 20
 394              		@ sp needed
 395 0076 F0BD     		pop	{r4, r5, r6, r7, pc}
 396              	.L26:
 397              		.align	2
 398              	.L25:
 399 0078 00000000 		.word	.LANCHOR0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 11


 400 007c 00000000 		.word	.LANCHOR1
 401              		.cfi_endproc
 402              	.LFE125:
 404              		.section	.text.periph_Timer_GetEncoder_Input,"ax",%progbits
 405              		.align	1
 406              		.global	periph_Timer_GetEncoder_Input
 407              		.syntax unified
 408              		.thumb
 409              		.thumb_func
 410              		.fpu fpv4-sp-d16
 412              	periph_Timer_GetEncoder_Input:
 413              	.LVL37:
 414              	.LFB126:
 149:Bsp/periph_timer.c **** 
 150:Bsp/periph_timer.c **** int8_t periph_Timer_GetEncoder_Input(Timer_list timerx)
 151:Bsp/periph_timer.c **** {
 415              		.loc 1 151 1 is_stmt 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		@ link register save eliminated.
 152:Bsp/periph_timer.c **** 	return (int8_t)Timer_Port[timerx]->CNT;
 420              		.loc 1 152 2 view .LVU103
 421              		.loc 1 152 27 is_stmt 0 view .LVU104
 422 0000 024B     		ldr	r3, .L28
 423 0002 53F82030 		ldr	r3, [r3, r0, lsl #2]
 424              		.loc 1 152 35 view .LVU105
 425 0006 586A     		ldr	r0, [r3, #36]
 426              	.LVL38:
 153:Bsp/periph_timer.c **** }
 427              		.loc 1 153 1 view .LVU106
 428 0008 40B2     		sxtb	r0, r0
 429 000a 7047     		bx	lr
 430              	.L29:
 431              		.align	2
 432              	.L28:
 433 000c 00000000 		.word	.LANCHOR1
 434              		.cfi_endproc
 435              	.LFE126:
 437              		.section	.text.periph_Timer_PWMOutPut_Mode_Init,"ax",%progbits
 438              		.align	1
 439              		.global	periph_Timer_PWMOutPut_Mode_Init
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 443              		.fpu fpv4-sp-d16
 445              	periph_Timer_PWMOutPut_Mode_Init:
 446              	.LVL39:
 447              	.LFB127:
 154:Bsp/periph_timer.c **** 
 155:Bsp/periph_timer.c **** void periph_Timer_PWMOutPut_Mode_Init(Timer_list timerx, PWM_Hz hz, Timer_PWM_Channel_State CH1_Sta
 156:Bsp/periph_timer.c **** {
 448              		.loc 1 156 1 is_stmt 1 view -0
 449              		.cfi_startproc
 450              		@ args = 8, pretend = 0, frame = 32
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 452              		.loc 1 156 1 is_stmt 0 view .LVU108
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 12


 453 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 454              	.LCFI7:
 455              		.cfi_def_cfa_offset 28
 456              		.cfi_offset 4, -28
 457              		.cfi_offset 5, -24
 458              		.cfi_offset 6, -20
 459              		.cfi_offset 7, -16
 460              		.cfi_offset 8, -12
 461              		.cfi_offset 9, -8
 462              		.cfi_offset 14, -4
 463 0004 8BB0     		sub	sp, sp, #44
 464              	.LCFI8:
 465              		.cfi_def_cfa_offset 72
 466 0006 0446     		mov	r4, r0
 467 0008 0F46     		mov	r7, r1
 468 000a 1646     		mov	r6, r2
 469 000c 1D46     		mov	r5, r3
 470 000e 9DF84890 		ldrb	r9, [sp, #72]	@ zero_extendqisi2
 471 0012 9DF84C80 		ldrb	r8, [sp, #76]	@ zero_extendqisi2
 157:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 472              		.loc 1 157 2 is_stmt 1 view .LVU109
 158:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
 473              		.loc 1 158 2 view .LVU110
 159:Bsp/periph_timer.c **** 
 160:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 474              		.loc 1 160 2 view .LVU111
 475 0016 CDF80080 		str	r8, [sp]
 476 001a 4B46     		mov	r3, r9
 477              	.LVL40:
 478              		.loc 1 160 2 is_stmt 0 view .LVU112
 479 001c 2A46     		mov	r2, r5
 480              	.LVL41:
 481              		.loc 1 160 2 view .LVU113
 482 001e 3146     		mov	r1, r6
 483              	.LVL42:
 484              		.loc 1 160 2 view .LVU114
 485 0020 FFF7FEFF 		bl	periph_Timer_IO_Init
 486              	.LVL43:
 161:Bsp/periph_timer.c **** 
 162:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 487              		.loc 1 162 2 is_stmt 1 view .LVU115
 488 0024 0121     		movs	r1, #1
 489 0026 424B     		ldr	r3, .L42
 490 0028 53F82400 		ldr	r0, [r3, r4, lsl #2]
 491 002c FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 492              	.LVL44:
 163:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 493              		.loc 1 163 2 view .LVU116
 494 0030 404B     		ldr	r3, .L42+4
 495 0032 53F82400 		ldr	r0, [r3, r4, lsl #2]
 496 0036 FFF7FEFF 		bl	TIM_DeInit
 497              	.LVL45:
 164:Bsp/periph_timer.c **** 
 165:Bsp/periph_timer.c **** 	if (hz == PWM_50hz)
 498              		.loc 1 165 2 view .LVU117
 499              		.loc 1 165 5 is_stmt 0 view .LVU118
 500 003a 002F     		cmp	r7, #0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 13


 501 003c 3ED1     		bne	.L31
 166:Bsp/periph_timer.c **** 	{
 167:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_50Hz_Period;
 502              		.loc 1 167 3 is_stmt 1 view .LVU119
 503              		.loc 1 167 36 is_stmt 0 view .LVU120
 504 003e 44F62063 		movw	r3, #20000
 505 0042 0893     		str	r3, [sp, #32]
 168:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_50Hz_Prescaler;
 506              		.loc 1 168 3 is_stmt 1 view .LVU121
 507              		.loc 1 168 39 is_stmt 0 view .LVU122
 508 0044 5323     		movs	r3, #83
 509 0046 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 510              	.L32:
 169:Bsp/periph_timer.c **** 	}
 170:Bsp/periph_timer.c **** 	else if (hz == PWM_38Khz)
 171:Bsp/periph_timer.c **** 	{
 172:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_38KHz_Period;
 173:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 174:Bsp/periph_timer.c **** 	}
 175:Bsp/periph_timer.c **** 
 176:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 511              		.loc 1 176 2 is_stmt 1 view .LVU123
 512              		.loc 1 176 42 is_stmt 0 view .LVU124
 513 004a 0027     		movs	r7, #0
 514 004c ADF82470 		strh	r7, [sp, #36]	@ movhi
 177:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 515              		.loc 1 177 2 is_stmt 1 view .LVU125
 516              		.loc 1 177 40 is_stmt 0 view .LVU126
 517 0050 ADF81E70 		strh	r7, [sp, #30]	@ movhi
 178:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 518              		.loc 1 178 2 is_stmt 1 view .LVU127
 519 0054 07A9     		add	r1, sp, #28
 520 0056 374B     		ldr	r3, .L42+4
 521 0058 53F82400 		ldr	r0, [r3, r4, lsl #2]
 522 005c FFF7FEFF 		bl	TIM_TimeBaseInit
 523              	.LVL46:
 179:Bsp/periph_timer.c **** 
 180:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 524              		.loc 1 180 2 view .LVU128
 525 0060 02A8     		add	r0, sp, #8
 526 0062 FFF7FEFF 		bl	TIM_OCStructInit
 527              	.LVL47:
 181:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 528              		.loc 1 181 2 view .LVU129
 529              		.loc 1 181 33 is_stmt 0 view .LVU130
 530 0066 6023     		movs	r3, #96
 531 0068 ADF80830 		strh	r3, [sp, #8]	@ movhi
 182:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 532              		.loc 1 182 2 is_stmt 1 view .LVU131
 533              		.loc 1 182 38 is_stmt 0 view .LVU132
 534 006c 0123     		movs	r3, #1
 535 006e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 183:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 536              		.loc 1 183 2 is_stmt 1 view .LVU133
 537              		.loc 1 183 37 is_stmt 0 view .LVU134
 538 0072 ADF81470 		strh	r7, [sp, #20]	@ movhi
 184:Bsp/periph_timer.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 14


 185:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 539              		.loc 1 185 2 is_stmt 1 view .LVU135
 540              		.loc 1 185 5 is_stmt 0 view .LVU136
 541 0076 9E42     		cmp	r6, r3
 542 0078 29D0     		beq	.L38
 543              	.L33:
 186:Bsp/periph_timer.c **** 	{
 187:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 188:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 189:Bsp/periph_timer.c **** 	}
 190:Bsp/periph_timer.c **** 
 191:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 544              		.loc 1 191 2 is_stmt 1 view .LVU137
 545              		.loc 1 191 5 is_stmt 0 view .LVU138
 546 007a 012D     		cmp	r5, #1
 547 007c 33D0     		beq	.L39
 548              	.L34:
 192:Bsp/periph_timer.c **** 	{
 193:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 194:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 195:Bsp/periph_timer.c **** 	}
 196:Bsp/periph_timer.c **** 
 197:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 549              		.loc 1 197 2 is_stmt 1 view .LVU139
 550              		.loc 1 197 5 is_stmt 0 view .LVU140
 551 007e B9F1010F 		cmp	r9, #1
 552 0082 3CD0     		beq	.L40
 553              	.L35:
 198:Bsp/periph_timer.c **** 	{
 199:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 200:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 201:Bsp/periph_timer.c **** 	}
 202:Bsp/periph_timer.c **** 
 203:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 554              		.loc 1 203 2 is_stmt 1 view .LVU141
 555              		.loc 1 203 5 is_stmt 0 view .LVU142
 556 0084 B8F1010F 		cmp	r8, #1
 557 0088 45D0     		beq	.L41
 558              	.L36:
 204:Bsp/periph_timer.c **** 	{
 205:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 206:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 207:Bsp/periph_timer.c **** 	}
 208:Bsp/periph_timer.c **** 
 209:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE);
 559              		.loc 1 209 2 is_stmt 1 view .LVU143
 560 008a 2A4D     		ldr	r5, .L42+4
 561 008c 0121     		movs	r1, #1
 562 008e 55F82400 		ldr	r0, [r5, r4, lsl #2]
 563 0092 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 564              	.LVL48:
 210:Bsp/periph_timer.c **** 	TIM_ClearFlag(Timer_Port[timerx], TIM_FLAG_Update);
 565              		.loc 1 210 2 view .LVU144
 566 0096 0121     		movs	r1, #1
 567 0098 55F82400 		ldr	r0, [r5, r4, lsl #2]
 568 009c FFF7FEFF 		bl	TIM_ClearFlag
 569              	.LVL49:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 15


 211:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update, ENABLE);
 570              		.loc 1 211 2 view .LVU145
 571 00a0 0122     		movs	r2, #1
 572 00a2 1146     		mov	r1, r2
 573 00a4 55F82400 		ldr	r0, [r5, r4, lsl #2]
 574 00a8 FFF7FEFF 		bl	TIM_ITConfig
 575              	.LVL50:
 212:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 576              		.loc 1 212 2 view .LVU146
 577 00ac 0121     		movs	r1, #1
 578 00ae 55F82400 		ldr	r0, [r5, r4, lsl #2]
 579 00b2 FFF7FEFF 		bl	TIM_Cmd
 580              	.LVL51:
 213:Bsp/periph_timer.c **** }
 581              		.loc 1 213 1 is_stmt 0 view .LVU147
 582 00b6 0BB0     		add	sp, sp, #44
 583              	.LCFI9:
 584              		.cfi_remember_state
 585              		.cfi_def_cfa_offset 28
 586              		@ sp needed
 587 00b8 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 588              	.LVL52:
 589              	.L31:
 590              	.LCFI10:
 591              		.cfi_restore_state
 170:Bsp/periph_timer.c **** 	{
 592              		.loc 1 170 7 is_stmt 1 view .LVU148
 170:Bsp/periph_timer.c **** 	{
 593              		.loc 1 170 10 is_stmt 0 view .LVU149
 594 00bc 012F     		cmp	r7, #1
 595 00be C4D1     		bne	.L32
 172:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 596              		.loc 1 172 3 is_stmt 1 view .LVU150
 172:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 597              		.loc 1 172 36 is_stmt 0 view .LVU151
 598 00c0 40F6A303 		movw	r3, #2211
 599 00c4 0893     		str	r3, [sp, #32]
 173:Bsp/periph_timer.c **** 	}
 600              		.loc 1 173 3 is_stmt 1 view .LVU152
 173:Bsp/periph_timer.c **** 	}
 601              		.loc 1 173 39 is_stmt 0 view .LVU153
 602 00c6 0023     		movs	r3, #0
 603 00c8 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 604 00cc BDE7     		b	.L32
 605              	.L38:
 187:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 606              		.loc 1 187 3 is_stmt 1 view .LVU154
 607 00ce 194E     		ldr	r6, .L42+4
 608 00d0 02A9     		add	r1, sp, #8
 609 00d2 56F82400 		ldr	r0, [r6, r4, lsl #2]
 610 00d6 FFF7FEFF 		bl	TIM_OC1Init
 611              	.LVL53:
 188:Bsp/periph_timer.c **** 	}
 612              		.loc 1 188 3 view .LVU155
 613 00da 0821     		movs	r1, #8
 614 00dc 56F82400 		ldr	r0, [r6, r4, lsl #2]
 615 00e0 FFF7FEFF 		bl	TIM_OC1PreloadConfig
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 16


 616              	.LVL54:
 617 00e4 C9E7     		b	.L33
 618              	.L39:
 193:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 619              		.loc 1 193 3 view .LVU156
 620 00e6 134D     		ldr	r5, .L42+4
 621 00e8 02A9     		add	r1, sp, #8
 622 00ea 55F82400 		ldr	r0, [r5, r4, lsl #2]
 623 00ee FFF7FEFF 		bl	TIM_OC2Init
 624              	.LVL55:
 194:Bsp/periph_timer.c **** 	}
 625              		.loc 1 194 3 view .LVU157
 626 00f2 0821     		movs	r1, #8
 627 00f4 55F82400 		ldr	r0, [r5, r4, lsl #2]
 628 00f8 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 629              	.LVL56:
 630 00fc BFE7     		b	.L34
 631              	.L40:
 199:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 632              		.loc 1 199 3 view .LVU158
 633 00fe 0D4D     		ldr	r5, .L42+4
 634 0100 02A9     		add	r1, sp, #8
 635 0102 55F82400 		ldr	r0, [r5, r4, lsl #2]
 636 0106 FFF7FEFF 		bl	TIM_OC3Init
 637              	.LVL57:
 200:Bsp/periph_timer.c **** 	}
 638              		.loc 1 200 3 view .LVU159
 639 010a 0821     		movs	r1, #8
 640 010c 55F82400 		ldr	r0, [r5, r4, lsl #2]
 641 0110 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 642              	.LVL58:
 643 0114 B6E7     		b	.L35
 644              	.L41:
 205:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 645              		.loc 1 205 3 view .LVU160
 646 0116 074D     		ldr	r5, .L42+4
 647 0118 02A9     		add	r1, sp, #8
 648 011a 55F82400 		ldr	r0, [r5, r4, lsl #2]
 649 011e FFF7FEFF 		bl	TIM_OC4Init
 650              	.LVL59:
 206:Bsp/periph_timer.c **** 	}
 651              		.loc 1 206 3 view .LVU161
 652 0122 0821     		movs	r1, #8
 653 0124 55F82400 		ldr	r0, [r5, r4, lsl #2]
 654 0128 FFF7FEFF 		bl	TIM_OC4PreloadConfig
 655              	.LVL60:
 656 012c ADE7     		b	.L36
 657              	.L43:
 658 012e 00BF     		.align	2
 659              	.L42:
 660 0130 00000000 		.word	.LANCHOR0
 661 0134 00000000 		.word	.LANCHOR1
 662              		.cfi_endproc
 663              	.LFE127:
 665              		.section	.text.periph_Timer_PWM_SetEnable,"ax",%progbits
 666              		.align	1
 667              		.global	periph_Timer_PWM_SetEnable
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 17


 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 671              		.fpu fpv4-sp-d16
 673              	periph_Timer_PWM_SetEnable:
 674              	.LVL61:
 675              	.LFB128:
 214:Bsp/periph_timer.c **** 
 215:Bsp/periph_timer.c **** void periph_Timer_PWM_SetEnable(Timer_list timerx, uint8_t state)
 216:Bsp/periph_timer.c **** {
 676              		.loc 1 216 1 view -0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 0
 679              		@ frame_needed = 0, uses_anonymous_args = 0
 680              		.loc 1 216 1 is_stmt 0 view .LVU163
 681 0000 08B5     		push	{r3, lr}
 682              	.LCFI11:
 683              		.cfi_def_cfa_offset 8
 684              		.cfi_offset 3, -8
 685              		.cfi_offset 14, -4
 217:Bsp/periph_timer.c **** 	if (state)
 686              		.loc 1 217 2 is_stmt 1 view .LVU164
 687              		.loc 1 217 5 is_stmt 0 view .LVU165
 688 0002 31B1     		cbz	r1, .L45
 218:Bsp/periph_timer.c **** 	{
 219:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE);
 689              		.loc 1 219 3 is_stmt 1 view .LVU166
 690 0004 0121     		movs	r1, #1
 691              	.LVL62:
 692              		.loc 1 219 3 is_stmt 0 view .LVU167
 693 0006 064B     		ldr	r3, .L48
 694 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 695              	.LVL63:
 696              		.loc 1 219 3 view .LVU168
 697 000c FFF7FEFF 		bl	TIM_Cmd
 698              	.LVL64:
 699              	.L44:
 220:Bsp/periph_timer.c **** 	}
 221:Bsp/periph_timer.c **** 	else
 222:Bsp/periph_timer.c **** 	{
 223:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE);
 224:Bsp/periph_timer.c **** 	}
 225:Bsp/periph_timer.c **** }
 700              		.loc 1 225 1 view .LVU169
 701 0010 08BD     		pop	{r3, pc}
 702              	.LVL65:
 703              	.L45:
 223:Bsp/periph_timer.c **** 	}
 704              		.loc 1 223 3 is_stmt 1 view .LVU170
 705 0012 0021     		movs	r1, #0
 706              	.LVL66:
 223:Bsp/periph_timer.c **** 	}
 707              		.loc 1 223 3 is_stmt 0 view .LVU171
 708 0014 024B     		ldr	r3, .L48
 709 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 710              	.LVL67:
 223:Bsp/periph_timer.c **** 	}
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 18


 711              		.loc 1 223 3 view .LVU172
 712 001a FFF7FEFF 		bl	TIM_Cmd
 713              	.LVL68:
 714              		.loc 1 225 1 view .LVU173
 715 001e F7E7     		b	.L44
 716              	.L49:
 717              		.align	2
 718              	.L48:
 719 0020 00000000 		.word	.LANCHOR1
 720              		.cfi_endproc
 721              	.LFE128:
 723              		.section	.text.periph_Timer_DShotOutPut_Mode_Init,"ax",%progbits
 724              		.align	1
 725              		.global	periph_Timer_DShotOutPut_Mode_Init
 726              		.syntax unified
 727              		.thumb
 728              		.thumb_func
 729              		.fpu fpv4-sp-d16
 731              	periph_Timer_DShotOutPut_Mode_Init:
 732              	.LVL69:
 733              	.LFB129:
 226:Bsp/periph_timer.c **** 
 227:Bsp/periph_timer.c **** void periph_Timer_DShotOutPut_Mode_Init(Timer_list timerx, Timer_PWM_Channel_State CH1_State, Timer
 228:Bsp/periph_timer.c **** 										uint32_t Buff_Size, uint32_t CH1_Buff, uint32_t CH2_Buff, uint32_t CH3_Buff, uint32_t CH4
 229:Bsp/periph_timer.c **** {
 734              		.loc 1 229 1 is_stmt 1 view -0
 735              		.cfi_startproc
 736              		@ args = 24, pretend = 0, frame = 96
 737              		@ frame_needed = 0, uses_anonymous_args = 0
 738              		.loc 1 229 1 is_stmt 0 view .LVU175
 739 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 740              	.LCFI12:
 741              		.cfi_def_cfa_offset 32
 742              		.cfi_offset 4, -32
 743              		.cfi_offset 5, -28
 744              		.cfi_offset 6, -24
 745              		.cfi_offset 7, -20
 746              		.cfi_offset 8, -16
 747              		.cfi_offset 9, -12
 748              		.cfi_offset 10, -8
 749              		.cfi_offset 14, -4
 750 0004 9AB0     		sub	sp, sp, #104
 751              	.LCFI13:
 752              		.cfi_def_cfa_offset 136
 753 0006 0446     		mov	r4, r0
 754 0008 0F46     		mov	r7, r1
 755 000a 1646     		mov	r6, r2
 756 000c 1D46     		mov	r5, r3
 757 000e 9DF88880 		ldrb	r8, [sp, #136]	@ zero_extendqisi2
 230:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 758              		.loc 1 230 2 is_stmt 1 view .LVU176
 231:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
 759              		.loc 1 231 2 view .LVU177
 232:Bsp/periph_timer.c **** 	DMA_InitTypeDef DMA_InitStructure;
 760              		.loc 1 232 2 view .LVU178
 233:Bsp/periph_timer.c **** 
 234:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 19


 761              		.loc 1 234 2 view .LVU179
 762 0012 CDF80080 		str	r8, [sp]
 763 0016 FFF7FEFF 		bl	periph_Timer_IO_Init
 764              	.LVL70:
 235:Bsp/periph_timer.c **** 
 236:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 765              		.loc 1 236 2 view .LVU180
 766 001a 0121     		movs	r1, #1
 767 001c 974B     		ldr	r3, .L76
 768 001e 53F82400 		ldr	r0, [r3, r4, lsl #2]
 769 0022 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 770              	.LVL71:
 237:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 771              		.loc 1 237 2 view .LVU181
 772 0026 DFF868A2 		ldr	r10, .L76+20
 773 002a 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 774 002e FFF7FEFF 		bl	TIM_DeInit
 775              	.LVL72:
 238:Bsp/periph_timer.c **** 
 239:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = TIM_DShot600_Period;
 776              		.loc 1 239 2 view .LVU182
 777              		.loc 1 239 35 is_stmt 0 view .LVU183
 778 0032 4523     		movs	r3, #69
 779 0034 1893     		str	r3, [sp, #96]
 240:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = TIM_DShot600_Prescaler;
 780              		.loc 1 240 2 is_stmt 1 view .LVU184
 781              		.loc 1 240 38 is_stmt 0 view .LVU185
 782 0036 0323     		movs	r3, #3
 783 0038 ADF85C30 		strh	r3, [sp, #92]	@ movhi
 241:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 784              		.loc 1 241 2 is_stmt 1 view .LVU186
 785              		.loc 1 241 42 is_stmt 0 view .LVU187
 786 003c 4FF00009 		mov	r9, #0
 787 0040 ADF86490 		strh	r9, [sp, #100]	@ movhi
 242:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 788              		.loc 1 242 2 is_stmt 1 view .LVU188
 789              		.loc 1 242 40 is_stmt 0 view .LVU189
 790 0044 ADF85E90 		strh	r9, [sp, #94]	@ movhi
 243:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 791              		.loc 1 243 2 is_stmt 1 view .LVU190
 792 0048 17A9     		add	r1, sp, #92
 793 004a 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 794 004e FFF7FEFF 		bl	TIM_TimeBaseInit
 795              	.LVL73:
 244:Bsp/periph_timer.c **** 
 245:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 796              		.loc 1 245 2 view .LVU191
 797 0052 12A8     		add	r0, sp, #72
 798 0054 FFF7FEFF 		bl	TIM_OCStructInit
 799              	.LVL74:
 246:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800              		.loc 1 246 2 view .LVU192
 801              		.loc 1 246 33 is_stmt 0 view .LVU193
 802 0058 6023     		movs	r3, #96
 803 005a ADF84830 		strh	r3, [sp, #72]	@ movhi
 247:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 804              		.loc 1 247 2 is_stmt 1 view .LVU194
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 20


 805              		.loc 1 247 38 is_stmt 0 view .LVU195
 806 005e 0123     		movs	r3, #1
 807 0060 ADF84A30 		strh	r3, [sp, #74]	@ movhi
 248:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 808              		.loc 1 248 2 is_stmt 1 view .LVU196
 809              		.loc 1 248 37 is_stmt 0 view .LVU197
 810 0064 ADF85490 		strh	r9, [sp, #84]	@ movhi
 249:Bsp/periph_timer.c **** 
 250:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 811              		.loc 1 250 2 is_stmt 1 view .LVU198
 812              		.loc 1 250 5 is_stmt 0 view .LVU199
 813 0068 9F42     		cmp	r7, r3
 814 006a 20D0     		beq	.L64
 815              	.L51:
 251:Bsp/periph_timer.c **** 	{
 252:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 253:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 254:Bsp/periph_timer.c **** 	}
 255:Bsp/periph_timer.c **** 
 256:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 816              		.loc 1 256 2 is_stmt 1 view .LVU200
 817              		.loc 1 256 5 is_stmt 0 view .LVU201
 818 006c 012E     		cmp	r6, #1
 819 006e 29D0     		beq	.L65
 820              	.L52:
 257:Bsp/periph_timer.c **** 	{
 258:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 259:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 260:Bsp/periph_timer.c **** 	}
 261:Bsp/periph_timer.c **** 
 262:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 821              		.loc 1 262 2 is_stmt 1 view .LVU202
 822              		.loc 1 262 5 is_stmt 0 view .LVU203
 823 0070 012D     		cmp	r5, #1
 824 0072 34D0     		beq	.L66
 825              	.L53:
 263:Bsp/periph_timer.c **** 	{
 264:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 265:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 266:Bsp/periph_timer.c **** 	}
 267:Bsp/periph_timer.c **** 
 268:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 826              		.loc 1 268 2 is_stmt 1 view .LVU204
 827              		.loc 1 268 5 is_stmt 0 view .LVU205
 828 0074 B8F1010F 		cmp	r8, #1
 829 0078 3ED0     		beq	.L67
 830              	.L54:
 269:Bsp/periph_timer.c **** 	{
 270:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 271:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 272:Bsp/periph_timer.c **** 	}
 273:Bsp/periph_timer.c **** 
 274:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE);
 831              		.loc 1 274 2 is_stmt 1 view .LVU206
 832 007a DFF81492 		ldr	r9, .L76+20
 833 007e 0121     		movs	r1, #1
 834 0080 59F82400 		ldr	r0, [r9, r4, lsl #2]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 21


 835 0084 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 836              	.LVL75:
 275:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 837              		.loc 1 275 2 view .LVU207
 838 0088 0121     		movs	r1, #1
 839 008a 59F82400 		ldr	r0, [r9, r4, lsl #2]
 840 008e FFF7FEFF 		bl	TIM_Cmd
 841              	.LVL76:
 276:Bsp/periph_timer.c **** 
 277:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 842              		.loc 1 277 2 view .LVU208
 843              		.loc 1 277 5 is_stmt 0 view .LVU209
 844 0092 012F     		cmp	r7, #1
 845 0094 3DD0     		beq	.L68
 846              	.L55:
 278:Bsp/periph_timer.c **** 	{
 279:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC1, ENABLE);
 280:Bsp/periph_timer.c **** 
 281:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 282:Bsp/periph_timer.c **** 		{
 283:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH1_DMA_Channel, (uint32_t) & (TIM2->CCR1), CH1_Buff, Bu
 284:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 285:Bsp/periph_timer.c **** 		}
 286:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 287:Bsp/periph_timer.c **** 		{
 288:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH1_DMA_Channel, (uint32_t) & (TIM3->CCR1), CH1_Buff, Bu
 289:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 290:Bsp/periph_timer.c **** 		}
 291:Bsp/periph_timer.c **** 	}
 292:Bsp/periph_timer.c **** 
 293:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 847              		.loc 1 293 2 is_stmt 1 view .LVU210
 848              		.loc 1 293 5 is_stmt 0 view .LVU211
 849 0096 012E     		cmp	r6, #1
 850 0098 67D0     		beq	.L69
 851              	.L57:
 294:Bsp/periph_timer.c **** 	{
 295:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC2, ENABLE);
 296:Bsp/periph_timer.c **** 
 297:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 298:Bsp/periph_timer.c **** 		{
 299:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH2_DMA_Channel, (uint32_t) & (TIM2->CCR2), CH2_Buff, Bu
 300:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 301:Bsp/periph_timer.c **** 		}
 302:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 303:Bsp/periph_timer.c **** 		{
 304:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t) & (TIM3->CCR2), CH2_Buff, Bu
 305:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 306:Bsp/periph_timer.c **** 		}
 307:Bsp/periph_timer.c **** 	}
 308:Bsp/periph_timer.c **** 
 309:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 852              		.loc 1 309 2 is_stmt 1 view .LVU212
 853              		.loc 1 309 5 is_stmt 0 view .LVU213
 854 009a 012D     		cmp	r5, #1
 855 009c 00F09280 		beq	.L70
 856              	.L59:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 22


 310:Bsp/periph_timer.c **** 	{
 311:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC3, ENABLE);
 312:Bsp/periph_timer.c **** 
 313:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 314:Bsp/periph_timer.c **** 		{
 315:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH3_DMA_Channel, (uint32_t) & (TIM2->CCR3), CH3_Buff, Bu
 316:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 317:Bsp/periph_timer.c **** 		}
 318:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 319:Bsp/periph_timer.c **** 		{
 320:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t) & (TIM3->CCR3), CH3_Buff, Bu
 321:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 322:Bsp/periph_timer.c **** 		}
 323:Bsp/periph_timer.c **** 	}
 324:Bsp/periph_timer.c **** 
 325:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 857              		.loc 1 325 2 is_stmt 1 view .LVU214
 858              		.loc 1 325 5 is_stmt 0 view .LVU215
 859 00a0 B8F1010F 		cmp	r8, #1
 860 00a4 00F0BC80 		beq	.L71
 861              	.L50:
 326:Bsp/periph_timer.c **** 	{
 327:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC4, ENABLE);
 328:Bsp/periph_timer.c **** 
 329:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 330:Bsp/periph_timer.c **** 		{
 331:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH4_DMA_Channel, (uint32_t) & (TIM2->CCR4), CH4_Buff, Bu
 332:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 333:Bsp/periph_timer.c **** 		}
 334:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 335:Bsp/periph_timer.c **** 		{
 336:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH4_DMA_Channel, (uint32_t) & (TIM3->CCR4), CH4_Buff, Bu
 337:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 338:Bsp/periph_timer.c **** 		}
 339:Bsp/periph_timer.c **** 	}
 340:Bsp/periph_timer.c **** }
 862              		.loc 1 340 1 view .LVU216
 863 00a8 1AB0     		add	sp, sp, #104
 864              	.LCFI14:
 865              		.cfi_remember_state
 866              		.cfi_def_cfa_offset 32
 867              		@ sp needed
 868 00aa BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 869              	.LVL77:
 870              	.L64:
 871              	.LCFI15:
 872              		.cfi_restore_state
 252:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 873              		.loc 1 252 3 is_stmt 1 view .LVU217
 874 00ae 12A9     		add	r1, sp, #72
 875 00b0 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 876 00b4 FFF7FEFF 		bl	TIM_OC1Init
 877              	.LVL78:
 253:Bsp/periph_timer.c **** 	}
 878              		.loc 1 253 3 view .LVU218
 879 00b8 0821     		movs	r1, #8
 880 00ba 5AF82400 		ldr	r0, [r10, r4, lsl #2]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 23


 881 00be FFF7FEFF 		bl	TIM_OC1PreloadConfig
 882              	.LVL79:
 883 00c2 D3E7     		b	.L51
 884              	.L65:
 258:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 885              		.loc 1 258 3 view .LVU219
 886 00c4 DFF8C891 		ldr	r9, .L76+20
 887 00c8 12A9     		add	r1, sp, #72
 888 00ca 59F82400 		ldr	r0, [r9, r4, lsl #2]
 889 00ce FFF7FEFF 		bl	TIM_OC2Init
 890              	.LVL80:
 259:Bsp/periph_timer.c **** 	}
 891              		.loc 1 259 3 view .LVU220
 892 00d2 0821     		movs	r1, #8
 893 00d4 59F82400 		ldr	r0, [r9, r4, lsl #2]
 894 00d8 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 895              	.LVL81:
 896 00dc C8E7     		b	.L52
 897              	.L66:
 264:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 898              		.loc 1 264 3 view .LVU221
 899 00de DFF8B091 		ldr	r9, .L76+20
 900 00e2 12A9     		add	r1, sp, #72
 901 00e4 59F82400 		ldr	r0, [r9, r4, lsl #2]
 902 00e8 FFF7FEFF 		bl	TIM_OC3Init
 903              	.LVL82:
 265:Bsp/periph_timer.c **** 	}
 904              		.loc 1 265 3 view .LVU222
 905 00ec 0821     		movs	r1, #8
 906 00ee 59F82400 		ldr	r0, [r9, r4, lsl #2]
 907 00f2 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 908              	.LVL83:
 909 00f6 BDE7     		b	.L53
 910              	.L67:
 270:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 911              		.loc 1 270 3 view .LVU223
 912 00f8 DFF89491 		ldr	r9, .L76+20
 913 00fc 12A9     		add	r1, sp, #72
 914 00fe 59F82400 		ldr	r0, [r9, r4, lsl #2]
 915 0102 FFF7FEFF 		bl	TIM_OC4Init
 916              	.LVL84:
 271:Bsp/periph_timer.c **** 	}
 917              		.loc 1 271 3 view .LVU224
 918 0106 0821     		movs	r1, #8
 919 0108 59F82400 		ldr	r0, [r9, r4, lsl #2]
 920 010c FFF7FEFF 		bl	TIM_OC4PreloadConfig
 921              	.LVL85:
 922 0110 B3E7     		b	.L54
 923              	.L68:
 279:Bsp/periph_timer.c **** 
 924              		.loc 1 279 3 view .LVU225
 925 0112 0122     		movs	r2, #1
 926 0114 4FF40071 		mov	r1, #512
 927 0118 59F82400 		ldr	r0, [r9, r4, lsl #2]
 928 011c FFF7FEFF 		bl	TIM_DMACmd
 929              	.LVL86:
 281:Bsp/periph_timer.c **** 		{
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 24


 930              		.loc 1 281 3 view .LVU226
 281:Bsp/periph_timer.c **** 		{
 931              		.loc 1 281 6 is_stmt 0 view .LVU227
 932 0120 94B1     		cbz	r4, .L72
 286:Bsp/periph_timer.c **** 		{
 933              		.loc 1 286 8 is_stmt 1 view .LVU228
 286:Bsp/periph_timer.c **** 		{
 934              		.loc 1 286 11 is_stmt 0 view .LVU229
 935 0122 012C     		cmp	r4, #1
 936 0124 B7D1     		bne	.L55
 937              	.LBB2:
 288:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 938              		.loc 1 288 4 is_stmt 1 view .LVU230
 939 0126 239B     		ldr	r3, [sp, #140]
 940 0128 0093     		str	r3, [sp]
 941 012a 249B     		ldr	r3, [sp, #144]
 942 012c 544A     		ldr	r2, .L76+4
 943 012e 4FF02061 		mov	r1, #167772160
 944 0132 03A8     		add	r0, sp, #12
 945 0134 FFF7FEFF 		bl	periph_DMA_TIM
 946              	.LVL87:
 289:Bsp/periph_timer.c **** 		}
 947              		.loc 1 289 4 view .LVU231
 948 0138 0023     		movs	r3, #0
 949 013a 03AA     		add	r2, sp, #12
 950 013c 5149     		ldr	r1, .L76+8
 951 013e 4FF40010 		mov	r0, #2097152
 952 0142 FFF7FEFF 		bl	periph_DMA_Init
 953              	.LVL88:
 954 0146 A6E7     		b	.L55
 955              	.L72:
 956              	.LBE2:
 957              	.LBB3:
 283:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 958              		.loc 1 283 4 view .LVU232
 959 0148 239B     		ldr	r3, [sp, #140]
 960 014a 0093     		str	r3, [sp]
 961 014c 249B     		ldr	r3, [sp, #144]
 962 014e 4E4A     		ldr	r2, .L76+12
 963 0150 4FF0C061 		mov	r1, #100663296
 964 0154 03A8     		add	r0, sp, #12
 965 0156 FFF7FEFF 		bl	periph_DMA_TIM
 966              	.LVL89:
 284:Bsp/periph_timer.c **** 		}
 967              		.loc 1 284 4 view .LVU233
 968 015a 0023     		movs	r3, #0
 969 015c 03AA     		add	r2, sp, #12
 970 015e 4B49     		ldr	r1, .L76+16
 971 0160 4FF40010 		mov	r0, #2097152
 972 0164 FFF7FEFF 		bl	periph_DMA_Init
 973              	.LVL90:
 974              	.LBE3:
 975 0168 95E7     		b	.L55
 976              	.L69:
 295:Bsp/periph_timer.c **** 
 977              		.loc 1 295 3 view .LVU234
 978 016a 0122     		movs	r2, #1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 25


 979 016c 4FF48061 		mov	r1, #1024
 980 0170 474B     		ldr	r3, .L76+20
 981 0172 53F82400 		ldr	r0, [r3, r4, lsl #2]
 982 0176 FFF7FEFF 		bl	TIM_DMACmd
 983              	.LVL91:
 297:Bsp/periph_timer.c **** 		{
 984              		.loc 1 297 3 view .LVU235
 297:Bsp/periph_timer.c **** 		{
 985              		.loc 1 297 6 is_stmt 0 view .LVU236
 986 017a 94B1     		cbz	r4, .L73
 302:Bsp/periph_timer.c **** 		{
 987              		.loc 1 302 8 is_stmt 1 view .LVU237
 302:Bsp/periph_timer.c **** 		{
 988              		.loc 1 302 11 is_stmt 0 view .LVU238
 989 017c 012C     		cmp	r4, #1
 990 017e 8CD1     		bne	.L57
 991              	.LBB4:
 304:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 992              		.loc 1 304 4 is_stmt 1 view .LVU239
 993 0180 239B     		ldr	r3, [sp, #140]
 994 0182 0093     		str	r3, [sp]
 995 0184 259B     		ldr	r3, [sp, #148]
 996 0186 434A     		ldr	r2, .L76+24
 997 0188 4FF02061 		mov	r1, #167772160
 998 018c 03A8     		add	r0, sp, #12
 999 018e FFF7FEFF 		bl	periph_DMA_TIM
 1000              	.LVL92:
 305:Bsp/periph_timer.c **** 		}
 1001              		.loc 1 305 4 view .LVU240
 1002 0192 0023     		movs	r3, #0
 1003 0194 03AA     		add	r2, sp, #12
 1004 0196 3D49     		ldr	r1, .L76+16
 1005 0198 4FF40010 		mov	r0, #2097152
 1006 019c FFF7FEFF 		bl	periph_DMA_Init
 1007              	.LVL93:
 1008 01a0 7BE7     		b	.L57
 1009              	.L73:
 1010              	.LBE4:
 1011              	.LBB5:
 299:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 1012              		.loc 1 299 4 view .LVU241
 1013 01a2 239B     		ldr	r3, [sp, #140]
 1014 01a4 0093     		str	r3, [sp]
 1015 01a6 259B     		ldr	r3, [sp, #148]
 1016 01a8 3B4A     		ldr	r2, .L76+28
 1017 01aa 4FF0C061 		mov	r1, #100663296
 1018 01ae 03A8     		add	r0, sp, #12
 1019 01b0 FFF7FEFF 		bl	periph_DMA_TIM
 1020              	.LVL94:
 300:Bsp/periph_timer.c **** 		}
 1021              		.loc 1 300 4 view .LVU242
 1022 01b4 0023     		movs	r3, #0
 1023 01b6 03AA     		add	r2, sp, #12
 1024 01b8 3849     		ldr	r1, .L76+32
 1025 01ba 4FF40010 		mov	r0, #2097152
 1026 01be FFF7FEFF 		bl	periph_DMA_Init
 1027              	.LVL95:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 26


 1028              	.LBE5:
 1029 01c2 6AE7     		b	.L57
 1030              	.L70:
 311:Bsp/periph_timer.c **** 
 1031              		.loc 1 311 3 view .LVU243
 1032 01c4 0122     		movs	r2, #1
 1033 01c6 4FF40061 		mov	r1, #2048
 1034 01ca 314B     		ldr	r3, .L76+20
 1035 01cc 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1036 01d0 FFF7FEFF 		bl	TIM_DMACmd
 1037              	.LVL96:
 313:Bsp/periph_timer.c **** 		{
 1038              		.loc 1 313 3 view .LVU244
 313:Bsp/periph_timer.c **** 		{
 1039              		.loc 1 313 6 is_stmt 0 view .LVU245
 1040 01d4 9CB1     		cbz	r4, .L74
 318:Bsp/periph_timer.c **** 		{
 1041              		.loc 1 318 8 is_stmt 1 view .LVU246
 318:Bsp/periph_timer.c **** 		{
 1042              		.loc 1 318 11 is_stmt 0 view .LVU247
 1043 01d6 012C     		cmp	r4, #1
 1044 01d8 7FF462AF 		bne	.L59
 1045              	.LBB6:
 320:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 1046              		.loc 1 320 4 is_stmt 1 view .LVU248
 1047 01dc 239B     		ldr	r3, [sp, #140]
 1048 01de 0093     		str	r3, [sp]
 1049 01e0 269B     		ldr	r3, [sp, #152]
 1050 01e2 2F4A     		ldr	r2, .L76+36
 1051 01e4 4FF02061 		mov	r1, #167772160
 1052 01e8 03A8     		add	r0, sp, #12
 1053 01ea FFF7FEFF 		bl	periph_DMA_TIM
 1054              	.LVL97:
 321:Bsp/periph_timer.c **** 		}
 1055              		.loc 1 321 4 view .LVU249
 1056 01ee 0023     		movs	r3, #0
 1057 01f0 03AA     		add	r2, sp, #12
 1058 01f2 2C49     		ldr	r1, .L76+40
 1059 01f4 4FF40010 		mov	r0, #2097152
 1060 01f8 FFF7FEFF 		bl	periph_DMA_Init
 1061              	.LVL98:
 1062 01fc 50E7     		b	.L59
 1063              	.L74:
 1064              	.LBE6:
 1065              	.LBB7:
 315:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 1066              		.loc 1 315 4 view .LVU250
 1067 01fe 239B     		ldr	r3, [sp, #140]
 1068 0200 0093     		str	r3, [sp]
 1069 0202 269B     		ldr	r3, [sp, #152]
 1070 0204 284A     		ldr	r2, .L76+44
 1071 0206 4FF0C061 		mov	r1, #100663296
 1072 020a 03A8     		add	r0, sp, #12
 1073 020c FFF7FEFF 		bl	periph_DMA_TIM
 1074              	.LVL99:
 316:Bsp/periph_timer.c **** 		}
 1075              		.loc 1 316 4 view .LVU251
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 27


 1076 0210 0023     		movs	r3, #0
 1077 0212 03AA     		add	r2, sp, #12
 1078 0214 2549     		ldr	r1, .L76+48
 1079 0216 4FF40010 		mov	r0, #2097152
 1080 021a FFF7FEFF 		bl	periph_DMA_Init
 1081              	.LVL100:
 1082              	.LBE7:
 1083 021e 3FE7     		b	.L59
 1084              	.L71:
 327:Bsp/periph_timer.c **** 
 1085              		.loc 1 327 3 view .LVU252
 1086 0220 0122     		movs	r2, #1
 1087 0222 4FF48051 		mov	r1, #4096
 1088 0226 1A4B     		ldr	r3, .L76+20
 1089 0228 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1090 022c FFF7FEFF 		bl	TIM_DMACmd
 1091              	.LVL101:
 329:Bsp/periph_timer.c **** 		{
 1092              		.loc 1 329 3 view .LVU253
 329:Bsp/periph_timer.c **** 		{
 1093              		.loc 1 329 6 is_stmt 0 view .LVU254
 1094 0230 9CB1     		cbz	r4, .L75
 334:Bsp/periph_timer.c **** 		{
 1095              		.loc 1 334 8 is_stmt 1 view .LVU255
 334:Bsp/periph_timer.c **** 		{
 1096              		.loc 1 334 11 is_stmt 0 view .LVU256
 1097 0232 012C     		cmp	r4, #1
 1098 0234 7FF438AF 		bne	.L50
 1099              	.LBB8:
 336:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 1100              		.loc 1 336 4 is_stmt 1 view .LVU257
 1101 0238 239B     		ldr	r3, [sp, #140]
 1102 023a 0093     		str	r3, [sp]
 1103 023c 279B     		ldr	r3, [sp, #156]
 1104 023e 1C4A     		ldr	r2, .L76+52
 1105 0240 4FF02061 		mov	r1, #167772160
 1106 0244 03A8     		add	r0, sp, #12
 1107 0246 FFF7FEFF 		bl	periph_DMA_TIM
 1108              	.LVL102:
 337:Bsp/periph_timer.c **** 		}
 1109              		.loc 1 337 4 view .LVU258
 1110 024a 0023     		movs	r3, #0
 1111 024c 03AA     		add	r2, sp, #12
 1112 024e 1949     		ldr	r1, .L76+56
 1113 0250 4FF40010 		mov	r0, #2097152
 1114 0254 FFF7FEFF 		bl	periph_DMA_Init
 1115              	.LVL103:
 1116              	.LBE8:
 1117              		.loc 1 340 1 is_stmt 0 view .LVU259
 1118 0258 26E7     		b	.L50
 1119              	.L75:
 1120              	.LBB9:
 331:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 1121              		.loc 1 331 4 is_stmt 1 view .LVU260
 1122 025a 239B     		ldr	r3, [sp, #140]
 1123 025c 0093     		str	r3, [sp]
 1124 025e 279B     		ldr	r3, [sp, #156]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 28


 1125 0260 154A     		ldr	r2, .L76+60
 1126 0262 4FF0C061 		mov	r1, #100663296
 1127 0266 03A8     		add	r0, sp, #12
 1128 0268 FFF7FEFF 		bl	periph_DMA_TIM
 1129              	.LVL104:
 332:Bsp/periph_timer.c **** 		}
 1130              		.loc 1 332 4 view .LVU261
 1131 026c 0023     		movs	r3, #0
 1132 026e 03AA     		add	r2, sp, #12
 1133 0270 0A49     		ldr	r1, .L76+32
 1134 0272 4FF40010 		mov	r0, #2097152
 1135 0276 FFF7FEFF 		bl	periph_DMA_Init
 1136              	.LVL105:
 1137              	.LBE9:
 1138 027a 15E7     		b	.L50
 1139              	.L77:
 1140              		.align	2
 1141              	.L76:
 1142 027c 00000000 		.word	.LANCHOR0
 1143 0280 34040040 		.word	1073742900
 1144 0284 70600240 		.word	1073897584
 1145 0288 34000040 		.word	1073741876
 1146 028c 88600240 		.word	1073897608
 1147 0290 00000000 		.word	.LANCHOR1
 1148 0294 38040040 		.word	1073742904
 1149 0298 38000040 		.word	1073741880
 1150 029c A0600240 		.word	1073897632
 1151 02a0 3C040040 		.word	1073742908
 1152 02a4 B8600240 		.word	1073897656
 1153 02a8 3C000040 		.word	1073741884
 1154 02ac 28600240 		.word	1073897512
 1155 02b0 40040040 		.word	1073742912
 1156 02b4 40600240 		.word	1073897536
 1157 02b8 40000040 		.word	1073741888
 1158              		.cfi_endproc
 1159              	.LFE129:
 1161              		.section	.text.periph_Timer_Set_PWMOutPut,"ax",%progbits
 1162              		.align	1
 1163              		.global	periph_Timer_Set_PWMOutPut
 1164              		.syntax unified
 1165              		.thumb
 1166              		.thumb_func
 1167              		.fpu fpv4-sp-d16
 1169              	periph_Timer_Set_PWMOutPut:
 1170              	.LVL106:
 1171              	.LFB130:
 341:Bsp/periph_timer.c **** 
 342:Bsp/periph_timer.c **** void periph_Timer_Set_PWMOutPut(Timer_list timerx, PWM_OutPut_Channel Channel, uint32_t value)
 343:Bsp/periph_timer.c **** {
 1172              		.loc 1 343 1 view -0
 1173              		.cfi_startproc
 1174              		@ args = 0, pretend = 0, frame = 0
 1175              		@ frame_needed = 0, uses_anonymous_args = 0
 1176              		.loc 1 343 1 is_stmt 0 view .LVU263
 1177 0000 08B5     		push	{r3, lr}
 1178              	.LCFI16:
 1179              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 29


 1180              		.cfi_offset 3, -8
 1181              		.cfi_offset 14, -4
 344:Bsp/periph_timer.c **** 	PWM_Set_Value[Channel](Timer_Port[timerx], value);
 1182              		.loc 1 344 2 is_stmt 1 view .LVU264
 1183              		.loc 1 344 15 is_stmt 0 view .LVU265
 1184 0002 044B     		ldr	r3, .L80
 1185 0004 53F82130 		ldr	r3, [r3, r1, lsl #2]
 1186              		.loc 1 344 2 view .LVU266
 1187 0008 1146     		mov	r1, r2
 1188              	.LVL107:
 1189              		.loc 1 344 2 view .LVU267
 1190 000a 034A     		ldr	r2, .L80+4
 1191              	.LVL108:
 1192              		.loc 1 344 2 view .LVU268
 1193 000c 52F82000 		ldr	r0, [r2, r0, lsl #2]
 1194              	.LVL109:
 1195              		.loc 1 344 2 view .LVU269
 1196 0010 9847     		blx	r3
 1197              	.LVL110:
 345:Bsp/periph_timer.c **** }
 1198              		.loc 1 345 1 view .LVU270
 1199 0012 08BD     		pop	{r3, pc}
 1200              	.L81:
 1201              		.align	2
 1202              	.L80:
 1203 0014 00000000 		.word	.LANCHOR3
 1204 0018 00000000 		.word	.LANCHOR1
 1205              		.cfi_endproc
 1206              	.LFE130:
 1208              		.section	.text.periph_Timer_Counter_SetEnable,"ax",%progbits
 1209              		.align	1
 1210              		.global	periph_Timer_Counter_SetEnable
 1211              		.syntax unified
 1212              		.thumb
 1213              		.thumb_func
 1214              		.fpu fpv4-sp-d16
 1216              	periph_Timer_Counter_SetEnable:
 1217              	.LVL111:
 1218              	.LFB131:
 346:Bsp/periph_timer.c **** 
 347:Bsp/periph_timer.c **** void periph_Timer_Counter_SetEnable(Timer_list timerx, uint8_t state)
 348:Bsp/periph_timer.c **** {
 1219              		.loc 1 348 1 is_stmt 1 view -0
 1220              		.cfi_startproc
 1221              		@ args = 0, pretend = 0, frame = 0
 1222              		@ frame_needed = 0, uses_anonymous_args = 0
 1223              		.loc 1 348 1 is_stmt 0 view .LVU272
 1224 0000 08B5     		push	{r3, lr}
 1225              	.LCFI17:
 1226              		.cfi_def_cfa_offset 8
 1227              		.cfi_offset 3, -8
 1228              		.cfi_offset 14, -4
 349:Bsp/periph_timer.c **** 	if (state)
 1229              		.loc 1 349 2 is_stmt 1 view .LVU273
 1230              		.loc 1 349 5 is_stmt 0 view .LVU274
 1231 0002 31B1     		cbz	r1, .L83
 350:Bsp/periph_timer.c **** 	{
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 30


 351:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE);
 1232              		.loc 1 351 3 is_stmt 1 view .LVU275
 1233 0004 0121     		movs	r1, #1
 1234              	.LVL112:
 1235              		.loc 1 351 3 is_stmt 0 view .LVU276
 1236 0006 064B     		ldr	r3, .L86
 1237 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1238              	.LVL113:
 1239              		.loc 1 351 3 view .LVU277
 1240 000c FFF7FEFF 		bl	TIM_Cmd
 1241              	.LVL114:
 1242              	.L82:
 352:Bsp/periph_timer.c **** 	}
 353:Bsp/periph_timer.c **** 	else
 354:Bsp/periph_timer.c **** 	{
 355:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE);
 356:Bsp/periph_timer.c **** 	}
 357:Bsp/periph_timer.c **** }
 1243              		.loc 1 357 1 view .LVU278
 1244 0010 08BD     		pop	{r3, pc}
 1245              	.LVL115:
 1246              	.L83:
 355:Bsp/periph_timer.c **** 	}
 1247              		.loc 1 355 3 is_stmt 1 view .LVU279
 1248 0012 0021     		movs	r1, #0
 1249              	.LVL116:
 355:Bsp/periph_timer.c **** 	}
 1250              		.loc 1 355 3 is_stmt 0 view .LVU280
 1251 0014 024B     		ldr	r3, .L86
 1252 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1253              	.LVL117:
 355:Bsp/periph_timer.c **** 	}
 1254              		.loc 1 355 3 view .LVU281
 1255 001a FFF7FEFF 		bl	TIM_Cmd
 1256              	.LVL118:
 1257              		.loc 1 357 1 view .LVU282
 1258 001e F7E7     		b	.L82
 1259              	.L87:
 1260              		.align	2
 1261              	.L86:
 1262 0020 00000000 		.word	.LANCHOR1
 1263              		.cfi_endproc
 1264              	.LFE131:
 1266              		.global	Timer_Port
 1267              		.section	.data.Timer_Port,"aw"
 1268              		.align	2
 1269              		.set	.LANCHOR1,. + 0
 1272              	Timer_Port:
 1273 0000 00000040 		.word	1073741824
 1274 0004 00040040 		.word	1073742848
 1275 0008 00080040 		.word	1073743872
 1276              		.section	.rodata.PWM_Set_Value,"a"
 1277              		.align	2
 1278              		.set	.LANCHOR3,. + 0
 1281              	PWM_Set_Value:
 1282 0000 00000000 		.word	TIM_SetCompare1
 1283 0004 00000000 		.word	TIM_SetCompare2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 31


 1284 0008 00000000 		.word	TIM_SetCompare3
 1285 000c 00000000 		.word	TIM_SetCompare4
 1286              		.section	.rodata.Timer_CLK,"a"
 1287              		.align	2
 1288              		.set	.LANCHOR0,. + 0
 1291              	Timer_CLK:
 1292 0000 01000000 		.word	1
 1293 0004 02000000 		.word	2
 1294 0008 04000000 		.word	4
 1295              		.section	.rodata.Timer_IRQ_Channel,"a"
 1296              		.align	2
 1297              		.set	.LANCHOR2,. + 0
 1300              	Timer_IRQ_Channel:
 1301 0000 1C1D1E   		.ascii	"\034\035\036"
 1302              		.text
 1303              	.Letext0:
 1304              		.file 2 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 1305              		.file 3 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
 1306              		.file 4 "USER/stm32f4xx.h"
 1307              		.file 5 "FWLIB/inc/stm32f4xx_dma.h"
 1308              		.file 6 "FWLIB/inc/misc.h"
 1309              		.file 7 "FWLIB/inc/stm32f4xx_tim.h"
 1310              		.file 8 "Bsp/periph_timer.h"
 1311              		.file 9 "Bsp/periph_dma.h"
 1312              		.file 10 "FWLIB/inc/stm32f4xx_rcc.h"
 1313              		.file 11 "Bsp/periph_gpio.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 periph_timer.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:18     .text.periph_Timer_IO_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:25     .text.periph_Timer_IO_Init:0000000000000000 periph_Timer_IO_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:176    .text.periph_Timer_CounterMode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:183    .text.periph_Timer_CounterMode_Init:0000000000000000 periph_Timer_CounterMode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:287    .text.periph_Timer_CounterMode_Init:0000000000000074 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:294    .text.periph_Timer_Encoder_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:301    .text.periph_Timer_Encoder_Mode_Init:0000000000000000 periph_Timer_Encoder_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:399    .text.periph_Timer_Encoder_Mode_Init:0000000000000078 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:405    .text.periph_Timer_GetEncoder_Input:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:412    .text.periph_Timer_GetEncoder_Input:0000000000000000 periph_Timer_GetEncoder_Input
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:433    .text.periph_Timer_GetEncoder_Input:000000000000000c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:438    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:445    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 periph_Timer_PWMOutPut_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:660    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000130 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:666    .text.periph_Timer_PWM_SetEnable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:673    .text.periph_Timer_PWM_SetEnable:0000000000000000 periph_Timer_PWM_SetEnable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:719    .text.periph_Timer_PWM_SetEnable:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:724    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:731    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 periph_Timer_DShotOutPut_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1142   .text.periph_Timer_DShotOutPut_Mode_Init:000000000000027c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1162   .text.periph_Timer_Set_PWMOutPut:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1169   .text.periph_Timer_Set_PWMOutPut:0000000000000000 periph_Timer_Set_PWMOutPut
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1203   .text.periph_Timer_Set_PWMOutPut:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1209   .text.periph_Timer_Counter_SetEnable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1216   .text.periph_Timer_Counter_SetEnable:0000000000000000 periph_Timer_Counter_SetEnable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1262   .text.periph_Timer_Counter_SetEnable:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1272   .data.Timer_Port:0000000000000000 Timer_Port
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1268   .data.Timer_Port:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1277   .rodata.PWM_Set_Value:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1281   .rodata.PWM_Set_Value:0000000000000000 PWM_Set_Value
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1287   .rodata.Timer_CLK:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1291   .rodata.Timer_CLK:0000000000000000 Timer_CLK
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1296   .rodata.Timer_IRQ_Channel:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s:1300   .rodata.Timer_IRQ_Channel:0000000000000000 Timer_IRQ_Channel

UNDEFINED SYMBOLS
GPIO_TIM2_PWMCH1_IO_Init
GPIO_TIM3_PWMCH1_IO_Init
GPIO_TIM4_PWMCH1_IO_Init
GPIO_TIM2_PWMCH2_IO_Init
GPIO_TIM3_PWMCH2_IO_Init
GPIO_TIM4_PWMCH2_IO_Init
GPIO_TIM2_PWMCH3_IO_Init
GPIO_TIM3_PWMCH3_IO_Init
GPIO_TIM4_PWMCH3_IO_Init
GPIO_TIM2_PWMCH4_IO_Init
GPIO_TIM3_PWMCH4_IO_Init
GPIO_TIM4_PWMCH4_IO_Init
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
TIM_ITConfig
TIM_Cmd
NVIC_Init
RCC_APB2PeriphClockCmd
TIM_ICInit
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccisiUVb.s 			page 33


TIM_EncoderInterfaceConfig
TIM_ICStructInit
TIM_DeInit
TIM_OCStructInit
TIM_ARRPreloadConfig
TIM_ClearFlag
TIM_OC1Init
TIM_OC1PreloadConfig
TIM_OC2Init
TIM_OC2PreloadConfig
TIM_OC3Init
TIM_OC3PreloadConfig
TIM_OC4Init
TIM_OC4PreloadConfig
TIM_DMACmd
periph_DMA_TIM
periph_DMA_Init
TIM_SetCompare1
TIM_SetCompare2
TIM_SetCompare3
TIM_SetCompare4
