$date
	Sun Oct 23 08:01:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#587005
b1 !
1"
#587006
b1 &
b1 %
1$
#587007
0"
#587010
1#
#587014
b0 &
0#
b0 %
0$
#1589732
b10001 !
1"
#1589734
b10001 &
b10001 %
1$
#1589735
0"
#1589738
b110100 &
b110100 %
#1589742
b11010 &
b11010 %
#1589746
b1101 &
b1101 %
#1589750
b101000 &
b101000 %
#1589754
b10100 &
b10100 %
#1589758
b1010 &
b1010 %
#1589762
b101 &
b101 %
#1589766
b10000 &
b10000 %
#1589770
b1000 &
b1000 %
#1589774
b100 &
b100 %
#1589778
b10 &
b10 %
#1589782
b1 &
1#
b1 %
#1589786
b0 &
b0 %
0#
0$
#2538782
b10 &
b10 %
1$
b10 !
1"
#2538783
0"
#2538786
b1 &
b1 %
1#
#2538790
b0 &
0#
b0 %
0$
#4500012
