Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/56-openroad-detailedplacement/e7_SARSA_nSteps_INDEPENDIENTES.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO] Setting RC values…
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             809.8 u
legalized HPWL            813.1 u
delta HPWL                    0 %

[INFO DPL-0020] Mirrored 2 instances
[INFO DPL-0021] HPWL before             813.1 u
[INFO DPL-0022] HPWL after              809.8 u
[INFO DPL-0023] HPWL delta               -0.4 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Timing Repair Buffer                      8      37.54
  Inverter                                  1       3.75
  Multi-Input combinational cell            5      35.03
  Total                                   613    1151.10
Writing OpenROAD database to '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/59-openroad-resizertimingpostcts/e7_SARSA_nSteps_INDEPENDIENTES.odb'…
Writing netlist to '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/59-openroad-resizertimingpostcts/e7_SARSA_nSteps_INDEPENDIENTES.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/59-openroad-resizertimingpostcts/e7_SARSA_nSteps_INDEPENDIENTES.pnl.v'…
Writing layout to '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/59-openroad-resizertimingpostcts/e7_SARSA_nSteps_INDEPENDIENTES.def'…
Writing timing constraints to '/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/e7_SARSA_nSteps_INDEPENDIENTES/59-openroad-resizertimingpostcts/e7_SARSA_nSteps_INDEPENDIENTES.sdc'…
