verilog work ../../ip_clk_gen_100M.v
verilog work ../example_design/ip_clk_gen_100M_exdes.v
