
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126770                       # Number of seconds simulated
sim_ticks                                126770277431                       # Number of ticks simulated
final_tick                               1268405613062                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48412                       # Simulator instruction rate (inst/s)
host_op_rate                                    61962                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1310760                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933180                       # Number of bytes of host memory used
host_seconds                                 96715.09                       # Real time elapsed on the host
sim_insts                                  4682151467                       # Number of instructions simulated
sim_ops                                    5992637016                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1850496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2733824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       702080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       601344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5895424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1621248                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1621248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14457                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21358                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5485                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4698                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 46058                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12666                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12666                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14597239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13126                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21565181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5538207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        19184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      4743572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46504781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13126                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        19184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              60582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12788865                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12788865                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12788865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14597239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21565181                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5538207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        19184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      4743572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59293646                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               152185208                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22314517                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19557620                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741327                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11075322                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10777208                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553230                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54443                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117690887                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124023246                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22314517                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12330438                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25235529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5697478                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2141993                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13413579                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149014373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.315955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123778844     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271387      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2326168      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947375      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3564450      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3865718      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844985      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663421      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10752025      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149014373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146627                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.814949                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116749750                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3274581                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25024035                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25214                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3940785                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2397812                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139991237                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3940785                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117220297                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1625583                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       799079                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24567006                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       861616                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139000825                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90459                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       525043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184610691                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630684917                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630684917                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35714480                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19861                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2709689                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23139437                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4490795                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83008                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001145                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137388193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129057310                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104234                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22832972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48990868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149014373                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866073                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477534                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95284384     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21897525     14.69%     78.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10985776      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7199814      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506831      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3878509      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744101      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435148      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82285      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149014373                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323742     59.70%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137961     25.44%     85.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80609     14.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101890125     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081896      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21617200     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458168      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129057310                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.848028                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             542312                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004202                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407775535                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160241338                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126137127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129599622                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241719                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4209366                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137440                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3940785                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1114152                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52395                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137408055                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50066                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23139437                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4490795                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       840173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1036545                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1876718                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127670055                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21283495                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387251                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25741489                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19664968                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4457994                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.838912                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126249850                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126137127                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72856850                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173000634                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.828840                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421136                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23797394                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746094                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145073588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783131                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659266                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102865531     70.91%     70.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388285     11.30%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837059      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647327      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014205      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069299      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4454534      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902098      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895250      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145073588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895250                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280587321                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278758853                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3170835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.521852                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.521852                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.657094                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.657094                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590599587                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165724345                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146800973                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               152185208                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24878162                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20157575                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2154962                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10105236                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9560215                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2660560                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96022                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108536990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136953137                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24878162                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12220775                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29917958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6995774                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3678723                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12666290                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1739266                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146926371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.137928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.552186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117008413     79.64%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2804273      1.91%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2148676      1.46%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5274685      3.59%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1191737      0.81%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1698853      1.16%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1292020      0.88%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          809126      0.55%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14698588     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146926371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.163473                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.899911                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107261667                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5341725                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29456101                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118695                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4748178                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4296663                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44531                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165185698                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83393                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4748178                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108171229                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1460457                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2318860                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28655494                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1572148                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163471276                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        24108                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        288360                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       641096                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       184248                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    229680869                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    761387398                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    761387398                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181383972                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48296881                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39943                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22376                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5304329                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15760056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7702285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       128060                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1709060                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         160616947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39923                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149227923                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201165                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29272247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63337873                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146926371                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015665                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.563934                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84419835     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26269928     17.88%     75.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12277512      8.36%     83.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8996155      6.12%     89.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7994243      5.44%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3179228      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3143238      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       487890      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158342      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146926371                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         597634     68.80%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        120035     13.82%     82.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150994     17.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125247347     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2243849      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17567      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14091831      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7627329      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149227923                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.980568                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             868663                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    446452045                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    189929563                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145478963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150096586                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366989                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3824149                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1091                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237960                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4748178                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         899644                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98168                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    160656870                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15760056                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7702285                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22355                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85540                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          446                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1171767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1226450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2398217                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146547305                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13544694                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2680618                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21170208                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20818312                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7625514                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.962954                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145669091                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145478963                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87256391                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241662741                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.955934                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361067                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106257990                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130492922                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30166094                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2158271                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142178193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.917812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691666                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88653831     62.35%     62.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25042946     17.61%     79.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11034455      7.76%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5787808      4.07%     91.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4604673      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1659826      1.17%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1402981      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1051450      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2940223      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142178193                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106257990                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130492922                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19400230                       # Number of memory references committed
system.switch_cpus1.commit.loads             11935905                       # Number of loads committed
system.switch_cpus1.commit.membars              17568                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18748900                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117578845                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2656346                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2940223                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           299896986                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          326066482                       # The number of ROB writes
system.switch_cpus1.timesIdled                  75284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5258837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106257990                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130492922                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106257990                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.432224                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.432224                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.698215                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.698215                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       660811036                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202646878                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      154561898                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35136                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               152185208                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25469305                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20653219                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2176125                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10089124                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9767185                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2734905                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99936                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    111082979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             139333943                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25469305                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12502090                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30641286                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7107876                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2917145                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12978154                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1706410                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149545464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118904178     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2149108      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3938879      2.63%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3581603      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2296409      1.54%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1850144      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1080572      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1134030      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14610541      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149545464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167357                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.915555                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109955512                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4396020                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30244541                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51837                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4897553                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4403754                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6486                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168525867                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        51409                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4897553                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110848235                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1166279                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1966538                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29383735                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1283122                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166636323                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        245632                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       553150                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    235699902                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    775980086                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    775980086                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186355315                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49344587                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36696                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18348                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4603094                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15796207                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7832171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        89542                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1757946                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163481301                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151802943                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       169179                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28835639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63510411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    149545464                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015096                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560615                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85981085     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26144646     17.48%     74.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13744914      9.19%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7966094      5.33%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8811451      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3265021      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2902197      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       554352      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       175704      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149545464                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         606121     68.67%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126992     14.39%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149607     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127836847     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2147483      1.41%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18348      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14005815      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7794450      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151802943                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.997488                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             882720                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    454203249                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    192353862                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148479561                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152685663                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       294611                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3647867                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       136492                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4897553                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         751599                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       116344                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163517998                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62495                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15796207                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7832171                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18348                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100941                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1206779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1220034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2426813                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149310500                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13451260                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2492443                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21245302                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21241389                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7794042                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.981110                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148614938                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148479561                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86623364                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243369715                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.975650                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355933                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108533210                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133636141                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29882243                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36696                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2197164                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144647911                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.923872                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89678577     62.00%     62.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25467524     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12646045      8.74%     88.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4299702      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5302713      3.67%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1854005      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1308185      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1081846      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3009314      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144647911                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108533210                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133636141                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19844019                       # Number of memory references committed
system.switch_cpus2.commit.loads             12148340                       # Number of loads committed
system.switch_cpus2.commit.membars              18348                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19289167                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120395681                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2756290                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3009314                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305156981                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331934504                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46068                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2639744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108533210                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133636141                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108533210                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.402199                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.402199                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713165                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713165                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672294914                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207819947                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      157081100                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36696                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               152185208                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        25492597                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20884305                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2167659                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10462038                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        10093946                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2612084                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        99836                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113328625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             136875735                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25492597                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12706030                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29658532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6459920                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4377415                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13255835                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1692950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    151638113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.104286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.529073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121979581     80.44%     80.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2392513      1.58%     82.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4072367      2.69%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2361367      1.56%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1851979      1.22%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1635842      1.08%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1001241      0.66%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2509919      1.66%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13833304      9.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    151638113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167510                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.899402                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112613895                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5642624                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         29030291                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        78175                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4273116                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4176614                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     164946399                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2403                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4273116                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113183140                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         652170                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4016766                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28520612                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       992298                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     163824515                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        101925                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       573514                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    231278615                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    762163587                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    762163587                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    185409596                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        45868982                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36853                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18456                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2885879                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15210167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7789494                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        81796                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1819064                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         158450131                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        148865747                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        94752                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23385422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51694931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    151638113                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.981717                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.544653                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     90866530     59.92%     59.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23315586     15.38%     75.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12615917      8.32%     83.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9312799      6.14%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9074314      5.98%     95.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3363572      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2553269      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       343808      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       192318      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    151638113                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         133049     28.08%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        177268     37.41%     65.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163581     34.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125636188     84.40%     84.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2017512      1.36%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18397      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13433561      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7760089      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     148865747                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.978188                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             473904                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003183                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    449938261                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    181872772                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145695122                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149339651                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       308079                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3146733                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          368                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       124103                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4273116                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         435602                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        58577                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    158486985                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       825047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15210167                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7789494                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18456                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         47441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          368                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1250699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1145724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2396423                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146546355                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13101286                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2319390                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20861073                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20736029                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7759787                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.962947                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145695243                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145695122                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86145524                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        238501587                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.957354                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361195                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    107828790                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    132910865                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     25576428                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36796                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2185690                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    147364997                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.901916                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.712011                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93629815     63.54%     63.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25885228     17.57%     81.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10128657      6.87%     87.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5335659      3.62%     91.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4532409      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2186492      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1022839      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1588968      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3054930      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    147364997                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    107828790                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     132910865                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19728825                       # Number of memory references committed
system.switch_cpus3.commit.loads             12063434                       # Number of loads committed
system.switch_cpus3.commit.membars              18398                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19277816                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        119654588                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2746583                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3054930                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           302797360                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          321249463                       # The number of ROB writes
system.switch_cpus3.timesIdled                  25422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 547095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          107828790                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            132910865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    107828790                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.411360                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.411360                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.708537                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.708537                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       659095521                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203381055                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      154065685                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36796                       # number of misc regfile writes
system.l20.replacements                         14471                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213168                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22663                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.405992                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.255814                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.371625                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5155.416230                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2844.956331                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000778                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.629323                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.347285                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35048                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35048                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9362                       # number of Writeback hits
system.l20.Writeback_hits::total                 9362                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35048                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35048                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35048                       # number of overall hits
system.l20.overall_hits::total                  35048                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14457                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14471                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14457                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14471                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14457                       # number of overall misses
system.l20.overall_misses::total                14471                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4302819                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4319835159                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4324137978                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4302819                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4319835159                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4324137978                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4302819                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4319835159                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4324137978                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49505                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49519                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9362                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9362                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49505                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49519                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49505                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49519                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.292031                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.292231                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.292031                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.292231                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.292031                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.292231                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 307344.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298805.779830                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298814.040357                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 307344.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298805.779830                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298814.040357                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 307344.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298805.779830                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298814.040357                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2281                       # number of writebacks
system.l20.writebacks::total                     2281                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14457                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14471                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14457                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14471                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14457                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14471                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3408863                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3396180218                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3399589081                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3408863                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3396180218                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3399589081                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3408863                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3396180218                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3399589081                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.292031                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.292231                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.292031                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.292231                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.292031                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.292231                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 243490.214286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234915.972747                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234924.267915                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 243490.214286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234915.972747                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234924.267915                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 243490.214286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234915.972747                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234924.267915                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         21371                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          770324                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29563                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.057031                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.381891                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.633465                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3576.498107                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4406.486537                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024583                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000932                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.436584                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.537901                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56170                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56170                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20862                       # number of Writeback hits
system.l21.Writeback_hits::total                20862                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56170                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56170                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56170                       # number of overall hits
system.l21.overall_hits::total                  56170                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        21358                       # number of ReadReq misses
system.l21.ReadReq_misses::total                21371                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        21358                       # number of demand (read+write) misses
system.l21.demand_misses::total                 21371                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        21358                       # number of overall misses
system.l21.overall_misses::total                21371                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4736203                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7288654648                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7293390851                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4736203                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7288654648                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7293390851                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4736203                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7288654648                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7293390851                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77528                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77541                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20862                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20862                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77528                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77541                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77528                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77541                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275488                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275609                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275488                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275609                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275488                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275609                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 364323.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 341261.103474                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 341275.132235                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 364323.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 341261.103474                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 341275.132235                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 364323.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 341261.103474                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 341275.132235                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3676                       # number of writebacks
system.l21.writebacks::total                     3676                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        21358                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           21371                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        21358                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            21371                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        21358                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           21371                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3903973                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5922962478                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5926866451                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3903973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5922962478                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5926866451                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3903973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5922962478                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5926866451                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275488                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275609                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275488                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275609                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275488                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275609                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 300305.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 277318.216968                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 277332.200225                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 300305.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 277318.216968                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 277332.200225                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 300305.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 277318.216968                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 277332.200225                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5500                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          390638                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13692                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.530383                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          261.993266                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.892730                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2579.722629                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5338.391375                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.031982                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001452                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.314908                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.651659                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36690                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36690                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11112                       # number of Writeback hits
system.l22.Writeback_hits::total                11112                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36690                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36690                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36690                       # number of overall hits
system.l22.overall_hits::total                  36690                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5485                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5499                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5485                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5499                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5485                       # number of overall misses
system.l22.overall_misses::total                 5499                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4119898                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1690629911                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1694749809                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4119898                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1690629911                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1694749809                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4119898                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1690629911                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1694749809                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42175                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42189                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11112                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11112                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42175                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42189                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42175                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42189                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.130053                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.130342                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.130053                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.130342                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.130053                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.130342                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 294278.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 308227.878031                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 308192.363884                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 294278.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 308227.878031                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 308192.363884                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 294278.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 308227.878031                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 308192.363884                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3688                       # number of writebacks
system.l22.writebacks::total                     3688                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5485                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5499                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5485                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5499                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5485                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5499                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3225236                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1340206354                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1343431590                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3225236                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1340206354                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1343431590                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3225236                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1340206354                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1343431590                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130053                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.130342                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.130053                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.130342                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.130053                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.130342                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       230374                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 244340.265087                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 244304.708129                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       230374                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 244340.265087                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 244304.708129                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       230374                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 244340.265087                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 244304.708129                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4717                       # number of replacements
system.l23.tagsinuse                      8191.903352                       # Cycle average of tags in use
system.l23.total_refs                          344145                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12909                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.659307                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          380.425150                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.329660                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2216.026641                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5580.121901                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046439                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001871                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.270511                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.681167                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999988                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31045                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31046                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10190                       # number of Writeback hits
system.l23.Writeback_hits::total                10190                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31045                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31046                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31045                       # number of overall hits
system.l23.overall_hits::total                  31046                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4679                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4698                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4698                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4717                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4698                       # number of overall misses
system.l23.overall_misses::total                 4717                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6480160                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1615989097                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1622469257                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      5590293                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      5590293                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6480160                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1621579390                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1628059550                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6480160                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1621579390                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1628059550                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           20                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        35724                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              35744                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10190                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10190                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           20                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        35743                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               35763                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           20                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        35743                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              35763                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.130976                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.131435                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.131438                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.131896                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.131438                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.131896                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 341061.052632                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 345370.612738                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 345353.183695                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 294225.947368                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 294225.947368                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 341061.052632                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 345163.769689                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 345147.244011                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 341061.052632                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 345163.769689                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 345147.244011                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3021                       # number of writebacks
system.l23.writebacks::total                     3021                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           19                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4679                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4698                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           19                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4698                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4717                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           19                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4698                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4717                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5267249                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1316949843                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1322217092                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      4377843                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      4377843                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5267249                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1321327686                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1326594935                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5267249                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1321327686                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1326594935                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.130976                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.131435                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.131438                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.131896                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.131438                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.131896                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 277223.631579                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 281459.680060                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 281442.548318                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 230412.789474                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 230412.789474                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 277223.631579                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 281253.232439                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 281237.001272                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 277223.631579                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 281253.232439                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 281237.001272                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.927412                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013445676                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873282.210721                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.927412                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022320                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866871                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13413562                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13413562                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13413562                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13413562                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13413562                       # number of overall hits
system.cpu0.icache.overall_hits::total       13413562                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5485042                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5485042                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5485042                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5485042                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5485042                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5485042                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13413579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13413579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13413579                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13413579                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13413579                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13413579                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 322649.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 322649.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 322649.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 322649.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 322649.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 322649.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4419019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4419019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4419019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4419019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4419019                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4419019                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 315644.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 315644.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 315644.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 315644.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 315644.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 315644.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49505                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245034943                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49761                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4924.236711                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.126678                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.873322                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824714                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175286                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19252174                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19252174                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23585666                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23585666                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23585666                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23585666                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186536                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186536                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       186536                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        186536                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       186536                       # number of overall misses
system.cpu0.dcache.overall_misses::total       186536                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  30857590606                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30857590606                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  30857590606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30857590606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  30857590606                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30857590606                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19438710                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19438710                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23772202                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23772202                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23772202                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23772202                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009596                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009596                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007847                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007847                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007847                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007847                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 165424.318126                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 165424.318126                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 165424.318126                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 165424.318126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 165424.318126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 165424.318126                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9362                       # number of writebacks
system.cpu0.dcache.writebacks::total             9362                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       137031                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       137031                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       137031                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       137031                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       137031                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       137031                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49505                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49505                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49505                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49505                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6723175306                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6723175306                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6723175306                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6723175306                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6723175306                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6723175306                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 135808.005373                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 135808.005373                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 135808.005373                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 135808.005373                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 135808.005373                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 135808.005373                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996954                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099639685                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217015.493952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996954                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12666271                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12666271                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12666271                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12666271                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12666271                       # number of overall hits
system.cpu1.icache.overall_hits::total       12666271                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6316569                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6316569                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6316569                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6316569                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6316569                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6316569                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12666290                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12666290                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12666290                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12666290                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12666290                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12666290                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       332451                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       332451                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       332451                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       332451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       332451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       332451                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4844103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4844103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4844103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4844103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4844103                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4844103                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 372623.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 372623.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 372623.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77528                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193864023                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77784                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2492.338052                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.241842                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.758158                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899382                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100618                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10194513                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10194513                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7429191                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7429191                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22067                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22067                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17568                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17623704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17623704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17623704                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17623704                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       190617                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       190617                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       190617                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        190617                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       190617                       # number of overall misses
system.cpu1.dcache.overall_misses::total       190617                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  29266717404                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29266717404                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29266717404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29266717404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29266717404                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29266717404                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10385130                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10385130                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7429191                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7429191                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17814321                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17814321                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17814321                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17814321                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018355                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018355                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010700                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010700                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010700                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010700                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 153536.764318                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 153536.764318                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 153536.764318                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 153536.764318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 153536.764318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 153536.764318                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20862                       # number of writebacks
system.cpu1.dcache.writebacks::total            20862                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       113089                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       113089                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       113089                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       113089                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       113089                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       113089                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77528                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77528                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77528                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77528                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77528                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77528                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11138290581                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11138290581                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11138290581                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11138290581                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11138290581                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11138290581                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007465                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007465                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004352                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004352                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004352                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004352                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143667.972616                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 143667.972616                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 143667.972616                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 143667.972616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 143667.972616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 143667.972616                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997212                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097617823                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370664.844492                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997212                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12978139                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12978139                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12978139                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12978139                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12978139                       # number of overall hits
system.cpu2.icache.overall_hits::total       12978139                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4608379                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4608379                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4608379                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4608379                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4608379                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4608379                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12978154                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12978154                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12978154                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12978154                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12978154                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12978154                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 307225.266667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 307225.266667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 307225.266667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 307225.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 307225.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 307225.266667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4236098                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4236098                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4236098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4236098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4236098                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4236098                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 302578.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 302578.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 302578.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 302578.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 302578.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 302578.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42175                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182369268                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42431                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4298.019561                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.655973                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.344027                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908812                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091188                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10116565                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10116565                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7659565                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7659565                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18348                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18348                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18348                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18348                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17776130                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17776130                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17776130                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17776130                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127983                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127983                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127983                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127983                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127983                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127983                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16028103609                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16028103609                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16028103609                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16028103609                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16028103609                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16028103609                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10244548                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10244548                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7659565                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7659565                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18348                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18348                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17904113                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17904113                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17904113                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17904113                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012493                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012493                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007148                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007148                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007148                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007148                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 125236.192377                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 125236.192377                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 125236.192377                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125236.192377                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 125236.192377                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125236.192377                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11112                       # number of writebacks
system.cpu2.dcache.writebacks::total            11112                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85808                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85808                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85808                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85808                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85808                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85808                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42175                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42175                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42175                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42175                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42175                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42175                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4123075478                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4123075478                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4123075478                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4123075478                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4123075478                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4123075478                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 97761.125738                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97761.125738                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 97761.125738                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97761.125738                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 97761.125738                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97761.125738                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.481547                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1101197100                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2363083.905579                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.481547                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028015                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.742759                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13255813                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13255813                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13255813                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13255813                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13255813                       # number of overall hits
system.cpu3.icache.overall_hits::total       13255813                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           22                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.cpu3.icache.overall_misses::total           22                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7400837                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7400837                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7400837                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7400837                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7400837                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7400837                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13255835                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13255835                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13255835                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13255835                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13255835                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13255835                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 336401.681818                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 336401.681818                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 336401.681818                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 336401.681818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 336401.681818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 336401.681818                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6701960                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6701960                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6701960                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6701960                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6701960                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6701960                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       335098                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       335098                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       335098                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       335098                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       335098                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       335098                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35743                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               177021875                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35999                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4917.410900                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.176680                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.823320                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.903034                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.096966                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9771219                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9771219                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7628158                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7628158                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18431                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18431                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18398                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18398                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17399377                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17399377                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17399377                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17399377                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        91540                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        91540                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          164                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        91704                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         91704                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        91704                       # number of overall misses
system.cpu3.dcache.overall_misses::total        91704                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9882421058                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9882421058                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     48005266                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     48005266                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9930426324                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9930426324                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9930426324                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9930426324                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9862759                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9862759                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7628322                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7628322                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18398                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18398                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17491081                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17491081                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17491081                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17491081                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009281                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009281                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005243                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005243                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005243                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005243                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 107957.407232                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107957.407232                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 292715.036585                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 292715.036585                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 108287.820858                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108287.820858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 108287.820858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108287.820858                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       429067                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       429067                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10190                       # number of writebacks
system.cpu3.dcache.writebacks::total            10190                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        55816                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        55816                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          145                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55961                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55961                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55961                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55961                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35724                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35724                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35743                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35743                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35743                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35743                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3680037305                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3680037305                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5750803                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5750803                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3685788108                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3685788108                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3685788108                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3685788108                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002043                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002043                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 103013.024997                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103013.024997                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 302673.842105                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 302673.842105                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 103119.159220                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103119.159220                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 103119.159220                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103119.159220                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
