Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 18:20:03 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_94_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 Delay1No19_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum47_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.924ns (28.077%)  route 2.367ns (71.923%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 6.632 - 4.000 ) 
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.167ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.060ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=19228, routed)       2.346     3.297    Delay1No19_instance/clk_IBUF_BUFG
    SLICE_X127Y327       FDCE                                         r  Delay1No19_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y327       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.376 r  Delay1No19_instance/Y_reg[0]/Q
                         net (fo=10, routed)          0.565     3.941    Delay1No18_instance/Y_reg[33]_0[0]
    SLICE_X120Y327       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     4.039 r  Delay1No18_instance/geqOp_carry_i_16__5/O
                         net (fo=1, routed)           0.009     4.048    Sum47_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X120Y327       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.238 r  Sum47_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.264    Sum47_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X120Y328       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.279 r  Sum47_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.305    Sum47_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X120Y329       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.357 r  Sum47_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.276     4.633    Delay1No19_instance/CO[0]
    SLICE_X119Y328       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.699 r  Delay1No19_instance/shiftedFracY_d1[12]_i_4__5/O
                         net (fo=3, routed)           0.280     4.979    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X118Y329       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.129 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.203     5.332    Delay1No18_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X117Y328       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.383 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.183     5.566    Delay1No19_instance/shiftVal__5[0]
    SLICE_X118Y327       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.691 r  Delay1No19_instance/shiftedFracY_d1[36]_i_2__5/O
                         net (fo=4, routed)           0.201     5.892    Delay1No19_instance/shiftedFracY_d1_reg[38][7]
    SLICE_X117Y325       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     5.990 r  Delay1No19_instance/shiftedFracY_d1[8]_i_1__5/O
                         net (fo=2, routed)           0.598     6.588    Sum47_2_impl_instance/FPAddSubOp_instance/level4__0[8]
    SLICE_X116Y325       FDRE                                         r  Sum47_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=19228, routed)       1.972     6.632    Sum47_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X116Y325       FDRE                                         r  Sum47_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/C
                         clock pessimism              0.449     7.081    
                         clock uncertainty           -0.035     7.046    
    SLICE_X116Y325       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.071    Sum47_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  0.483    




