#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 11 20:08:31 2025
# Process ID: 2680653
# Current directory: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex
# Command line: vivado -notrace -source /tools/C/research/pcie/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0_ex.tcl
# Log file: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/vivado.log
# Journal file: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/vivado.jou
# Running On: capc-ub22-is, OS: Linux, CPU Frequency: 2793.437 MHz, CPU Physical cores: 16, Host memory: 33607 MB
#-----------------------------------------------------------
start_gui
source /tools/C/research/pcie/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip'.
create_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 7632.305 ; gain = 51.051 ; free physical = 15931 ; free virtual = 25568
INFO: [open_example_project] Setting board_part_repo_paths...
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'pcie_7x_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_7x_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_7x_0'...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding top IP...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie_7x_0'...
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xsim/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xsim/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/modelsim/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/modelsim/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/questa/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/questa/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xcelium/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/xcelium/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/vcs/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/vcs/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/riviera/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/riviera/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/activehdl/pcie_7x_0.sh'
INFO: [SIM-utils-43] Exported '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts/pcie_7x_0/activehdl/sys_clk_gen_ps_v.txt'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_user
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_rxeq_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_bram_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_bram_top_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_brams_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtx_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_rx_valid_filter_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/sim/pcie_7x_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/EP_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EP_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_EP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_EP
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_EP_MEM_ACCESS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_EP_MEM_ACCESS
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_RX_ENGINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_RX_ENGINE
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_TO_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_TO_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_TX_ENGINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_TX_ENGINE
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_2_1_rport_7x
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx_null_gen
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx_pipeline
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx
INFO: [VRFC 10-311] analyzing module rp_axi_basic_top
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx_pipeline
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx
INFO: [VRFC 10-311] analyzing module rp_core_top
INFO: [VRFC 10-311] analyzing module rp_gt_common
INFO: [VRFC 10-311] analyzing module rp_gtp_cpllpd_ovrd
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_drp
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_rate
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_reset
INFO: [VRFC 10-311] analyzing module rp_gt_rx_valid_filter_7x
INFO: [VRFC 10-311] analyzing module rp_gt_top
INFO: [VRFC 10-311] analyzing module rp_gt_wrapper
INFO: [VRFC 10-311] analyzing module rp_gtx_cpllpd_ovrd
INFO: [VRFC 10-311] analyzing module rp_pcie2_top
INFO: [VRFC 10-311] analyzing module rp_pcie_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_bram_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_brams_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_bram_top_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_lane
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_misc
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_pipeline
INFO: [VRFC 10-311] analyzing module rp_pcie_top
INFO: [VRFC 10-311] analyzing module rp_pipe_clock
INFO: [VRFC 10-311] analyzing module rp_pipe_drp
INFO: [VRFC 10-311] analyzing module rp_pipe_eq
INFO: [VRFC 10-311] analyzing module rp_pipe_rate
INFO: [VRFC 10-311] analyzing module rp_pipe_reset
INFO: [VRFC 10-311] analyzing module rp_pipe_sync
INFO: [VRFC 10-311] analyzing module rp_pipe_user
INFO: [VRFC 10-311] analyzing module rp_pipe_wrapper
INFO: [VRFC 10-311] analyzing module rp_qpll_drp
INFO: [VRFC 10-311] analyzing module rp_qpll_reset
INFO: [VRFC 10-311] analyzing module rp_qpll_wrapper
INFO: [VRFC 10-311] analyzing module rp_rxeq_scan
INFO: [VRFC 10-311] analyzing module rp_BRAM_SDP_MACRO
INFO: [VRFC 10-311] analyzing module rp_BRAM_TDP_MACRO
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_7x_0_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_7x_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_app_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_app_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_axi_trn_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_axi_trn_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/xilinx_pcie_2_1_ep_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie_2_1_ep_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/xilinx_pcie_2_1_rport_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie_2_1_rport_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'TRNTD' [/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.v:14564]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'TRNTREM' [/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.v:14565]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_tx.v Line: 1670 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.pcie_7x_0_pipe_clock(PCIE_LANE=8...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_7x(DOB_REG=1...
Compiling module xil_defaultlib.pcie_7x_0_pcie_brams_7x(NUM_BRAM...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module xil_defaultlib.pcie_7x_0_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_misc(PIPE_PI...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_lane(PIPE_PI...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_0_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_0_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_0_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_0_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_0_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_0_pipe_sync(PCIE_LANE=6'...
Compiling module xil_defaultlib.pcie_7x_0_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_0_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_0_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_0_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_0_gt_top(LINK_CAP_MAX_LI...
Compiling module xil_defaultlib.pcie_7x_0_core_top(KEEP_WIDTH=8)
Compiling module xil_defaultlib.pcie_7x_0_pcie2_top(c_component_...
Compiling module xil_defaultlib.pcie_7x_0
Compiling module xil_defaultlib.pcie_7x_0_support(C_DATA_WIDTH=6...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.EP_MEM
Compiling module xil_defaultlib.PIO_EP_MEM_ACCESS
Compiling module xil_defaultlib.PIO_RX_ENGINE(KEEP_WIDTH=8)
Compiling module xil_defaultlib.PIO_TX_ENGINE(KEEP_WIDTH=8)
Compiling module xil_defaultlib.PIO_EP(KEEP_WIDTH=8)
Compiling module xil_defaultlib.PIO_TO_CTRL
Compiling module xil_defaultlib.PIO(KEEP_WIDTH=8)
Compiling module xil_defaultlib.pcie_app_7x_default
Compiling module xil_defaultlib.xilinx_pcie_2_1_ep_7x_default
Compiling module xil_defaultlib.rp_axi_basic_rx_pipeline(C_DATA_...
Compiling module xil_defaultlib.rp_axi_basic_rx_null_gen(C_DATA_...
Compiling module xil_defaultlib.rp_axi_basic_rx(C_DATA_WIDTH=64,...
Compiling module xil_defaultlib.rp_axi_basic_tx_pipeline(C_DATA_...
Compiling module xil_defaultlib.rp_axi_basic_tx_thrtl_ctl(C_DATA...
Compiling module xil_defaultlib.rp_axi_basic_tx(C_DATA_WIDTH=64,...
Compiling module xil_defaultlib.rp_axi_basic_top(C_DATA_WIDTH=64...
Compiling module xil_defaultlib.rp_BRAM_TDP_MACRO(BRAM_SIZE="36K...
Compiling module xil_defaultlib.rp_pcie_bram_7x(DOB_REG=1,WIDTH=...
Compiling module xil_defaultlib.rp_pcie_brams_7x(NUM_BRAMS=4,RAM...
Compiling module xil_defaultlib.rp_pcie_bram_top_7x(DEV_CAP_MAX_...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.rp_pcie_7x(AER_BASE_PTR=12'b0100...
Compiling module xil_defaultlib.rp_pcie_pipe_misc_default
Compiling module xil_defaultlib.rp_pcie_pipe_lane_default
Compiling module xil_defaultlib.rp_pcie_pipe_pipeline(LINK_CAP_M...
Compiling module xil_defaultlib.rp_pcie_top(AER_BASE_PTR=12'b010...
Compiling module xil_defaultlib.rp_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.rp_pipe_clock(PCIE_LANE=6'b01000...
Compiling module xil_defaultlib.rp_pipe_reset(PCIE_SIM_SPEEDUP="...
Compiling module xil_defaultlib.rp_pipe_user_default
Compiling module xil_defaultlib.rp_pipe_rate(PCIE_SIM_SPEEDUP="T...
Compiling module xil_defaultlib.rp_pipe_sync(PCIE_LANE=6'b01000,...
Compiling module xil_defaultlib.rp_pipe_drp_default
Compiling module xil_defaultlib.rp_gtx_cpllpd_ovrd
Compiling module xil_defaultlib.rp_gt_wrapper(PCIE_SIM_MODE="TRU...
Compiling module xil_defaultlib.rp_pipe_wrapper(PCIE_SIM_MODE="T...
Compiling module xil_defaultlib.rp_gt_top(LINK_CAP_MAX_LINK_WIDT...
Compiling module xil_defaultlib.pcie_2_1_rport_7x(LINK_CTRL2_TAR...
Compiling module xil_defaultlib.pci_exp_usrapp_rx_default
Compiling module xil_defaultlib.pci_exp_usrapp_tx
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.pci_exp_usrapp_pl
Compiling module xil_defaultlib.pcie_axi_trn_bridge_default
Compiling module xil_defaultlib.xilinx_pcie_2_1_rport_7x(PL_FAST...
Compiling module xil_defaultlib.sys_clk_gen(halfcycle=5000)
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:14:18 ; elapsed = 00:09:08 . Memory (MB): peak = 7741.477 ; gain = 5.000 ; free physical = 14024 ; free virtual = 24147
INFO: [USF-XSim-69] 'elaborate' step finished in '548' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
Running default test {pio_writeReadBack_test0}......
[                   0] : System Reset Asserted...
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7801.723 ; gain = 0.000 ; free physical = 11849 ; free virtual = 21973
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 7801.723 ; gain = 54.836 ; free physical = 11849 ; free virtual = 21973
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:14:29 ; elapsed = 00:09:26 . Memory (MB): peak = 7801.723 ; gain = 65.246 ; free physical = 11849 ; free virtual = 21973
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 2496648 KB (Peak: 2497676 KB), Simulation CPU Usage: 13820 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_user
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_rxeq_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_bram_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_bram_top_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_brams_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtx_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_rx_valid_filter_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/sim/pcie_7x_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/EP_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EP_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_EP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_EP
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_EP_MEM_ACCESS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_EP_MEM_ACCESS
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_RX_ENGINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_RX_ENGINE
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_TO_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_TO_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_TX_ENGINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_TX_ENGINE
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_2_1_rport_7x
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx_null_gen
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx_pipeline
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx
INFO: [VRFC 10-311] analyzing module rp_axi_basic_top
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx_pipeline
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx
INFO: [VRFC 10-311] analyzing module rp_core_top
INFO: [VRFC 10-311] analyzing module rp_gt_common
INFO: [VRFC 10-311] analyzing module rp_gtp_cpllpd_ovrd
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_drp
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_rate
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_reset
INFO: [VRFC 10-311] analyzing module rp_gt_rx_valid_filter_7x
INFO: [VRFC 10-311] analyzing module rp_gt_top
INFO: [VRFC 10-311] analyzing module rp_gt_wrapper
INFO: [VRFC 10-311] analyzing module rp_gtx_cpllpd_ovrd
INFO: [VRFC 10-311] analyzing module rp_pcie2_top
INFO: [VRFC 10-311] analyzing module rp_pcie_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_bram_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_brams_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_bram_top_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_lane
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_misc
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_pipeline
INFO: [VRFC 10-311] analyzing module rp_pcie_top
INFO: [VRFC 10-311] analyzing module rp_pipe_clock
INFO: [VRFC 10-311] analyzing module rp_pipe_drp
INFO: [VRFC 10-311] analyzing module rp_pipe_eq
INFO: [VRFC 10-311] analyzing module rp_pipe_rate
INFO: [VRFC 10-311] analyzing module rp_pipe_reset
INFO: [VRFC 10-311] analyzing module rp_pipe_sync
INFO: [VRFC 10-311] analyzing module rp_pipe_user
INFO: [VRFC 10-311] analyzing module rp_pipe_wrapper
INFO: [VRFC 10-311] analyzing module rp_qpll_drp
INFO: [VRFC 10-311] analyzing module rp_qpll_reset
INFO: [VRFC 10-311] analyzing module rp_qpll_wrapper
INFO: [VRFC 10-311] analyzing module rp_rxeq_scan
INFO: [VRFC 10-311] analyzing module rp_BRAM_SDP_MACRO
INFO: [VRFC 10-311] analyzing module rp_BRAM_TDP_MACRO
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_7x_0_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_7x_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_app_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_app_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_axi_trn_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_axi_trn_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/xilinx_pcie_2_1_ep_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie_2_1_ep_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/xilinx_pcie_2_1_rport_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie_2_1_rport_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'TRNTD' [/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.v:14564]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'TRNTREM' [/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.v:14565]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_tx.v Line: 1670 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.pcie_7x_0_pipe_clock(PCIE_LANE=8...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_7x(DOB_REG=1...
Compiling module xil_defaultlib.pcie_7x_0_pcie_brams_7x(NUM_BRAM...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module xil_defaultlib.pcie_7x_0_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_misc(PIPE_PI...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_lane(PIPE_PI...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_0_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_0_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_0_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_0_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_0_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_0_pipe_sync(PCIE_LANE=6'...
Compiling module xil_defaultlib.pcie_7x_0_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_0_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_0_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_0_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_0_gt_top(LINK_CAP_MAX_LI...
Compiling module xil_defaultlib.pcie_7x_0_core_top(KEEP_WIDTH=8)
Compiling module xil_defaultlib.pcie_7x_0_pcie2_top(c_component_...
Compiling module xil_defaultlib.pcie_7x_0
Compiling module xil_defaultlib.pcie_7x_0_support(C_DATA_WIDTH=6...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.EP_MEM
Compiling module xil_defaultlib.PIO_EP_MEM_ACCESS
Compiling module xil_defaultlib.PIO_RX_ENGINE(KEEP_WIDTH=8)
Compiling module xil_defaultlib.PIO_TX_ENGINE(KEEP_WIDTH=8)
Compiling module xil_defaultlib.PIO_EP(KEEP_WIDTH=8)
Compiling module xil_defaultlib.PIO_TO_CTRL
Compiling module xil_defaultlib.PIO(KEEP_WIDTH=8)
Compiling module xil_defaultlib.pcie_app_7x_default
Compiling module xil_defaultlib.xilinx_pcie_2_1_ep_7x_default
Compiling module xil_defaultlib.rp_axi_basic_rx_pipeline(C_DATA_...
Compiling module xil_defaultlib.rp_axi_basic_rx_null_gen(C_DATA_...
Compiling module xil_defaultlib.rp_axi_basic_rx(C_DATA_WIDTH=64,...
Compiling module xil_defaultlib.rp_axi_basic_tx_pipeline(C_DATA_...
Compiling module xil_defaultlib.rp_axi_basic_tx_thrtl_ctl(C_DATA...
Compiling module xil_defaultlib.rp_axi_basic_tx(C_DATA_WIDTH=64,...
Compiling module xil_defaultlib.rp_axi_basic_top(C_DATA_WIDTH=64...
Compiling module xil_defaultlib.rp_BRAM_TDP_MACRO(BRAM_SIZE="36K...
Compiling module xil_defaultlib.rp_pcie_bram_7x(DOB_REG=1,WIDTH=...
Compiling module xil_defaultlib.rp_pcie_brams_7x(NUM_BRAMS=4,RAM...
Compiling module xil_defaultlib.rp_pcie_bram_top_7x(DEV_CAP_MAX_...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.rp_pcie_7x(AER_BASE_PTR=12'b0100...
Compiling module xil_defaultlib.rp_pcie_pipe_misc_default
Compiling module xil_defaultlib.rp_pcie_pipe_lane_default
Compiling module xil_defaultlib.rp_pcie_pipe_pipeline(LINK_CAP_M...
Compiling module xil_defaultlib.rp_pcie_top(AER_BASE_PTR=12'b010...
Compiling module xil_defaultlib.rp_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.rp_pipe_clock(PCIE_LANE=6'b01000...
Compiling module xil_defaultlib.rp_pipe_reset(PCIE_SIM_SPEEDUP="...
Compiling module xil_defaultlib.rp_pipe_user_default
Compiling module xil_defaultlib.rp_pipe_rate(PCIE_SIM_SPEEDUP="T...
Compiling module xil_defaultlib.rp_pipe_sync(PCIE_LANE=6'b01000,...
Compiling module xil_defaultlib.rp_pipe_drp_default
Compiling module xil_defaultlib.rp_gtx_cpllpd_ovrd
Compiling module xil_defaultlib.rp_gt_wrapper(PCIE_SIM_MODE="TRU...
Compiling module xil_defaultlib.rp_pipe_wrapper(PCIE_SIM_MODE="T...
Compiling module xil_defaultlib.rp_gt_top(LINK_CAP_MAX_LINK_WIDT...
Compiling module xil_defaultlib.pcie_2_1_rport_7x(LINK_CTRL2_TAR...
Compiling module xil_defaultlib.pci_exp_usrapp_rx_default
Compiling module xil_defaultlib.pci_exp_usrapp_tx
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.pci_exp_usrapp_pl
Compiling module xil_defaultlib.pcie_axi_trn_bridge_default
Compiling module xil_defaultlib.xilinx_pcie_2_1_rport_7x(PL_FAST...
Compiling module xil_defaultlib.sys_clk_gen(halfcycle=5000)
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:14:16 ; elapsed = 00:09:06 . Memory (MB): peak = 7855.871 ; gain = 0.000 ; free physical = 13851 ; free virtual = 23984
INFO: [USF-XSim-69] 'elaborate' step finished in '545' seconds
launch_simulation: Time (s): cpu = 00:14:16 ; elapsed = 00:09:06 . Memory (MB): peak = 7855.871 ; gain = 0.000 ; free physical = 13851 ; free virtual = 23984
Time resolution is 1 ps
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
Running default test {pio_writeReadBack_test0}......
[                   0] : System Reset Asserted...
[              245000] : System Reset De-asserted...
run: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:07 . Memory (MB): peak = 7855.871 ; gain = 0.000 ; free physical = 11699 ; free virtual = 21825
relaunch_xsim_kernel: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:14 . Memory (MB): peak = 7855.871 ; gain = 0.000 ; free physical = 11699 ; free virtual = 21825
relaunch_sim: Time (s): cpu = 00:14:32 ; elapsed = 00:09:23 . Memory (MB): peak = 7855.871 ; gain = 0.000 ; free physical = 11699 ; free virtual = 21825
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 7855.871 ; gain = 0.000 ; free physical = 11714 ; free virtual = 21840
run all
run: Time (s): cpu = 00:00:50 ; elapsed = 00:07:16 . Memory (MB): peak = 7870.730 ; gain = 14.859 ; free physical = 11672 ; free virtual = 21800
run all
run: Time (s): cpu = 00:00:33 ; elapsed = 00:14:45 . Memory (MB): peak = 7894.742 ; gain = 0.000 ; free physical = 11746 ; free virtual = 21875
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 2496656 KB (Peak: 2497684 KB), Simulation CPU Usage: 1366820 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_user
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_rxeq_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_bram_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_bram_top_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_brams_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtx_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_rx_valid_filter_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pcie2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.gen/sources_1/ip/pcie_7x_0/sim/pcie_7x_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/EP_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EP_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_EP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_EP
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_EP_MEM_ACCESS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_EP_MEM_ACCESS
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_RX_ENGINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_RX_ENGINE
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_TO_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_TO_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/PIO_TX_ENGINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_TX_ENGINE
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_2_1_rport_7x
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx_null_gen
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx_pipeline
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx
INFO: [VRFC 10-311] analyzing module rp_axi_basic_top
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx_pipeline
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx
INFO: [VRFC 10-311] analyzing module rp_core_top
INFO: [VRFC 10-311] analyzing module rp_gt_common
INFO: [VRFC 10-311] analyzing module rp_gtp_cpllpd_ovrd
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_drp
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_rate
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_reset
INFO: [VRFC 10-311] analyzing module rp_gt_rx_valid_filter_7x
INFO: [VRFC 10-311] analyzing module rp_gt_top
INFO: [VRFC 10-311] analyzing module rp_gt_wrapper
INFO: [VRFC 10-311] analyzing module rp_gtx_cpllpd_ovrd
INFO: [VRFC 10-311] analyzing module rp_pcie2_top
INFO: [VRFC 10-311] analyzing module rp_pcie_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_bram_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_brams_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_bram_top_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_lane
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_misc
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_pipeline
INFO: [VRFC 10-311] analyzing module rp_pcie_top
INFO: [VRFC 10-311] analyzing module rp_pipe_clock
INFO: [VRFC 10-311] analyzing module rp_pipe_drp
INFO: [VRFC 10-311] analyzing module rp_pipe_eq
INFO: [VRFC 10-311] analyzing module rp_pipe_rate
INFO: [VRFC 10-311] analyzing module rp_pipe_reset
INFO: [VRFC 10-311] analyzing module rp_pipe_sync
INFO: [VRFC 10-311] analyzing module rp_pipe_user
INFO: [VRFC 10-311] analyzing module rp_pipe_wrapper
INFO: [VRFC 10-311] analyzing module rp_qpll_drp
INFO: [VRFC 10-311] analyzing module rp_qpll_reset
INFO: [VRFC 10-311] analyzing module rp_qpll_wrapper
INFO: [VRFC 10-311] analyzing module rp_rxeq_scan
INFO: [VRFC 10-311] analyzing module rp_BRAM_SDP_MACRO
INFO: [VRFC 10-311] analyzing module rp_BRAM_TDP_MACRO
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_7x_0_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_7x_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_app_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_app_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_axi_trn_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_axi_trn_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/xilinx_pcie_2_1_ep_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie_2_1_ep_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/xilinx_pcie_2_1_rport_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie_2_1_rport_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'TRNTD' [/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.v:14564]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'TRNTREM' [/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.v:14565]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/imports/pci_exp_usrapp_tx.v Line: 1670 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.pcie_7x_0_pipe_clock(PCIE_LANE=8...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_7x(DOB_REG=1...
Compiling module xil_defaultlib.pcie_7x_0_pcie_brams_7x(NUM_BRAM...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module xil_defaultlib.pcie_7x_0_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_misc(PIPE_PI...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_lane(PIPE_PI...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_0_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_0_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_0_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_0_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_0_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_0_pipe_sync(PCIE_LANE=6'...
Compiling module xil_defaultlib.pcie_7x_0_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_0_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_0_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_0_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_0_gt_top(LINK_CAP_MAX_LI...
Compiling module xil_defaultlib.pcie_7x_0_core_top(KEEP_WIDTH=8)
Compiling module xil_defaultlib.pcie_7x_0_pcie2_top(c_component_...
Compiling module xil_defaultlib.pcie_7x_0
Compiling module xil_defaultlib.pcie_7x_0_support(C_DATA_WIDTH=6...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.EP_MEM
Compiling module xil_defaultlib.PIO_EP_MEM_ACCESS
Compiling module xil_defaultlib.PIO_RX_ENGINE(KEEP_WIDTH=8)
Compiling module xil_defaultlib.PIO_TX_ENGINE(KEEP_WIDTH=8)
Compiling module xil_defaultlib.PIO_EP(KEEP_WIDTH=8)
Compiling module xil_defaultlib.PIO_TO_CTRL
Compiling module xil_defaultlib.PIO(KEEP_WIDTH=8)
Compiling module xil_defaultlib.pcie_app_7x_default
Compiling module xil_defaultlib.xilinx_pcie_2_1_ep_7x_default
Compiling module xil_defaultlib.rp_axi_basic_rx_pipeline(C_DATA_...
Compiling module xil_defaultlib.rp_axi_basic_rx_null_gen(C_DATA_...
Compiling module xil_defaultlib.rp_axi_basic_rx(C_DATA_WIDTH=64,...
Compiling module xil_defaultlib.rp_axi_basic_tx_pipeline(C_DATA_...
Compiling module xil_defaultlib.rp_axi_basic_tx_thrtl_ctl(C_DATA...
Compiling module xil_defaultlib.rp_axi_basic_tx(C_DATA_WIDTH=64,...
Compiling module xil_defaultlib.rp_axi_basic_top(C_DATA_WIDTH=64...
Compiling module xil_defaultlib.rp_BRAM_TDP_MACRO(BRAM_SIZE="36K...
Compiling module xil_defaultlib.rp_pcie_bram_7x(DOB_REG=1,WIDTH=...
Compiling module xil_defaultlib.rp_pcie_brams_7x(NUM_BRAMS=4,RAM...
Compiling module xil_defaultlib.rp_pcie_bram_top_7x(DEV_CAP_MAX_...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.rp_pcie_7x(AER_BASE_PTR=12'b0100...
Compiling module xil_defaultlib.rp_pcie_pipe_misc_default
Compiling module xil_defaultlib.rp_pcie_pipe_lane_default
Compiling module xil_defaultlib.rp_pcie_pipe_pipeline(LINK_CAP_M...
Compiling module xil_defaultlib.rp_pcie_top(AER_BASE_PTR=12'b010...
Compiling module xil_defaultlib.rp_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.rp_pipe_clock(PCIE_LANE=6'b01000...
Compiling module xil_defaultlib.rp_pipe_reset(PCIE_SIM_SPEEDUP="...
Compiling module xil_defaultlib.rp_pipe_user_default
Compiling module xil_defaultlib.rp_pipe_rate(PCIE_SIM_SPEEDUP="T...
Compiling module xil_defaultlib.rp_pipe_sync(PCIE_LANE=6'b01000,...
Compiling module xil_defaultlib.rp_pipe_drp_default
Compiling module xil_defaultlib.rp_gtx_cpllpd_ovrd
Compiling module xil_defaultlib.rp_gt_wrapper(PCIE_SIM_MODE="TRU...
Compiling module xil_defaultlib.rp_pipe_wrapper(PCIE_SIM_MODE="T...
Compiling module xil_defaultlib.rp_gt_top(LINK_CAP_MAX_LINK_WIDT...
Compiling module xil_defaultlib.pcie_2_1_rport_7x(LINK_CTRL2_TAR...
Compiling module xil_defaultlib.pci_exp_usrapp_rx_default
Compiling module xil_defaultlib.pci_exp_usrapp_tx
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.pci_exp_usrapp_pl
Compiling module xil_defaultlib.pcie_axi_trn_bridge_default
Compiling module xil_defaultlib.xilinx_pcie_2_1_rport_7x(PL_FAST...
Compiling module xil_defaultlib.sys_clk_gen(halfcycle=5000)
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:14:40 ; elapsed = 00:09:17 . Memory (MB): peak = 7894.742 ; gain = 0.000 ; free physical = 13923 ; free virtual = 24059
INFO: [USF-XSim-69] 'elaborate' step finished in '557' seconds
launch_simulation: Time (s): cpu = 00:14:40 ; elapsed = 00:09:18 . Memory (MB): peak = 7894.742 ; gain = 0.000 ; free physical = 13923 ; free virtual = 24059
Time resolution is 1 ps
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
Running default test {pio_writeReadBack_test0}......
[                   0] : System Reset Asserted...
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 7912.754 ; gain = 0.000 ; free physical = 11726 ; free virtual = 21855
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 7912.754 ; gain = 18.012 ; free physical = 11726 ; free virtual = 21855
relaunch_sim: Time (s): cpu = 00:37:30 ; elapsed = 00:09:34 . Memory (MB): peak = 7912.754 ; gain = 18.012 ; free physical = 11726 ; free virtual = 21855
run 10 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:50 . Memory (MB): peak = 7912.754 ; gain = 0.000 ; free physical = 11736 ; free virtual = 21865
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/board/i}} {{/board/sys_rst_n}} {{/board/ep_sys_clk_p}} {{/board/ep_sys_clk_n}} {{/board/ep_sys_clk}} {{/board/rp_sys_clk}} {{/board/ep_pci_exp_txn}} {{/board/ep_pci_exp_txp}} {{/board/rp_pci_exp_txn}} {{/board/rp_pci_exp_txp}} {{/board/REF_CLK_FREQ}} {{/board/REF_CLK_HALF_CYCLE}} {{/board/EXT_PIPE_SIM}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/board/RP/tx_usrapp/trn_trem_n}} {{/board/RP/tx_usrapp/trn_clk}} {{/board/RP/tx_usrapp/trn_reset_n}} {{/board/RP/tx_usrapp/trn_lnk_up_n}} {{/board/RP/tx_usrapp/trn_tdst_rdy_n}} {{/board/RP/tx_usrapp/trn_tdst_dsc_n}} {{/board/RP/tx_usrapp/trn_tbuf_av}} {{/board/RP/tx_usrapp/speed_change_done_n}} {{/board/RP/tx_usrapp/trn_td}} {{/board/RP/tx_usrapp/trn_trem_ni}} {{/board/RP/tx_usrapp/trn_tsof_n}} {{/board/RP/tx_usrapp/trn_teof_n}} {{/board/RP/tx_usrapp/trn_terrfwd_n}} {{/board/RP/tx_usrapp/trn_tsrc_rdy_n}} {{/board/RP/tx_usrapp/trn_tsrc_dsc_n}} {{/board/RP/tx_usrapp/i}} {{/board/RP/tx_usrapp/j}} {{/board/RP/tx_usrapp/k}} {{/board/RP/tx_usrapp/DATA_STORE}} {{/board/RP/tx_usrapp/ADDRESS_32_L}} {{/board/RP/tx_usrapp/ADDRESS_32_H}} {{/board/RP/tx_usrapp/ADDRESS_64}} {{/board/RP/tx_usrapp/COMPLETER_ID}} {{/board/RP/tx_usrapp/COMPLETER_ID_CFG}} {{/board/RP/tx_usrapp/REQUESTER_ID}} {{/board/RP/tx_usrapp/DESTINATION_RID}} {{/board/RP/tx_usrapp/DEFAULT_TC}} {{/board/RP/tx_usrapp/DEFAULT_LENGTH}} {{/board/RP/tx_usrapp/DEFAULT_BE_LAST_DW}} {{/board/RP/tx_usrapp/DEFAULT_BE_FIRST_DW}} {{/board/RP/tx_usrapp/DEFAULT_ATTR}} {{/board/RP/tx_usrapp/DEFAULT_TAG}} {{/board/RP/tx_usrapp/DEFAULT_COMP}} {{/board/RP/tx_usrapp/EXT_REG_ADDR}} {{/board/RP/tx_usrapp/TD}} {{/board/RP/tx_usrapp/EP}} {{/board/RP/tx_usrapp/VENDOR_ID}} {{/board/RP/tx_usrapp/LENGTH}} {{/board/RP/tx_usrapp/RAND_}} {{/board/RP/tx_usrapp/CFG_DWADDR}} {{/board/RP/tx_usrapp/P_DEV_BDF}} {{/board/RP/tx_usrapp/P_IO_ADDR}} {{/board/RP/tx_usrapp/P_ADDRESS_1L}} {{/board/RP/tx_usrapp/P_ADDRESS_2L}} {{/board/RP/tx_usrapp/P_ADDRESS_3L}} {{/board/RP/tx_usrapp/P_ADDRESS_4L}} {{/board/RP/tx_usrapp/P_ADDRESS_H}} {{/board/RP/tx_usrapp/P_CFG_DWADDR}} {{/board/RP/tx_usrapp/P_ADDRESS_MASK}} {{/board/RP/tx_usrapp/P_READ_DATA}} {{/board/RP/tx_usrapp/data}} {{/board/RP/tx_usrapp/p_read_data_valid}} {{/board/RP/tx_usrapp/P_WRITE_DATA}} {{/board/RP/tx_usrapp/temp_register}} {{/board/RP/tx_usrapp/error_check}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR_RANGE}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR_ENABLED}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM64_HI_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM64_LO_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM32_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_IO_START}} {{/board/RP/tx_usrapp/BAR_INIT_MESSAGE}} {{/board/RP/tx_usrapp/BAR_INIT_TEMP}} {{/board/RP/tx_usrapp/OUT_OF_LO_MEM}} {{/board/RP/tx_usrapp/OUT_OF_IO}} {{/board/RP/tx_usrapp/OUT_OF_HI_MEM}} {{/board/RP/tx_usrapp/ii}} {{/board/RP/tx_usrapp/jj}} {{/board/RP/tx_usrapp/DEV_VEN_ID}} {{/board/RP/tx_usrapp/PIO_MAX_NUM_BLOCK_RAMS}} {{/board/RP/tx_usrapp/PIO_MAX_MEMORY}} {{/board/RP/tx_usrapp/PIO_ADDRESS}} {{/board/RP/tx_usrapp/pio_check_design}} {{/board/RP/tx_usrapp/cpld_to}} {{/board/RP/tx_usrapp/cpld_to_finish}} {{/board/RP/tx_usrapp/verbose}} {{/board/RP/tx_usrapp/NUMBER_OF_IO_BARS}} {{/board/RP/tx_usrapp/NUMBER_OF_MEM32_BARS}} {{/board/RP/tx_usrapp/NUMBER_OF_MEM64_BARS}} {{/board/RP/tx_usrapp/testname}} {{/board/RP/tx_usrapp/test_vars}} {{/board/RP/tx_usrapp/expect_cpld_payload}} {{/board/RP/tx_usrapp/expect_msgd_payload}} {{/board/RP/tx_usrapp/expect_memwr_payload}} {{/board/RP/tx_usrapp/expect_memwr64_payload}} {{/board/RP/tx_usrapp/expect_cfgwr_payload}} {{/board/RP/tx_usrapp/expect_status}} {{/board/RP/tx_usrapp/expect_finish_check}} {{/board/RP/tx_usrapp/test_failed_flag}} {{/board/RP/tx_usrapp/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/tx_usrapp/Tcq}} 
run 10 us
[             4995000] : System Reset De-asserted...
run: Time (s): cpu = 00:00:38 ; elapsed = 00:03:04 . Memory (MB): peak = 7912.754 ; gain = 0.000 ; free physical = 11721 ; free virtual = 21851
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:08 . Memory (MB): peak = 7914.754 ; gain = 0.000 ; free physical = 11695 ; free virtual = 21825
run 10 us
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
Running default test {pio_writeReadBack_test0}......
[                   0] : System Reset Asserted...
[             4995000] : System Reset De-asserted...
run: Time (s): cpu = 00:00:24 ; elapsed = 00:02:26 . Memory (MB): peak = 7914.754 ; gain = 0.000 ; free physical = 11462 ; free virtual = 21591
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 7914.754 ; gain = 0.000 ; free physical = 11439 ; free virtual = 21568
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/board/RP/rport/pci_exp_txn}} {{/board/RP/rport/pci_exp_txp}} {{/board/RP/rport/pci_exp_rxn}} {{/board/RP/rport/pci_exp_rxp}} {{/board/RP/rport/pipe_pclk_in}} {{/board/RP/rport/pipe_rxusrclk_in}} {{/board/RP/rport/pipe_rxoutclk_in}} {{/board/RP/rport/pipe_dclk_in}} {{/board/RP/rport/pipe_userclk1_in}} {{/board/RP/rport/pipe_userclk2_in}} {{/board/RP/rport/pipe_oobclk_in}} {{/board/RP/rport/pipe_mmcm_lock_in}} {{/board/RP/rport/pipe_txoutclk_out}} {{/board/RP/rport/pipe_rxoutclk_out}} {{/board/RP/rport/pipe_pclk_sel_out}} {{/board/RP/rport/pipe_gen3_out}} {{/board/RP/rport/user_clk_out}} {{/board/RP/rport/user_reset_out}} {{/board/RP/rport/user_lnk_up}} {{/board/RP/rport/tx_buf_av}} {{/board/RP/rport/tx_err_drop}} {{/board/RP/rport/tx_cfg_req}} {{/board/RP/rport/s_axis_tx_tdata}} {{/board/RP/rport/s_axis_tx_tvalid}} {{/board/RP/rport/s_axis_tx_tready}} {{/board/RP/rport/s_axis_tx_tkeep}} {{/board/RP/rport/s_axis_tx_tlast}} {{/board/RP/rport/s_axis_tx_tuser}} {{/board/RP/rport/tx_cfg_gnt}} {{/board/RP/rport/m_axis_rx_tdata}} {{/board/RP/rport/m_axis_rx_tvalid}} {{/board/RP/rport/m_axis_rx_tready}} {{/board/RP/rport/m_axis_rx_tkeep}} {{/board/RP/rport/m_axis_rx_tlast}} {{/board/RP/rport/m_axis_rx_tuser}} {{/board/RP/rport/rx_np_ok}} {{/board/RP/rport/rx_np_req}} {{/board/RP/rport/fc_cpld}} {{/board/RP/rport/fc_cplh}} {{/board/RP/rport/fc_npd}} {{/board/RP/rport/fc_nph}} {{/board/RP/rport/fc_pd}} {{/board/RP/rport/fc_ph}} {{/board/RP/rport/fc_sel}} {{/board/RP/rport/cfg_mgmt_do}} {{/board/RP/rport/cfg_mgmt_rd_wr_done}} {{/board/RP/rport/cfg_status}} {{/board/RP/rport/cfg_command}} {{/board/RP/rport/cfg_dstatus}} {{/board/RP/rport/cfg_dcommand}} {{/board/RP/rport/cfg_lstatus}} {{/board/RP/rport/cfg_lcommand}} {{/board/RP/rport/cfg_dcommand2}} {{/board/RP/rport/cfg_pcie_link_state}} {{/board/RP/rport/cfg_pmcsr_pme_en}} {{/board/RP/rport/cfg_pmcsr_powerstate}} {{/board/RP/rport/cfg_pmcsr_pme_status}} {{/board/RP/rport/cfg_received_func_lvl_rst}} {{/board/RP/rport/cfg_mgmt_di}} {{/board/RP/rport/cfg_mgmt_byte_en}} {{/board/RP/rport/cfg_mgmt_dwaddr}} {{/board/RP/rport/cfg_mgmt_wr_en}} {{/board/RP/rport/cfg_mgmt_rd_en}} {{/board/RP/rport/cfg_mgmt_wr_readonly}} {{/board/RP/rport/cfg_err_ecrc}} {{/board/RP/rport/cfg_err_ur}} {{/board/RP/rport/cfg_err_cpl_timeout}} {{/board/RP/rport/cfg_err_cpl_unexpect}} {{/board/RP/rport/cfg_err_cpl_abort}} {{/board/RP/rport/cfg_err_posted}} {{/board/RP/rport/cfg_err_cor}} {{/board/RP/rport/cfg_err_atomic_egress_blocked}} {{/board/RP/rport/cfg_err_internal_cor}} {{/board/RP/rport/cfg_err_malformed}} {{/board/RP/rport/cfg_err_mc_blocked}} {{/board/RP/rport/cfg_err_poisoned}} {{/board/RP/rport/cfg_err_norecovery}} {{/board/RP/rport/cfg_err_tlp_cpl_header}} {{/board/RP/rport/cfg_err_cpl_rdy}} {{/board/RP/rport/cfg_err_locked}} {{/board/RP/rport/cfg_err_acs}} {{/board/RP/rport/cfg_err_internal_uncor}} {{/board/RP/rport/cfg_trn_pending}} {{/board/RP/rport/cfg_pm_halt_aspm_l0s}} {{/board/RP/rport/cfg_pm_halt_aspm_l1}} {{/board/RP/rport/cfg_pm_force_state_en}} {{/board/RP/rport/cfg_pm_force_state}} {{/board/RP/rport/cfg_dsn}} {{/board/RP/rport/cfg_msg_received}} {{/board/RP/rport/cfg_msg_data}} {{/board/RP/rport/cfg_interrupt}} {{/board/RP/rport/cfg_interrupt_rdy}} {{/board/RP/rport/cfg_interrupt_assert}} {{/board/RP/rport/cfg_interrupt_di}} {{/board/RP/rport/cfg_interrupt_do}} {{/board/RP/rport/cfg_interrupt_mmenable}} {{/board/RP/rport/cfg_interrupt_msienable}} {{/board/RP/rport/cfg_interrupt_msixenable}} {{/board/RP/rport/cfg_interrupt_msixfm}} {{/board/RP/rport/cfg_interrupt_stat}} {{/board/RP/rport/cfg_pciecap_interrupt_msgnum}} {{/board/RP/rport/cfg_to_turnoff}} {{/board/RP/rport/cfg_turnoff_ok}} {{/board/RP/rport/cfg_bus_number}} {{/board/RP/rport/cfg_device_number}} {{/board/RP/rport/cfg_function_number}} {{/board/RP/rport/cfg_pm_wake}} {{/board/RP/rport/cfg_msg_received_pm_as_nak}} {{/board/RP/rport/cfg_msg_received_setslotpowerlimit}} {{/board/RP/rport/cfg_pm_send_pme_to}} {{/board/RP/rport/cfg_ds_bus_number}} {{/board/RP/rport/cfg_ds_device_number}} {{/board/RP/rport/cfg_ds_function_number}} {{/board/RP/rport/cfg_mgmt_wr_rw1c_as_rw}} {{/board/RP/rport/cfg_bridge_serr_en}} {{/board/RP/rport/cfg_slot_control_electromech_il_ctl_pulse}} {{/board/RP/rport/cfg_root_control_syserr_corr_err_en}} {{/board/RP/rport/cfg_root_control_syserr_non_fatal_err_en}} {{/board/RP/rport/cfg_root_control_syserr_fatal_err_en}} {{/board/RP/rport/cfg_root_control_pme_int_en}} {{/board/RP/rport/cfg_aer_rooterr_corr_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_non_fatal_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_fatal_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_corr_err_received}} {{/board/RP/rport/cfg_aer_rooterr_non_fatal_err_received}} {{/board/RP/rport/cfg_aer_rooterr_fatal_err_received}} {{/board/RP/rport/cfg_msg_received_err_cor}} {{/board/RP/rport/cfg_msg_received_err_non_fatal}} {{/board/RP/rport/cfg_msg_received_err_fatal}} {{/board/RP/rport/cfg_msg_received_pm_pme}} {{/board/RP/rport/cfg_msg_received_pme_to_ack}} {{/board/RP/rport/cfg_msg_received_assert_int_a}} {{/board/RP/rport/cfg_msg_received_assert_int_b}} {{/board/RP/rport/cfg_msg_received_assert_int_c}} {{/board/RP/rport/cfg_msg_received_assert_int_d}} {{/board/RP/rport/cfg_msg_received_deassert_int_a}} {{/board/RP/rport/cfg_msg_received_deassert_int_b}} {{/board/RP/rport/cfg_msg_received_deassert_int_c}} {{/board/RP/rport/cfg_msg_received_deassert_int_d}} {{/board/RP/rport/pl_directed_link_change}} {{/board/RP/rport/pl_directed_link_width}} {{/board/RP/rport/pl_directed_link_speed}} {{/board/RP/rport/pl_directed_link_auton}} {{/board/RP/rport/pl_upstream_prefer_deemph}} {{/board/RP/rport/pl_sel_lnk_rate}} {{/board/RP/rport/pl_sel_lnk_width}} {{/board/RP/rport/pl_ltssm_state}} {{/board/RP/rport/pl_lane_reversal_mode}} {{/board/RP/rport/pl_phy_lnk_up}} {{/board/RP/rport/pl_tx_pm_state}} {{/board/RP/rport/pl_rx_pm_state}} {{/board/RP/rport/pl_link_upcfg_cap}} {{/board/RP/rport/pl_link_gen2_cap}} {{/board/RP/rport/pl_link_partner_gen2_supported}} {{/board/RP/rport/pl_initial_link_width}} {{/board/RP/rport/pl_directed_change_done}} {{/board/RP/rport/pl_received_hot_rst}} {{/board/RP/rport/pl_transmit_hot_rst}} {{/board/RP/rport/pl_downstream_deemph_source}} {{/board/RP/rport/cfg_err_aer_headerlog}} {{/board/RP/rport/cfg_aer_interrupt_msgnum}} {{/board/RP/rport/cfg_err_aer_headerlog_set}} {{/board/RP/rport/cfg_aer_ecrc_check_en}} {{/board/RP/rport/cfg_aer_ecrc_gen_en}} {{/board/RP/rport/cfg_vc_tcvc_map}} {{/board/RP/rport/common_commands_in}} {{/board/RP/rport/pipe_rx_0_sigs}} {{/board/RP/rport/pipe_rx_1_sigs}} {{/board/RP/rport/pipe_rx_2_sigs}} {{/board/RP/rport/pipe_rx_3_sigs}} {{/board/RP/rport/pipe_rx_4_sigs}} {{/board/RP/rport/pipe_rx_5_sigs}} {{/board/RP/rport/pipe_rx_6_sigs}} {{/board/RP/rport/pipe_rx_7_sigs}} {{/board/RP/rport/common_commands_out}} {{/board/RP/rport/pipe_tx_0_sigs}} {{/board/RP/rport/pipe_tx_1_sigs}} {{/board/RP/rport/pipe_tx_2_sigs}} {{/board/RP/rport/pipe_tx_3_sigs}} {{/board/RP/rport/pipe_tx_4_sigs}} {{/board/RP/rport/pipe_tx_5_sigs}} {{/board/RP/rport/pipe_tx_6_sigs}} {{/board/RP/rport/pipe_tx_7_sigs}} {{/board/RP/rport/pipe_mmcm_rst_n}} {{/board/RP/rport/sys_clk}} {{/board/RP/rport/sys_rst_n}} {{/board/RP/rport/user_clk}} {{/board/RP/rport/user_clk2}} {{/board/RP/rport/pipe_clk}} {{/board/RP/rport/cfg_vend_id}} {{/board/RP/rport/cfg_dev_id}} {{/board/RP/rport/cfg_rev_id}} {{/board/RP/rport/cfg_subsys_vend_id}} {{/board/RP/rport/cfg_subsys_id}} {{/board/RP/rport/phy_rdy_n}} {{/board/RP/rport/pipe_rx0_polarity_gt}} {{/board/RP/rport/pipe_rx1_polarity_gt}} {{/board/RP/rport/pipe_rx2_polarity_gt}} {{/board/RP/rport/pipe_rx3_polarity_gt}} {{/board/RP/rport/pipe_rx4_polarity_gt}} {{/board/RP/rport/pipe_rx5_polarity_gt}} {{/board/RP/rport/pipe_rx6_polarity_gt}} {{/board/RP/rport/pipe_rx7_polarity_gt}} {{/board/RP/rport/pipe_tx_deemph_gt}} {{/board/RP/rport/pipe_tx_margin_gt}} {{/board/RP/rport/pipe_tx_rate_gt}} {{/board/RP/rport/pipe_tx_rcvr_det_gt}} {{/board/RP/rport/pipe_tx0_char_is_k_gt}} {{/board/RP/rport/pipe_tx0_compliance_gt}} {{/board/RP/rport/pipe_tx0_data_gt}} {{/board/RP/rport/pipe_tx0_elec_idle_gt}} {{/board/RP/rport/pipe_tx0_powerdown_gt}} {{/board/RP/rport/pipe_tx1_char_is_k_gt}} {{/board/RP/rport/pipe_tx1_compliance_gt}} {{/board/RP/rport/pipe_tx1_data_gt}} {{/board/RP/rport/pipe_tx1_elec_idle_gt}} {{/board/RP/rport/pipe_tx1_powerdown_gt}} {{/board/RP/rport/pipe_tx2_char_is_k_gt}} {{/board/RP/rport/pipe_tx2_compliance_gt}} {{/board/RP/rport/pipe_tx2_data_gt}} {{/board/RP/rport/pipe_tx2_elec_idle_gt}} {{/board/RP/rport/pipe_tx2_powerdown_gt}} {{/board/RP/rport/pipe_tx3_char_is_k_gt}} {{/board/RP/rport/pipe_tx3_compliance_gt}} {{/board/RP/rport/pipe_tx3_data_gt}} {{/board/RP/rport/pipe_tx3_elec_idle_gt}} {{/board/RP/rport/pipe_tx3_powerdown_gt}} {{/board/RP/rport/pipe_tx4_char_is_k_gt}} {{/board/RP/rport/pipe_tx4_compliance_gt}} {{/board/RP/rport/pipe_tx4_data_gt}} {{/board/RP/rport/pipe_tx4_elec_idle_gt}} {{/board/RP/rport/pipe_tx4_powerdown_gt}} {{/board/RP/rport/pipe_tx5_char_is_k_gt}} {{/board/RP/rport/pipe_tx5_compliance_gt}} {{/board/RP/rport/pipe_tx5_data_gt}} {{/board/RP/rport/pipe_tx5_elec_idle_gt}} {{/board/RP/rport/pipe_tx5_powerdown_gt}} {{/board/RP/rport/pipe_tx6_char_is_k_gt}} {{/board/RP/rport/pipe_tx6_compliance_gt}} {{/board/RP/rport/pipe_tx6_data_gt}} {{/board/RP/rport/pipe_tx6_elec_idle_gt}} {{/board/RP/rport/pipe_tx6_powerdown_gt}} {{/board/RP/rport/pipe_tx7_char_is_k_gt}} {{/board/RP/rport/pipe_tx7_compliance_gt}} {{/board/RP/rport/pipe_tx7_data_gt}} {{/board/RP/rport/pipe_tx7_elec_idle_gt}} {{/board/RP/rport/pipe_tx7_powerdown_gt}} {{/board/RP/rport/pipe_rx0_chanisaligned_gt}} {{/board/RP/rport/pipe_rx0_char_is_k_gt}} {{/board/RP/rport/pipe_rx0_data_gt}} {{/board/RP/rport/pipe_rx0_elec_idle_gt}} {{/board/RP/rport/pipe_rx0_phy_status_gt}} {{/board/RP/rport/pipe_rx0_status_gt}} {{/board/RP/rport/pipe_rx0_valid_gt}} {{/board/RP/rport/pipe_rx1_chanisaligned_gt}} {{/board/RP/rport/pipe_rx1_char_is_k_gt}} {{/board/RP/rport/pipe_rx1_data_gt}} {{/board/RP/rport/pipe_rx1_elec_idle_gt}} {{/board/RP/rport/pipe_rx1_phy_status_gt}} {{/board/RP/rport/pipe_rx1_status_gt}} {{/board/RP/rport/pipe_rx1_valid_gt}} {{/board/RP/rport/pipe_rx2_chanisaligned_gt}} {{/board/RP/rport/pipe_rx2_char_is_k_gt}} {{/board/RP/rport/pipe_rx2_data_gt}} {{/board/RP/rport/pipe_rx2_elec_idle_gt}} {{/board/RP/rport/pipe_rx2_phy_status_gt}} {{/board/RP/rport/pipe_rx2_status_gt}} {{/board/RP/rport/pipe_rx2_valid_gt}} {{/board/RP/rport/pipe_rx3_chanisaligned_gt}} {{/board/RP/rport/pipe_rx3_char_is_k_gt}} {{/board/RP/rport/pipe_rx3_data_gt}} {{/board/RP/rport/pipe_rx3_elec_idle_gt}} {{/board/RP/rport/pipe_rx3_phy_status_gt}} {{/board/RP/rport/pipe_rx3_status_gt}} {{/board/RP/rport/pipe_rx3_valid_gt}} {{/board/RP/rport/pipe_rx4_chanisaligned_gt}} {{/board/RP/rport/pipe_rx4_char_is_k_gt}} {{/board/RP/rport/pipe_rx4_data_gt}} {{/board/RP/rport/pipe_rx4_elec_idle_gt}} {{/board/RP/rport/pipe_rx4_phy_status_gt}} {{/board/RP/rport/pipe_rx4_status_gt}} {{/board/RP/rport/pipe_rx4_valid_gt}} {{/board/RP/rport/pipe_rx5_chanisaligned_gt}} {{/board/RP/rport/pipe_rx5_char_is_k_gt}} {{/board/RP/rport/pipe_rx5_data_gt}} {{/board/RP/rport/pipe_rx5_elec_idle_gt}} {{/board/RP/rport/pipe_rx5_phy_status_gt}} {{/board/RP/rport/pipe_rx5_status_gt}} {{/board/RP/rport/pipe_rx5_valid_gt}} {{/board/RP/rport/pipe_rx6_chanisaligned_gt}} {{/board/RP/rport/pipe_rx6_char_is_k_gt}} {{/board/RP/rport/pipe_rx6_data_gt}} {{/board/RP/rport/pipe_rx6_elec_idle_gt}} {{/board/RP/rport/pipe_rx6_phy_status_gt}} {{/board/RP/rport/pipe_rx6_status_gt}} {{/board/RP/rport/pipe_rx6_valid_gt}} {{/board/RP/rport/pipe_rx7_chanisaligned_gt}} {{/board/RP/rport/pipe_rx7_char_is_k_gt}} {{/board/RP/rport/pipe_rx7_data_gt}} {{/board/RP/rport/pipe_rx7_elec_idle_gt}} {{/board/RP/rport/pipe_rx7_phy_status_gt}} {{/board/RP/rport/pipe_rx7_status_gt}} {{/board/RP/rport/pipe_rx7_valid_gt}} {{/board/RP/rport/user_lnk_up_mux}} {{/board/RP/rport/user_lnk_up_int}} {{/board/RP/rport/user_reset_int}} {{/board/RP/rport/user_rst_n}} {{/board/RP/rport/pl_received_hot_rst_q}} {{/board/RP/rport/pl_received_hot_rst_wire}} {{/board/RP/rport/pl_phy_lnk_up_q}} {{/board/RP/rport/pl_phy_lnk_up_wire}} {{/board/RP/rport/sys_or_hot_rst}} {{/board/RP/rport/trn_lnk_up}} {{/board/RP/rport/pl_ltssm_state_int}} {{/board/RP/rport/qpll_qplld}} {{/board/RP/rport/qpll_drp_clk}} {{/board/RP/rport/qpll_drp_rst_n}} {{/board/RP/rport/qpll_drp_ovrd}} {{/board/RP/rport/qpll_drp_gen3}} {{/board/RP/rport/qpll_drp_start}} {{/board/RP/rport/pipe_rst_idle}} {{/board/RP/rport/pipe_qrst_idle}} {{/board/RP/rport/pipe_rate_idle}} {{/board/RP/rport/CFG_VEND_ID}} {{/board/RP/rport/CFG_DEV_ID}} {{/board/RP/rport/CFG_REV_ID}} {{/board/RP/rport/CFG_SUBSYS_VEND_ID}} {{/board/RP/rport/CFG_SUBSYS_ID}} {{/board/RP/rport/EXT_PIPE_SIM}} {{/board/RP/rport/REF_CLK_FREQ}} {{/board/RP/rport/PCIE_EXT_CLK}} {{/board/RP/rport/PIPE_PIPELINE_STAGES}} {{/board/RP/rport/AER_BASE_PTR}} {{/board/RP/rport/AER_CAP_ECRC_CHECK_CAPABLE}} {{/board/RP/rport/AER_CAP_ECRC_GEN_CAPABLE}} {{/board/RP/rport/AER_CAP_ID}} {{/board/RP/rport/AER_CAP_MULTIHEADER}} {{/board/RP/rport/AER_CAP_NEXTPTR}} {{/board/RP/rport/AER_CAP_ON}} {{/board/RP/rport/AER_CAP_OPTIONAL_ERR_SUPPORT}} {{/board/RP/rport/AER_CAP_PERMIT_ROOTERR_UPDATE}} {{/board/RP/rport/AER_CAP_VERSION}} {{/board/RP/rport/ALLOW_X8_GEN2}} {{/board/RP/rport/BAR0}} {{/board/RP/rport/BAR1}} {{/board/RP/rport/BAR2}} {{/board/RP/rport/BAR3}} {{/board/RP/rport/BAR4}} {{/board/RP/rport/BAR5}} {{/board/RP/rport/C_DATA_WIDTH}} {{/board/RP/rport/CAPABILITIES_PTR}} {{/board/RP/rport/CARDBUS_CIS_POINTER}} {{/board/RP/rport/CFG_ECRC_ERR_CPLSTAT}} {{/board/RP/rport/CLASS_CODE}} {{/board/RP/rport/CMD_INTX_IMPLEMENTED}} {{/board/RP/rport/CPL_TIMEOUT_DISABLE_SUPPORTED}} {{/board/RP/rport/CPL_TIMEOUT_RANGES_SUPPORTED}} {{/board/RP/rport/CRM_MODULE_RSTS}} {{/board/RP/rport/DEV_CAP2_ARI_FORWARDING_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_CAS128_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_LTR_MECHANISM_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_MAX_ENDEND_TLP_PREFIXES}} {{/board/RP/rport/DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING}} {{/board/RP/rport/DEV_CAP2_TPH_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE}} {{/board/RP/rport/DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE}} {{/board/RP/rport/DEV_CAP_ENDPOINT_L0S_LATENCY}} {{/board/RP/rport/DEV_CAP_ENDPOINT_L1_LATENCY}} {{/board/RP/rport/DEV_CAP_EXT_TAG_SUPPORTED}} {{/board/RP/rport/DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE}} {{/board/RP/rport/DEV_CAP_MAX_PAYLOAD_SUPPORTED}} {{/board/RP/rport/DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT}} {{/board/RP/rport/DEV_CAP_ROLE_BASED_ERROR}} {{/board/RP/rport/DEV_CAP_RSVD_14_12}} {{/board/RP/rport/DEV_CAP_RSVD_17_16}} {{/board/RP/rport/DEV_CAP_RSVD_31_29}} {{/board/RP/rport/DEV_CONTROL_AUX_POWER_SUPPORTED}} {{/board/RP/rport/DEV_CONTROL_EXT_TAG_DEFAULT}} {{/board/RP/rport/DISABLE_ASPM_L1_TIMER}} {{/board/RP/rport/DISABLE_BAR_FILTERING}} {{/board/RP/rport/DISABLE_ERR_MSG}} {{/board/RP/rport/DISABLE_ID_CHECK}} {{/board/RP/rport/DISABLE_LANE_REVERSAL}} {{/board/RP/rport/DISABLE_LOCKED_FILTER}} {{/board/RP/rport/DISABLE_PPM_FILTER}} {{/board/RP/rport/DISABLE_RX_POISONED_RESP}} {{/board/RP/rport/DISABLE_RX_TC_FILTER}} {{/board/RP/rport/DISABLE_SCRAMBLING}} {{/board/RP/rport/DNSTREAM_LINK_NUM}} {{/board/RP/rport/DSN_BASE_PTR}} {{/board/RP/rport/DSN_CAP_ID}} {{/board/RP/rport/DSN_CAP_NEXTPTR}} {{/board/RP/rport/DSN_CAP_ON}} {{/board/RP/rport/DSN_CAP_VERSION}} {{/board/RP/rport/ENABLE_MSG_ROUTE}} {{/board/RP/rport/ENABLE_RX_TD_ECRC_TRIM}} {{/board/RP/rport/ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED}} {{/board/RP/rport/ENTER_RVRY_EI_L0}} {{/board/RP/rport/EXIT_LOOPBACK_ON_EI}} {{/board/RP/rport/EXPANSION_ROM}} {{/board/RP/rport/EXT_CFG_CAP_PTR}} {{/board/RP/rport/EXT_CFG_XP_CAP_PTR}} {{/board/RP/rport/HEADER_TYPE}} {{/board/RP/rport/INFER_EI}} {{/board/RP/rport/INTERRUPT_PIN}} {{/board/RP/rport/INTERRUPT_STAT_AUTO}} {{/board/RP/rport/IS_SWITCH}} {{/board/RP/rport/LAST_CONFIG_DWORD}} {{/board/RP/rport/LINK_CAP_ASPM_OPTIONALITY}} {{/board/RP/rport/LINK_CAP_ASPM_SUPPORT}} {{/board/RP/rport/LINK_CAP_CLOCK_POWER_MANAGEMENT}} {{/board/RP/rport/LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_GEN1}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_GEN2}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_GEN1}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_GEN2}} {{/board/RP/rport/LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP}} {{/board/RP/rport/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/rport/LINK_CAP_MAX_LINK_WIDTH}} {{/board/RP/rport/LINK_CAP_RSVD_23}} {{/board/RP/rport/LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE}} {{/board/RP/rport/EXT_PIPE_INTERFACE}} {{/board/RP/rport/LINK_CONTROL_RCB}} {{/board/RP/rport/LINK_CTRL2_DEEMPHASIS}} {{/board/RP/rport/LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE}} {{/board/RP/rport/LINK_CTRL2_TARGET_LINK_SPEED}} {{/board/RP/rport/LINK_STATUS_SLOT_CLOCK_CONFIG}} {{/board/RP/rport/LL_ACK_TIMEOUT}} {{/board/RP/rport/LL_ACK_TIMEOUT_EN}} {{/board/RP/rport/LL_ACK_TIMEOUT_FUNC}} {{/board/RP/rport/LL_REPLAY_TIMEOUT}} {{/board/RP/rport/LL_REPLAY_TIMEOUT_EN}} {{/board/RP/rport/LL_REPLAY_TIMEOUT_FUNC}} {{/board/RP/rport/LTSSM_MAX_LINK_WIDTH}} {{/board/RP/rport/MPS_FORCE}} {{/board/RP/rport/MSIX_BASE_PTR}} {{/board/RP/rport/MSIX_CAP_ID}} {{/board/RP/rport/MSIX_CAP_NEXTPTR}} {{/board/RP/rport/MSIX_CAP_ON}} {{/board/RP/rport/MSIX_CAP_PBA_BIR}} {{/board/RP/rport/MSIX_CAP_PBA_OFFSET}} {{/board/RP/rport/MSIX_CAP_TABLE_BIR}} {{/board/RP/rport/MSIX_CAP_TABLE_OFFSET}} {{/board/RP/rport/MSIX_CAP_TABLE_SIZE}} {{/board/RP/rport/MSI_BASE_PTR}} {{/board/RP/rport/MSI_CAP_64_BIT_ADDR_CAPABLE}} {{/board/RP/rport/MSI_CAP_ID}} {{/board/RP/rport/MSI_CAP_MULTIMSGCAP}} {{/board/RP/rport/MSI_CAP_MULTIMSG_EXTENSION}} {{/board/RP/rport/MSI_CAP_NEXTPTR}} {{/board/RP/rport/MSI_CAP_ON}} {{/board/RP/rport/MSI_CAP_PER_VECTOR_MASKING_CAPABLE}} {{/board/RP/rport/N_FTS_COMCLK_GEN1}} {{/board/RP/rport/N_FTS_COMCLK_GEN2}} {{/board/RP/rport/N_FTS_GEN1}} {{/board/RP/rport/N_FTS_GEN2}} {{/board/RP/rport/PCIE_BASE_PTR}} {{/board/RP/rport/PCIE_CAP_CAPABILITY_ID}} {{/board/RP/rport/PCIE_CAP_CAPABILITY_VERSION}} {{/board/RP/rport/PCIE_CAP_DEVICE_PORT_TYPE}} {{/board/RP/rport/PCIE_CAP_NEXTPTR}} {{/board/RP/rport/PCIE_CAP_ON}} {{/board/RP/rport/PCIE_CAP_RSVD_15_14}} {{/board/RP/rport/PCIE_CAP_SLOT_IMPLEMENTED}} {{/board/RP/rport/PCIE_REVISION}} {{/board/RP/rport/PL_AUTO_CONFIG}} {{/board/RP/rport/PL_FAST_TRAIN}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT_EN}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT_FUNC}} {{/board/RP/rport/PM_ASPM_FASTEXIT}} {{/board/RP/rport/PM_BASE_PTR}} {{/board/RP/rport/PM_CAP_AUXCURRENT}} {{/board/RP/rport/PM_CAP_D1SUPPORT}} {{/board/RP/rport/PM_CAP_D2SUPPORT}} {{/board/RP/rport/PM_CAP_DSI}} {{/board/RP/rport/PM_CAP_ID}} {{/board/RP/rport/PM_CAP_NEXTPTR}} {{/board/RP/rport/PM_CAP_ON}} {{/board/RP/rport/PM_CAP_PMESUPPORT}} {{/board/RP/rport/PM_CAP_PME_CLOCK}} {{/board/RP/rport/PM_CAP_RSVD_04}} {{/board/RP/rport/PM_CAP_VERSION}} {{/board/RP/rport/PM_CSR_B2B3}} {{/board/RP/rport/PM_CSR_BPCCEN}} {{/board/RP/rport/PM_CSR_NOSOFTRST}} {{/board/RP/rport/PM_DATA0}} {{/board/RP/rport/PM_DATA1}} {{/board/RP/rport/PM_DATA2}} {{/board/RP/rport/PM_DATA3}} {{/board/RP/rport/PM_DATA4}} {{/board/RP/rport/PM_DATA5}} {{/board/RP/rport/PM_DATA6}} {{/board/RP/rport/PM_DATA7}} {{/board/RP/rport/PM_DATA_SCALE0}} {{/board/RP/rport/PM_DATA_SCALE1}} {{/board/RP/rport/PM_DATA_SCALE2}} {{/board/RP/rport/PM_DATA_SCALE3}} {{/board/RP/rport/PM_DATA_SCALE4}} {{/board/RP/rport/PM_DATA_SCALE5}} {{/board/RP/rport/PM_DATA_SCALE6}} {{/board/RP/rport/PM_DATA_SCALE7}} {{/board/RP/rport/PM_MF}} {{/board/RP/rport/RBAR_BASE_PTR}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR0}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR1}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR2}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR3}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR4}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR5}} {{/board/RP/rport/RBAR_CAP_ID}} {{/board/RP/rport/RBAR_CAP_INDEX0}} {{/board/RP/rport/RBAR_CAP_INDEX1}} {{/board/RP/rport/RBAR_CAP_INDEX2}} {{/board/RP/rport/RBAR_CAP_INDEX3}} {{/board/RP/rport/RBAR_CAP_INDEX4}} {{/board/RP/rport/RBAR_CAP_INDEX5}} {{/board/RP/rport/RBAR_CAP_NEXTPTR}} {{/board/RP/rport/RBAR_CAP_ON}} {{/board/RP/rport/RBAR_CAP_SUP0}} {{/board/RP/rport/RBAR_CAP_SUP1}} {{/board/RP/rport/RBAR_CAP_SUP2}} {{/board/RP/rport/RBAR_CAP_SUP3}} {{/board/RP/rport/RBAR_CAP_SUP4}} {{/board/RP/rport/RBAR_CAP_SUP5}} {{/board/RP/rport/RBAR_CAP_VERSION}} {{/board/RP/rport/RBAR_NUM}} {{/board/RP/rport/RECRC_CHK}} {{/board/RP/rport/RECRC_CHK_TRIM}} {{/board/RP/rport/REM_WIDTH}} {{/board/RP/rport/ROOT_CAP_CRS_SW_VISIBILITY}} {{/board/RP/rport/RP_AUTO_SPD}} {{/board/RP/rport/RP_AUTO_SPD_LOOPCNT}} {{/board/RP/rport/SELECT_DLL_IF}} {{/board/RP/rport/SIM_VERSION}} {{/board/RP/rport/SLOT_CAP_ATT_BUTTON_PRESENT}} {{/board/RP/rport/SLOT_CAP_ATT_INDICATOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_ELEC_INTERLOCK_PRESENT}} {{/board/RP/rport/SLOT_CAP_HOTPLUG_CAPABLE}} {{/board/RP/rport/SLOT_CAP_HOTPLUG_SURPRISE}} {{/board/RP/rport/SLOT_CAP_MRL_SENSOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_NO_CMD_COMPLETED_SUPPORT}} {{/board/RP/rport/SLOT_CAP_PHYSICAL_SLOT_NUM}} {{/board/RP/rport/SLOT_CAP_POWER_CONTROLLER_PRESENT}} {{/board/RP/rport/SLOT_CAP_POWER_INDICATOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_SLOT_POWER_LIMIT_SCALE}} {{/board/RP/rport/SLOT_CAP_SLOT_POWER_LIMIT_VALUE}} {{/board/RP/rport/SPARE_BIT0}} {{/board/RP/rport/SPARE_BIT1}} {{/board/RP/rport/SPARE_BIT2}} {{/board/RP/rport/SPARE_BIT3}} {{/board/RP/rport/SPARE_BIT4}} {{/board/RP/rport/SPARE_BIT5}} {{/board/RP/rport/SPARE_BIT6}} {{/board/RP/rport/SPARE_BIT7}} {{/board/RP/rport/SPARE_BIT8}} {{/board/RP/rport/SPARE_BYTE0}} {{/board/RP/rport/SPARE_BYTE1}} {{/board/RP/rport/SPARE_BYTE2}} {{/board/RP/rport/SPARE_BYTE3}} {{/board/RP/rport/SPARE_WORD0}} {{/board/RP/rport/SPARE_WORD1}} {{/board/RP/rport/SPARE_WORD2}} {{/board/RP/rport/SPARE_WORD3}} {{/board/RP/rport/SSL_MESSAGE_AUTO}} {{/board/RP/rport/KEEP_WIDTH}} {{/board/RP/rport/TECRC_EP_INV}} {{/board/RP/rport/TL_RBYPASS}} {{/board/RP/rport/TL_RX_RAM_RADDR_LATENCY}} {{/board/RP/rport/TL_RX_RAM_RDATA_LATENCY}} {{/board/RP/rport/TL_RX_RAM_WRITE_LATENCY}} {{/board/RP/rport/TL_TFC_DISABLE}} {{/board/RP/rport/TL_TX_CHECKS_DISABLE}} {{/board/RP/rport/TL_TX_RAM_RADDR_LATENCY}} {{/board/RP/rport/TL_TX_RAM_RDATA_LATENCY}} {{/board/RP/rport/TL_TX_RAM_WRITE_LATENCY}} {{/board/RP/rport/TRN_DW}} {{/board/RP/rport/TRN_NP_FC}} {{/board/RP/rport/UPCONFIG_CAPABLE}} {{/board/RP/rport/UPSTREAM_FACING}} {{/board/RP/rport/UR_ATOMIC}} {{/board/RP/rport/UR_CFG1}} {{/board/RP/rport/UR_INV_REQ}} {{/board/RP/rport/UR_PRS_RESPONSE}} {{/board/RP/rport/USER_CLK2_DIV2}} {{/board/RP/rport/USER_CLK_FREQ}} {{/board/RP/rport/USE_RID_PINS}} {{/board/RP/rport/VC0_CPL_INFINITE}} {{/board/RP/rport/VC0_RX_RAM_LIMIT}} {{/board/RP/rport/VC0_TOTAL_CREDITS_CD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_CH}} {{/board/RP/rport/VC0_TOTAL_CREDITS_NPD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_NPH}} {{/board/RP/rport/VC0_TOTAL_CREDITS_PD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_PH}} {{/board/RP/rport/VC0_TX_LASTPACKET}} {{/board/RP/rport/VC_BASE_PTR}} {{/board/RP/rport/VC_CAP_ID}} {{/board/RP/rport/VC_CAP_NEXTPTR}} {{/board/RP/rport/VC_CAP_ON}} {{/board/RP/rport/VC_CAP_REJECT_SNOOP_TRANSACTIONS}} {{/board/RP/rport/VC_CAP_VERSION}} {{/board/RP/rport/VSEC_BASE_PTR}} {{/board/RP/rport/VSEC_CAP_HDR_ID}} {{/board/RP/rport/VSEC_CAP_HDR_LENGTH}} {{/board/RP/rport/VSEC_CAP_HDR_REVISION}} {{/board/RP/rport/VSEC_CAP_ID}} {{/board/RP/rport/VSEC_CAP_IS_LINK_VISIBLE}} {{/board/RP/rport/VSEC_CAP_NEXTPTR}} {{/board/RP/rport/VSEC_CAP_ON}} {{/board/RP/rport/VSEC_CAP_VERSION}} {{/board/RP/rport/PCIE_USE_MODE}} {{/board/RP/rport/PCIE_GT_DEVICE}} {{/board/RP/rport/PCIE_CHAN_BOND}} {{/board/RP/rport/PCIE_PLL_SEL}} {{/board/RP/rport/PCIE_ASYNC_EN}} {{/board/RP/rport/PCIE_TXBUF_EN}} {{/board/RP/rport/TCQ}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:08 . Memory (MB): peak = 7914.754 ; gain = 0.000 ; free physical = 11386 ; free virtual = 21515
run 10 us
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.EP.pcie_7x_0_support_i.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
Running default test {pio_writeReadBack_test0}......
[                   0] : System Reset Asserted...
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 7914.754 ; gain = 0.000 ; free physical = 11170 ; free virtual = 21299
run all
[             4995000] : System Reset De-asserted...
run: Time (s): cpu = 00:00:48 ; elapsed = 00:02:06 . Memory (MB): peak = 7914.754 ; gain = 0.000 ; free physical = 11149 ; free virtual = 21281
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/board/RP/tx_usrapp/trn_trem_n}} {{/board/RP/tx_usrapp/trn_clk}} {{/board/RP/tx_usrapp/trn_reset_n}} {{/board/RP/tx_usrapp/trn_lnk_up_n}} {{/board/RP/tx_usrapp/trn_tdst_rdy_n}} {{/board/RP/tx_usrapp/trn_tdst_dsc_n}} {{/board/RP/tx_usrapp/trn_tbuf_av}} {{/board/RP/tx_usrapp/speed_change_done_n}} {{/board/RP/tx_usrapp/trn_td}} {{/board/RP/tx_usrapp/trn_trem_ni}} {{/board/RP/tx_usrapp/trn_tsof_n}} {{/board/RP/tx_usrapp/trn_teof_n}} {{/board/RP/tx_usrapp/trn_terrfwd_n}} {{/board/RP/tx_usrapp/trn_tsrc_rdy_n}} {{/board/RP/tx_usrapp/trn_tsrc_dsc_n}} {{/board/RP/tx_usrapp/i}} {{/board/RP/tx_usrapp/j}} {{/board/RP/tx_usrapp/k}} {{/board/RP/tx_usrapp/DATA_STORE}} {{/board/RP/tx_usrapp/ADDRESS_32_L}} {{/board/RP/tx_usrapp/ADDRESS_32_H}} {{/board/RP/tx_usrapp/ADDRESS_64}} {{/board/RP/tx_usrapp/COMPLETER_ID}} {{/board/RP/tx_usrapp/COMPLETER_ID_CFG}} {{/board/RP/tx_usrapp/REQUESTER_ID}} {{/board/RP/tx_usrapp/DESTINATION_RID}} {{/board/RP/tx_usrapp/DEFAULT_TC}} {{/board/RP/tx_usrapp/DEFAULT_LENGTH}} {{/board/RP/tx_usrapp/DEFAULT_BE_LAST_DW}} {{/board/RP/tx_usrapp/DEFAULT_BE_FIRST_DW}} {{/board/RP/tx_usrapp/DEFAULT_ATTR}} {{/board/RP/tx_usrapp/DEFAULT_TAG}} {{/board/RP/tx_usrapp/DEFAULT_COMP}} {{/board/RP/tx_usrapp/EXT_REG_ADDR}} {{/board/RP/tx_usrapp/TD}} {{/board/RP/tx_usrapp/EP}} {{/board/RP/tx_usrapp/VENDOR_ID}} {{/board/RP/tx_usrapp/LENGTH}} {{/board/RP/tx_usrapp/RAND_}} {{/board/RP/tx_usrapp/CFG_DWADDR}} {{/board/RP/tx_usrapp/P_DEV_BDF}} {{/board/RP/tx_usrapp/P_IO_ADDR}} {{/board/RP/tx_usrapp/P_ADDRESS_1L}} {{/board/RP/tx_usrapp/P_ADDRESS_2L}} {{/board/RP/tx_usrapp/P_ADDRESS_3L}} {{/board/RP/tx_usrapp/P_ADDRESS_4L}} {{/board/RP/tx_usrapp/P_ADDRESS_H}} {{/board/RP/tx_usrapp/P_CFG_DWADDR}} {{/board/RP/tx_usrapp/P_ADDRESS_MASK}} {{/board/RP/tx_usrapp/P_READ_DATA}} {{/board/RP/tx_usrapp/data}} {{/board/RP/tx_usrapp/p_read_data_valid}} {{/board/RP/tx_usrapp/P_WRITE_DATA}} {{/board/RP/tx_usrapp/temp_register}} {{/board/RP/tx_usrapp/error_check}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR_RANGE}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR_ENABLED}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM64_HI_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM64_LO_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM32_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_IO_START}} {{/board/RP/tx_usrapp/BAR_INIT_MESSAGE}} {{/board/RP/tx_usrapp/BAR_INIT_TEMP}} {{/board/RP/tx_usrapp/OUT_OF_LO_MEM}} {{/board/RP/tx_usrapp/OUT_OF_IO}} {{/board/RP/tx_usrapp/OUT_OF_HI_MEM}} {{/board/RP/tx_usrapp/ii}} {{/board/RP/tx_usrapp/jj}} {{/board/RP/tx_usrapp/DEV_VEN_ID}} {{/board/RP/tx_usrapp/PIO_MAX_NUM_BLOCK_RAMS}} {{/board/RP/tx_usrapp/PIO_MAX_MEMORY}} {{/board/RP/tx_usrapp/PIO_ADDRESS}} {{/board/RP/tx_usrapp/pio_check_design}} {{/board/RP/tx_usrapp/cpld_to}} {{/board/RP/tx_usrapp/cpld_to_finish}} {{/board/RP/tx_usrapp/verbose}} {{/board/RP/tx_usrapp/NUMBER_OF_IO_BARS}} {{/board/RP/tx_usrapp/NUMBER_OF_MEM32_BARS}} {{/board/RP/tx_usrapp/NUMBER_OF_MEM64_BARS}} {{/board/RP/tx_usrapp/testname}} {{/board/RP/tx_usrapp/test_vars}} {{/board/RP/tx_usrapp/expect_cpld_payload}} {{/board/RP/tx_usrapp/expect_msgd_payload}} {{/board/RP/tx_usrapp/expect_memwr_payload}} {{/board/RP/tx_usrapp/expect_memwr64_payload}} {{/board/RP/tx_usrapp/expect_cfgwr_payload}} {{/board/RP/tx_usrapp/expect_status}} {{/board/RP/tx_usrapp/expect_finish_check}} {{/board/RP/tx_usrapp/test_failed_flag}} {{/board/RP/tx_usrapp/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/tx_usrapp/Tcq}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/board/RP/rport/sys_clk}} {{/board/RP/rport/sys_rst_n}} {{/board/RP/rport/cfg_subsys_vend_id}} {{/board/RP/rport/cfg_subsys_id}} {{/board/RP/rport/sys_or_hot_rst}} {{/board/RP/rport/CFG_SUBSYS_VEND_ID}} {{/board/RP/rport/CFG_SUBSYS_ID}} 
set_property target_language VHDL [current_project]
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
create_ip -name pcie_7x -vendor xilinx.com -library ip -version 3.3 -module_name pcie_7x_1
set_property -dict [list CONFIG.pipe_mode_sim {None} CONFIG.Xlnx_Ref_Board {KC705_REVB} CONFIG.Ref_Clk_Freq {100_MHz} CONFIG.pipe_sim {false} CONFIG.Pcie_fast_config {None} CONFIG.en_ext_pipe_interface {false}] [get_ips pcie_7x_1]
generate_target {instantiation_template} [get_files /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie_7x_1'...
generate_target all [get_files  /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_7x_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_7x_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie_7x_1'...
catch { config_ip_cache -export [get_ips -all pcie_7x_1] }
export_ip_user_files -of_objects [get_files /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci]
launch_runs pcie_7x_1_synth_1 -jobs 8
[Fri Jul 11 21:46:00 2025] Launched pcie_7x_1_synth_1...
Run output will be captured here: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.runs/pcie_7x_1_synth_1/runme.log
export_simulation -of_objects [get_files /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci] -directory /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files -ipstatic_source_dir /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.cache/compile_simlib/modelsim} {questa=/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.cache/compile_simlib/questa} {xcelium=/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.cache/compile_simlib/xcelium} {vcs=/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.cache/compile_simlib/vcs} {riviera=/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
open_example_project -force -dir /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim [get_ips  pcie_7x_1]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'pcie_7x_1'...
open_example_project: Time (s): cpu = 00:00:16 ; elapsed = 00:05:04 . Memory (MB): peak = 7970.445 ; gain = 0.000 ; free physical = 8940 ; free virtual = 18278
close_sim
INFO: xsimkernel Simulation Memory Usage: 3053952 KB (Peak: 3053952 KB), Simulation CPU Usage: 608980 ms
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /tools/C/research/pcie/kc705-pcie-dma-gen2/scripts/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8012.480 ; gain = 0.000 ; free physical = 15353 ; free virtual = 24551
update_compile_order -fileset sources_1
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
source /tools/C/research/pcie/kc705-pcie-dma-gen2/scripts/project_implement_all.tcl
# set DEBUG_CORE false
# set WRITE_MCS true
# set top_file xilinx_pcie_2_1_ep_7x
# set origin_dir [file dirname [info script]]
# cd $origin_dir
# tclapp::install -quiet ultrafast
# set path_rtl ../src/hdl
# set path_ip  ../src/ip
# set path_sdc ../src/constraints
# set path_out ../out
# file mkdir $path_out
# set part xc7k325tffg900-2
# create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip'.
# set_property board_part xilinx.com:kc705:part0:1.6 [current_project]
# add_files              $path_rtl
# set_property top_file {$path_rtl/$top_file} [current_fileset]
# read_ip    $path_ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci
WARNING: [Vivado 12-13651] The IP file '/tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target  {synthesis instantiation_template} [get_ips]
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci
Locked reason: 
* IP definition '7 Series Integrated Block for PCI Express (3.3)' for IP 'pcie_7x_gen2_id76' (customized with software release 2018.3) has a different revision in the IP Catalog.
# read_xdc   $path_sdc/xilinx_pcie_7x_ep_x4g2.xdc
# set_param general.maxThreads 8
# synth_design -top $top_file
Command: synth_design -top xilinx_pcie_2_1_ep_7x
Starting synth_design
Using part: xc7k325tffg900-2
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci

WARNING: [IP_Flow 19-2162] IP 'pcie_7x_gen2_id76' is locked:
* IP definition '7 Series Integrated Block for PCI Express (3.3)' for IP 'pcie_7x_gen2_id76' (customized with software release 2018.3) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2702808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8291.191 ; gain = 146.238 ; free physical = 13778 ; free virtual = 23007
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_pcie_2_1_ep_7x' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/xilinx_pcie_2_1_ep_7x.v:59]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55701]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55701]
INFO: [Synth 8-6157] synthesizing module 'system_clocks' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/system_clocks.v:39]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63629]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 50 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 128 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63629]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'system_clocks' (0#1) [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/system_clocks.v:39]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55357]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55357]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_gen2_id76_support' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/pcie_7x_gen2_id76_support.v:60]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_gen2_id76_pipe_clock' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/pcie_7x_gen2_id76_pipe_clock.v:66]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1143]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1143]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_gen2_id76_pipe_clock' (0#1) [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/pcie_7x_gen2_id76_pipe_clock.v:66]
ERROR: [Synth 8-439] module 'pcie_7x_gen2_id76' not found [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/pcie_7x_gen2_id76_support.v:406]
ERROR: [Synth 8-6156] failed synthesizing module 'pcie_7x_gen2_id76_support' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/pcie_7x_gen2_id76_support.v:60]
ERROR: [Synth 8-6156] failed synthesizing module 'xilinx_pcie_2_1_ep_7x' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/xilinx_pcie_2_1_ep_7x.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8355.098 ; gain = 210.145 ; free physical = 14563 ; free virtual = 23792
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
upgrade_ip -vlnv xilinx.com:ip:pcie_7x:3.3 [get_ips  pcie_7x_gen2_id76] -log ip_upgrade.log
Upgrading 'pcie_7x_gen2_id76'
INFO: [IP_Flow 19-3422] Upgraded pcie_7x_gen2_id76 (7 Series Integrated Block for PCI Express 3.3) from revision 10 to revision 17
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie_7x_gen2_id76'...
INFO: [Coretcl 2-1525] Wrote upgrade log to './ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips pcie_7x_gen2_id76] -no_script -sync -force -quiet
convert_ips [get_files  /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci]
INFO: [filemgmt 56-106] Converting IP 'pcie_7x_gen2_id76' into core container format.
INFO: [filemgmt 56-101] Creating core container '/tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76.xcix' for IP 'pcie_7x_gen2_id76'
export_ip_user_files -of_objects  [get_files  /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci] -sync -lib_map_path [list {modelsim=./.cache/compile_simlib/modelsim} {questa=./.cache/compile_simlib/questa} {xcelium=./.cache/compile_simlib/xcelium} {vcs=./.cache/compile_simlib/vcs} {riviera=./.cache/compile_simlib/riviera}] -force -quiet
set_property coreContainer.enable 1 [current_project]
generate_target all [get_files  /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_7x_gen2_id76'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_7x_gen2_id76'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie_7x_gen2_id76'...
catch { config_ip_cache -export [get_ips -all pcie_7x_gen2_id76] }
export_ip_user_files -of_objects [get_files /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci]
launch_runs pcie_7x_gen2_id76_synth_1 -jobs 8
ERROR: [Common 17-53] User Exception: No open project. Please use Save Project As to save your work and re-do this operation.

source /tools/C/research/pcie/kc705-pcie-dma-gen2/scripts/project_implement_all.tcl
# set DEBUG_CORE false
# set WRITE_MCS true
# set top_file xilinx_pcie_2_1_ep_7x
# set origin_dir [file dirname [info script]]
# cd $origin_dir
# tclapp::install -quiet ultrafast
# set path_rtl ../src/hdl
# set path_ip  ../src/ip
# set path_sdc ../src/constraints
# set path_out ../out
# file mkdir $path_out
# set part xc7k325tffg900-2
# create_project -in_memory -part $part
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
# set_property board_part xilinx.com:kc705:part0:1.6 [current_project]
# add_files              $path_rtl
# set_property top_file {$path_rtl/$top_file} [current_fileset]
# read_ip    $path_ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci
WARNING: [Vivado 12-13651] The IP file '/tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76.xcix' has been moved from its original location, as a result the outputs for this IP will now be generated in ''. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target  {synthesis instantiation_template} [get_ips]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'pcie_7x_gen2_id76'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'pcie_7x_gen2_id76'. Target already exists and is up to date.
# read_xdc   $path_sdc/xilinx_pcie_7x_ep_x4g2.xdc
# set_param general.maxThreads 8
# synth_design -top $top_file
Command: synth_design -top xilinx_pcie_2_1_ep_7x
Starting synth_design
Using part: xc7k325tffg900-2
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8433.047 ; gain = 0.000 ; free physical = 13955 ; free virtual = 23230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_pcie_2_1_ep_7x' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/xilinx_pcie_2_1_ep_7x.v:59]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55701]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55701]
INFO: [Synth 8-6157] synthesizing module 'system_clocks' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/system_clocks.v:39]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63629]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 50 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 128 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63629]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'system_clocks' (0#1) [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/system_clocks.v:39]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55357]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55357]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_gen2_id76_support' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/pcie_7x_gen2_id76_support.v:60]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_gen2_id76_pipe_clock' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/pcie_7x_gen2_id76_pipe_clock.v:66]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1143]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1143]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_gen2_id76_pipe_clock' (0#1) [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/pcie_7x_gen2_id76_pipe_clock.v:66]
ERROR: [Synth 8-439] module 'pcie_7x_gen2_id76' not found [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/pcie_7x_gen2_id76_support.v:406]
ERROR: [Synth 8-6156] failed synthesizing module 'pcie_7x_gen2_id76_support' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/pcie_7x_gen2_id76_support.v:60]
ERROR: [Synth 8-6156] failed synthesizing module 'xilinx_pcie_2_1_ep_7x' [/tools/C/research/pcie/kc705-pcie-dma-gen2/src/hdl/xilinx_pcie_2_1_ep_7x.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8433.047 ; gain = 0.000 ; free physical = 13891 ; free virtual = 23166
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
current_project Project
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_usrapp_com.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pcie_2_1_rport_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_pipe_pipeline.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_tx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/functional/sys_clk_gen_ds.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/functional/board_common.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_tx_pipeline.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_rx_null_gen.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_usrapp_tx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_tx_thrtl_ctl.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_pipe_misc.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pcie_axi_trn_bridge.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/kc705_pcie_x8_gen2_funcsim.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_rx_pipeline.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gt_common.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_usrapp_pl.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_core_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_drp.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gt_rx_valid_filter_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/synth/kc705_pcie_x8_gen2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_rxeq_scan.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_pipe_lane.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/functional/sys_clk_gen.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gtp_cpllpd_ovrd.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_eq.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_wrapper.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gtp_pipe_rate.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gt_wrapper.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_rate.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/xilinx_pcie_2_1_rport_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/tests/sample_tests1.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_reset.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_rx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie2_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_user.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_sync.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_bram_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_usrapp_rx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_qpll_wrapper.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/tests/tests.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/kc705_pcie_x8_gen2_stub.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/sim/kc705_pcie_x8_gen2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_usrapp_cfg.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gtx_cpllpd_ovrd.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_qpll_drp.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/kc705_pcie_x8_gen2_pipe_clock.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_bram_top_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gt_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_brams_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gtp_pipe_drp.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_expect_tasks.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_qpll_reset.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gtp_pipe_reset.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/C/research/tools/Xilinx/Vivado/2022.1/data/boards/board_files/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
current_project Project(2)
close_project
generate_target Simulation [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_7x_1'...
export_ip_user_files -of_objects [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci] -directory /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.ip_user_files/sim_scripts -ip_user_files_dir /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.ip_user_files -ipstatic_source_dir /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.cache/compile_simlib/modelsim} {questa=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.cache/compile_simlib/questa} {xcelium=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.cache/compile_simlib/xcelium} {vcs=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.cache/compile_simlib/vcs} {riviera=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pipe_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pipe_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_gtp_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_gtp_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_gtp_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_gtp_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_gtp_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_gtp_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pipe_user
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pipe_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_qpll_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_qpll_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_qpll_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_rxeq_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pcie_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pcie_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pcie_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pcie_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pcie_bram_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pcie_bram_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pcie_bram_top_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pcie_bram_top_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pcie_brams_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pcie_brams_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pcie_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pcie_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pcie_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pcie_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pcie_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pcie_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_gt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_gt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_gtp_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_gtp_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_gtx_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_gtx_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_gt_rx_valid_filter_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_gt_rx_valid_filter_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_gt_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/source/pcie_7x_1_pcie2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pcie2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.gen/sources_1/ip/pcie_7x_1/sim/pcie_7x_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/pcie_7x_1_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_1_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj board_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/EP_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EP_MEM'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/PIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/PIO_EP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_EP'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/PIO_EP_MEM_ACCESS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_EP_MEM_ACCESS'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/PIO_RX_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_RX_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/PIO_TO_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_TO_CTRL'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/PIO_TX_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_TX_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/test_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/pci_exp_usrapp_cfg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_cfg'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/pci_exp_usrapp_pl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_pl'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/pci_exp_usrapp_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/pci_exp_usrapp_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/pcie_2_1_rport_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_2_1_rport_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/pcie_7x_1_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_7x_1_support'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/pcie_app_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_app_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/pcie_axi_trn_bridge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_axi_trn_bridge'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/sys_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sys_clk_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/sys_clk_gen_ds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sys_clk_gen_ds'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/tests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tests'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/xilinx_pcie_2_1_ep_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xilinx_pcie_2_1_ep_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/xilinx_pcie_2_1_rport_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xilinx_pcie_2_1_rport_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/board.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'board'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'pcie_7x_1_pipe_clock' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/imports/pcie_7x_1_pipe_clock.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.pcie_7x_1_pipe_clock(PCIE_ASYNC_...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xil_defaultlib.pcie_7x_1_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_1_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_1_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_1_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_1_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_1_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_1_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_1_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_1_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_1_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module xil_defaultlib.pcie_7x_1_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_1_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_1_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_1_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_1_pcie_top(AER_BASE_PTR=...
Compiling module xil_defaultlib.pcie_7x_1_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_1_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_1_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_1_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_1_pipe_sync(PCIE_LANE=6'...
Compiling module xil_defaultlib.pcie_7x_1_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_1_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_1_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_1_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_1_gt_top(LINK_CAP_MAX_LI...
Compiling module xil_defaultlib.pcie_7x_1_core_top(KEEP_WIDTH=8)
Compiling module xil_defaultlib.pcie_7x_1_pcie2_top(c_component_...
Compiling module xil_defaultlib.pcie_7x_1
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_7x_1_support [\pcie_7x_1_support(link_cap_max_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [pio_ep_mem_access_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [pio_rx_engine_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [pio_tx_engine_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [pio_ep_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [pio_to_ctrl_default]
Compiling architecture rtl of entity xil_defaultlib.PIO [pio_default]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [pcie_app_7x_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_ep_7x [\xilinx_pcie_2_1_ep_7x(pl_fast_t...]
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_1_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_1_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_1_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_1_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_1_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_1_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_1_pipe_user_default_1
Compiling module xil_defaultlib.pcie_7x_1_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_1_pipe_drp_default_1
Compiling module xil_defaultlib.pcie_7x_1_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_1_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_1_gt_top(LINK_CAP_MAX_LI...
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:05:10 ; elapsed = 00:02:00 . Memory (MB): peak = 8516.293 ; gain = 0.000 ; free physical = 12954 ; free virtual = 22382
INFO: [USF-XSim-69] 'elaborate' step finished in '119' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] board.EP.pcie_7x_1_support_i.pcie_7x_1_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_1_support_i.pcie_7x_1_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_1_support_i.pcie_7x_1_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.EP.pcie_7x_1_support_i.pcie_7x_1_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:05:17 ; elapsed = 00:02:08 . Memory (MB): peak = 8516.293 ; gain = 0.000 ; free physical = 12630 ; free virtual = 22056
run 10 us
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:13 . Memory (MB): peak = 8516.293 ; gain = 0.000 ; free physical = 12686 ; free virtual = 22112
run 10 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 8516.293 ; gain = 0.000 ; free physical = 12679 ; free virtual = 22105
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8516.293 ; gain = 0.000 ; free physical = 12682 ; free virtual = 22108
close_sim
INFO: xsimkernel Simulation Memory Usage: 573096 KB (Peak: 639660 KB), Simulation CPU Usage: 58790 ms
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gtp_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_gtp_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gtp_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_gtp_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gtp_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_gtp_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_user
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_qpll_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_qpll_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_qpll_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_rxeq_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pcie_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pcie_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_bram_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pcie_bram_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_bram_top_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pcie_bram_top_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_brams_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pcie_brams_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pcie_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pcie_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pcie_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_gt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gtp_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_gtp_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gtx_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_gtx_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_rx_valid_filter_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_gt_rx_valid_filter_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_gt_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pcie2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/sim/pcie_7x_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj board_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EP_MEM'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_EP'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_EP_MEM_ACCESS'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_RX_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_RX_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TO_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_TO_CTRL'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_TX_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/test_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pci_exp_usrapp_cfg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_cfg'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pci_exp_usrapp_pl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_pl'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pci_exp_usrapp_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pci_exp_usrapp_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_2_1_rport_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_2_1_rport_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_7x_2_support'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_app_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_app_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_axi_trn_bridge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_axi_trn_bridge'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/sys_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sys_clk_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/sys_clk_gen_ds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sys_clk_gen_ds'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/tests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tests'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_2_1_ep_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xilinx_pcie_2_1_ep_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_2_1_rport_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xilinx_pcie_2_1_rport_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/board.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'board'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'pcie_7x_2_pipe_clock' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.pcie_7x_2_pipe_clock(PCIE_ASYNC_...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(AER_BASE_PTR=...
Compiling module xil_defaultlib.pcie_7x_2_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_2_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LANE=6'...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_2_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling module xil_defaultlib.pcie_7x_2_core_top(KEEP_WIDTH=8)
Compiling module xil_defaultlib.pcie_7x_2_pcie2_top(c_component_...
Compiling module xil_defaultlib.pcie_7x_2
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_7x_2_support [\pcie_7x_2_support(link_cap_max_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [pio_ep_mem_access_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [pio_rx_engine_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [pio_tx_engine_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [pio_ep_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [pio_to_ctrl_default]
Compiling architecture rtl of entity xil_defaultlib.PIO [pio_default]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [pcie_app_7x_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_ep_7x [\xilinx_pcie_2_1_ep_7x(pl_fast_t...]
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default_1
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default_1
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:05:08 ; elapsed = 00:01:58 . Memory (MB): peak = 8516.293 ; gain = 0.000 ; free physical = 13018 ; free virtual = 22647
INFO: [USF-XSim-69] 'elaborate' step finished in '118' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:05:13 ; elapsed = 00:02:07 . Memory (MB): peak = 8516.293 ; gain = 0.000 ; free physical = 12629 ; free virtual = 22257
run all
[ 4995 ns ] : System Reset De-asserted...
[ 61345.323 ns ] : Transaction Reset is De-asserted
[ 63105.317 ns ] : Transaction Link is Up
[ 63105.317 ns ] : PCI EXPRESS BAR MEMORY/IO MAPPING PROCESS BEGUN..
            BAR 0 = 0x10000000 RANGE = 0xFFFFF800 MEM32 MAPPED
            BAR 1 = 0x00000000 RANGE = 0x00000000 DISABLED
            BAR 2 = 0x00000000 RANGE = 0x00000000 DISABLED
            BAR 3 = 0x00000000 RANGE = 0x00000000 DISABLED
            BAR 4 = 0x00000000 RANGE = 0x00000000 DISABLED
            BAR 5 = 0x00000000 RANGE = 0x00000000 DISABLED
            BAR 6 = 0x00000000 RANGE = 0x00000000 DISABLED
[ 63105.317 ns ] : Setting Core Configuration Space...
run: Time (s): cpu = 00:01:00 ; elapsed = 00:05:08 . Memory (MB): peak = 8516.293 ; gain = 0.000 ; free physical = 12612 ; free virtual = 22250
close_sim
INFO: xsimkernel Simulation Memory Usage: 573096 KB (Peak: 639660 KB), Simulation CPU Usage: 310220 ms
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_usrapp_com.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pcie_2_1_rport_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_pipe_pipeline.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_tx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/functional/sys_clk_gen_ds.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/functional/board_common.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_tx_pipeline.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_rx_null_gen.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_usrapp_tx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_tx_thrtl_ctl.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_pipe_misc.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pcie_axi_trn_bridge.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/kc705_pcie_x8_gen2_funcsim.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_rx_pipeline.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gt_common.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_usrapp_pl.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_core_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_drp.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gt_rx_valid_filter_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/synth/kc705_pcie_x8_gen2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_rxeq_scan.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_pipe_lane.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/functional/sys_clk_gen.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gtp_cpllpd_ovrd.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_eq.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_wrapper.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gtp_pipe_rate.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gt_wrapper.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_rate.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/xilinx_pcie_2_1_rport_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/tests/sample_tests1.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_reset.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_rx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie2_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_user.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pipe_sync.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_bram_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_usrapp_rx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_qpll_wrapper.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/tests/tests.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/kc705_pcie_x8_gen2_stub.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/sim/kc705_pcie_x8_gen2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_usrapp_cfg.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_axi_basic_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gtx_cpllpd_ovrd.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_qpll_drp.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/kc705_pcie_x8_gen2_pipe_clock.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_bram_top_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gt_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_pcie_brams_7x.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gtp_pipe_drp.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/imports/simulation/dsport/pci_exp_expect_tasks.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_qpll_reset.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/tb/vivado_sim/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2_gtp_pipe_reset.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
add_files {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_cfg_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc32.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/Crc16Gen.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_converters_1.0.0/pcie_to_axis_converter.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_converters_1.0.0/axis_to_pcie_converter.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_bram_1.0.0/bram_sp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_bram_1.0.0/bram_dp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_cfg_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_7x_3_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_3_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
ERROR: [VRFC 10-2934] 'PL_FAST_TRAIN' is already declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
ERROR: [VRFC 10-8530] module 'pcie_top_kc705' is ignored due to previous errors [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_7x_3_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_3_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_retry_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_user_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_alignment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp2tlp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_fc_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_symbols
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen1_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen3_byte_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen3_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lane_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ordered_set_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module os_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pack_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_cfg_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_crc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_flow_ctrl_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_lcrc16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_ltssm_downstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_phy_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retry_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retry_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlp2dllp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj board_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/EP_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EP_MEM'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/PIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/PIO_EP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_EP'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/PIO_EP_MEM_ACCESS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_EP_MEM_ACCESS'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/PIO_RX_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_RX_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/PIO_TO_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_TO_CTRL'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/PIO_TX_ENGINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PIO_TX_ENGINE'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/test_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pci_exp_usrapp_cfg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_cfg'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pci_exp_usrapp_pl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_pl'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pci_exp_usrapp_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pci_exp_usrapp_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pci_exp_usrapp_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_2_1_rport_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_2_1_rport_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_app_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_app_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_axi_trn_bridge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pcie_axi_trn_bridge'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/sys_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sys_clk_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/sys_clk_gen_ds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sys_clk_gen_ds'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/tests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tests'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/xilinx_pcie_2_1_rport_7x.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xilinx_pcie_2_1_rport_7x'
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/board.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'board'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:528]
ERROR: [VRFC 10-3353] formal port 'sys_rst_override_n' has no actual or default value [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
execute_script: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 8696.168 ; gain = 0.000 ; free physical = 12733 ; free virtual = 22430
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 8696.168 ; gain = 0.000 ; free physical = 12733 ; free virtual = 22430
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_7x_3_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_3_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:528]
ERROR: [VRFC 10-3353] formal port 'sys_rst_override_n' has no actual or default value [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 8713.102 ; gain = 0.000 ; free physical = 12693 ; free virtual = 22391
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 8713.102 ; gain = 1.000 ; free physical = 12693 ; free virtual = 22391
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_7x_3_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_3_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
ERROR: [VRFC 10-2934] 'PL_FAST_TRAIN' is already declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
ERROR: [VRFC 10-963] invalid initialization in declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:56]
WARNING: [VRFC 10-3419] illegal initial value of input port 'sys_rst_override_n' for module 'pcie_top_kc705' ignored [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:56]
ERROR: [VRFC 10-8530] module 'pcie_top_kc705' is ignored due to previous errors [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_7x_3_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_3_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
ERROR: [VRFC 10-2934] 'PL_FAST_TRAIN' is already declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
ERROR: [VRFC 10-963] invalid initialization in declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:56]
WARNING: [VRFC 10-3419] illegal initial value of input port 'sys_rst_override_n' for module 'pcie_top_kc705' ignored [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:56]
ERROR: [VRFC 10-8530] module 'pcie_top_kc705' is ignored due to previous errors [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_7x_3_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_3_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
ERROR: [VRFC 10-2934] 'PL_FAST_TRAIN' is already declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:631]
ERROR: [VRFC 10-8530] module 'pcie_top_kc705' is ignored due to previous errors [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_7x_3_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_3_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:527]
WARNING: [VRFC 10-4940] 'pcie_7x_3_pcie_top' remains a black box since it has no binding entity [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_2_1_rport_7x.vhd:1904]
WARNING: [VRFC 10-4940] 'pcie_7x_3_gt_top' remains a black box since it has no binding entity [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/imports/pcie_2_1_rport_7x.vhd:2583]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:333]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:336]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:514]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'QPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1019]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CLKRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1235]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'CPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1239]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'GTRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PCSRSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1265]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXMONITORSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1318]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TX8B10BBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'TXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXMARGIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1368]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'TXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1369]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1386]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXSEQUENCE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DMONITOROUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDOUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1412]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'RXCHARISCOMMA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1421]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'RXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1422]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDO' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXCLKCORCNT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'RXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1429]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1434]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" Line 1. Module ordered_set_handler(CLK_RATE=200,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" Line 1. Module block_alignment(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" Line 1. Module pack_data(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" Line 1. Module data_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" Line 5. Module frame_symbols(USER_WIDTH=5,KEEP_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" Line 1. Module lane_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" Line 1. Module os_generator(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" Line 9. Module pcie_datalink_init doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" Line 9. Module dllp_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" Line 11. Module dllp_receive(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_PAYLOAD_SIZE=256,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" Line 5. Module axis_user_demux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" Line 6. Module dllp_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" Line 2. Module dllp_fc_update(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" Line 6. Module dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" Line 1. Module pcie_cfg_wrapper(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" Line 4. Module pcie_config_decode(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" Line 4. Module pcie_config_mux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" Line 4. Module pcie_config_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" Line 4. Module pcie_config_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gen3_byte_scramble
Compiling module xil_defaultlib.gen3_scramble_default
Compiling module xil_defaultlib.byte_scramble
Compiling module xil_defaultlib.gen1_scramble_default
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.ordered_set_handler(CLK_RATE=200...
Compiling module xil_defaultlib.block_alignment(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.pack_data(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=20,DATA_W...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.data_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.phy_receive(CLK_RATE=200,MAX_NUM...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=3...
Compiling module xil_defaultlib.frame_symbols(USER_WIDTH=5,KEEP_...
Compiling module xil_defaultlib.lane_management(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.os_generator(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.phy_transmit(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.pcie_ltssm_downstream(CLK_RATE=2...
Compiling module xil_defaultlib.pcie_datalink_init
Compiling module xil_defaultlib.pcie_dllp_crc8
Compiling module xil_defaultlib.pcie_datalink_crc
Compiling module xil_defaultlib.pcie_flow_ctrl_init(STRB_WIDTH=4...
Compiling module xil_defaultlib.retry_management(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.axis_retry_fifo(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.retry_transmit(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.pcie_crc8
Compiling module xil_defaultlib.pcie_lcrc16
Compiling module xil_defaultlib.tlp2dllp(USER_WIDTH=5,S_COUNT=2,...
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=2,DATA_WIDT...
Compiling module xil_defaultlib.dllp_transmit(STRB_WIDTH=4,KEEP_...
Compiling module xil_defaultlib.axis_user_demux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.dllp_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.dllp_fc_update(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_fifo(DEPTH=768,DATA_WIDTH=3...
Compiling module xil_defaultlib.dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH...
Compiling module xil_defaultlib.pcie_config_decode(STRB_WIDTH=4,...
Compiling module xil_defaultlib.pcie_config_mux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.pcie_config_handler(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_config_reg
Compiling module xil_defaultlib.pcie_cfg_wrapper(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.dllp_receive(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.priority_encoder(WIDTH=3,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=3,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=3,DATA_WIDT...
Compiling module xil_defaultlib.pcie_datalink_layer(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_phy_top(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=64,S_K...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=32,S_K...
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [\PIO_EP_MEM_ACCESS(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [\PIO_RX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [\PIO_TX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [\PIO_EP(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [\PIO_TO_CTRL(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO [\PIO(tcq=1000)\]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [\pcie_app_7x(tcq=1000)\]
Compiling module unisims_ver.PLLE2_ADV(CLKIN1_PERIOD=5.0,CLKO...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_top_kc705(PL_LINK_CAP_MAX_L...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.pcie_7x_3_pipe_clock(PCIE_ASYNC_...
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling package xil_defaultlib.pcie_phy_pkg
Compiling package xil_defaultlib.pcie_datalink_pkg
Compiling package xil_defaultlib.pcie_config_reg_pkg
Compiling package xil_defaultlib.pcie_tlp_pkg
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:02:03 ; elapsed = 00:00:51 . Memory (MB): peak = 8764.207 ; gain = 0.000 ; free physical = 12784 ; free virtual = 22532
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance board.EP.PLLE2_ADV are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 8795.957 ; gain = 31.750 ; free physical = 12541 ; free virtual = 22289
run 10 us
[ 4995 ns ] : System Reset De-asserted...
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:02:08 . Memory (MB): peak = 8798.633 ; gain = 2.676 ; free physical = 12555 ; free virtual = 22343
close_sim
INFO: xsimkernel Simulation Memory Usage: 283116 KB (Peak: 333480 KB), Simulation CPU Usage: 130970 ms
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj board_vlog.prj
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'pcie_7x_2_pipe_clock' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
execute_script: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 13012 ; free virtual = 22773
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12599 ; free virtual = 22354
run all
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:00:14 ; elapsed = 00:02:29 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12652 ; free virtual = 22409
add_files {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_cfg_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_raw.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_mux.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc32.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/Crc16Gen.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_converters_1.0.0/pcie_to_axis_converter.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_converters_1.0.0/axis_to_pcie_converter.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_bram_1.0.0/bram_sp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_bram_1.0.0/bram_dp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv}
update_compile_order -fileset sources_1
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 573096 KB (Peak: 639660 KB), Simulation CPU Usage: 151720 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj board_vlog.prj
xvhdl --incr --relax -prj board_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/board.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'board'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'pcie_7x_2_pipe_clock' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.pcie_7x_2_pipe_clock(PCIE_ASYNC_...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(AER_BASE_PTR=...
Compiling module xil_defaultlib.pcie_7x_2_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_2_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LANE=6'...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_2_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling module xil_defaultlib.pcie_7x_2_core_top(KEEP_WIDTH=8)
Compiling module xil_defaultlib.pcie_7x_2_pcie2_top(c_component_...
Compiling module xil_defaultlib.pcie_7x_2
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_7x_2_support [\pcie_7x_2_support(link_cap_max_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [pio_ep_mem_access_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [pio_rx_engine_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [pio_tx_engine_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [pio_ep_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [pio_to_ctrl_default]
Compiling architecture rtl of entity xil_defaultlib.PIO [pio_default]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [pcie_app_7x_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_ep_7x [\xilinx_pcie_2_1_ep_7x(pl_fast_t...]
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default_1
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default_1
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:05:13 ; elapsed = 00:01:59 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12701 ; free virtual = 22481
INFO: [USF-XSim-69] 'elaborate' step finished in '119' seconds
launch_simulation: Time (s): cpu = 00:05:13 ; elapsed = 00:02:00 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12701 ; free virtual = 22481
Time resolution is 1 ps
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.EP.pcie_7x_2_support_i.pcie_7x_2_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:07:48 ; elapsed = 00:02:06 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12402 ; free virtual = 22177
run all
[ 4995 ns ] : System Reset De-asserted...
[ 61345.323 ns ] : Transaction Reset is De-asserted
[ 63105.317 ns ] : Transaction Link is Up
[ 63105.317 ns ] : PCI EXPRESS BAR MEMORY/IO MAPPING PROCESS BEGUN..
            BAR 0 = 0x10000000 RANGE = 0xFFFFF800 MEM32 MAPPED
            BAR 1 = 0x00000000 RANGE = 0x00000000 DISABLED
            BAR 2 = 0x00000000 RANGE = 0x00000000 DISABLED
            BAR 3 = 0x00000000 RANGE = 0x00000000 DISABLED
            BAR 4 = 0x00000000 RANGE = 0x00000000 DISABLED
            BAR 5 = 0x00000000 RANGE = 0x00000000 DISABLED
            BAR 6 = 0x00000000 RANGE = 0x00000000 DISABLED
[ 63105.317 ns ] : Setting Core Configuration Space...
run: Time (s): cpu = 00:00:27 ; elapsed = 00:04:11 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12466 ; free virtual = 22249
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 573096 KB (Peak: 639660 KB), Simulation CPU Usage: 252940 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj board_vlog.prj
xvhdl --incr --relax -prj board_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/board.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'board'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'pcie_top_kc705' remains a black box since it has no binding entity [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/board.vhd:237]
WARNING: [VRFC 10-9180] module 'BUFG' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/BUFG.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.pcie_7x_2_pipe_clock(PCIE_ASYNC_...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_2_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_2_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_2_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:04:05 ; elapsed = 00:01:18 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12771 ; free virtual = 22522
INFO: [USF-XSim-69] 'elaborate' step finished in '78' seconds
launch_simulation: Time (s): cpu = 00:04:05 ; elapsed = 00:01:18 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12771 ; free virtual = 22522
Time resolution is 1 ps
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:08:23 ; elapsed = 00:01:24 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12569 ; free virtual = 22315
run all
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12700 ; free virtual = 22445
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: xsimkernel Simulation Memory Usage: 320036 KB (Peak: 378600 KB), Simulation CPU Usage: 12870 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_retry_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_user_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_alignment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp2tlp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_fc_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_symbols
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen1_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen3_byte_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen3_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lane_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ordered_set_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module os_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pack_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_cfg_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_crc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_flow_ctrl_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_lcrc16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_ltssm_downstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_phy_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retry_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retry_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlp2dllp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:527]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:333]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:336]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:514]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'QPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1019]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CLKRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1235]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'CPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1239]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'GTRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PCSRSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1265]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXMONITORSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1318]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TX8B10BBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'TXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXMARGIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1368]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'TXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1369]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1386]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXSEQUENCE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DMONITOROUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDOUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1412]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'RXCHARISCOMMA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1421]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'RXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1422]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDO' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXCLKCORCNT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'RXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1429]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1434]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" Line 1. Module ordered_set_handler(CLK_RATE=200,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" Line 1. Module block_alignment(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" Line 1. Module pack_data(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" Line 1. Module data_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" Line 5. Module frame_symbols(USER_WIDTH=5,KEEP_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" Line 1. Module lane_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" Line 1. Module os_generator(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" Line 9. Module pcie_datalink_init doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" Line 9. Module dllp_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" Line 11. Module dllp_receive(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_PAYLOAD_SIZE=256,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" Line 5. Module axis_user_demux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" Line 6. Module dllp_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" Line 2. Module dllp_fc_update(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" Line 6. Module dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" Line 1. Module pcie_cfg_wrapper(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" Line 4. Module pcie_config_decode(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" Line 4. Module pcie_config_mux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" Line 4. Module pcie_config_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" Line 4. Module pcie_config_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
ERROR: [XSIM 43-4398] File "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/secureip/gtxe2_channel/gtxe2_channel_002.vp" Line 100938 : Unable to find owning scope. Unresolved Hier Name : Idrvr.disable_termination
execute_script: Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12776 ; free virtual = 22523
INFO: [USF-XSim-69] 'elaborate' step finished in '56' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12776 ; free virtual = 22523
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:527]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:333]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:336]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:514]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'QPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1019]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CLKRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1235]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'CPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1239]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'GTRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PCSRSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1265]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXMONITORSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1318]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TX8B10BBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'TXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXMARGIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1368]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'TXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1369]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1386]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXSEQUENCE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DMONITOROUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDOUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1412]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'RXCHARISCOMMA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1421]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'RXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1422]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDO' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXCLKCORCNT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'RXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1429]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1434]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" Line 1. Module ordered_set_handler(CLK_RATE=200,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" Line 1. Module block_alignment(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" Line 1. Module pack_data(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" Line 1. Module data_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" Line 5. Module frame_symbols(USER_WIDTH=5,KEEP_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" Line 1. Module lane_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" Line 1. Module os_generator(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" Line 9. Module pcie_datalink_init doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" Line 9. Module dllp_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" Line 11. Module dllp_receive(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_PAYLOAD_SIZE=256,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" Line 5. Module axis_user_demux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" Line 6. Module dllp_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" Line 2. Module dllp_fc_update(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" Line 6. Module dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" Line 1. Module pcie_cfg_wrapper(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" Line 4. Module pcie_config_decode(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" Line 4. Module pcie_config_mux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" Line 4. Module pcie_config_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" Line 4. Module pcie_config_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
ERROR: [XSIM 43-4398] File "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/secureip/gtxe2_channel/gtxe2_channel_002.vp" Line 100938 : Unable to find owning scope. Unresolved Hier Name : Idrvr.disable_termination
execute_script: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12771 ; free virtual = 22519
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12772 ; free virtual = 22519
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_bd_design "design_1"
Wrote  : </tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12760 ; free virtual = 22566
update_compile_order -fileset sources_1
create_ip -name ibert_7series_gtx -vendor xilinx.com -library ip -version 3.0 -module_name ibert_7series_gtx_0
set_property -dict [list CONFIG.C_SI_VER {General_ES/Production} CONFIG.C_PROTOCOL_1 {Custom_1} CONFIG.C_PROTOCOL_QUAD0 {Custom_1_/_3.125_Gbps} CONFIG.C_PROTOCOL_DATAWIDTH_1 {32} CONFIG.C_PROTOCOL_2 {Custom_2} CONFIG.C_PROTOCOL_DATAWIDTH_2 {32} CONFIG.C_PROTOCOL_3 {Custom_3} CONFIG.C_PROTOCOL_DATAWIDTH_3 {32} CONFIG.C_PROTOCOL_MAXLINERATE_1 {3.125} CONFIG.C_PROTOCOL_GT_COUNT_1 {1} CONFIG.C_PROTOCOL_RXREFCLK_FREQUENCY_1 {125.000} CONFIG.C_PROTOCOL_QUAD0 {Custom_1_/_3.125_Gbps} CONFIG.C_PROTOCOL_QUAD1 {None} CONFIG.C_PROTOCOL_QUAD2 {None} CONFIG.C_PROTOCOL_QUAD3 {None} CONFIG.C_PROTOCOL_QUAD4 {None} CONFIG.C_PROTOCOL_QUAD5 {None} CONFIG.C_PROTOCOL_QUAD6 {None} CONFIG.C_PROTOCOL_QUAD7 {None} CONFIG.C_PROTOCOL_QUAD8 {None} CONFIG.C_PROTOCOL_QUAD9 {None} CONFIG.C_PROTOCOL_QUAD10 {None} CONFIG.C_PROTOCOL_QUAD11 {None} CONFIG.C_PROTOCOL_QUAD12 {None} CONFIG.C_PROTOCOL_QUAD13 {None} CONFIG.C_PROTOCOL_QUAD14 {None} CONFIG.C_PROTOCOL_QUAD15 {None} CONFIG.C_REFCLK_SOURCE_QUAD_0 {MGTREFCLK0_115} CONFIG.C_REFCLK_SOURCE_QUAD_1 {None} CONFIG.C_REFCLK_SOURCE_QUAD_2 {None} CONFIG.C_REFCLK_SOURCE_QUAD_3 {None} CONFIG.C_REFCLK_SOURCE_QUAD_4 {None} CONFIG.C_REFCLK_SOURCE_QUAD_5 {None} CONFIG.C_REFCLK_SOURCE_QUAD_6 {None} CONFIG.C_REFCLK_SOURCE_QUAD_7 {None} CONFIG.C_REFCLK_SOURCE_QUAD_8 {None} CONFIG.C_REFCLK_SOURCE_QUAD_9 {None} CONFIG.C_REFCLK_SOURCE_QUAD_10 {None} CONFIG.C_REFCLK_SOURCE_QUAD_11 {None} CONFIG.C_REFCLK_SOURCE_QUAD_12 {None} CONFIG.C_REFCLK_SOURCE_QUAD_13 {None} CONFIG.C_REFCLK_SOURCE_QUAD_14 {None} CONFIG.C_REFCLK_SOURCE_QUAD_15 {None} CONFIG.C_CHANNEL_QUAD_0 {Channel_0} CONFIG.C_CHANNEL_QUAD_1 {Channel_0} CONFIG.C_CHANNEL_QUAD_2 {Channel_0} CONFIG.C_CHANNEL_QUAD_3 {Channel_0} CONFIG.C_CHANNEL_QUAD_4 {Channel_0} CONFIG.C_CHANNEL_QUAD_5 {Channel_0} CONFIG.C_CHANNEL_QUAD_6 {Channel_0} CONFIG.C_CHANNEL_QUAD_7 {Channel_0} CONFIG.C_CHANNEL_QUAD_8 {Channel_0} CONFIG.C_CHANNEL_QUAD_9 {Channel_0} CONFIG.C_CHANNEL_QUAD_10 {Channel_0} CONFIG.C_CHANNEL_QUAD_11 {Channel_0} CONFIG.C_CHANNEL_QUAD_12 {Channel_0} CONFIG.C_CHANNEL_QUAD_13 {Channel_0} CONFIG.C_CHANNEL_QUAD_14 {Channel_0} CONFIG.C_CHANNEL_QUAD_15 {Channel_0} CONFIG.C_RXOUTCLK_GT_LOCATION {QUAD_115} CONFIG.C_RXOUTCLK_PIN_STD {DIFF_SSTL15} CONFIG.C_SYSCLOCK_SOURCE_INT {External}] [get_ips ibert_7series_gtx_0]
generate_target {instantiation_template} [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ibert_7series_gtx_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ibert_7series_gtx_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ibert_7series_gtx_0'...
export_ip_user_files -of_objects [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0.xci] -directory /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.ip_user_files/sim_scripts -ip_user_files_dir /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.ip_user_files -ipstatic_source_dir /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.cache/compile_simlib/modelsim} {questa=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.cache/compile_simlib/questa} {xcelium=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.cache/compile_simlib/xcelium} {vcs=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.cache/compile_simlib/vcs} {riviera=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : </tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:527]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:333]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:336]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:514]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'QPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1019]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CLKRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1235]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'CPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1239]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'GTRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PCSRSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1265]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXMONITORSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1318]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TX8B10BBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'TXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXMARGIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1368]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'TXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1369]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1386]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXSEQUENCE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DMONITOROUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDOUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1412]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'RXCHARISCOMMA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1421]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'RXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1422]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDO' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXCLKCORCNT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'RXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1429]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1434]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" Line 1. Module ordered_set_handler(CLK_RATE=200,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" Line 1. Module block_alignment(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" Line 1. Module pack_data(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" Line 1. Module data_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" Line 5. Module frame_symbols(USER_WIDTH=5,KEEP_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" Line 1. Module lane_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" Line 1. Module os_generator(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" Line 9. Module pcie_datalink_init doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" Line 9. Module dllp_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" Line 11. Module dllp_receive(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_PAYLOAD_SIZE=256,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" Line 5. Module axis_user_demux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" Line 6. Module dllp_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" Line 2. Module dllp_fc_update(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" Line 6. Module dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" Line 1. Module pcie_cfg_wrapper(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" Line 4. Module pcie_config_decode(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" Line 4. Module pcie_config_mux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" Line 4. Module pcie_config_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" Line 4. Module pcie_config_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
ERROR: [XSIM 43-4398] File "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/secureip/gtxe2_channel/gtxe2_channel_002.vp" Line 100938 : Unable to find owning scope. Unresolved Hier Name : Idrvr.disable_termination
execute_script: Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12573 ; free virtual = 22443
INFO: [USF-XSim-69] 'elaborate' step finished in '56' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12574 ; free virtual = 22443
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_ip_run [get_files -of_objects [get_fileset sources_1] /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/ip/pcie_7x_2/pcie_7x_2.xci]
launch_runs pcie_7x_2_synth_1
[Fri Jul 11 23:29:20 2025] Launched pcie_7x_2_synth_1...
Run output will be captured here: /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.runs/pcie_7x_2_synth_1/runme.log
wait_on_run pcie_7x_2_synth_1
[Fri Jul 11 23:29:20 2025] Waiting for pcie_7x_2_synth_1 to finish...
[Fri Jul 11 23:29:25 2025] Waiting for pcie_7x_2_synth_1 to finish...
[Fri Jul 11 23:29:30 2025] Waiting for pcie_7x_2_synth_1 to finish...
[Fri Jul 11 23:29:35 2025] Waiting for pcie_7x_2_synth_1 to finish...
[Fri Jul 11 23:29:45 2025] Waiting for pcie_7x_2_synth_1 to finish...
[Fri Jul 11 23:29:55 2025] Waiting for pcie_7x_2_synth_1 to finish...
[Fri Jul 11 23:30:05 2025] Waiting for pcie_7x_2_synth_1 to finish...
[Fri Jul 11 23:30:15 2025] Waiting for pcie_7x_2_synth_1 to finish...
[Fri Jul 11 23:30:35 2025] Waiting for pcie_7x_2_synth_1 to finish...

*** Running vivado
    with args -log pcie_7x_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pcie_7x_2.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source pcie_7x_2.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2888.375 ; gain = 0.023 ; free physical = 11958 ; free virtual = 21847
Command: synth_design -top pcie_7x_2 -part xc7k325tffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 15 day(s)
INFO: [Common 17-1540] The version limit for your license is '2025.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2719223
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2896.379 ; gain = 0.000 ; free physical = 10117 ; free virtual = 20006
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/synth/pcie_7x_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pcie2_top' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie2_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_core_top' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_core_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pcie_top' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_axi_basic_top' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_axi_basic_rx' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_rx.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_axi_basic_rx_pipeline' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_axi_basic_rx_pipeline' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_rx_pipeline.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_axi_basic_rx_null_gen' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_rx_null_gen.v:252]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_axi_basic_rx_null_gen' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_rx_null_gen.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_axi_basic_rx' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_rx.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_axi_basic_tx' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_axi_basic_tx_thrtl_ctl' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx_thrtl_ctl.v:572]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_axi_basic_tx_thrtl_ctl' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx_thrtl_ctl.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_axi_basic_tx_pipeline' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_axi_basic_tx_pipeline' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_axi_basic_tx' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx.v:69]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_axi_basic_top' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pcie_7x' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pcie_bram_top_7x' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_bram_top_7x.v:71]
WARNING: [Synth 8-639] system function call 'time' not supported [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_bram_top_7x.v:138]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_bram_top_7x.v:138]
WARNING: [Synth 8-639] system function call 'time' not supported [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_bram_top_7x.v:139]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_bram_top_7x.v:139]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pcie_brams_7x' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_brams_7x.v:64]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pcie_bram_7x' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_bram_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' [/tools/C/research/tools/Xilinx/Vivado/2022.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:103900]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:103900]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pcie_bram_7x' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_bram_7x.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pcie_brams_7x' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_brams_7x.v:64]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pcie_bram_top_7x' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_bram_top_7x.v:71]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:84722]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:84722]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pcie_7x' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pcie_pipe_pipeline' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pcie_pipe_misc' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_pipe_misc.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pcie_pipe_misc' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_pipe_misc.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pcie_pipe_lane' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_pipe_lane.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pcie_pipe_lane' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_pipe_lane.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pcie_pipe_pipeline' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_pipe_pipeline.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pcie_top' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_gt_top' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_gt_rx_valid_filter_7x' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_rx_valid_filter_7x.v:190]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_gt_rx_valid_filter_7x' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_rx_valid_filter_7x.v:61]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pipe_wrapper' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_wrapper.v:155]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pipe_reset' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pipe_reset' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_qpll_reset' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_qpll_reset.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_qpll_reset' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_qpll_reset.v:65]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pipe_rate' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_rate.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pipe_rate' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_rate.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pipe_drp' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_drp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pipe_drp' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_drp.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pipe_eq' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_eq.v:66]
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_eq.v:401]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_rxeq_scan' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_rxeq_scan.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_rxeq_scan' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_rxeq_scan.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pipe_eq' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_eq.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_gt_common' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_qpll_drp' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_qpll_drp.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_qpll_drp' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_qpll_drp.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_qpll_wrapper' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_qpll_wrapper.v:66]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37795]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37795]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_gtp_cpllpd_ovrd' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_gtp_cpllpd_ovrd' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_qpll_wrapper' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_qpll_wrapper.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_gt_common' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pipe_user' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_user.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pipe_user' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_user.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pipe_sync' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_sync.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pipe_sync' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_gt_wrapper' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_wrapper.v:66]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37122]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37122]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_gtx_cpllpd_ovrd' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_gtx_cpllpd_ovrd' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_gt_wrapper' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_wrapper.v:66]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pipe_wrapper' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_wrapper.v:155]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_gt_top' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_top.v:61]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_core_top' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_core_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pcie2_top' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pcie2_top.v:58]
WARNING: [Synth 8-7071] port 'pipe_debug_0' of module 'pcie_7x_2_pcie2_top' is unconnected for instance 'inst' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/synth/pcie_7x_2.v:816]
WARNING: [Synth 8-7023] instance 'inst' of module 'pcie_7x_2_pcie2_top' has 295 connections declared, but only 294 given [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/synth/pcie_7x_2.v:816]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/synth/pcie_7x_2.v:53]
WARNING: [Synth 8-6014] Unused sequential element trn_rdllp_src_rdy_d_reg was removed.  [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx_thrtl_ctl.v:420]
WARNING: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx_thrtl_ctl.v:654]
WARNING: [Synth 8-6014] Unused sequential element flush_axi_reg was removed.  [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_axi_basic_tx_pipeline.v:527]
WARNING: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_rx_valid_filter_7x.v:134]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_rx_valid_filter_7x.v:143]
WARNING: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_gt_rx_valid_filter_7x.v:144]
WARNING: [Synth 8-6014] Unused sequential element resetovrd_disble.reset_cnt_reg was removed.  [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_user.v:383]
WARNING: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_user.v:561]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2_pipe_sync.v:612]
WARNING: [Synth 8-7129] Port GT_TXPHDLYRESET in module pcie_7x_2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_TXSYNCMODE in module pcie_7x_2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_TXSYNCIN in module pcie_7x_2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_TXSYNCALLIN in module pcie_7x_2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXSYNCMODE in module pcie_7x_2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXSYNCIN in module pcie_7x_2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXSYNCALLIN in module pcie_7x_2_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLLOCK_OUT[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTCLK_OUT[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTREFCLK_OUT[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLRESET[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_RST_N in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[0] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[0] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[0] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[0] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[0] in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module pcie_7x_2_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLM_IN_RS in module pcie_7x_2_gt_rx_valid_filter_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx1_polarity in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_compliance in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[1] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_char_is_k[0] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[15] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[14] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[13] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[12] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[11] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[10] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[9] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[8] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[7] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[6] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[5] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[4] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[3] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[2] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[1] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_data[0] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_elec_idle in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[1] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx1_powerdown[0] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx2_polarity in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_compliance in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[1] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_char_is_k[0] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[15] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[14] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[13] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[12] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[11] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[10] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[9] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[8] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[7] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[6] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[5] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[4] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[3] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[2] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[1] in module pcie_7x_2_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx2_data[0] in module pcie_7x_2_gt_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2896.379 ; gain = 0.000 ; free physical = 10919 ; free virtual = 20810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2896.379 ; gain = 0.000 ; free physical = 10920 ; free virtual = 20811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2896.379 ; gain = 0.000 ; free physical = 10920 ; free virtual = 20811
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2896.379 ; gain = 0.000 ; free physical = 10926 ; free virtual = 20816
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/synth/pcie_7x_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/synth/pcie_7x_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_7x_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_7x_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.runs/pcie_7x_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.runs/pcie_7x_2_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_7x_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_7x_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.223 ; gain = 0.000 ; free physical = 10966 ; free virtual = 20857
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3002.223 ; gain = 0.000 ; free physical = 10966 ; free virtual = 20857
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 11095 ; free virtual = 20985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 11095 ; free virtual = 20985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.runs/pcie_7x_2_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/phy_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/pl_received_hot_rst_cdc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 11094 ; free virtual = 20985
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_eios_det_reg' in module 'pcie_7x_2_gt_rx_valid_filter_7x'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_2_pipe_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_2_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_2_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie_7x_2_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie_7x_2_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_2_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'pcie_7x_2_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            EIOS_DET_IDL |                            00001 |                            00001
        EIOS_DET_NO_STR0 |                            00010 |                            00010
           EIOS_DET_STR0 |                            00100 |                            00100
           EIOS_DET_STR1 |                            01000 |                            01000
           EIOS_DET_DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'pcie_7x_2_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                00000000000000010 |                            00001
           FSM_CPLLRESET |                00000000000000001 |                            00010
            FSM_CPLLLOCK |                00000000100000000 |                            00101
                 FSM_DRP |                00100000000000000 |                            00110
             FSM_GTRESET |                00010000000000000 |                            00111
           FSM_MMCM_LOCK |                00000000000100000 |                            01100
           FSM_RESETDONE |                00000000000010000 |                            01101
             FSM_CPLL_PD |                00000000000000100 |                            01110
        FSM_TXSYNC_START |                00000000000001000 |                            01111
         FSM_TXSYNC_DONE |                00000001000000000 |                            10000
                FSM_IDLE |                00000010000000000 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_2_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_2_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_2_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'pcie_7x_2_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'pcie_7x_2_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie_7x_2_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'pcie_7x_2_pipe_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 11094 ; free virtual = 20986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 262   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 4     
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   7 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	  24 Input   18 Bit        Muxes := 1     
	   7 Input   18 Bit        Muxes := 2     
	  11 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 1     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   8 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 13    
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 30    
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  11 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	  32 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 53    
	   6 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 8     
	  32 Input    1 Bit        Muxes := 19    
	   5 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 17    
	  10 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[12]) is unused and will be removed from module pcie_7x_2_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module pcie_7x_2_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module pcie_7x_2_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module pcie_7x_2_pcie2_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 11117 ; free virtual = 21017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10950 ; free virtual = 20851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10915 ; free virtual = 20816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10917 ; free virtual = 20818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10926 ; free virtual = 20827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10926 ; free virtual = 20827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10926 ; free virtual = 20827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10926 ; free virtual = 20827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10926 ; free virtual = 20827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10926 ; free virtual = 20827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie_7x_2_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|pcie_7x_2_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|pcie_7x_2_pcie2_top | inst/ltssm_reg2_reg[5]                                                                    | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+--------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     1|
|2     |CARRY4        |    18|
|3     |GTXE2_CHANNEL |     1|
|4     |GTXE2_COMMON  |     1|
|5     |LUT1          |    46|
|6     |LUT2          |   109|
|7     |LUT3          |   157|
|8     |LUT4          |    91|
|9     |LUT5          |   155|
|10    |LUT6          |   190|
|11    |MUXF7         |    10|
|12    |PCIE_2        |     1|
|13    |RAMB36E1      |     8|
|14    |SRL16E        |     6|
|15    |SRLC32E       |     7|
|16    |FDCE          |     9|
|17    |FDPE          |     2|
|18    |FDRE          |  1017|
|19    |FDSE          |    21|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10926 ; free virtual = 20827
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 382 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3002.223 ; gain = 0.000 ; free physical = 10926 ; free virtual = 20827
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3002.223 ; gain = 105.844 ; free physical = 10926 ; free virtual = 20827
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3002.223 ; gain = 0.000 ; free physical = 11021 ; free virtual = 20921
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.098 ; gain = 0.000 ; free physical = 10959 ; free virtual = 20859
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9b4da480
INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 3044.098 ; gain = 155.723 ; free physical = 11254 ; free virtual = 21154
INFO: [Common 17-1381] The checkpoint '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.runs/pcie_7x_2_synth_1/pcie_7x_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pcie_7x_2, cache-ID = f08b03d0f3db53fd
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.runs/pcie_7x_2_synth_1/pcie_7x_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pcie_7x_2_utilization_synth.rpt -pb pcie_7x_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 23:30:26 2025...
[Fri Jul 11 23:30:35 2025] pcie_7x_2_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:15 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12590 ; free virtual = 22485
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: xilinx_pcie_2_1_ep_7x
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8798.633 ; gain = 0.000 ; free physical = 12501 ; free virtual = 22395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xilinx_pcie_2_1_ep_7x' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_2_1_ep_7x.vhd:89]
INFO: [Synth 8-113] binding component instance 'refclk_ibuf' to cell 'IBUFDS_GTE2' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_2_1_ep_7x.vhd:594]
INFO: [Synth 8-113] binding component instance 'sys_reset_n_ibuf' to cell 'IBUF' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_2_1_ep_7x.vhd:602]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 2 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 2 - type: integer 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
INFO: [Synth 8-3491] module 'pcie_7x_2_support' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_support.vhd:66' bound to instance 'pcie_7x_2_support_i' of component 'pcie_7x_2_support' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_2_1_ep_7x.vhd:617]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_2_support' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_support.vhd:329]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 2 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 2 - type: integer 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 1 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 2 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 2 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'pcie_7x_2_pipe_clock' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v:66' bound to instance 'pipe_clock_i' of component 'pcie_7x_2_pipe_clock' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_support.vhd:614]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2_pipe_clock' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v:66]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 1 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 2 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 2 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1143]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1143]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2_pipe_clock' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v:66]
INFO: [Synth 8-3491] module 'pcie_7x_2' declared at '/tools/C/research/pcie/kc705-pcie-dma-gen2/scripts/.Xil/Vivado-2680653-capc-ub22-is/realtime/pcie_7x_2_stub.v:5' bound to instance 'pcie_7x_2_i' of component 'pcie_7x_2' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_support.vhd:672]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_2' [/tools/C/research/pcie/kc705-pcie-dma-gen2/scripts/.Xil/Vivado-2680653-capc-ub22-is/realtime/pcie_7x_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_2' (0#1) [/tools/C/research/pcie/kc705-pcie-dma-gen2/scripts/.Xil/Vivado-2680653-capc-ub22-is/realtime/pcie_7x_2_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_2_support' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_support.vhd:329]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-3491] module 'pcie_app_7x' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_app_7x.vhd:63' bound to instance 'app' of component 'pcie_app_7x' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_2_1_ep_7x.vhd:880]
INFO: [Synth 8-638] synthesizing module 'pcie_app_7x' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_app_7x.vhd:149]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-3491] module 'PIO' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd:69' bound to instance 'PIO_interface' of component 'PIO' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_app_7x.vhd:271]
INFO: [Synth 8-638] synthesizing module 'PIO' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd:106]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-3491] module 'PIO_EP' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:63' bound to instance 'PIO_EP_inst' of component 'PIO_EP' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd:182]
INFO: [Synth 8-638] synthesizing module 'PIO_EP' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:98]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-3491] module 'PIO_EP_MEM_ACCESS' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:69' bound to instance 'EP_MEM_inst' of component 'PIO_EP_MEM_ACCESS' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:237]
INFO: [Synth 8-638] synthesizing module 'PIO_EP_MEM_ACCESS' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:96]
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:326]
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:377]
INFO: [Synth 8-3491] module 'EP_MEM' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:66' bound to instance 'EP_MEM_inst' of component 'EP_MEM' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:419]
INFO: [Synth 8-638] synthesizing module 'EP_MEM' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:114]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ep_io_mem_inst' to cell 'RAMB36E1' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:153]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ep_mem32_inst' to cell 'RAMB36E1' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:364]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ep_mem64_inst' to cell 'RAMB36E1' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:576]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ep_mem_erom_inst' to cell 'RAMB36E1' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:787]
INFO: [Synth 8-256] done synthesizing module 'EP_MEM' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP_MEM_ACCESS' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:96]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-3491] module 'PIO_RX_ENGINE' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_RX_ENGINE.vhd:63' bound to instance 'EP_RX_inst' of component 'PIO_RX_ENGINE' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:263]
INFO: [Synth 8-638] synthesizing module 'PIO_RX_ENGINE' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_RX_ENGINE.vhd:119]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-256] done synthesizing module 'PIO_RX_ENGINE' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_RX_ENGINE.vhd:119]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-3491] module 'PIO_TX_ENGINE' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:114' bound to instance 'EP_TX_inst' of component 'PIO_TX_ENGINE' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:305]
INFO: [Synth 8-638] synthesizing module 'PIO_TX_ENGINE' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:156]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:223]
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:249]
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:314]
INFO: [Synth 8-256] done synthesizing module 'PIO_TX_ENGINE' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:98]
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-3491] module 'PIO_TO_CTRL' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TO_CTRL.vhd:62' bound to instance 'PIO_TO_inst' of component 'PIO_TO_CTRL' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd:219]
INFO: [Synth 8-638] synthesizing module 'PIO_TO_CTRL' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TO_CTRL.vhd:78]
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000001111101000 
INFO: [Synth 8-256] done synthesizing module 'PIO_TO_CTRL' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TO_CTRL.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'PIO' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'pcie_app_7x' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_app_7x.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'xilinx_pcie_2_1_ep_7x' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_2_1_ep_7x.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element pclk_sel_slave_reg was removed.  [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v:589]
WARNING: [Synth 8-7129] Port req_be[7] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_be[6] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_be[5] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_be[4] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_addr[1] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_addr[0] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[7] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[6] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[5] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[4] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[3] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[2] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[1] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[0] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[21] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[20] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[19] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[18] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[17] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[16] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[15] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[14] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[13] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[12] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[11] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[10] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[9] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[7] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[6] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[5] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[4] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[3] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[1] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[0] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_be[7] in module PIO_EP_MEM_ACCESS is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_be[6] in module PIO_EP_MEM_ACCESS is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_be[5] in module PIO_EP_MEM_ACCESS is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_be[4] in module PIO_EP_MEM_ACCESS is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_CLK in module pcie_7x_2_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[0] in module pcie_7x_2_pipe_clock is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8803.887 ; gain = 5.254 ; free physical = 12516 ; free virtual = 22411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8821.699 ; gain = 23.066 ; free physical = 12515 ; free virtual = 22411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8821.699 ; gain = 23.066 ; free physical = 12515 ; free virtual = 22411
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/pcie_7x_2.dcp' for cell 'pcie_7x_2_support_i/pcie_7x_2_i'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8827.637 ; gain = 0.000 ; free physical = 12516 ; free virtual = 22411
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'pcie_7x_2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2-PCIE_X0Y0.xdc] for cell 'pcie_7x_2_support_i/pcie_7x_2_i/inst'
Finished Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2-PCIE_X0Y0.xdc] for cell 'pcie_7x_2_support_i/pcie_7x_2_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/ip/pcie_7x_2/source/pcie_7x_2-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pcie_2_1_ep_7x_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pcie_2_1_ep_7x_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc]
Finished Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pcie_2_1_ep_7x_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pcie_2_1_ep_7x_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pcie_2_1_ep_7x_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pcie_2_1_ep_7x_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9000.242 ; gain = 0.000 ; free physical = 12433 ; free virtual = 22329
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9180.574 ; gain = 381.941 ; free physical = 12344 ; free virtual = 22244
63 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 9180.574 ; gain = 381.941 ; free physical = 12344 ; free virtual = 22244
set_property top pcie_top_kc705 [current_fileset]
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:75]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:76]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:77]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:79]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:80]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:81]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:82]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:83]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:84]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:85]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:86]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:87]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:88]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:56]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:57]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:58]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:59]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:60]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:61]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:62]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:63]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:64]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:65]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:66]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:67]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:68]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:69]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:77]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:78]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:79]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:80]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:81]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:82]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:83]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:84]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:85]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:86]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_phy_top' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:105]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_phy_top' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:106]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_phy_top' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:107]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'axis_arb_mux' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:96]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'axis_arb_mux' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:98]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'axis_fifo' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:137]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'axis_fifo' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:139]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'priority_encoder' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v:47]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'priority_encoder' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v:48]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:628]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:629]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:630]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:633]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:634]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:635]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:636]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:637]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:638]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:647]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9266.625 ; gain = 0.000 ; free physical = 11732 ; free virtual = 21655
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie_top_kc705' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37795]
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_FBDIV bound to: 10'b0011100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37795]
WARNING: [Synth 8-689] width (9) of port connection 'DRPADDR' does not match port width (8) of module 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1011]
WARNING: [Synth 8-7071] port 'QPLLDMONITOR' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLFBCLKLOST' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLREFCLKLOST' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'REFCLKOUTMONITOR' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'BGBYPASSB' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'BGMONITORENB' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'BGPDB' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'BGRCALOVRD' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTGREFCLK' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTNORTHREFCLK0' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTNORTHREFCLK1' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTREFCLK1' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTSOUTHREFCLK0' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTSOUTHREFCLK1' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'PMARSVD' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLLOCKDETCLK' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLOUTRESET' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLRSVD1' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLRSVD2' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'RCALENB' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7023] instance 'GTXE2_COMMON' of module 'GTXE2_COMMON' has 35 connections declared, but only 15 given [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37122]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 9 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 7 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: TRUE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 1994880 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000000010000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 8 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b101 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 8 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37122]
WARNING: [Synth 8-689] width (1) of port connection 'DMONITOROUT' does not match port width (8) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1405]
WARNING: [Synth 8-689] width (1) of port connection 'PCSRSVDOUT' does not match port width (16) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1412]
WARNING: [Synth 8-689] width (1) of port connection 'RXCHARISCOMMA' does not match port width (8) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1421]
WARNING: [Synth 8-689] width (4) of port connection 'RXCHARISK' does not match port width (8) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1422]
WARNING: [Synth 8-689] width (1) of port connection 'RXCHBONDO' does not match port width (5) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1423]
WARNING: [Synth 8-689] width (1) of port connection 'RXCLKCORCNT' does not match port width (2) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1424]
WARNING: [Synth 8-689] width (32) of port connection 'RXDATA' does not match port width (64) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1429]
WARNING: [Synth 8-689] width (2) of port connection 'RXHEADER' does not match port width (3) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1434]
WARNING: [Synth 8-7071] port 'RXDFEVSEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1232]
WARNING: [Synth 8-7023] instance 'GTXE2_CHANNEL' of module 'GTXE2_CHANNEL' has 230 connections declared, but only 229 given [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1232]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
INFO: [Synth 8-6157] synthesizing module 'pcie_phy_top' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:2]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter IS_ROOT_PORT bound to: 1 - type: integer 
	Parameter LINK_NUM bound to: 0 - type: integer 
	Parameter IS_UPSTREAM bound to: 0 - type: integer 
	Parameter CROSSLINK_EN bound to: 0 - type: integer 
	Parameter UPCONFIG_EN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'phy_receive' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:1]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scrambler' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gen3_scramble' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gen3_byte_scramble' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gen3_byte_scramble' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gen3_scramble' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gen1_scramble' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv:1]
INFO: [Synth 8-6157] synthesizing module 'byte_scramble' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'byte_scramble' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gen1_scramble' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'scrambler' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ordered_set_handler' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv:1]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ordered_set_handler' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_alignment' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'block_alignment' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pack_data' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_data' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronous_fifo' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv:1]
	Parameter DEPTH bound to: 32'sb00000000000000000000000000010100 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000100111 
INFO: [Synth 8-6155] done synthesizing module 'synchronous_fifo' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_handler' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_register' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 1'b1 
	Parameter ID_ENABLE bound to: 1'b0 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 1'b0 
	Parameter DEST_WIDTH bound to: 1 - type: integer 
	Parameter USER_ENABLE bound to: 1'b1 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
INFO: [Synth 8-6155] done synthesizing module 'data_handler' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'phy_receive' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:1]
INFO: [Synth 8-6157] synthesizing module 'phy_transmit' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:2]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frame_symbols' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv:5]
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1'b1 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'frame_symbols' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv:5]
INFO: [Synth 8-6157] synthesizing module 'lane_management' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lane_management' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:1]
INFO: [Synth 8-6157] synthesizing module 'os_generator' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv:1]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'os_generator' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'phy_transmit' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pcie_ltssm_downstream' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:9]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
ERROR: [Synth 8-359] invalid assignment pattern [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:328]
ERROR: [Synth 8-6156] failed synthesizing module 'pcie_ltssm_downstream' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:9]
ERROR: [Synth 8-6156] failed synthesizing module 'pcie_phy_top' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:2]
ERROR: [Synth 8-6156] failed synthesizing module 'pcie_top_kc705' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9266.625 ; gain = 0.000 ; free physical = 11655 ; free virtual = 21578
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9266.625 ; gain = 0.000 ; free physical = 11678 ; free virtual = 21601
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:75]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:76]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:77]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:79]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:80]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:81]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:82]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:83]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:84]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:85]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:86]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:87]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_receive' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:88]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:56]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:57]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:58]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:59]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:60]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:61]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:62]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:63]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:64]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:65]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:66]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:67]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:68]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'dllp_transmit' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:69]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:77]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:78]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:79]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:80]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:81]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:82]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:83]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:84]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:85]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_datalink_layer' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:86]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_phy_top' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:105]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_phy_top' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:106]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_phy_top' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:107]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'axis_arb_mux' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:96]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'axis_arb_mux' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:98]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'axis_fifo' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:137]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'axis_fifo' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:139]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'priority_encoder' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v:47]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'priority_encoder' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v:48]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:628]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:629]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:630]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:633]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:634]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:635]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:636]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:637]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:638]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'pcie_top_kc705' with formal parameter declaration list [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:647]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9324.641 ; gain = 0.000 ; free physical = 11595 ; free virtual = 21540
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie_top_kc705' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37795]
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_FBDIV bound to: 10'b0011100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37795]
WARNING: [Synth 8-689] width (9) of port connection 'DRPADDR' does not match port width (8) of module 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1011]
WARNING: [Synth 8-7071] port 'QPLLDMONITOR' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLFBCLKLOST' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLREFCLKLOST' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'REFCLKOUTMONITOR' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'BGBYPASSB' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'BGMONITORENB' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'BGPDB' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'BGRCALOVRD' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTGREFCLK' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTNORTHREFCLK0' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTNORTHREFCLK1' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTREFCLK1' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTSOUTHREFCLK0' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'GTSOUTHREFCLK1' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'PMARSVD' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLLOCKDETCLK' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLOUTRESET' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLRSVD1' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'QPLLRSVD2' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7071] port 'RCALENB' of module 'GTXE2_COMMON' is unconnected for instance 'GTXE2_COMMON' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
WARNING: [Synth 8-7023] instance 'GTXE2_COMMON' of module 'GTXE2_COMMON' has 35 connections declared, but only 15 given [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1009]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37122]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 9 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 7 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: TRUE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 1994880 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000000010000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 8 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b101 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 8 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:37122]
WARNING: [Synth 8-689] width (1) of port connection 'DMONITOROUT' does not match port width (8) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1405]
WARNING: [Synth 8-689] width (1) of port connection 'PCSRSVDOUT' does not match port width (16) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1412]
WARNING: [Synth 8-689] width (1) of port connection 'RXCHARISCOMMA' does not match port width (8) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1421]
WARNING: [Synth 8-689] width (4) of port connection 'RXCHARISK' does not match port width (8) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1422]
WARNING: [Synth 8-689] width (1) of port connection 'RXCHBONDO' does not match port width (5) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1423]
WARNING: [Synth 8-689] width (1) of port connection 'RXCLKCORCNT' does not match port width (2) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1424]
WARNING: [Synth 8-689] width (32) of port connection 'RXDATA' does not match port width (64) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1429]
WARNING: [Synth 8-689] width (2) of port connection 'RXHEADER' does not match port width (3) of module 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1434]
WARNING: [Synth 8-7071] port 'RXDFEVSEN' of module 'GTXE2_CHANNEL' is unconnected for instance 'GTXE2_CHANNEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1232]
WARNING: [Synth 8-7023] instance 'GTXE2_CHANNEL' of module 'GTXE2_CHANNEL' has 230 connections declared, but only 229 given [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1232]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
INFO: [Synth 8-6157] synthesizing module 'pcie_phy_top' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:2]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter IS_ROOT_PORT bound to: 1 - type: integer 
	Parameter LINK_NUM bound to: 0 - type: integer 
	Parameter IS_UPSTREAM bound to: 0 - type: integer 
	Parameter CROSSLINK_EN bound to: 0 - type: integer 
	Parameter UPCONFIG_EN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'phy_receive' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:1]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scrambler' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gen3_scramble' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gen3_byte_scramble' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gen3_byte_scramble' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gen3_scramble' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv:1]
INFO: [Synth 8-6157] synthesizing module 'gen1_scramble' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv:1]
INFO: [Synth 8-6157] synthesizing module 'byte_scramble' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'byte_scramble' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gen1_scramble' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'scrambler' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ordered_set_handler' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv:1]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ordered_set_handler' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_alignment' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'block_alignment' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pack_data' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_data' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronous_fifo' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv:1]
	Parameter DEPTH bound to: 32'sb00000000000000000000000000010100 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000000100111 
INFO: [Synth 8-6155] done synthesizing module 'synchronous_fifo' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_handler' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_register' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 1'b1 
	Parameter ID_ENABLE bound to: 1'b0 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 1'b0 
	Parameter DEST_WIDTH bound to: 1 - type: integer 
	Parameter USER_ENABLE bound to: 1'b1 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
INFO: [Synth 8-6155] done synthesizing module 'data_handler' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'phy_receive' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:1]
INFO: [Synth 8-6157] synthesizing module 'phy_transmit' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:2]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frame_symbols' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv:5]
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1'b1 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'frame_symbols' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv:5]
INFO: [Synth 8-6157] synthesizing module 'lane_management' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lane_management' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:1]
INFO: [Synth 8-6157] synthesizing module 'os_generator' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv:1]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'os_generator' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'phy_transmit' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pcie_ltssm_downstream' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:9]
	Parameter CLK_RATE bound to: 200 - type: integer 
	Parameter MAX_NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_ltssm_downstream' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:9]
INFO: [Synth 8-6157] synthesizing module 'pcie_datalink_layer' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:15]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter RX_FIFO_SIZE bound to: 32'sb00000000000000000000000000000011 
	Parameter RETRY_TLP_SIZE bound to: 32'sb00000000000000000000000000000011 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6157] synthesizing module 'pcie_datalink_init' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'pcie_datalink_init' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv:9]
INFO: [Synth 8-6157] synthesizing module 'pcie_flow_ctrl_init' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6157] synthesizing module 'pcie_datalink_crc' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv:26]
INFO: [Synth 8-6157] synthesizing module 'pcie_dllp_crc8' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pcie_dllp_crc8' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pcie_datalink_crc' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'pcie_flow_ctrl_init' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv:2]
INFO: [Synth 8-6157] synthesizing module 'dllp_transmit' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:9]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter S_COUNT bound to: 32'sb00000000000000000000000000000010 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
	Parameter RETRY_TLP_SIZE bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'retry_management' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv:6]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter S_COUNT bound to: 32'sb00000000000000000000000000000001 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
	Parameter RAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RETRY_TLP_SIZE bound to: 32'sb00000000000000000000000000000011 
	Parameter RAM_ADDR_WIDTH bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'retry_management' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv:6]
INFO: [Synth 8-6157] synthesizing module 'retry_transmit' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv:4]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter S_COUNT bound to: 32'sb00000000000000000000000000000010 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
	Parameter RAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RETRY_TLP_SIZE bound to: 32'sb00000000000000000000000000000011 
	Parameter RAM_ADDR_WIDTH bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'axis_retry_fifo' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv:6]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6155] done synthesizing module 'axis_retry_fifo' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'retry_transmit' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tlp2dllp' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:5]
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter S_COUNT bound to: 32'sb00000000000000000000000000000010 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'axis_register__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 1'b1 
	Parameter ID_ENABLE bound to: 1'b0 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 1'b0 
	Parameter DEST_WIDTH bound to: 1 - type: integer 
	Parameter USER_ENABLE bound to: 1'b1 
	Parameter USER_WIDTH bound to: 3 - type: integer 
	Parameter REG_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register__parameterized0' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [Synth 8-689] width (5) of port connection 's_axis_tuser' does not match port width (3) of module 'axis_register__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [Synth 8-689] width (5) of port connection 'm_axis_tuser' does not match port width (3) of module 'axis_register__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [Synth 8-689] width (5) of port connection 's_axis_tuser' does not match port width (3) of module 'axis_register__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [Synth 8-689] width (5) of port connection 'm_axis_tuser' does not match port width (3) of module 'axis_register__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [Synth 8-689] width (5) of port connection 's_axis_tuser' does not match port width (3) of module 'axis_register__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [Synth 8-689] width (5) of port connection 'm_axis_tuser' does not match port width (3) of module 'axis_register__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
INFO: [Synth 8-6157] synthesizing module 'pcie_lcrc16' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pcie_crc8' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pcie_crc8' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pcie_lcrc16' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tlp2dllp' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:5]
WARNING: [Synth 8-689] width (2) of port connection 's_axis_tvalid' does not match port width (1) of module 'tlp2dllp' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [Synth 8-689] width (2) of port connection 's_axis_tlast' does not match port width (1) of module 'tlp2dllp' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [Synth 8-689] width (2) of port connection 's_axis_tready' does not match port width (1) of module 'tlp2dllp' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [Synth 8-689] width (12) of port connection 'seq_num_o' does not match port width (16) of module 'tlp2dllp' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter S_ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dllp_transmit' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:9]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_tready' does not match port width (2) of module 'dllp_transmit' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
INFO: [Synth 8-6157] synthesizing module 'dllp_receive' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
	Parameter RX_FIFO_SIZE bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'axis_user_demux' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv:5]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
	Parameter RX_FIFO_SIZE bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'axis_user_demux' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv:5]
INFO: [Synth 8-6157] synthesizing module 'dllp_handler' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv:6]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dllp_handler' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv:6]
INFO: [Synth 8-6157] synthesizing module 'dllp_fc_update' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6155] done synthesizing module 'dllp_fc_update' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv:2]
INFO: [Synth 8-6157] synthesizing module 'dllp2tlp' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv:6]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter MAX_PAYLOAD_SIZE bound to: 32'sb00000000000000000000000100000000 
	Parameter RX_FIFO_SIZE bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 768 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1'b1 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dllp2tlp' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv:6]
INFO: [Synth 8-6157] synthesizing module 'pcie_cfg_wrapper' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 32'sb00000000000000000000000100000000 
	Parameter TLP_STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter TLP_HDR_WIDTH bound to: 32'sb00000000000000000000000010000000 
INFO: [Synth 8-6157] synthesizing module 'pcie_config_decode' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv:4]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 32'sb00000000000000000000000000000001 
	Parameter TLP_DATA_WIDTH bound to: 32'sb00000000000000000000000100000000 
	Parameter TLP_STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter TLP_HDR_WIDTH bound to: 32'sb00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'pcie_config_decode' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pcie_config_mux' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv:4]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 32'sb00000000000000000000000000000001 
	Parameter TLP_DATA_WIDTH bound to: 32'sb00000000000000000000000100000000 
	Parameter TLP_STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter TLP_HDR_WIDTH bound to: 32'sb00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'pcie_config_mux' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pcie_config_handler' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:4]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 32'sb00000000000000000000000000000001 
	Parameter TLP_DATA_WIDTH bound to: 32'sb00000000000000000000000100000000 
	Parameter TLP_STRB_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter TLP_HDR_WIDTH bound to: 32'sb00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'pcie_config_handler' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pcie_config_reg' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'pcie_config_reg' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv:4]
WARNING: [Synth 8-689] width (32) of port connection 's_axil_awaddr' does not match port width (9) of module 'pcie_config_reg' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [Synth 8-689] width (32) of port connection 's_axil_araddr' does not match port width (9) of module 'pcie_config_reg' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
INFO: [Synth 8-6155] done synthesizing module 'pcie_cfg_wrapper' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'dllp_receive' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv:11]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter S_ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 5 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized0' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized0' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux__parameterized0' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_datalink_layer' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'pcie_phy_top' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:2]
WARNING: [Synth 8-689] width (1) of port connection 'm_tlp_axis_tdata' does not match port width (32) of module 'pcie_phy_top' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:332]
WARNING: [Synth 8-689] width (1) of port connection 'm_tlp_axis_tkeep' does not match port width (4) of module 'pcie_phy_top' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:333]
WARNING: [Synth 8-689] width (1) of port connection 'm_tlp_axis_tuser' does not match port width (5) of module 'pcie_phy_top' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:336]
INFO: [Synth 8-6157] synthesizing module 'axis_adapter' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v:34]
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 32 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter ID_ENABLE bound to: 1'b0 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 1'b0 
	Parameter DEST_WIDTH bound to: 1 - type: integer 
	Parameter USER_ENABLE bound to: 1'b1 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_adapter' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_adapter__parameterized0' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v:34]
	Parameter S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1'b0 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 1'b0 
	Parameter DEST_WIDTH bound to: 1 - type: integer 
	Parameter USER_ENABLE bound to: 1'b1 
	Parameter USER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_adapter__parameterized0' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v:34]
INFO: [Synth 8-638] synthesizing module 'pcie_app_7x' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_app_7x.vhd:149]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'PIO' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd:69' bound to instance 'PIO_interface' of component 'PIO' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_app_7x.vhd:271]
INFO: [Synth 8-638] synthesizing module 'PIO' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd:106]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'PIO_EP' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:63' bound to instance 'PIO_EP_inst' of component 'PIO_EP' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd:182]
INFO: [Synth 8-638] synthesizing module 'PIO_EP' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:98]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'PIO_EP_MEM_ACCESS' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:69' bound to instance 'EP_MEM_inst' of component 'PIO_EP_MEM_ACCESS' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:237]
INFO: [Synth 8-638] synthesizing module 'PIO_EP_MEM_ACCESS' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:96]
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:326]
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:377]
INFO: [Synth 8-3491] module 'EP_MEM' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:66' bound to instance 'EP_MEM_inst' of component 'EP_MEM' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:419]
INFO: [Synth 8-638] synthesizing module 'EP_MEM' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:114]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ep_io_mem_inst' to cell 'RAMB36E1' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:153]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ep_mem32_inst' to cell 'RAMB36E1' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:364]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ep_mem64_inst' to cell 'RAMB36E1' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:576]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ep_mem_erom_inst' to cell 'RAMB36E1' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:787]
INFO: [Synth 8-256] done synthesizing module 'EP_MEM' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/EP_MEM.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP_MEM_ACCESS' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP_MEM_ACCESS.vhd:96]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'PIO_RX_ENGINE' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_RX_ENGINE.vhd:63' bound to instance 'EP_RX_inst' of component 'PIO_RX_ENGINE' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:263]
INFO: [Synth 8-638] synthesizing module 'PIO_RX_ENGINE' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_RX_ENGINE.vhd:119]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'PIO_RX_ENGINE' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_RX_ENGINE.vhd:119]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'PIO_TX_ENGINE' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:114' bound to instance 'EP_TX_inst' of component 'PIO_TX_ENGINE' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:305]
INFO: [Synth 8-638] synthesizing module 'PIO_TX_ENGINE' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:156]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:223]
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:249]
INFO: [Synth 8-226] default block is never used [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:314]
INFO: [Synth 8-256] done synthesizing module 'PIO_TX_ENGINE' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TX_ENGINE.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_EP.vhd:98]
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'PIO_TO_CTRL' declared at '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TO_CTRL.vhd:62' bound to instance 'PIO_TO_inst' of component 'PIO_TO_CTRL' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd:219]
INFO: [Synth 8-638] synthesizing module 'PIO_TO_CTRL' [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TO_CTRL.vhd:78]
	Parameter TCQ bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'PIO_TO_CTRL' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO_TO_CTRL.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'PIO' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/PIO.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'pcie_app_7x' (0#1) [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_app_7x.vhd:149]
WARNING: [Synth 8-689] width (5) of port connection 's_axis_tx_tuser' does not match port width (4) of module 'pcie_app_7x' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:543]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89396]
	Parameter CLKFBOUT_MULT bound to: 5 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/C/research/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89396]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'DO' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'DRDY' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'CLKIN2' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'CLKINSEL' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'DADDR' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'DCLK' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'DEN' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'DI' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7071] port 'DWE' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:898]
INFO: [Synth 8-6155] done synthesizing module 'pcie_top_kc705' (0#1) [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
WARNING: [Synth 8-6014] Unused sequential element ts1_ts2_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv:68]
WARNING: [Synth 8-6014] Unused sequential element is_skp_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv:70]
WARNING: [Synth 8-6014] Unused sequential element data_k_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv:79]
WARNING: [Synth 8-87] always_comb on 'eieos_detected_reg' did not result in combinational logic [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv:156]
WARNING: [Synth 8-6014] Unused sequential element data_k_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv:54]
WARNING: [Synth 8-6014] Unused sequential element skp0_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv:115]
WARNING: [Synth 8-6014] Unused sequential element skp1_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv:116]
WARNING: [Synth 8-6014] Unused sequential element skp2_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv:117]
WARNING: [Synth 8-6014] Unused sequential element skp3_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv:118]
WARNING: [Synth 8-6014] Unused sequential element word_count_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv:99]
WARNING: [Synth 8-6014] Unused sequential element tlp_byte_count_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv:103]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:169]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:170]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:176]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:177]
WARNING: [Synth 8-6014] Unused sequential element data_valid_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:122]
WARNING: [Synth 8-6014] Unused sequential element is_dllp_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:127]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:290]
WARNING: [Synth 8-6014] Unused sequential element is_tlp_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv:105]
WARNING: [Synth 8-6014] Unused sequential element is_dllp_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv:106]
WARNING: [Synth 8-87] always_comb on 'fifo_axis_tready_reg' did not result in combinational logic [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv:232]
WARNING: [Synth 8-6014] Unused sequential element axis_sync_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:154]
WARNING: [Synth 8-6014] Unused sequential element data_in_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:169]
WARNING: [Synth 8-6014] Unused sequential element pkt_count_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:172]
WARNING: [Synth 8-6014] Unused sequential element word_count_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:173]
WARNING: [Synth 8-6014] Unused sequential element replace_lane_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:176]
WARNING: [Synth 8-6014] Unused sequential element complete_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:177]
WARNING: [Synth 8-6014] Unused sequential element data_k_in_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:180]
WARNING: [Synth 8-6014] Unused sequential element lanes_count_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv:182]
WARNING: [Synth 8-5858] RAM ordered_set_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  ordered_set_r_reg 
WARNING: [Synth 8-5858] RAM ordered_set_c_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  ordered_set_c_reg 
WARNING: [Synth 8-5858] RAM preset_coeff_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  preset_coeff_r_reg 
WARNING: [Synth 8-6014] Unused sequential element gen_link_number.flag_lane_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:267]
WARNING: [Synth 8-6014] Unused sequential element gen_link_number.flag_rate_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:268]
WARNING: [Synth 8-6014] Unused sequential element error_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:308]
WARNING: [Synth 8-6014] Unused sequential element success_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:309]
WARNING: [Synth 8-6014] Unused sequential element axis_pkt_cnt_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:312]
WARNING: [Synth 8-6014] Unused sequential element lanes_detected_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:318]
WARNING: [Synth 8-6014] Unused sequential element ordered_set_tx_in_process_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:319]
WARNING: [Synth 8-6014] Unused sequential element equalization_done_8gb_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:321]
WARNING: [Synth 8-6014] Unused sequential element start_equalization_w_preset_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:323]
WARNING: [Synth 8-6014] Unused sequential element curr_data_rate_r_reg[speed_change] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:325]
WARNING: [Synth 8-6014] Unused sequential element curr_data_rate_r_reg[autonomous_change] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:325]
WARNING: [Synth 8-6014] Unused sequential element curr_data_rate_r_reg[rsvd0] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:325]
WARNING: [Synth 8-6014] Unused sequential element preset_coeff_r_reg[0][pre_cursor] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:326]
WARNING: [Synth 8-6014] Unused sequential element preset_coeff_r_reg[0][cursor_coef] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:326]
WARNING: [Synth 8-6014] Unused sequential element preset_coeff_r_reg[0][lane_equal_reg][RsvdP2] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:326]
WARNING: [Synth 8-6014] Unused sequential element preset_coeff_r_reg[0][lane_equal_reg][upstream_rx_preset_hint] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:326]
WARNING: [Synth 8-6014] Unused sequential element preset_coeff_r_reg[0][lane_equal_reg][upstream_tx_preset] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:326]
WARNING: [Synth 8-6014] Unused sequential element preset_coeff_r_reg[0][lane_equal_reg][RsvdP] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:326]
WARNING: [Synth 8-6014] Unused sequential element preset_coeff_r_reg[0][lane_equal_reg][downstream_rx_preset_hint] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:326]
WARNING: [Synth 8-6014] Unused sequential element preset_coeff_r_reg[0][lane_equal_reg][downstream_tx_preset] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:326]
WARNING: [Synth 8-6014] Unused sequential element equal_status_r_reg[link_equal_req] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:253]
WARNING: [Synth 8-6014] Unused sequential element equal_status_r_reg[phase3_successful] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:253]
WARNING: [Synth 8-6014] Unused sequential element equal_status_r_reg[phase2_successful] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:253]
WARNING: [Synth 8-6014] Unused sequential element equal_status_r_reg[phase1_successful] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:253]
WARNING: [Synth 8-6014] Unused sequential element equal_status_r_reg[phase0_successful] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:253]
WARNING: [Synth 8-3848] Net equal_req in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:168]
WARNING: [Synth 8-3848] Net error_o in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:34]
WARNING: [Synth 8-3848] Net success_o in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:35]
WARNING: [Synth 8-3848] Net error_loopback_o in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:36]
WARNING: [Synth 8-3848] Net error_disable_o in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:37]
WARNING: [Synth 8-3848] Net preset_coeff_o[0][pre_cursor] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:62]
WARNING: [Synth 8-3848] Net preset_coeff_o[0][cursor_coef] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:62]
WARNING: [Synth 8-3848] Net preset_coeff_o[0][lane_equal_reg][RsvdP2] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:62]
WARNING: [Synth 8-3848] Net preset_coeff_o[0][lane_equal_reg][upstream_rx_preset_hint] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:62]
WARNING: [Synth 8-3848] Net preset_coeff_o[0][lane_equal_reg][upstream_tx_preset] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:62]
WARNING: [Synth 8-3848] Net preset_coeff_o[0][lane_equal_reg][RsvdP] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:62]
WARNING: [Synth 8-3848] Net preset_coeff_o[0][lane_equal_reg][downstream_rx_preset_hint] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:62]
WARNING: [Synth 8-3848] Net preset_coeff_o[0][lane_equal_reg][downstream_tx_preset] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:62]
WARNING: [Synth 8-3848] Net ltssm_combo.temp_ts6[rst_eieos] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:1014]
WARNING: [Synth 8-3848] Net ltssm_combo.temp_ts6[trans_preset] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:1014]
WARNING: [Synth 8-3848] Net ltssm_combo.temp_ts6[use_preset] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:1014]
WARNING: [Synth 8-3848] Net ltssm_combo.temp_ts6[rst_eieos] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:1070]
WARNING: [Synth 8-3848] Net ltssm_combo.temp_ts6[trans_preset] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:1070]
WARNING: [Synth 8-3848] Net ltssm_combo.temp_ts6[use_preset] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:1070]
WARNING: [Synth 8-3848] Net data_rate_o[speed_change] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:74]
WARNING: [Synth 8-3848] Net data_rate_o[autonomous_change] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:74]
WARNING: [Synth 8-3848] Net data_rate_o[rate] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:74]
WARNING: [Synth 8-3848] Net data_rate_o[rsvd0] in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:74]
WARNING: [Synth 8-3848] Net changed_speed_recovery_o in module/entity pcie_ltssm_downstream does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv:75]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[crc] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv:90]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[datafc0] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv:90]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[byte2][hdrfc0] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv:90]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[byte2][rsvd1] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv:90]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[byte2][datafc1] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv:90]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[byte1][rsvd0] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv:90]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[byte1][hdrfc1] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv:90]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[fc_type_] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv:90]
WARNING: [Synth 8-5858] RAM axis_mem_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  axis_mem_r_reg 
WARNING: [Synth 8-5858] RAM axis_mem_c_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  axis_mem_c_reg 
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:169]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:170]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:176]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:177]
WARNING: [Synth 8-87] always_comb on 'main_seq.has_ph_credit_reg' did not result in combinational logic [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:324]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tid_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:149]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tdest_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:150]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:280]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:281]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:287]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v:288]
WARNING: [Synth 8-6014] Unused sequential element next_transmit_seq_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv:124]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[crc] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv:95]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[datafc0] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv:95]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[byte2][hdrfc0] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv:95]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[byte2][rsvd1] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv:95]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[byte2][datafc1] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv:95]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[byte1][rsvd0] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv:95]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[byte1][hdrfc1] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv:95]
WARNING: [Synth 8-6014] Unused sequential element dll_packet_r_reg[fc_type_] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv:95]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v:290]
WARNING: [Synth 8-6014] Unused sequential element dllp_lcrc_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv:173]
WARNING: [Synth 8-6014] Unused sequential element cplh_credits_consumed_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv:179]
WARNING: [Synth 8-6014] Unused sequential element cpld_credits_consumed_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv:180]
WARNING: [Synth 8-6014] Unused sequential element tlp_is_cplh_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv:200]
WARNING: [Synth 8-6014] Unused sequential element tlp_is_cpld_r_reg was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv:203]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_data] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv:124]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_hdr] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv:133]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[word_count] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv:133]
WARNING: [Synth 8-87] always_comb on 'skid_axis_tready_reg' did not result in combinational logic [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv:173]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_dw0][byte3][Length0] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:112]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_dw0][byte2][TD] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:112]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_dw0][byte2][EP] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:112]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_dw0][byte2][Attr] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:112]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_dw0][byte2][AT] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:112]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_dw0][byte2][Length1] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:112]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_dw0][byte1][RSVD2] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:112]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_dw0][byte1][TC] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:112]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_dw0][byte1][RSVD1] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:112]
WARNING: [Synth 8-6014] Unused sequential element Q_reg[tlp_dw0][byte1][Attr] was removed.  [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:112]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-87] always_comb on 's_axil_awvalid_reg' did not result in combinational logic [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:166]
WARNING: [Synth 8-87] always_comb on 's_axil_wvalid_reg' did not result in combinational logic [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:170]
WARNING: [Synth 8-87] always_comb on 's_axil_arvalid_reg' did not result in combinational logic [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:171]
WARNING: [Synth 8-87] always_comb on 's_axil_rready_reg' did not result in combinational logic [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:172]
WARNING: [Synth 8-87] always_comb on 's_axil_bready_reg' did not result in combinational logic [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv:173]
WARNING: [Synth 8-5858] RAM axil_resp_buffer_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  axil_resp_buffer_reg 
WARNING: [Synth 8-3848] Net s_axil_awprot in module/entity pcie_cfg_wrapper does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:85]
WARNING: [Synth 8-3848] Net s_axil_arprot in module/entity pcie_cfg_wrapper does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:96]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pcie_phy_top_inst'. This will prevent further optimization [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:273]
WARNING: [Synth 8-3848] Net phy_txcompliance in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:42]
WARNING: [Synth 8-3848] Net phy_rxpolarity in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:43]
WARNING: [Synth 8-3848] Net phy_txmargin in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:53]
WARNING: [Synth 8-3848] Net phy_txswing in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:54]
WARNING: [Synth 8-3848] Net phy_txdeemph in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:55]
WARNING: [Synth 8-3848] Net phy_txeq_ctrl in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:57]
WARNING: [Synth 8-3848] Net phy_txeq_preset in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:58]
WARNING: [Synth 8-3848] Net phy_txeq_coeff in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:59]
WARNING: [Synth 8-3848] Net phy_rxeq_ctrl in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:65]
WARNING: [Synth 8-3848] Net phy_rxeq_txpreset in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:66]
WARNING: [Synth 8-3848] Net as_mac_in_detect in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:73]
WARNING: [Synth 8-3848] Net as_cdr_hold_req in module/entity pcie_phy_top does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv:74]
WARNING: [Synth 8-3848] Net gen_gtx_lane[0].sys_clk in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1236]
WARNING: [Synth 8-3848] Net gtx_rx_init_Xxuserrdy0 in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:184]
WARNING: [Synth 8-3848] Net gen_gtx_lane[0].gpll_reset in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:931]
WARNING: [Synth 8-3848] Net gen_gtx_lane[0].gtx_rxoutclk in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:965]
WARNING: [Synth 8-3848] Net phy_phystatus_rst in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:125]
WARNING: [Synth 8-3848] Net phy_rxelecidle in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:126]
WARNING: [Synth 8-3848] Net phy_txeq_fs in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:134]
WARNING: [Synth 8-3848] Net phy_txeq_lf in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:135]
WARNING: [Synth 8-3848] Net phy_txeq_new_coeff in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:136]
WARNING: [Synth 8-3848] Net phy_txeq_done in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:137]
WARNING: [Synth 8-3848] Net phy_rxeq_preset_sel in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:140]
WARNING: [Synth 8-3848] Net phy_rxeq_new_txcoeff in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:141]
WARNING: [Synth 8-3848] Net phy_rxeq_adapt_done in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:142]
WARNING: [Synth 8-3848] Net phy_rxeq_done in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:143]
WARNING: [Synth 8-3848] Net tx_elec_idle in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:148]
WARNING: [Synth 8-3848] Net phy_ready_en in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:149]
WARNING: [Synth 8-3848] Net gen_gtx_lane[0].gtx_txoutclk in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:969]
WARNING: [Synth 8-3848] Net cfg_to_turnoff in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:205]
WARNING: [Synth 8-3848] Net cfg_bus_number in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:212]
WARNING: [Synth 8-3848] Net cfg_device_number in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:213]
WARNING: [Synth 8-3848] Net cfg_function_number in module/entity pcie_top_kc705 does not have driver. [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:214]
WARNING: [Synth 8-7129] Port req_be[7] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_be[6] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_be[5] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_be[4] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_addr[1] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port req_addr[0] in module PIO_TX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[7] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[6] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[5] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[4] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[3] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[2] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[1] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tkeep[0] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[21] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[20] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[19] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[18] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[17] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[16] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[15] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[14] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[13] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[12] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[11] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[10] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[9] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[7] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[6] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[5] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[4] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[3] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[1] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_rx_tuser[0] in module PIO_RX_ENGINE is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_be[7] in module PIO_EP_MEM_ACCESS is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_be[6] in module PIO_EP_MEM_ACCESS is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_be[5] in module PIO_EP_MEM_ACCESS is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_be[4] in module PIO_EP_MEM_ACCESS is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_adapter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_adapter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_adapter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_adapter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[15] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[14] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[13] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[12] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[11] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[10] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[9] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[8] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[15] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[14] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[13] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[12] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[11] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[10] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[9] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[8] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[23] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[22] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[21] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[20] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[19] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[18] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[17] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[16] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[15] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[14] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[13] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[12] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[11] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[10] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[9] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[8] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[23] in module axis_arb_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[22] in module axis_arb_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 9357.555 ; gain = 32.914 ; free physical = 11575 ; free virtual = 21523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 9375.367 ; gain = 50.727 ; free physical = 11576 ; free virtual = 21524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 9375.367 ; gain = 50.727 ; free physical = 11576 ; free virtual = 21524
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.29 . Memory (MB): peak = 9392.367 ; gain = 0.000 ; free physical = 11629 ; free virtual = 21577
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc]
WARNING: [Vivado 12-508] No pins matched 'pcie_7x_2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0'. [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:119]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins pcie_7x_2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0]'. [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:119]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'pcie_7x_2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1'. [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:120]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins pcie_7x_2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1]'. [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'pcie_7x_2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0'. [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:123]
WARNING: [Vivado 12-508] No pins matched 'pcie_7x_2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1'. [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:124]
WARNING: [Vivado 12-508] No pins matched 'pcie_7x_2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0'. [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:125]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of [get_pins pcie_7x_2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0]'. [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:125]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [get_nets -of [get_pins pcie_7x_2_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0]]'. [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/xilinx_pcie_7x_ep_x1g1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_top_kc705_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_top_kc705_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 9392.367 ; gain = 125.742 ; free physical = 11443 ; free virtual = 21391
open_example_project -force -dir /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware [get_ips  ibert_7series_gtx_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'ibert_7series_gtx_0'...
open_example_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 9501.414 ; gain = 0.000 ; free physical = 10305 ; free virtual = 20302
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_retry_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_user_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_alignment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp2tlp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_fc_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_symbols
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen1_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen3_byte_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen3_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lane_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ordered_set_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module os_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pack_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_cfg_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_crc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_flow_ctrl_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_lcrc16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_ltssm_downstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_phy_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retry_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retry_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlp2dllp
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:527]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:333]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:336]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:514]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'QPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1019]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CLKRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1235]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'CPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1239]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'GTRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PCSRSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1265]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXMONITORSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1318]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TX8B10BBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'TXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXMARGIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1368]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'TXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1369]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1386]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXSEQUENCE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DMONITOROUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDOUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1412]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'RXCHARISCOMMA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1421]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'RXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1422]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDO' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXCLKCORCNT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'RXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1429]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1434]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" Line 1. Module ordered_set_handler(CLK_RATE=200,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" Line 1. Module block_alignment(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" Line 1. Module pack_data(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" Line 1. Module data_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" Line 5. Module frame_symbols(USER_WIDTH=5,KEEP_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" Line 1. Module lane_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" Line 1. Module os_generator(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" Line 9. Module pcie_datalink_init doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" Line 9. Module dllp_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" Line 11. Module dllp_receive(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_PAYLOAD_SIZE=256,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" Line 5. Module axis_user_demux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" Line 6. Module dllp_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" Line 2. Module dllp_fc_update(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" Line 6. Module dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" Line 1. Module pcie_cfg_wrapper(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" Line 4. Module pcie_config_decode(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" Line 4. Module pcie_config_mux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" Line 4. Module pcie_config_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" Line 4. Module pcie_config_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
ERROR: [XSIM 43-4398] File "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/secureip/gtxe2_channel/gtxe2_channel_002.vp" Line 100938 : Unable to find owning scope. Unresolved Hier Name : Idrvr.disable_termination
execute_script: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 9501.414 ; gain = 0.000 ; free physical = 9298 ; free virtual = 19249
INFO: [USF-XSim-69] 'elaborate' step finished in '58' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 9501.414 ; gain = 0.000 ; free physical = 9298 ; free virtual = 19249
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:527]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:333]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:336]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:514]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'QPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1019]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CLKRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1235]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'CPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1239]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'GTRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PCSRSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1265]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXMONITORSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1318]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TX8B10BBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'TXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXMARGIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1368]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'TXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1369]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1386]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXSEQUENCE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DMONITOROUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDOUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1412]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'RXCHARISCOMMA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1421]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'RXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1422]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDO' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXCLKCORCNT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'RXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1429]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1434]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" Line 1. Module ordered_set_handler(CLK_RATE=200,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" Line 1. Module block_alignment(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" Line 1. Module pack_data(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" Line 1. Module data_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" Line 5. Module frame_symbols(USER_WIDTH=5,KEEP_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" Line 1. Module lane_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" Line 1. Module os_generator(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" Line 9. Module pcie_datalink_init doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" Line 9. Module dllp_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" Line 11. Module dllp_receive(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_PAYLOAD_SIZE=256,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" Line 5. Module axis_user_demux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" Line 6. Module dllp_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" Line 2. Module dllp_fc_update(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" Line 6. Module dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" Line 1. Module pcie_cfg_wrapper(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" Line 4. Module pcie_config_decode(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" Line 4. Module pcie_config_mux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" Line 4. Module pcie_config_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" Line 4. Module pcie_config_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
ERROR: [XSIM 43-4398] File "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/secureip/gtxe2_channel/gtxe2_channel_002.vp" Line 100938 : Unable to find owning scope. Unresolved Hier Name : Idrvr.disable_termination
execute_script: Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 9501.414 ; gain = 0.000 ; free physical = 10057 ; free virtual = 20030
INFO: [USF-XSim-69] 'elaborate' step finished in '58' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 9501.414 ; gain = 0.000 ; free physical = 10057 ; free virtual = 20030
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_user.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_sync.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v] -no_script -reset -force -quiet
remove_files  {/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v}
update_compile_order -fileset sources_1
add_files -norecurse {/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_user.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_sync.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_core_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v}
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_reset.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_rate.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_drp.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_top.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_user.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_sync.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
ERROR: [VRFC 10-2989] 'PCIE_REFCLK_FREQ' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:880]
ERROR: [VRFC 10-2989] 'PCIE_REFCLK_FREQ' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:882]
ERROR: [VRFC 10-2989] 'PCIE_REFCLK_FREQ' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:913]
ERROR: [VRFC 10-2989] 'PCIE_REFCLK_FREQ' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:914]
ERROR: [VRFC 10-2989] 'PCIE_SIM_MODE' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:915]
ERROR: [VRFC 10-2989] 'OOBCLK_SEL' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:917]
ERROR: [VRFC 10-2989] 'OOBCLK_SEL' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:918]
ERROR: [VRFC 10-2989] 'PCIE_TXSYNC_MODE' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:919]
ERROR: [VRFC 10-2989] 'PCIE_TXSYNC_MODE' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:920]
ERROR: [VRFC 10-2989] 'PCIE_TXSYNC_MODE' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:921]
ERROR: [VRFC 10-2989] 'PCIE_TXSYNC_MODE' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:922]
ERROR: [VRFC 10-2989] 'PCIE_TXSYNC_MODE' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:923]
ERROR: [VRFC 10-2989] 'PCIE_TXSYNC_MODE' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:924]
ERROR: [VRFC 10-2989] 'PCIE_TXSYNC_MODE' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:925]
ERROR: [VRFC 10-2989] 'PCIE_TXSYNC_MODE' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:926]
ERROR: [VRFC 10-2989] 'PCIE_CHAN_BOND_EN' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:943]
ERROR: [VRFC 10-2989] 'PCIE_CHAN_BOND_EN' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:944]
ERROR: [VRFC 10-2989] 'PCIE_CHAN_BOND_EN' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:945]
ERROR: [VRFC 10-2989] 'PCIE_CHAN_BOND_EN' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:946]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
ERROR: [VRFC 10-2989] 'PCIE_OOBCLK_MODE' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:879]
ERROR: [VRFC 10-8530] module 'pcie_top_kc705' is ignored due to previous errors [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_2_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:527]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:333]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:336]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:514]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1090]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'QPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1098]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CLKRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1371]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'CPLLREFCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'GTRSVD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1391]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1399]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PCSRSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1400]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1401]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'PMARSVDIN2' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1402]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1414]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1415]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXMONITORSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1454]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1470]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1472]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TX8B10BBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1480]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'TXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1485]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'TXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1489]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1501]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1503]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXMARGIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'TXOUTCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1505]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1522]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXRATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXSEQUENCE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1529]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'DMONITOROUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1541]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'PCSRSVDOUT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'RXCHARISCOMMA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1557]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'RXCHARISK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'RXCHBONDO' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXCLKCORCNT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1560]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'RXDATA' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1565]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXHEADER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1570]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" Line 1. Module ordered_set_handler(CLK_RATE=200,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" Line 1. Module block_alignment(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" Line 1. Module pack_data(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" Line 1. Module data_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" Line 5. Module frame_symbols(USER_WIDTH=5,KEEP_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" Line 1. Module lane_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" Line 1. Module os_generator(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" Line 9. Module pcie_datalink_init doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" Line 9. Module dllp_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" Line 11. Module dllp_receive(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_PAYLOAD_SIZE=256,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" Line 5. Module axis_user_demux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" Line 6. Module dllp_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" Line 2. Module dllp_fc_update(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" Line 6. Module dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" Line 1. Module pcie_cfg_wrapper(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" Line 4. Module pcie_config_decode(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" Line 4. Module pcie_config_mux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" Line 4. Module pcie_config_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" Line 4. Module pcie_config_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gen3_byte_scramble
Compiling module xil_defaultlib.gen3_scramble_default
Compiling module xil_defaultlib.byte_scramble
Compiling module xil_defaultlib.gen1_scramble_default
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.ordered_set_handler(CLK_RATE=200...
Compiling module xil_defaultlib.block_alignment(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.pack_data(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=20,DATA_W...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.data_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.phy_receive(CLK_RATE=200,MAX_NUM...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=3...
Compiling module xil_defaultlib.frame_symbols(USER_WIDTH=5,KEEP_...
Compiling module xil_defaultlib.lane_management(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.os_generator(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.phy_transmit(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.pcie_ltssm_downstream(CLK_RATE=2...
Compiling module xil_defaultlib.pcie_datalink_init
Compiling module xil_defaultlib.pcie_dllp_crc8
Compiling module xil_defaultlib.pcie_datalink_crc
Compiling module xil_defaultlib.pcie_flow_ctrl_init(STRB_WIDTH=4...
Compiling module xil_defaultlib.retry_management(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.axis_retry_fifo(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.retry_transmit(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.pcie_crc8
Compiling module xil_defaultlib.pcie_lcrc16
Compiling module xil_defaultlib.tlp2dllp(USER_WIDTH=5,S_COUNT=2,...
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=2,DATA_WIDT...
Compiling module xil_defaultlib.dllp_transmit(STRB_WIDTH=4,KEEP_...
Compiling module xil_defaultlib.axis_user_demux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.dllp_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.dllp_fc_update(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_fifo(DEPTH=768,DATA_WIDTH=3...
Compiling module xil_defaultlib.dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH...
Compiling module xil_defaultlib.pcie_config_decode(STRB_WIDTH=4,...
Compiling module xil_defaultlib.pcie_config_mux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.pcie_config_handler(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_config_reg
Compiling module xil_defaultlib.pcie_cfg_wrapper(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.dllp_receive(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.priority_encoder(WIDTH=3,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=3,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=3,DATA_WIDT...
Compiling module xil_defaultlib.pcie_datalink_layer(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_phy_top(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=64,S_K...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=32,S_K...
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [\PIO_EP_MEM_ACCESS(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [\PIO_RX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [\PIO_TX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [\PIO_EP(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [\PIO_TO_CTRL(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO [\PIO(tcq=1000)\]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [\pcie_app_7x(tcq=1000)\]
Compiling module unisims_ver.PLLE2_ADV(CLKIN1_PERIOD=5.0,CLKO...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_top_kc705(PL_LINK_CAP_MAX_L...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.pcie_7x_2_pipe_clock(PCIE_ASYNC_...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_2_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_2_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_2_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling package xil_defaultlib.pcie_phy_pkg
Compiling package xil_defaultlib.pcie_datalink_pkg
Compiling package xil_defaultlib.pcie_config_reg_pkg
Compiling package xil_defaultlib.pcie_tlp_pkg
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:05:22 ; elapsed = 00:02:08 . Memory (MB): peak = 9627.270 ; gain = 0.000 ; free physical = 9176 ; free virtual = 19303
INFO: [USF-XSim-69] 'elaborate' step finished in '128' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance board.EP.PLLE2_ADV are not same.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:05:30 ; elapsed = 00:02:16 . Memory (MB): peak = 9627.270 ; gain = 0.000 ; free physical = 8853 ; free virtual = 18976
run all
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:00:36 ; elapsed = 00:02:35 . Memory (MB): peak = 9627.270 ; gain = 0.000 ; free physical = 8881 ; free virtual = 19012
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_drp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_rate.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_sync.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_user.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_raw.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_mux.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_7x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_core_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v] -no_script -reset -force -quiet
remove_files  {/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_sync.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_user.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_raw.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_mux.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_core_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v}
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse {/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_clock.v}
update_compile_order -fileset sources_1
add_files -norecurse /tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v
update_compile_order -fileset sources_1
close_sim
INFO: xsimkernel Simulation Memory Usage: 479084 KB (Peak: 537780 KB), Simulation CPU Usage: 157600 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
ERROR: [VRFC 10-2934] 'PL_FAST_TRAIN' is already declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:17]
WARNING: [VRFC 10-3380] identifier 'MAX_NUM_LANES' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:102]
ERROR: [VRFC 10-2989] 'user_clk_out' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:574]
ERROR: [VRFC 10-2989] 'user_lnk_up' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:576]
ERROR: [VRFC 10-2989] 'user_reset_out' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:578]
ERROR: [VRFC 10-2989] 'user_lnk_up' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:582]
ERROR: [VRFC 10-2989] 'user_reset_out' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:584]
ERROR: [VRFC 10-2989] 'phy_rdy_n' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:602]
ERROR: [VRFC 10-2989] 'phy_rdy_n' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:603]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'phy_phystatus_rst' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:603]
ERROR: [VRFC 10-2989] 'EXTERNAL_MMCM' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:618]
ERROR: [VRFC 10-2989] 'pipe_tx_rate' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:646]
ERROR: [VRFC 10-8530] module 'pcie_top_kc705' is ignored due to previous errors [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
ERROR: [VRFC 10-2934] 'PL_FAST_TRAIN' is already declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:18]
WARNING: [VRFC 10-3380] identifier 'MAX_NUM_LANES' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:103]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'phy_phystatus_rst' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:608]
ERROR: [VRFC 10-2989] 'pipe_tx_rate' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:651]
ERROR: [VRFC 10-8530] module 'pcie_top_kc705' is ignored due to previous errors [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
ERROR: [VRFC 10-2934] 'PL_FAST_TRAIN' is already declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:18]
WARNING: [VRFC 10-3380] identifier 'MAX_NUM_LANES' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:103]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'phy_phystatus_rst' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:608]
ERROR: [VRFC 10-2989] 'pipe_tx_rate' is not declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:651]
ERROR: [VRFC 10-8530] module 'pcie_top_kc705' is ignored due to previous errors [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
ERROR: [VRFC 10-2934] 'PL_FAST_TRAIN' is already declared [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:18]
WARNING: [VRFC 10-3380] identifier 'MAX_NUM_LANES' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:103]
ERROR: [VRFC 10-8530] module 'pcie_top_kc705' is ignored due to previous errors [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/C/research/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/C/research/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
WARNING: [VRFC 10-3380] identifier 'MAX_NUM_LANES' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:102]
WARNING: [VRFC 10-3380] identifier 'clock_locked' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:601]
WARNING: [VRFC 10-3380] identifier 'clock_locked' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:602]
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_wrapper
WARNING: [VRFC 10-2938] 'gt_txresetdone_reg' is already implicitly declared on line 349 [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:563]
WARNING: [VRFC 10-2938] 'gt_rxresetdone_reg' is already implicitly declared on line 349 [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:564]
INFO: [VRFC 10-311] analyzing module two_beats
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pci_mmcm
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:470]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:376]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:450]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:451]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'PIPE_RATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:717]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PIPE_TXSWING' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:687]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:690]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPWE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:693]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'TXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:989]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'RXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:990]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RESETOVRD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXINHIBIT' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'TXPRECURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1048]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'TXPOSTCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1049]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1067]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1068]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1069]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1070]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1076]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1077]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1096]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1097]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRFREQRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EYESCANRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXBUFRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHDLYRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCMODE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDDIEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSLIDE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1207]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDMASTER' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDSLAVE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPRBSFORCEERR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPRBSCNTRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1245]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'LOOPBACK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1246]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DMONITORCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'refclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:631]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'pclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pipeclk_en_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'DADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv" Line 2. Module pcie_phy_top(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv" Line 1. Module phy_receive(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv" Line 1. Module synchronous_fifo(DEPTH=20,DATA_WIDTH=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv" Line 2. Module phy_transmit(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=512,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv" Line 9. Module pcie_ltssm_downstream(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv" Line 15. Module pcie_datalink_layer(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv" Line 2. Module pcie_flow_ctrl_init(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv" Line 6. Module retry_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv" Line 4. Module retry_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv" Line 5. Module tlp2dllp(USER_WIDTH=5,S_COUNT=2,MAX_PAYLOAD_SIZE=256,KEEP_WIDTH=4,RAM_DATA_WIDTH=32,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=768,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=3,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=3,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" Line 34. Module axis_adapter(S_DATA_WIDTH=64,S_KEEP_ENABLE=1'b1,S_KEEP_WIDTH=8,M_DATA_WIDTH=32,M_KEEP_ENABLE=1'b1,M_KEEP_WIDTH=4,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gen3_byte_scramble
Compiling module xil_defaultlib.gen3_scramble_default
Compiling module xil_defaultlib.byte_scramble
Compiling module xil_defaultlib.gen1_scramble_default
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.ordered_set_handler(CLK_RATE=200...
Compiling module xil_defaultlib.block_alignment(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.pack_data(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=20,DATA_W...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.data_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.phy_receive(CLK_RATE=200,MAX_NUM...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=3...
Compiling module xil_defaultlib.frame_symbols(USER_WIDTH=5,KEEP_...
Compiling module xil_defaultlib.lane_management(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.os_generator(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.phy_transmit(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.pcie_ltssm_downstream(CLK_RATE=2...
Compiling module xil_defaultlib.pcie_datalink_init
Compiling module xil_defaultlib.pcie_dllp_crc8
Compiling module xil_defaultlib.pcie_datalink_crc
Compiling module xil_defaultlib.pcie_flow_ctrl_init(STRB_WIDTH=4...
Compiling module xil_defaultlib.retry_management(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.axis_retry_fifo(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.retry_transmit(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.pcie_crc8
Compiling module xil_defaultlib.pcie_lcrc16
Compiling module xil_defaultlib.tlp2dllp(USER_WIDTH=5,S_COUNT=2,...
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=2,DATA_WIDT...
Compiling module xil_defaultlib.dllp_transmit(STRB_WIDTH=4,KEEP_...
Compiling module xil_defaultlib.axis_user_demux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.dllp_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.dllp_fc_update(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_fifo(DEPTH=768,DATA_WIDTH=3...
Compiling module xil_defaultlib.dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH...
Compiling module xil_defaultlib.pcie_config_decode(STRB_WIDTH=4,...
Compiling module xil_defaultlib.pcie_config_mux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.pcie_config_handler(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_config_reg
Compiling module xil_defaultlib.pcie_cfg_wrapper(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.dllp_receive(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.priority_encoder(WIDTH=3,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=3,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=3,DATA_WIDT...
Compiling module xil_defaultlib.pcie_datalink_layer(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_phy_top(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=64,S_K...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=32,S_K...
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [\PIO_EP_MEM_ACCESS(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [\PIO_RX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [\PIO_TX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [\PIO_EP(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [\PIO_TO_CTRL(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO [\PIO(tcq=1000)\]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [\pcie_app_7x(tcq=1000)\]
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.xilinx_pci_mmcm(PCIE_LINK_SPEED=...
Compiling module xil_defaultlib.two_beats
Compiling module xil_defaultlib.two_beats(BEATS=3)
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pipe_wrapper(PCIE_GT_DEVICE="GTX...
Compiling module xil_defaultlib.pcie_top_kc705(PL_LINK_CAP_MAX_L...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pcie_7x_2_pipe_clock(PCIE_ASYNC_...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_2_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_2_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_2_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling package xil_defaultlib.pcie_phy_pkg
Compiling package xil_defaultlib.pcie_datalink_pkg
Compiling package xil_defaultlib.pcie_config_reg_pkg
Compiling package xil_defaultlib.pcie_tlp_pkg
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:06:18 ; elapsed = 00:02:21 . Memory (MB): peak = 10232.570 ; gain = 0.000 ; free physical = 8891 ; free virtual = 19107
INFO: [USF-XSim-69] 'elaborate' step finished in '141' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:06:24 ; elapsed = 00:02:28 . Memory (MB): peak = 10232.570 ; gain = 0.000 ; free physical = 8662 ; free virtual = 18873
run all
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:17 . Memory (MB): peak = 10232.570 ; gain = 0.000 ; free physical = 8672 ; free virtual = 18882
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/EP/pci_exp_txp}} {{/board/EP/pci_exp_txn}} {{/board/EP/pci_exp_rxp}} {{/board/EP/pci_exp_rxn}} {{/board/EP/led_0}} {{/board/EP/led_1}} {{/board/EP/led_2}} {{/board/EP/led_3}} {{/board/EP/sys_clk_p}} {{/board/EP/sys_clk_n}} {{/board/EP/sys_rst_n}} {{/board/EP/sys_clk}} {{/board/EP/icap_i}} {{/board/EP/icap_csib}} {{/board/EP/icap_rdwrb}} {{/board/EP/icap_o}} {{/board/EP/fc_initialized_o}} {{/board/EP/phy_txdata}} {{/board/EP/phy_txdata_valid}} {{/board/EP/phy_txdatak}} {{/board/EP/phy_txstart_block}} {{/board/EP/phy_txsync_header}} {{/board/EP/phy_rxdata}} {{/board/EP/phy_rxdata_valid}} {{/board/EP/phy_rxdatak}} {{/board/EP/phy_rxstart_block}} {{/board/EP/phy_rxsync_header}} {{/board/EP/phy_txdetectrx}} {{/board/EP/phy_txelecidle}} {{/board/EP/phy_txcompliance}} {{/board/EP/phy_rxpolarity}} {{/board/EP/phy_powerdown}} {{/board/EP/phy_rate}} {{/board/EP/phy_rxvalid}} {{/board/EP/phy_phystatus}} {{/board/EP/phy_phystatus_rst}} {{/board/EP/phy_rxelecidle}} {{/board/EP/phy_rxstatus}} {{/board/EP/phy_txmargin}} {{/board/EP/phy_txswing}} {{/board/EP/phy_txdeemph}} {{/board/EP/phy_txeq_ctrl}} {{/board/EP/phy_txeq_preset}} {{/board/EP/phy_txeq_coeff}} {{/board/EP/phy_txeq_fs}} {{/board/EP/phy_txeq_lf}} {{/board/EP/phy_txeq_new_coeff}} {{/board/EP/phy_txeq_done}} {{/board/EP/phy_rxeq_ctrl}} {{/board/EP/phy_rxeq_txpreset}} {{/board/EP/phy_rxeq_preset_sel}} {{/board/EP/phy_rxeq_new_txcoeff}} {{/board/EP/phy_rxeq_adapt_done}} {{/board/EP/phy_rxeq_done}} {{/board/EP/pipe_width_o}} {{/board/EP/as_mac_in_detect}} {{/board/EP/as_cdr_hold_req}} {{/board/EP/debug_state}} {{/board/EP/tx_elec_idle}} {{/board/EP/phy_ready_en}} {{/board/EP/s_tlp_axis_tdata}} {{/board/EP/s_tlp_axis_tkeep}} {{/board/EP/s_tlp_axis_tvalid}} {{/board/EP/s_tlp_axis_tlast}} {{/board/EP/s_tlp_axis_tuser}} {{/board/EP/s_tlp_axis_tready}} {{/board/EP/s_app_axis_tdata}} {{/board/EP/s_app_axis_tkeep}} {{/board/EP/s_app_axis_tvalid}} {{/board/EP/s_app_axis_tlast}} {{/board/EP/s_app_axis_tuser}} {{/board/EP/s_app_axis_tready}} {{/board/EP/m_app_axis_tdata}} {{/board/EP/m_app_axis_tkeep}} {{/board/EP/m_app_axis_tvalid}} {{/board/EP/m_app_axis_tlast}} {{/board/EP/m_app_axis_tuser}} {{/board/EP/m_app_axis_tready}} {{/board/EP/gtx_rx_init_Xxuserrdy0}} {{/board/EP/cfg_err_cor}} {{/board/EP/cfg_err_ur}} {{/board/EP/cfg_err_ecrc}} {{/board/EP/cfg_err_cpl_timeout}} {{/board/EP/cfg_err_cpl_abort}} {{/board/EP/cfg_err_cpl_unexpect}} {{/board/EP/cfg_err_posted}} {{/board/EP/cfg_err_locked}} {{/board/EP/cfg_err_tlp_cpl_header}} {{/board/EP/cfg_interrupt}} {{/board/EP/cfg_interrupt_assert}} {{/board/EP/cfg_interrupt_di}} {{/board/EP/cfg_interrupt_stat}} {{/board/EP/cfg_pciecap_interrupt_msgnum}} {{/board/EP/cfg_turnoff_ok}} {{/board/EP/cfg_to_turnoff}} {{/board/EP/cfg_trn_pending}} {{/board/EP/cfg_pm_halt_aspm_l0s}} {{/board/EP/cfg_pm_halt_aspm_l1}} {{/board/EP/cfg_pm_force_state_en}} {{/board/EP/cfg_pm_force_state}} {{/board/EP/cfg_pm_wake}} {{/board/EP/cfg_bus_number}} {{/board/EP/cfg_device_number}} {{/board/EP/cfg_function_number}} {{/board/EP/cfg_dsn}} {{/board/EP/cfg_err_aer_headerlog}} {{/board/EP/cfg_aer_interrupt_msgnum}} {{/board/EP/cfg_mgmt_di}} {{/board/EP/cfg_mgmt_byte_en}} {{/board/EP/cfg_mgmt_dwaddr}} {{/board/EP/cfg_mgmt_wr_en}} {{/board/EP/cfg_mgmt_rd_en}} {{/board/EP/cfg_mgmt_wr_readonly}} {{/board/EP/pl_directed_link_auton}} {{/board/EP/pl_directed_link_change}} {{/board/EP/pl_directed_link_speed}} {{/board/EP/pl_directed_link_width}} {{/board/EP/pl_upstream_prefer_deemph}} {{/board/EP/sys_rst_n_c}} {{/board/EP/pipe_pclk_in}} {{/board/EP/pipe_rxusrclk_in}} {{/board/EP/pipe_rxoutclk_in}} {{/board/EP/pipe_dclk_in}} {{/board/EP/pipe_userclk1_in}} {{/board/EP/pipe_userclk2_in}} {{/board/EP/pipe_mmcm_lock_in}} {{/board/EP/pipe_txoutclk_out}} {{/board/EP/pipe_rxoutclk_out}} {{/board/EP/pipe_pclk_sel_out}} {{/board/EP/pipe_gen3_out}} {{/board/EP/pipe_oobclk_in}} {{/board/EP/rx_np_req}} {{/board/EP/fc_sel}} {{/board/EP/link_up}} {{/board/EP/tx_cfg_gnt}} {{/board/EP/rx_np_ok}} {{/board/EP/cfg_err_atomic_egress_blocked}} {{/board/EP/cfg_err_malformed}} {{/board/EP/cfg_err_mc_blocked}} {{/board/EP/cfg_err_poisoned}} {{/board/EP/cfg_err_norecovery}} {{/board/EP/cfg_err_acs}} {{/board/EP/cfg_err_internal_uncor}} {{/board/EP/cfg_err_internal_cor}} {{/board/EP/trn_lnk_up}} {{/board/EP/user_reset_int}} {{/board/EP/bridge_reset_int}} {{/board/EP/bridge_reset_d}} {{/board/EP/phy_rdy_n}} {{/board/EP/user_clk_out}} {{/board/EP/user_reset_out}} {{/board/EP/user_lnk_up}} {{/board/EP/PIPE_PCLK_IN}} {{/board/EP/PIPE_USERCLK1_IN}} {{/board/EP/PIPE_USERCLK2_IN}} {{/board/EP/gt_reset_fsm}} {{/board/EP/reg_clock_locked}} {{/board/EP/clock_locked}} {{/board/EP/pipe_mmcm_rst_n}} {{/board/EP/PIPE_TXOUTCLK_OUT}} {{/board/EP/PIPE_DCLK_IN}} {{/board/EP/PIPE_MMCM_LOCK_IN}} {{/board/EP/PIPE_RXUSRCLK_IN}} {{/board/EP/PIPE_OOBCLK_IN}} {{/board/EP/m_tlp_axis_tdata}} {{/board/EP/m_tlp_axis_tkeep}} {{/board/EP/m_tlp_axis_tvalid}} {{/board/EP/m_tlp_axis_tlast}} {{/board/EP/m_tlp_axis_tuser}} {{/board/EP/m_tlp_axis_tready}} {{/board/EP/pipe_mmcm_lock}} {{/board/EP/sysclk}} {{/board/EP/PL_LINK_CAP_MAX_LINK_WIDTH}} {{/board/EP/EXTERNAL_MMCM}} {{/board/EP/LANES}} {{/board/EP/DW}} {{/board/EP/CRM_USER_CLK_FREQ}} {{/board/EP/CRM_MCAP_CLK_FREQ}} {{/board/EP/CRM_CORE_CLK_FREQ_500}} {{/board/EP/RBAR_CAP_ID}} {{/board/EP/RBAR_CAP_NEXTPTR}} {{/board/EP/RBAR_CAP_VERSION}} {{/board/EP/PCIE_USE_MODE}} {{/board/EP/PCIE_GT_DEVICE}} {{/board/EP/PL_AUTO_CONFIG}} {{/board/EP/ENABLE_JTAG_DBG}} {{/board/EP/PL_FAST_TRAIN}} {{/board/EP/PCIE_EXT_CLK}} {{/board/EP/PCIE_EXT_GT_COMMON}} {{/board/EP/EXT_CH_GT_DRP}} {{/board/EP/TRANSCEIVER_CTRL_STATUS_PORTS}} {{/board/EP/SHARED_LOGIC_IN_CORE}} {{/board/EP/PCIE_CHAN_BOND}} {{/board/EP/TX_MARGIN_FULL_0}} {{/board/EP/TX_MARGIN_FULL_1}} {{/board/EP/TX_MARGIN_FULL_2}} {{/board/EP/TX_MARGIN_FULL_3}} {{/board/EP/TX_MARGIN_FULL_4}} {{/board/EP/TX_MARGIN_LOW_0}} {{/board/EP/TX_MARGIN_LOW_1}} {{/board/EP/TX_MARGIN_LOW_2}} {{/board/EP/TX_MARGIN_LOW_3}} {{/board/EP/TX_MARGIN_LOW_4}} {{/board/EP/REF_CLK_FREQ}} {{/board/EP/USER_CLK_FREQ}} {{/board/EP/USER_CLK2_DIV2}} {{/board/EP/PCIE_PLL_SEL}} {{/board/EP/PCIE_ASYNC_EN}} {{/board/EP/PCIE_TXBUF_EN}} {{/board/EP/PL_INTERFACE}} {{/board/EP/CFG_MGMT_IF}} {{/board/EP/CFG_CTL_IF}} {{/board/EP/CFG_STATUS_IF}} {{/board/EP/RCV_MSG_IF}} {{/board/EP/CFG_FC_IF}} {{/board/EP/EXT_PIPE_INTERFACE}} {{/board/EP/LINK_CAP_MAX_LINK_WIDTH}} {{/board/EP/CLK_RATE}} {{/board/EP/MAX_NUM_LANES}} {{/board/EP/DATA_WIDTH}} {{/board/EP/STRB_WIDTH}} {{/board/EP/KEEP_WIDTH}} {{/board/EP/USER_WIDTH}} {{/board/EP/IS_ROOT_PORT}} {{/board/EP/LINK_NUM}} {{/board/EP/IS_UPSTREAM}} {{/board/EP/CROSSLINK_EN}} {{/board/EP/UPCONFIG_EN}} {{/board/EP/APP_DATA_WIDTH}} {{/board/EP/APP_STRB_WIDTH}} {{/board/EP/APP_KEEP_WIDTH}} {{/board/EP/APP_USER_WIDTH}} {{/board/EP/USERCLK2_FREQ}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:07 . Memory (MB): peak = 10232.570 ; gain = 0.000 ; free physical = 8606 ; free virtual = 18817
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/EP/pipe_wrapper_i/PIPE_CLK}} {{/board/EP/pipe_wrapper_i/PIPE_RESET_N}} {{/board/EP/pipe_wrapper_i/PIPE_PCLK}} {{/board/EP/pipe_wrapper_i/PIPE_TXDATA}} {{/board/EP/pipe_wrapper_i/PIPE_TXDATAK}} {{/board/EP/pipe_wrapper_i/PIPE_TXP}} {{/board/EP/pipe_wrapper_i/PIPE_TXN}} {{/board/EP/pipe_wrapper_i/PIPE_RXP}} {{/board/EP/pipe_wrapper_i/PIPE_RXN}} {{/board/EP/pipe_wrapper_i/PIPE_RXDATA}} {{/board/EP/pipe_wrapper_i/PIPE_RXDATAK}} {{/board/EP/pipe_wrapper_i/PIPE_TXDETECTRX}} {{/board/EP/pipe_wrapper_i/PIPE_TXELECIDLE}} {{/board/EP/pipe_wrapper_i/PIPE_TXCOMPLIANCE}} {{/board/EP/pipe_wrapper_i/PIPE_RXPOLARITY}} {{/board/EP/pipe_wrapper_i/PIPE_POWERDOWN}} {{/board/EP/pipe_wrapper_i/PIPE_RATE}} {{/board/EP/pipe_wrapper_i/PIPE_TXMARGIN}} {{/board/EP/pipe_wrapper_i/PIPE_TXSWING}} {{/board/EP/pipe_wrapper_i/PIPE_TXDEEMPH}} {{/board/EP/pipe_wrapper_i/PIPE_RXVALID}} {{/board/EP/pipe_wrapper_i/PIPE_PHYSTATUS}} {{/board/EP/pipe_wrapper_i/PIPE_PHYSTATUS_RST}} {{/board/EP/pipe_wrapper_i/PIPE_RXELECIDLE}} {{/board/EP/pipe_wrapper_i/PIPE_EYESCANDATAERROR}} {{/board/EP/pipe_wrapper_i/PIPE_RXSTATUS}} {{/board/EP/pipe_wrapper_i/PIPE_MMCM_RST_N}} {{/board/EP/pipe_wrapper_i/PIPE_PCLK_LOCK}} {{/board/EP/pipe_wrapper_i/PIPE_RXCHANISALIGNED}} {{/board/EP/pipe_wrapper_i/PIPE_PCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_RXUSRCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_DCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_OOBCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_MMCM_LOCK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_TXOUTCLK_OUT}} {{/board/EP/pipe_wrapper_i/gt_reset_fsm}} {{/board/EP/pipe_wrapper_i/rst_cpllreset}} {{/board/EP/pipe_wrapper_i/rst_rxusrclk_reset}} {{/board/EP/pipe_wrapper_i/rst_dclk_reset}} {{/board/EP/pipe_wrapper_i/rst_gtreset}} {{/board/EP/pipe_wrapper_i/rst_drp_start}} {{/board/EP/pipe_wrapper_i/rst_drp_x16}} {{/board/EP/pipe_wrapper_i/rst_userrdy}} {{/board/EP/pipe_wrapper_i/rst_txsync_start}} {{/board/EP/pipe_wrapper_i/rst_idle}} {{/board/EP/pipe_wrapper_i/sync_txphalign}} {{/board/EP/pipe_wrapper_i/sync_txphinit}} {{/board/EP/pipe_wrapper_i/sync_txdlysreset}} {{/board/EP/pipe_wrapper_i/sync_txdlyen}} {{/board/EP/pipe_wrapper_i/sync_txsync_done}} {{/board/EP/pipe_wrapper_i/drp_en}} {{/board/EP/pipe_wrapper_i/drp_di}} {{/board/EP/pipe_wrapper_i/drp_we}} {{/board/EP/pipe_wrapper_i/drp_done}} {{/board/EP/pipe_wrapper_i/qpll_qplloutclk}} {{/board/EP/pipe_wrapper_i/qpll_qplloutrefclk}} {{/board/EP/pipe_wrapper_i/qpll_qplllock}} {{/board/EP/pipe_wrapper_i/qpll_do}} {{/board/EP/pipe_wrapper_i/qpll_rdy}} {{/board/EP/pipe_wrapper_i/gt_txresetdone}} {{/board/EP/pipe_wrapper_i/gt_rxresetdone}} {{/board/EP/pipe_wrapper_i/gt_rxvalid}} {{/board/EP/pipe_wrapper_i/gt_phystatus}} {{/board/EP/pipe_wrapper_i/gt_txratedone}} {{/board/EP/pipe_wrapper_i/gt_rxratedone}} {{/board/EP/pipe_wrapper_i/drp_do}} {{/board/EP/pipe_wrapper_i/drp_rdy}} {{/board/EP/pipe_wrapper_i/gt_txsyncout}} {{/board/EP/pipe_wrapper_i/gt_txsyncdone}} {{/board/EP/pipe_wrapper_i/gt_rxsyncout}} {{/board/EP/pipe_wrapper_i/gt_rxchariscomma}} {{/board/EP/pipe_wrapper_i/gt_rxbyteisaligned}} {{/board/EP/pipe_wrapper_i/gt_rxbyterealign}} {{/board/EP/pipe_wrapper_i/reset_n_reg1}} {{/board/EP/pipe_wrapper_i/reset_n_reg2}} {{/board/EP/pipe_wrapper_i/fsm}} {{/board/EP/pipe_wrapper_i/rxdet}} {{/board/EP/pipe_wrapper_i/drp_done_reg2}} {{/board/EP/pipe_wrapper_i/rxpmaresetdone_reg2}} {{/board/EP/pipe_wrapper_i/plllock_reg2}} {{/board/EP/pipe_wrapper_i/mmcm_lock_reg2}} {{/board/EP/pipe_wrapper_i/resetdone_reg2}} {{/board/EP/pipe_wrapper_i/phystatus_reg2}} {{/board/EP/pipe_wrapper_i/PIPE_TXDLYSRESETDONE}} {{/board/EP/pipe_wrapper_i/PIPE_TXPHINITDONE}} {{/board/EP/pipe_wrapper_i/PIPE_TXPHALIGNDONE}} {{/board/EP/pipe_wrapper_i/txdlysresetdone_reg2}} {{/board/EP/pipe_wrapper_i/txphinitdone_reg2}} {{/board/EP/pipe_wrapper_i/txphaligndone_reg2}} {{/board/EP/pipe_wrapper_i/txdlysresetdone_reg3}} {{/board/EP/pipe_wrapper_i/txphinitdone_reg3}} {{/board/EP/pipe_wrapper_i/txphaligndone_reg3}} {{/board/EP/pipe_wrapper_i/pipe_rate_reg2}} {{/board/EP/pipe_wrapper_i/pipe_rate_reg3}} {{/board/EP/pipe_wrapper_i/gt_txratedone_reg3}} {{/board/EP/pipe_wrapper_i/gt_rxratedone_reg3}} {{/board/EP/pipe_wrapper_i/gt_txsyncdone_reg3}} {{/board/EP/pipe_wrapper_i/txratedone_latch}} {{/board/EP/pipe_wrapper_i/rxratedone_latch}} {{/board/EP/pipe_wrapper_i/phystatus_latch}} {{/board/EP/pipe_wrapper_i/rate_txsync}} {{/board/EP/pipe_wrapper_i/rate_done}} {{/board/EP/pipe_wrapper_i/rate_idle}} {{/board/EP/pipe_wrapper_i/cfg_wait_cnt}} {{/board/EP/pipe_wrapper_i/txdlyen}} {{/board/EP/pipe_wrapper_i/rxusrclk_rst_reg}} {{/board/EP/pipe_wrapper_i/gt_txresetdone_reg}} {{/board/EP/pipe_wrapper_i/gt_rxresetdone_reg}} {{/board/EP/pipe_wrapper_i/rst_idle_reg}} {{/board/EP/pipe_wrapper_i/rxvalid_cnt}} {{/board/EP/pipe_wrapper_i/user_oobclk}} {{/board/EP/pipe_wrapper_i/PIPE_RXPMARESETDONE}} {{/board/EP/pipe_wrapper_i/qpll_qplloutclk1}} {{/board/EP/pipe_wrapper_i/qpll_qplloutrefclk1}} {{/board/EP/pipe_wrapper_i/refclkoutmon0}} {{/board/EP/pipe_wrapper_i/gt_rxphaligndone}} {{/board/EP/pipe_wrapper_i/PIPE_RXCOMMADET}} {{/board/EP/pipe_wrapper_i/PCIE_SIM_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_SIM_SPEEDUP}} {{/board/EP/pipe_wrapper_i/PCIE_SIM_TX_EIDLE_DRIVE_LEVEL}} {{/board/EP/pipe_wrapper_i/PCIE_GT_DEVICE}} {{/board/EP/pipe_wrapper_i/PCIE_USE_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_PLL_SEL}} {{/board/EP/pipe_wrapper_i/PCIE_AUX_CDR_GEN3_EN}} {{/board/EP/pipe_wrapper_i/PCIE_LPM_DFE}} {{/board/EP/pipe_wrapper_i/PCIE_LPM_DFE_GEN3}} {{/board/EP/pipe_wrapper_i/PCIE_EXT_CLK}} {{/board/EP/pipe_wrapper_i/PCIE_EXT_GT_COMMON}} {{/board/EP/pipe_wrapper_i/EXT_CH_GT_DRP}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_0}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_1}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_2}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_3}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_4}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_0}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_1}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_2}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_3}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_4}} {{/board/EP/pipe_wrapper_i/PCIE_POWER_SAVING}} {{/board/EP/pipe_wrapper_i/PCIE_ASYNC_EN}} {{/board/EP/pipe_wrapper_i/PCIE_TXBUF_EN}} {{/board/EP/pipe_wrapper_i/PCIE_RXBUF_EN}} {{/board/EP/pipe_wrapper_i/PCIE_TXSYNC_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_RXSYNC_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_CHAN_BOND}} {{/board/EP/pipe_wrapper_i/PCIE_CHAN_BOND_EN}} {{/board/EP/pipe_wrapper_i/PCIE_LANE}} {{/board/EP/pipe_wrapper_i/PCIE_LINK_SPEED}} {{/board/EP/pipe_wrapper_i/PCIE_REFCLK_FREQ}} {{/board/EP/pipe_wrapper_i/PCIE_USERCLK1_FREQ}} {{/board/EP/pipe_wrapper_i/PCIE_USERCLK2_FREQ}} {{/board/EP/pipe_wrapper_i/PCIE_TX_EIDLE_ASSERT_DELAY}} {{/board/EP/pipe_wrapper_i/PCIE_RXEQ_MODE_GEN3}} {{/board/EP/pipe_wrapper_i/PCIE_OOBCLK_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_JTAG_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_DEBUG_MODE}} {{/board/EP/pipe_wrapper_i/i}} {{/board/EP/pipe_wrapper_i/FSM_IDLE}} {{/board/EP/pipe_wrapper_i/FSM_CFG_WAIT}} {{/board/EP/pipe_wrapper_i/FSM_PLLRESET}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X16_START}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X16_DONE}} {{/board/EP/pipe_wrapper_i/FSM_PLLLOCK}} {{/board/EP/pipe_wrapper_i/FSM_GTRESET}} {{/board/EP/pipe_wrapper_i/FSM_RXPMARESETDONE_1}} {{/board/EP/pipe_wrapper_i/FSM_RXPMARESETDONE_2}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X20_START}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X20_DONE}} {{/board/EP/pipe_wrapper_i/FSM_MMCM_LOCK}} {{/board/EP/pipe_wrapper_i/FSM_RESETDONE}} {{/board/EP/pipe_wrapper_i/FSM_TXSYNC_START}} {{/board/EP/pipe_wrapper_i/FSM_TXPHINITDONE}} {{/board/EP/pipe_wrapper_i/FSM_TXSYNC_DONE1}} {{/board/EP/pipe_wrapper_i/FSM_TXSYNC_DONE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 450124 KB (Peak: 507464 KB), Simulation CPU Usage: 26490 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
WARNING: [VRFC 10-3380] identifier 'MAX_NUM_LANES' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:102]
WARNING: [VRFC 10-3380] identifier 'clock_locked' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:601]
WARNING: [VRFC 10-3380] identifier 'clock_locked' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:602]
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_wrapper
WARNING: [VRFC 10-2938] 'gt_txresetdone_reg' is already implicitly declared on line 349 [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:563]
WARNING: [VRFC 10-2938] 'gt_rxresetdone_reg' is already implicitly declared on line 349 [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:564]
INFO: [VRFC 10-311] analyzing module two_beats
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pci_mmcm
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:470]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:376]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:450]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:451]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'PIPE_RATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:717]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PIPE_TXSWING' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:687]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:690]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPWE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:693]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'TXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:989]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'RXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:990]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RESETOVRD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXINHIBIT' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'TXPRECURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1048]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'TXPOSTCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1049]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1067]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1068]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1069]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1070]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1076]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1077]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1096]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1097]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRFREQRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EYESCANRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXBUFRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHDLYRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCMODE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDDIEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSLIDE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1207]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDMASTER' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDSLAVE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPRBSFORCEERR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPRBSCNTRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1245]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'LOOPBACK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1246]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DMONITORCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'refclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:631]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'pclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pipeclk_en_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'DADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv" Line 2. Module pcie_phy_top(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv" Line 1. Module phy_receive(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv" Line 1. Module synchronous_fifo(DEPTH=20,DATA_WIDTH=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv" Line 2. Module phy_transmit(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=512,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv" Line 9. Module pcie_ltssm_downstream(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv" Line 15. Module pcie_datalink_layer(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv" Line 2. Module pcie_flow_ctrl_init(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv" Line 6. Module retry_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv" Line 4. Module retry_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv" Line 5. Module tlp2dllp(USER_WIDTH=5,S_COUNT=2,MAX_PAYLOAD_SIZE=256,KEEP_WIDTH=4,RAM_DATA_WIDTH=32,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=768,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=3,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=3,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" Line 34. Module axis_adapter(S_DATA_WIDTH=64,S_KEEP_ENABLE=1'b1,S_KEEP_WIDTH=8,M_DATA_WIDTH=32,M_KEEP_ENABLE=1'b1,M_KEEP_WIDTH=4,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gen3_byte_scramble
Compiling module xil_defaultlib.gen3_scramble_default
Compiling module xil_defaultlib.byte_scramble
Compiling module xil_defaultlib.gen1_scramble_default
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.ordered_set_handler(CLK_RATE=200...
Compiling module xil_defaultlib.block_alignment(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.pack_data(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=20,DATA_W...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.data_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.phy_receive(CLK_RATE=200,MAX_NUM...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=3...
Compiling module xil_defaultlib.frame_symbols(USER_WIDTH=5,KEEP_...
Compiling module xil_defaultlib.lane_management(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.os_generator(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.phy_transmit(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.pcie_ltssm_downstream(CLK_RATE=2...
Compiling module xil_defaultlib.pcie_datalink_init
Compiling module xil_defaultlib.pcie_dllp_crc8
Compiling module xil_defaultlib.pcie_datalink_crc
Compiling module xil_defaultlib.pcie_flow_ctrl_init(STRB_WIDTH=4...
Compiling module xil_defaultlib.retry_management(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.axis_retry_fifo(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.retry_transmit(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.pcie_crc8
Compiling module xil_defaultlib.pcie_lcrc16
Compiling module xil_defaultlib.tlp2dllp(USER_WIDTH=5,S_COUNT=2,...
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=2,DATA_WIDT...
Compiling module xil_defaultlib.dllp_transmit(STRB_WIDTH=4,KEEP_...
Compiling module xil_defaultlib.axis_user_demux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.dllp_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.dllp_fc_update(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_fifo(DEPTH=768,DATA_WIDTH=3...
Compiling module xil_defaultlib.dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH...
Compiling module xil_defaultlib.pcie_config_decode(STRB_WIDTH=4,...
Compiling module xil_defaultlib.pcie_config_mux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.pcie_config_handler(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_config_reg
Compiling module xil_defaultlib.pcie_cfg_wrapper(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.dllp_receive(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.priority_encoder(WIDTH=3,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=3,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=3,DATA_WIDT...
Compiling module xil_defaultlib.pcie_datalink_layer(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_phy_top(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=64,S_K...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=32,S_K...
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [\PIO_EP_MEM_ACCESS(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [\PIO_RX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [\PIO_TX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [\PIO_EP(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [\PIO_TO_CTRL(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO [\PIO(tcq=1000)\]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [\pcie_app_7x(tcq=1000)\]
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.xilinx_pci_mmcm(PCIE_LINK_SPEED=...
Compiling module xil_defaultlib.two_beats
Compiling module xil_defaultlib.two_beats(BEATS=3)
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pipe_wrapper(PCIE_GT_DEVICE="GTX...
Compiling module xil_defaultlib.pcie_top_kc705(PL_LINK_CAP_MAX_L...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pcie_7x_2_pipe_clock(PCIE_ASYNC_...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_2_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_2_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_2_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling package xil_defaultlib.pcie_phy_pkg
Compiling package xil_defaultlib.pcie_datalink_pkg
Compiling package xil_defaultlib.pcie_config_reg_pkg
Compiling package xil_defaultlib.pcie_tlp_pkg
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:06:19 ; elapsed = 00:02:23 . Memory (MB): peak = 10291.406 ; gain = 0.000 ; free physical = 8721 ; free virtual = 18947
INFO: [USF-XSim-69] 'elaborate' step finished in '143' seconds
launch_simulation: Time (s): cpu = 00:06:19 ; elapsed = 00:02:23 . Memory (MB): peak = 10291.406 ; gain = 0.000 ; free physical = 8722 ; free virtual = 18947
Time resolution is 1 ps
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:06:49 ; elapsed = 00:02:29 . Memory (MB): peak = 10291.406 ; gain = 0.000 ; free physical = 8441 ; free virtual = 18663
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/sys_rst_n}} {{/board/ep_sys_clk_p}} {{/board/ep_sys_clk_n}} {{/board/rp_sys_clk}} {{/board/cor_pci_exp_txn}} {{/board/cor_pci_exp_txp}} {{/board/cor_pci_exp_rxn}} {{/board/cor_pci_exp_rxp}} {{/board/REF_CLK_FREQ}} 
run all
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:01:01 ; elapsed = 00:04:04 . Memory (MB): peak = 10291.406 ; gain = 0.000 ; free physical = 8574 ; free virtual = 18823
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/EP/pci_exp_txp}} {{/board/EP/pci_exp_txn}} {{/board/EP/pci_exp_rxp}} {{/board/EP/pci_exp_rxn}} {{/board/EP/led_0}} {{/board/EP/led_1}} {{/board/EP/led_2}} {{/board/EP/led_3}} {{/board/EP/sys_clk_p}} {{/board/EP/sys_clk_n}} {{/board/EP/sys_rst_n}} {{/board/EP/sys_clk}} {{/board/EP/icap_i}} {{/board/EP/icap_csib}} {{/board/EP/icap_rdwrb}} {{/board/EP/icap_o}} {{/board/EP/fc_initialized_o}} {{/board/EP/phy_txdata}} {{/board/EP/phy_txdata_valid}} {{/board/EP/phy_txdatak}} {{/board/EP/phy_txstart_block}} {{/board/EP/phy_txsync_header}} {{/board/EP/phy_rxdata}} {{/board/EP/phy_rxdata_valid}} {{/board/EP/phy_rxdatak}} {{/board/EP/phy_rxstart_block}} {{/board/EP/phy_rxsync_header}} {{/board/EP/phy_txdetectrx}} {{/board/EP/phy_txelecidle}} {{/board/EP/phy_txcompliance}} {{/board/EP/phy_rxpolarity}} {{/board/EP/phy_powerdown}} {{/board/EP/phy_rate}} {{/board/EP/phy_rxvalid}} {{/board/EP/phy_phystatus}} {{/board/EP/phy_phystatus_rst}} {{/board/EP/phy_rxelecidle}} {{/board/EP/phy_rxstatus}} {{/board/EP/phy_txmargin}} {{/board/EP/phy_txswing}} {{/board/EP/phy_txdeemph}} {{/board/EP/phy_txeq_ctrl}} {{/board/EP/phy_txeq_preset}} {{/board/EP/phy_txeq_coeff}} {{/board/EP/phy_txeq_fs}} {{/board/EP/phy_txeq_lf}} {{/board/EP/phy_txeq_new_coeff}} {{/board/EP/phy_txeq_done}} {{/board/EP/phy_rxeq_ctrl}} {{/board/EP/phy_rxeq_txpreset}} {{/board/EP/phy_rxeq_preset_sel}} {{/board/EP/phy_rxeq_new_txcoeff}} {{/board/EP/phy_rxeq_adapt_done}} {{/board/EP/phy_rxeq_done}} {{/board/EP/pipe_width_o}} {{/board/EP/as_mac_in_detect}} {{/board/EP/as_cdr_hold_req}} {{/board/EP/debug_state}} {{/board/EP/tx_elec_idle}} {{/board/EP/phy_ready_en}} {{/board/EP/s_tlp_axis_tdata}} {{/board/EP/s_tlp_axis_tkeep}} {{/board/EP/s_tlp_axis_tvalid}} {{/board/EP/s_tlp_axis_tlast}} {{/board/EP/s_tlp_axis_tuser}} {{/board/EP/s_tlp_axis_tready}} {{/board/EP/s_app_axis_tdata}} {{/board/EP/s_app_axis_tkeep}} {{/board/EP/s_app_axis_tvalid}} {{/board/EP/s_app_axis_tlast}} {{/board/EP/s_app_axis_tuser}} {{/board/EP/s_app_axis_tready}} {{/board/EP/m_app_axis_tdata}} {{/board/EP/m_app_axis_tkeep}} {{/board/EP/m_app_axis_tvalid}} {{/board/EP/m_app_axis_tlast}} {{/board/EP/m_app_axis_tuser}} {{/board/EP/m_app_axis_tready}} {{/board/EP/gtx_rx_init_Xxuserrdy0}} {{/board/EP/cfg_err_cor}} {{/board/EP/cfg_err_ur}} {{/board/EP/cfg_err_ecrc}} {{/board/EP/cfg_err_cpl_timeout}} {{/board/EP/cfg_err_cpl_abort}} {{/board/EP/cfg_err_cpl_unexpect}} {{/board/EP/cfg_err_posted}} {{/board/EP/cfg_err_locked}} {{/board/EP/cfg_err_tlp_cpl_header}} {{/board/EP/cfg_interrupt}} {{/board/EP/cfg_interrupt_assert}} {{/board/EP/cfg_interrupt_di}} {{/board/EP/cfg_interrupt_stat}} {{/board/EP/cfg_pciecap_interrupt_msgnum}} {{/board/EP/cfg_turnoff_ok}} {{/board/EP/cfg_to_turnoff}} {{/board/EP/cfg_trn_pending}} {{/board/EP/cfg_pm_halt_aspm_l0s}} {{/board/EP/cfg_pm_halt_aspm_l1}} {{/board/EP/cfg_pm_force_state_en}} {{/board/EP/cfg_pm_force_state}} {{/board/EP/cfg_pm_wake}} {{/board/EP/cfg_bus_number}} {{/board/EP/cfg_device_number}} {{/board/EP/cfg_function_number}} {{/board/EP/cfg_dsn}} {{/board/EP/cfg_err_aer_headerlog}} {{/board/EP/cfg_aer_interrupt_msgnum}} {{/board/EP/cfg_mgmt_di}} {{/board/EP/cfg_mgmt_byte_en}} {{/board/EP/cfg_mgmt_dwaddr}} {{/board/EP/cfg_mgmt_wr_en}} {{/board/EP/cfg_mgmt_rd_en}} {{/board/EP/cfg_mgmt_wr_readonly}} {{/board/EP/pl_directed_link_auton}} {{/board/EP/pl_directed_link_change}} {{/board/EP/pl_directed_link_speed}} {{/board/EP/pl_directed_link_width}} {{/board/EP/pl_upstream_prefer_deemph}} {{/board/EP/sys_rst_n_c}} {{/board/EP/pipe_pclk_in}} {{/board/EP/pipe_rxusrclk_in}} {{/board/EP/pipe_rxoutclk_in}} {{/board/EP/pipe_dclk_in}} {{/board/EP/pipe_userclk1_in}} {{/board/EP/pipe_userclk2_in}} {{/board/EP/pipe_mmcm_lock_in}} {{/board/EP/pipe_txoutclk_out}} {{/board/EP/pipe_rxoutclk_out}} {{/board/EP/pipe_pclk_sel_out}} {{/board/EP/pipe_gen3_out}} {{/board/EP/pipe_oobclk_in}} {{/board/EP/rx_np_req}} {{/board/EP/fc_sel}} {{/board/EP/link_up}} {{/board/EP/tx_cfg_gnt}} {{/board/EP/rx_np_ok}} {{/board/EP/cfg_err_atomic_egress_blocked}} {{/board/EP/cfg_err_malformed}} {{/board/EP/cfg_err_mc_blocked}} {{/board/EP/cfg_err_poisoned}} {{/board/EP/cfg_err_norecovery}} {{/board/EP/cfg_err_acs}} {{/board/EP/cfg_err_internal_uncor}} {{/board/EP/cfg_err_internal_cor}} {{/board/EP/trn_lnk_up}} {{/board/EP/user_reset_int}} {{/board/EP/bridge_reset_int}} {{/board/EP/bridge_reset_d}} {{/board/EP/phy_rdy_n}} {{/board/EP/user_clk_out}} {{/board/EP/user_reset_out}} {{/board/EP/user_lnk_up}} {{/board/EP/PIPE_PCLK_IN}} {{/board/EP/PIPE_USERCLK1_IN}} {{/board/EP/PIPE_USERCLK2_IN}} {{/board/EP/gt_reset_fsm}} {{/board/EP/reg_clock_locked}} {{/board/EP/clock_locked}} {{/board/EP/pipe_mmcm_rst_n}} {{/board/EP/PIPE_TXOUTCLK_OUT}} {{/board/EP/PIPE_DCLK_IN}} {{/board/EP/PIPE_MMCM_LOCK_IN}} {{/board/EP/PIPE_RXUSRCLK_IN}} {{/board/EP/PIPE_OOBCLK_IN}} {{/board/EP/m_tlp_axis_tdata}} {{/board/EP/m_tlp_axis_tkeep}} {{/board/EP/m_tlp_axis_tvalid}} {{/board/EP/m_tlp_axis_tlast}} {{/board/EP/m_tlp_axis_tuser}} {{/board/EP/m_tlp_axis_tready}} {{/board/EP/pipe_mmcm_lock}} {{/board/EP/PL_LINK_CAP_MAX_LINK_WIDTH}} {{/board/EP/EXTERNAL_MMCM}} {{/board/EP/LANES}} {{/board/EP/DW}} {{/board/EP/CRM_USER_CLK_FREQ}} {{/board/EP/CRM_MCAP_CLK_FREQ}} {{/board/EP/CRM_CORE_CLK_FREQ_500}} {{/board/EP/RBAR_CAP_ID}} {{/board/EP/RBAR_CAP_NEXTPTR}} {{/board/EP/RBAR_CAP_VERSION}} {{/board/EP/PCIE_USE_MODE}} {{/board/EP/PCIE_GT_DEVICE}} {{/board/EP/PL_AUTO_CONFIG}} {{/board/EP/ENABLE_JTAG_DBG}} {{/board/EP/PL_FAST_TRAIN}} {{/board/EP/PCIE_EXT_CLK}} {{/board/EP/PCIE_EXT_GT_COMMON}} {{/board/EP/EXT_CH_GT_DRP}} {{/board/EP/TRANSCEIVER_CTRL_STATUS_PORTS}} {{/board/EP/SHARED_LOGIC_IN_CORE}} {{/board/EP/PCIE_CHAN_BOND}} {{/board/EP/TX_MARGIN_FULL_0}} {{/board/EP/TX_MARGIN_FULL_1}} {{/board/EP/TX_MARGIN_FULL_2}} {{/board/EP/TX_MARGIN_FULL_3}} {{/board/EP/TX_MARGIN_FULL_4}} {{/board/EP/TX_MARGIN_LOW_0}} {{/board/EP/TX_MARGIN_LOW_1}} {{/board/EP/TX_MARGIN_LOW_2}} {{/board/EP/TX_MARGIN_LOW_3}} {{/board/EP/TX_MARGIN_LOW_4}} {{/board/EP/REF_CLK_FREQ}} {{/board/EP/USER_CLK_FREQ}} {{/board/EP/USER_CLK2_DIV2}} {{/board/EP/PCIE_PLL_SEL}} {{/board/EP/PCIE_ASYNC_EN}} {{/board/EP/PCIE_TXBUF_EN}} {{/board/EP/PL_INTERFACE}} {{/board/EP/CFG_MGMT_IF}} {{/board/EP/CFG_CTL_IF}} {{/board/EP/CFG_STATUS_IF}} {{/board/EP/RCV_MSG_IF}} {{/board/EP/CFG_FC_IF}} {{/board/EP/EXT_PIPE_INTERFACE}} {{/board/EP/LINK_CAP_MAX_LINK_WIDTH}} {{/board/EP/CLK_RATE}} {{/board/EP/MAX_NUM_LANES}} {{/board/EP/DATA_WIDTH}} {{/board/EP/STRB_WIDTH}} {{/board/EP/KEEP_WIDTH}} {{/board/EP/USER_WIDTH}} {{/board/EP/IS_ROOT_PORT}} {{/board/EP/LINK_NUM}} {{/board/EP/IS_UPSTREAM}} {{/board/EP/CROSSLINK_EN}} {{/board/EP/UPCONFIG_EN}} {{/board/EP/APP_DATA_WIDTH}} {{/board/EP/APP_STRB_WIDTH}} {{/board/EP/APP_KEEP_WIDTH}} {{/board/EP/APP_USER_WIDTH}} {{/board/EP/USERCLK2_FREQ}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:02:00 ; elapsed = 00:03:12 . Memory (MB): peak = 10291.406 ; gain = 0.000 ; free physical = 8520 ; free virtual = 18765
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 499616 KB (Peak: 556956 KB), Simulation CPU Usage: 439620 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
WARNING: [VRFC 10-3380] identifier 'MAX_NUM_LANES' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:102]
WARNING: [VRFC 10-3380] identifier 'clock_locked' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:601]
WARNING: [VRFC 10-3380] identifier 'clock_locked' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:602]
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_wrapper
WARNING: [VRFC 10-2938] 'gt_txresetdone_reg' is already implicitly declared on line 349 [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:563]
WARNING: [VRFC 10-2938] 'gt_rxresetdone_reg' is already implicitly declared on line 349 [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:564]
INFO: [VRFC 10-311] analyzing module two_beats
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pci_mmcm
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:470]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:376]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:450]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:451]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'PIPE_RATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:717]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PIPE_TXSWING' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:687]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:690]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPWE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:693]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'TXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:989]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'RXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:990]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RESETOVRD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXINHIBIT' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'TXPRECURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1048]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'TXPOSTCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1049]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1067]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1068]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1069]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1070]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1076]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1077]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1096]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1097]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRFREQRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EYESCANRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXBUFRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHDLYRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCMODE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDDIEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSLIDE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1207]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDMASTER' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDSLAVE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPRBSFORCEERR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPRBSCNTRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1245]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'LOOPBACK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1246]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DMONITORCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'refclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:631]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'pclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pipeclk_en_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'DADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv" Line 2. Module pcie_phy_top(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv" Line 1. Module phy_receive(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv" Line 1. Module synchronous_fifo(DEPTH=20,DATA_WIDTH=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv" Line 2. Module phy_transmit(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=512,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv" Line 9. Module pcie_ltssm_downstream(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv" Line 15. Module pcie_datalink_layer(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv" Line 2. Module pcie_flow_ctrl_init(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv" Line 6. Module retry_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv" Line 4. Module retry_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv" Line 5. Module tlp2dllp(USER_WIDTH=5,S_COUNT=2,MAX_PAYLOAD_SIZE=256,KEEP_WIDTH=4,RAM_DATA_WIDTH=32,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=768,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=3,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=3,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" Line 34. Module axis_adapter(S_DATA_WIDTH=64,S_KEEP_ENABLE=1'b1,S_KEEP_WIDTH=8,M_DATA_WIDTH=32,M_KEEP_ENABLE=1'b1,M_KEEP_WIDTH=4,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gen3_byte_scramble
Compiling module xil_defaultlib.gen3_scramble_default
Compiling module xil_defaultlib.byte_scramble
Compiling module xil_defaultlib.gen1_scramble_default
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.ordered_set_handler(CLK_RATE=200...
Compiling module xil_defaultlib.block_alignment(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.pack_data(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=20,DATA_W...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.data_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.phy_receive(CLK_RATE=200,MAX_NUM...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=3...
Compiling module xil_defaultlib.frame_symbols(USER_WIDTH=5,KEEP_...
Compiling module xil_defaultlib.lane_management(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.os_generator(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.phy_transmit(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.pcie_ltssm_downstream(CLK_RATE=2...
Compiling module xil_defaultlib.pcie_datalink_init
Compiling module xil_defaultlib.pcie_dllp_crc8
Compiling module xil_defaultlib.pcie_datalink_crc
Compiling module xil_defaultlib.pcie_flow_ctrl_init(STRB_WIDTH=4...
Compiling module xil_defaultlib.retry_management(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.axis_retry_fifo(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.retry_transmit(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.pcie_crc8
Compiling module xil_defaultlib.pcie_lcrc16
Compiling module xil_defaultlib.tlp2dllp(USER_WIDTH=5,S_COUNT=2,...
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=2,DATA_WIDT...
Compiling module xil_defaultlib.dllp_transmit(STRB_WIDTH=4,KEEP_...
Compiling module xil_defaultlib.axis_user_demux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.dllp_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.dllp_fc_update(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_fifo(DEPTH=768,DATA_WIDTH=3...
Compiling module xil_defaultlib.dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH...
Compiling module xil_defaultlib.pcie_config_decode(STRB_WIDTH=4,...
Compiling module xil_defaultlib.pcie_config_mux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.pcie_config_handler(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_config_reg
Compiling module xil_defaultlib.pcie_cfg_wrapper(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.dllp_receive(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.priority_encoder(WIDTH=3,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=3,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=3,DATA_WIDT...
Compiling module xil_defaultlib.pcie_datalink_layer(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_phy_top(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=64,S_K...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=32,S_K...
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [\PIO_EP_MEM_ACCESS(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [\PIO_RX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [\PIO_TX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [\PIO_EP(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [\PIO_TO_CTRL(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO [\PIO(tcq=1000)\]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [\pcie_app_7x(tcq=1000)\]
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.xilinx_pci_mmcm(PCIE_LINK_SPEED=...
Compiling module xil_defaultlib.two_beats
Compiling module xil_defaultlib.two_beats(BEATS=3)
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pipe_wrapper(PCIE_GT_DEVICE="GTX...
Compiling module xil_defaultlib.pcie_top_kc705(PL_LINK_CAP_MAX_L...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pcie_7x_2_pipe_clock(PCIE_ASYNC_...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_2_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_2_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_2_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling package xil_defaultlib.pcie_phy_pkg
Compiling package xil_defaultlib.pcie_datalink_pkg
Compiling package xil_defaultlib.pcie_config_reg_pkg
Compiling package xil_defaultlib.pcie_tlp_pkg
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:06:21 ; elapsed = 00:02:22 . Memory (MB): peak = 10320.426 ; gain = 0.000 ; free physical = 8772 ; free virtual = 18998
INFO: [USF-XSim-69] 'elaborate' step finished in '142' seconds
launch_simulation: Time (s): cpu = 00:06:21 ; elapsed = 00:02:22 . Memory (MB): peak = 10320.426 ; gain = 0.000 ; free physical = 8772 ; free virtual = 18998
Time resolution is 1 ps
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:13:44 ; elapsed = 00:02:28 . Memory (MB): peak = 10320.426 ; gain = 0.000 ; free physical = 8478 ; free virtual = 18701
run all
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:01:50 ; elapsed = 00:03:26 . Memory (MB): peak = 10320.426 ; gain = 0.000 ; free physical = 8568 ; free virtual = 18815
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/EP/pcie_phy_top_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/en_i}} {{/board/EP/pcie_phy_top_inst/fc_initialized_o}} {{/board/EP/pcie_phy_top_inst/phy_txdata}} {{/board/EP/pcie_phy_top_inst/phy_txdata_valid}} {{/board/EP/pcie_phy_top_inst/phy_txdatak}} {{/board/EP/pcie_phy_top_inst/phy_txstart_block}} {{/board/EP/pcie_phy_top_inst/phy_txsync_header}} {{/board/EP/pcie_phy_top_inst/phy_rxdata}} {{/board/EP/pcie_phy_top_inst/phy_rxdata_valid}} {{/board/EP/pcie_phy_top_inst/phy_rxdatak}} {{/board/EP/pcie_phy_top_inst/phy_rxstart_block}} {{/board/EP/pcie_phy_top_inst/phy_rxsync_header}} {{/board/EP/pcie_phy_top_inst/phy_txdetectrx}} {{/board/EP/pcie_phy_top_inst/phy_txelecidle}} {{/board/EP/pcie_phy_top_inst/phy_txcompliance}} {{/board/EP/pcie_phy_top_inst/phy_rxpolarity}} {{/board/EP/pcie_phy_top_inst/phy_powerdown}} {{/board/EP/pcie_phy_top_inst/phy_rate}} {{/board/EP/pcie_phy_top_inst/phy_rxvalid}} {{/board/EP/pcie_phy_top_inst/phy_phystatus}} {{/board/EP/pcie_phy_top_inst/phy_phystatus_rst}} {{/board/EP/pcie_phy_top_inst/phy_rxelecidle}} {{/board/EP/pcie_phy_top_inst/phy_rxstatus}} {{/board/EP/pcie_phy_top_inst/phy_txmargin}} {{/board/EP/pcie_phy_top_inst/phy_txswing}} {{/board/EP/pcie_phy_top_inst/phy_txdeemph}} {{/board/EP/pcie_phy_top_inst/phy_txeq_ctrl}} {{/board/EP/pcie_phy_top_inst/phy_txeq_preset}} {{/board/EP/pcie_phy_top_inst/phy_txeq_coeff}} {{/board/EP/pcie_phy_top_inst/phy_txeq_fs}} {{/board/EP/pcie_phy_top_inst/phy_txeq_lf}} {{/board/EP/pcie_phy_top_inst/phy_txeq_new_coeff}} {{/board/EP/pcie_phy_top_inst/phy_txeq_done}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_ctrl}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_txpreset}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_preset_sel}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_new_txcoeff}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_adapt_done}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_done}} {{/board/EP/pcie_phy_top_inst/pipe_width_o}} {{/board/EP/pcie_phy_top_inst/as_mac_in_detect}} {{/board/EP/pcie_phy_top_inst/as_cdr_hold_req}} {{/board/EP/pcie_phy_top_inst/debug_state}} {{/board/EP/pcie_phy_top_inst/tx_elec_idle}} {{/board/EP/pcie_phy_top_inst/phy_ready_en}} {{/board/EP/pcie_phy_top_inst/link_up_o}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tready}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tready}} {{/board/EP/pcie_phy_top_inst/link_up}} {{/board/EP/pcie_phy_top_inst/symbol6}} {{/board/EP/pcie_phy_top_inst/lane_number}} {{/board/EP/pcie_phy_top_inst/link_number}} {{/board/EP/pcie_phy_top_inst/ts1_valid}} {{/board/EP/pcie_phy_top_inst/ts2_valid}} {{/board/EP/pcie_phy_top_inst/idle_valid}} {{/board/EP/pcie_phy_top_inst/training_ctrl}} {{/board/EP/pcie_phy_top_inst/curr_data_rate}} {{/board/EP/pcie_phy_top_inst/ordered_set}} {{/board/EP/pcie_phy_top_inst/ordered_set_tranmitted}} {{/board/EP/pcie_phy_top_inst/send_ordered_set}} {{/board/EP/pcie_phy_top_inst/rate_id}} {{/board/EP/pcie_phy_top_inst/pipe_width}} {{/board/EP/pcie_phy_top_inst/num_active_lanes_i}} {{/board/EP/pcie_phy_top_inst/rx_ordered_set}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/gen_os_ctrl}} {{/board/EP/pcie_phy_top_inst/active_lanes}} {{/board/EP/pcie_phy_top_inst/lane_status}} {{/board/EP/pcie_phy_top_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/STRB_WIDTH}} {{/board/EP/pcie_phy_top_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/IS_ROOT_PORT}} {{/board/EP/pcie_phy_top_inst/LINK_NUM}} {{/board/EP/pcie_phy_top_inst/IS_UPSTREAM}} {{/board/EP/pcie_phy_top_inst/CROSSLINK_EN}} {{/board/EP/pcie_phy_top_inst/UPCONFIG_EN}} {{/board/EP/pcie_phy_top_inst/RX_FIFO_SIZE}} {{/board/EP/pcie_phy_top_inst/RETRY_TLP_SIZE}} {{/board/EP/pcie_phy_top_inst/MAX_PAYLOAD_SIZE}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/en_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/link_up_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_k_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_sync_header_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_block_start_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/num_active_lanes_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ordered_set_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ts1_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ts2_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/idle_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_empty}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_full}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/wr_en}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/rd_en}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/STRB_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/PcieDataSize}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 10320.426 ; gain = 0.000 ; free physical = 8512 ; free virtual = 18744
run all
run: Time (s): cpu = 00:01:14 ; elapsed = 00:03:58 . Memory (MB): peak = 10320.426 ; gain = 0.000 ; free physical = 8509 ; free virtual = 18761
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/en_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/link_up_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_k_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_sync_header_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_block_start_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/num_active_lanes_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ordered_set_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ts1_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ts2_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/idle_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_empty}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_full}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/wr_en}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/rd_en}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/STRB_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/PcieDataSize}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst }} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:02:59 ; elapsed = 00:10:58 . Memory (MB): peak = 10320.426 ; gain = 0.000 ; free physical = 8412 ; free virtual = 18702
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 573348 KB (Peak: 573348 KB), Simulation CPU Usage: 1122890 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_wrapper
WARNING: [VRFC 10-2938] 'gt_txresetdone_reg' is already implicitly declared on line 349 [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:563]
WARNING: [VRFC 10-2938] 'gt_rxresetdone_reg' is already implicitly declared on line 349 [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:564]
INFO: [VRFC 10-311] analyzing module two_beats
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pci_mmcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_retry_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_user_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_alignment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp2tlp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_fc_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_symbols
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen1_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen3_byte_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen3_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lane_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ordered_set_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module os_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pack_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_cfg_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_crc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_flow_ctrl_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_lcrc16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_ltssm_downstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_phy_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retry_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retry_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlp2dllp
xvhdl --incr --relax -prj board_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:470]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:376]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:450]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:451]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'PIPE_RATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:717]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PIPE_TXSWING' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:687]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:690]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPWE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:693]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'TXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:989]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'RXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:990]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RESETOVRD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXINHIBIT' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'TXPRECURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1048]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'TXPOSTCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1049]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1067]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1068]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1069]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1070]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1076]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1077]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1096]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1097]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRFREQRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EYESCANRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXBUFRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHDLYRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCMODE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDDIEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSLIDE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1207]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDMASTER' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDSLAVE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPRBSFORCEERR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPRBSCNTRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1245]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'LOOPBACK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1246]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DMONITORCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'refclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:631]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'pclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pipeclk_en_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'DADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv" Line 2. Module pcie_phy_top(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv" Line 1. Module phy_receive(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv" Line 1. Module synchronous_fifo(DEPTH=20,DATA_WIDTH=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv" Line 2. Module phy_transmit(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=512,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv" Line 9. Module pcie_ltssm_downstream(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv" Line 15. Module pcie_datalink_layer(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv" Line 2. Module pcie_flow_ctrl_init(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv" Line 6. Module retry_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv" Line 4. Module retry_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv" Line 5. Module tlp2dllp(USER_WIDTH=5,S_COUNT=2,MAX_PAYLOAD_SIZE=256,KEEP_WIDTH=4,RAM_DATA_WIDTH=32,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=768,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=3,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=3,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" Line 34. Module axis_adapter(S_DATA_WIDTH=64,S_KEEP_ENABLE=1'b1,S_KEEP_WIDTH=8,M_DATA_WIDTH=32,M_KEEP_ENABLE=1'b1,M_KEEP_WIDTH=4,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gen3_byte_scramble
Compiling module xil_defaultlib.gen3_scramble_default
Compiling module xil_defaultlib.byte_scramble
Compiling module xil_defaultlib.gen1_scramble_default
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.ordered_set_handler(CLK_RATE=200...
Compiling module xil_defaultlib.block_alignment(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.pack_data(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=20,DATA_W...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.data_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.phy_receive(CLK_RATE=200,MAX_NUM...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=3...
Compiling module xil_defaultlib.frame_symbols(USER_WIDTH=5,KEEP_...
Compiling module xil_defaultlib.lane_management(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.os_generator(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.phy_transmit(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.pcie_ltssm_downstream(CLK_RATE=2...
Compiling module xil_defaultlib.pcie_datalink_init
Compiling module xil_defaultlib.pcie_dllp_crc8
Compiling module xil_defaultlib.pcie_datalink_crc
Compiling module xil_defaultlib.pcie_flow_ctrl_init(STRB_WIDTH=4...
Compiling module xil_defaultlib.retry_management(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.axis_retry_fifo(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.retry_transmit(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.pcie_crc8
Compiling module xil_defaultlib.pcie_lcrc16
Compiling module xil_defaultlib.tlp2dllp(USER_WIDTH=5,S_COUNT=2,...
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=2,DATA_WIDT...
Compiling module xil_defaultlib.dllp_transmit(STRB_WIDTH=4,KEEP_...
Compiling module xil_defaultlib.axis_user_demux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.dllp_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.dllp_fc_update(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_fifo(DEPTH=768,DATA_WIDTH=3...
Compiling module xil_defaultlib.dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH...
Compiling module xil_defaultlib.pcie_config_decode(STRB_WIDTH=4,...
Compiling module xil_defaultlib.pcie_config_mux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.pcie_config_handler(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_config_reg
Compiling module xil_defaultlib.pcie_cfg_wrapper(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.dllp_receive(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.priority_encoder(WIDTH=3,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=3,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=3,DATA_WIDT...
Compiling module xil_defaultlib.pcie_datalink_layer(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_phy_top(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=64,S_K...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=32,S_K...
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [\PIO_EP_MEM_ACCESS(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [\PIO_RX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [\PIO_TX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [\PIO_EP(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [\PIO_TO_CTRL(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO [\PIO(tcq=1000)\]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [\pcie_app_7x(tcq=1000)\]
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.xilinx_pci_mmcm(PCIE_LINK_SPEED=...
Compiling module xil_defaultlib.two_beats
Compiling module xil_defaultlib.two_beats(BEATS=3)
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pipe_wrapper(PCIE_GT_DEVICE="GTX...
Compiling module xil_defaultlib.pcie_top_kc705(PL_LINK_CAP_MAX_L...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pcie_7x_2_pipe_clock(PCIE_ASYNC_...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_2_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_2_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_2_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling package xil_defaultlib.pcie_phy_pkg
Compiling package xil_defaultlib.pcie_datalink_pkg
Compiling package xil_defaultlib.pcie_config_reg_pkg
Compiling package xil_defaultlib.pcie_tlp_pkg
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:06:17 ; elapsed = 00:02:20 . Memory (MB): peak = 10348.434 ; gain = 0.000 ; free physical = 8800 ; free virtual = 19020
INFO: [USF-XSim-69] 'elaborate' step finished in '141' seconds
launch_simulation: Time (s): cpu = 00:06:17 ; elapsed = 00:02:21 . Memory (MB): peak = 10348.434 ; gain = 0.000 ; free physical = 8800 ; free virtual = 19020
Time resolution is 1 ps
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:25:03 ; elapsed = 00:02:27 . Memory (MB): peak = 10348.434 ; gain = 0.000 ; free physical = 8560 ; free virtual = 18776
run all
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:01:37 ; elapsed = 00:04:07 . Memory (MB): peak = 10348.434 ; gain = 0.000 ; free physical = 8732 ; free virtual = 18948
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /lane_number}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /sync_header_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /block_start_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_k_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /sync_header_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /block_start_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen3_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen3_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen3_valid}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/lfsr_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/lfsr_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/lfsr_out}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/scramble_reset}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/disable_scrambling}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/disable_scrambling_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_out_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_out_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/scrambled_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_swapped}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_in_swapped}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/byte_idx}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_r}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 10348.434 ; gain = 0.000 ; free physical = 8683 ; free virtual = 18900
run all
run: Time (s): cpu = 00:00:33 ; elapsed = 00:03:05 . Memory (MB): peak = 10348.434 ; gain = 0.000 ; free physical = 8670 ; free virtual = 18889
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 450124 KB (Peak: 507464 KB), Simulation CPU Usage: 450540 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
xvhdl --incr --relax -prj board_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/board.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'board'
WARNING: [VRFC 10-3093] actual for formal port 'sys_rst_n' is neither a static name nor a globally static expression [/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/board.vhd:253]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:470]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:376]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:450]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:451]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'PIPE_RATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:717]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PIPE_TXSWING' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:687]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:690]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPWE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:693]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'TXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:989]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'RXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:990]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RESETOVRD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXINHIBIT' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'TXPRECURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1048]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'TXPOSTCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1049]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1067]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1068]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1069]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1070]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1076]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1077]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1096]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1097]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRFREQRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EYESCANRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXBUFRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHDLYRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCMODE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDDIEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSLIDE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1207]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDMASTER' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDSLAVE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPRBSFORCEERR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPRBSCNTRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1245]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'LOOPBACK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1246]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DMONITORCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'refclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:631]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'pclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pipeclk_en_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'DADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv" Line 2. Module pcie_phy_top(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv" Line 1. Module phy_receive(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv" Line 1. Module synchronous_fifo(DEPTH=20,DATA_WIDTH=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv" Line 2. Module phy_transmit(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=512,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv" Line 9. Module pcie_ltssm_downstream(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv" Line 15. Module pcie_datalink_layer(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv" Line 2. Module pcie_flow_ctrl_init(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv" Line 6. Module retry_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv" Line 4. Module retry_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv" Line 5. Module tlp2dllp(USER_WIDTH=5,S_COUNT=2,MAX_PAYLOAD_SIZE=256,KEEP_WIDTH=4,RAM_DATA_WIDTH=32,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=768,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=3,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=3,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" Line 34. Module axis_adapter(S_DATA_WIDTH=64,S_KEEP_ENABLE=1'b1,S_KEEP_WIDTH=8,M_DATA_WIDTH=32,M_KEEP_ENABLE=1'b1,M_KEEP_WIDTH=4,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gen3_byte_scramble
Compiling module xil_defaultlib.gen3_scramble_default
Compiling module xil_defaultlib.byte_scramble
Compiling module xil_defaultlib.gen1_scramble_default
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.ordered_set_handler(CLK_RATE=200...
Compiling module xil_defaultlib.block_alignment(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.pack_data(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=20,DATA_W...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.data_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.phy_receive(CLK_RATE=200,MAX_NUM...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=3...
Compiling module xil_defaultlib.frame_symbols(USER_WIDTH=5,KEEP_...
Compiling module xil_defaultlib.lane_management(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.os_generator(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.phy_transmit(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.pcie_ltssm_downstream(CLK_RATE=2...
Compiling module xil_defaultlib.pcie_datalink_init
Compiling module xil_defaultlib.pcie_dllp_crc8
Compiling module xil_defaultlib.pcie_datalink_crc
Compiling module xil_defaultlib.pcie_flow_ctrl_init(STRB_WIDTH=4...
Compiling module xil_defaultlib.retry_management(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.axis_retry_fifo(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.retry_transmit(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.pcie_crc8
Compiling module xil_defaultlib.pcie_lcrc16
Compiling module xil_defaultlib.tlp2dllp(USER_WIDTH=5,S_COUNT=2,...
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=2,DATA_WIDT...
Compiling module xil_defaultlib.dllp_transmit(STRB_WIDTH=4,KEEP_...
Compiling module xil_defaultlib.axis_user_demux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.dllp_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.dllp_fc_update(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_fifo(DEPTH=768,DATA_WIDTH=3...
Compiling module xil_defaultlib.dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH...
Compiling module xil_defaultlib.pcie_config_decode(STRB_WIDTH=4,...
Compiling module xil_defaultlib.pcie_config_mux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.pcie_config_handler(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_config_reg
Compiling module xil_defaultlib.pcie_cfg_wrapper(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.dllp_receive(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.priority_encoder(WIDTH=3,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=3,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=3,DATA_WIDT...
Compiling module xil_defaultlib.pcie_datalink_layer(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_phy_top(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=64,S_K...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=32,S_K...
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [\PIO_EP_MEM_ACCESS(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [\PIO_RX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [\PIO_TX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [\PIO_EP(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [\PIO_TO_CTRL(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO [\PIO(tcq=1000)\]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [\pcie_app_7x(tcq=1000)\]
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.xilinx_pci_mmcm(PCIE_LINK_SPEED=...
Compiling module xil_defaultlib.two_beats
Compiling module xil_defaultlib.two_beats(BEATS=3)
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pipe_wrapper(PCIE_GT_DEVICE="GTX...
Compiling module xil_defaultlib.pcie_top_kc705(PL_LINK_CAP_MAX_L...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pcie_7x_2_pipe_clock(PCIE_ASYNC_...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_2_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_2_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_2_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling package xil_defaultlib.pcie_phy_pkg
Compiling package xil_defaultlib.pcie_datalink_pkg
Compiling package xil_defaultlib.pcie_config_reg_pkg
Compiling package xil_defaultlib.pcie_tlp_pkg
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:06:28 ; elapsed = 00:02:27 . Memory (MB): peak = 10348.434 ; gain = 0.000 ; free physical = 8767 ; free virtual = 18998
INFO: [USF-XSim-69] 'elaborate' step finished in '146' seconds
launch_simulation: Time (s): cpu = 00:06:28 ; elapsed = 00:02:27 . Memory (MB): peak = 10348.434 ; gain = 0.000 ; free physical = 8767 ; free virtual = 18998
Time resolution is 1 ps
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:14:02 ; elapsed = 00:02:33 . Memory (MB): peak = 10348.434 ; gain = 0.000 ; free physical = 8515 ; free virtual = 18741
run all
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:01:13 ; elapsed = 00:03:18 . Memory (MB): peak = 10348.434 ; gain = 0.000 ; free physical = 8629 ; free virtual = 18855
current_wave_config {Untitled 7}
Untitled 7
log_wave {/board/sys_rst_n} {/board/ep_sys_clk_p} {/board/ep_sys_clk_n} {/board/rp_sys_clk} {/board/cor_pci_exp_txn} {/board/cor_pci_exp_txp} {/board/cor_pci_exp_rxn} {/board/cor_pci_exp_rxp} {/board/REF_CLK_FREQ} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/sys_rst_n}} {{/board/ep_sys_clk_p}} {{/board/ep_sys_clk_n}} {{/board/rp_sys_clk}} {{/board/cor_pci_exp_txn}} {{/board/cor_pci_exp_txp}} {{/board/cor_pci_exp_rxn}} {{/board/cor_pci_exp_rxp}} {{/board/REF_CLK_FREQ}} 
run all
run: Time (s): cpu = 00:01:10 ; elapsed = 00:02:28 . Memory (MB): peak = 10401.461 ; gain = 0.000 ; free physical = 8621 ; free virtual = 18859
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 425888 KB (Peak: 484584 KB), Simulation CPU Usage: 347710 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_kc705
WARNING: [VRFC 10-3380] identifier 'MAX_NUM_LANES' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:102]
WARNING: [VRFC 10-3380] identifier 'clock_locked' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:601]
WARNING: [VRFC 10-3380] identifier 'clock_locked' is used before its declaration [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:602]
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_wrapper
WARNING: [VRFC 10-2938] 'gt_txresetdone_reg' is already implicitly declared on line 349 [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:563]
WARNING: [VRFC 10-2938] 'gt_rxresetdone_reg' is already implicitly declared on line 349 [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:564]
INFO: [VRFC 10-311] analyzing module two_beats
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pci_mmcm
xvhdl --incr --relax -prj board_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/board.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'board'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:470]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:376]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:102]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:450]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:451]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:457]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'PIPE_RATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:717]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PIPE_TXSWING' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1PD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1RESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:687]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:690]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPWE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:693]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'TXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:989]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'RXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:990]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RESETOVRD' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXINHIBIT' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'TXPRECURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1048]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'TXPOSTCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1049]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1067]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1068]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1069]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1070]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1076]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1077]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1096]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1097]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRFREQRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EYESCANRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXBUFRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHDLYRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCMODE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYSRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDDIEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSLIDE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1207]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDEN' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDMASTER' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDSLAVE' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPRBSFORCEERR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPRBSCNTRESET' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1245]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'LOOPBACK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1246]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DMONITORCLK' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v:1265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'refclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:631]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'pclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pipeclk_en_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'DADDR' [/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv" Line 2. Module pcie_phy_top(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv" Line 1. Module phy_receive(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv" Line 1. Module synchronous_fifo(DEPTH=20,DATA_WIDTH=39) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv" Line 2. Module phy_transmit(CLK_RATE=200,MAX_NUM_LANES=1,STRB_WIDTH=4,KEEP_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=512,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv" Line 1. Module scrambler has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv" Line 9. Module pcie_ltssm_downstream(CLK_RATE=200,MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv" Line 15. Module pcie_datalink_layer(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv" Line 2. Module pcie_flow_ctrl_init(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv" Line 6. Module retry_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv" Line 4. Module retry_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv" Line 5. Module tlp2dllp(USER_WIDTH=5,S_COUNT=2,MAX_PAYLOAD_SIZE=256,KEEP_WIDTH=4,RAM_DATA_WIDTH=32,RAM_ADDR_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v" Line 34. Module axis_fifo(DEPTH=768,DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,USER_ENABLE=1'b1,USER_WIDTH=5,FRAME_FIFO=1,DROP_BAD_FRAME=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv" Line 1. Module pcie_lcrc16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v" Line 34. Module axis_register(DATA_WIDTH=32,KEEP_ENABLE=1'b1,KEEP_WIDTH=4,LAST_ENABLE=1'b1,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=3,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=3,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=3,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v" Line 34. Module axis_arb_mux(S_COUNT=2,DATA_WIDTH=32,KEEP_ENABLE=1,KEEP_WIDTH=4,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v" Line 34. Module arbiter(PORTS=2,ARB_BLOCK=1,ARB_LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v" Line 34. Module priority_encoder(WIDTH=2,LSB_HIGH_PRIORITY=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v" Line 34. Module axis_adapter(S_DATA_WIDTH=64,S_KEEP_ENABLE=1'b1,S_KEEP_WIDTH=8,M_DATA_WIDTH=32,M_KEEP_ENABLE=1'b1,M_KEEP_WIDTH=4,ID_ENABLE=1'b0,ID_WIDTH=1,DEST_ENABLE=1'b0,DEST_WIDTH=1,USER_ENABLE=1'b1,USER_WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gen3_byte_scramble
Compiling module xil_defaultlib.gen3_scramble_default
Compiling module xil_defaultlib.byte_scramble
Compiling module xil_defaultlib.gen1_scramble_default
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.ordered_set_handler(CLK_RATE=200...
Compiling module xil_defaultlib.block_alignment(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.pack_data(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.synchronous_fifo(DEPTH=20,DATA_W...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.data_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.phy_receive(CLK_RATE=200,MAX_NUM...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=3...
Compiling module xil_defaultlib.frame_symbols(USER_WIDTH=5,KEEP_...
Compiling module xil_defaultlib.lane_management(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.os_generator(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.phy_transmit(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.pcie_ltssm_downstream(CLK_RATE=2...
Compiling module xil_defaultlib.pcie_datalink_init
Compiling module xil_defaultlib.pcie_dllp_crc8
Compiling module xil_defaultlib.pcie_datalink_crc
Compiling module xil_defaultlib.pcie_flow_ctrl_init(STRB_WIDTH=4...
Compiling module xil_defaultlib.retry_management(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.axis_retry_fifo(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.retry_transmit(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.pcie_crc8
Compiling module xil_defaultlib.pcie_lcrc16
Compiling module xil_defaultlib.tlp2dllp(USER_WIDTH=5,S_COUNT=2,...
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=2,DATA_WIDT...
Compiling module xil_defaultlib.dllp_transmit(STRB_WIDTH=4,KEEP_...
Compiling module xil_defaultlib.axis_user_demux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.dllp_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.dllp_fc_update(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_fifo(DEPTH=768,DATA_WIDTH=3...
Compiling module xil_defaultlib.dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH...
Compiling module xil_defaultlib.pcie_config_decode(STRB_WIDTH=4,...
Compiling module xil_defaultlib.pcie_config_mux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.pcie_config_handler(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_config_reg
Compiling module xil_defaultlib.pcie_cfg_wrapper(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.dllp_receive(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.priority_encoder(WIDTH=3,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=3,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=3,DATA_WIDT...
Compiling module xil_defaultlib.pcie_datalink_layer(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_phy_top(CLK_RATE=200,MAX_NU...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=64,S_K...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=32,S_K...
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [\PIO_EP_MEM_ACCESS(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [\PIO_RX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [\PIO_TX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [\PIO_EP(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [\PIO_TO_CTRL(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO [\PIO(tcq=1000)\]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [\pcie_app_7x(tcq=1000)\]
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.xilinx_pci_mmcm(PCIE_LINK_SPEED=...
Compiling module xil_defaultlib.two_beats
Compiling module xil_defaultlib.two_beats(BEATS=3)
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pipe_wrapper(PCIE_GT_DEVICE="GTX...
Compiling module xil_defaultlib.pcie_top_kc705(PL_LINK_CAP_MAX_L...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pcie_7x_2_pipe_clock(PCIE_ASYNC_...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_2_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_2_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_2_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_2_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_2_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_2_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_2_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_2_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_2_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_2_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_2_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_2_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_2_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_2_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_2_gt_top(LINK_CAP_MAX_LI...
Compiling package xil_defaultlib.pcie_phy_pkg
Compiling package xil_defaultlib.pcie_datalink_pkg
Compiling package xil_defaultlib.pcie_config_reg_pkg
Compiling package xil_defaultlib.pcie_tlp_pkg
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
execute_script: Time (s): cpu = 00:06:30 ; elapsed = 00:02:27 . Memory (MB): peak = 10401.461 ; gain = 0.000 ; free physical = 8760 ; free virtual = 18993
INFO: [USF-XSim-69] 'elaborate' step finished in '147' seconds
launch_simulation: Time (s): cpu = 00:06:30 ; elapsed = 00:02:28 . Memory (MB): peak = 10401.461 ; gain = 0.000 ; free physical = 8760 ; free virtual = 18993
Time resolution is 1 ps
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 18  DOB_REG 1 WIDTH 4 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 18
[ 0 ns ] : CoreName = pcie_7x
[ 0 ns ] : Running pio_writeReadBack_test0
[ 0 ns ] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:12:22 ; elapsed = 00:02:34 . Memory (MB): peak = 10401.461 ; gain = 0.000 ; free physical = 8447 ; free virtual = 18674
run all
[ 4995 ns ] : System Reset De-asserted...
run: Time (s): cpu = 00:02:35 ; elapsed = 00:06:57 . Memory (MB): peak = 10401.461 ; gain = 0.000 ; free physical = 8495 ; free virtual = 18747
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/RP/sys_clk}} {{/board/RP/sys_rst_n}} {{/board/RP/pci_exp_rxn}} {{/board/RP/pci_exp_rxp}} {{/board/RP/pci_exp_txn}} {{/board/RP/pci_exp_txp}} {{/board/RP/trn_reset_n}} {{/board/RP/trn_lnk_up_n}} {{/board/RP/trn_td}} {{/board/RP/trn_trem_n}} {{/board/RP/trn_tsof_n}} {{/board/RP/trn_teof_n}} {{/board/RP/trn_tsrc_rdy_n}} {{/board/RP/trn_tdst_rdy}} {{/board/RP/trn_tsrc_dsc_n}} {{/board/RP/trn_terrfwd_n}} {{/board/RP/trn_tdst_dsc}} {{/board/RP/trn_tbuf_av}} {{/board/RP/trn_rd}} {{/board/RP/trn_rrem}} {{/board/RP/trn_rsof}} {{/board/RP/trn_reof}} {{/board/RP/trn_rsrc_rdy}} {{/board/RP/trn_rsrc_dsc}} {{/board/RP/trn_rdst_rdy_n}} {{/board/RP/trn_rerrfwd}} {{/board/RP/trn_rnp_ok_n}} {{/board/RP/trn_rbar_hit}} {{/board/RP/trn_rfc_nph_av}} {{/board/RP/trn_rfc_npd_av}} {{/board/RP/trn_rfc_ph_av}} {{/board/RP/trn_rfc_pd_av}} {{/board/RP/trn_rfc_cplh_av}} {{/board/RP/trn_rfc_cpld_av}} {{/board/RP/cfg_do}} {{/board/RP/cfg_di}} {{/board/RP/cfg_byte_en_n}} {{/board/RP/cfg_dwaddr}} {{/board/RP/cfg_err_tlp_cpl_header}} {{/board/RP/cfg_wr_en_n}} {{/board/RP/cfg_rd_wr_done}} {{/board/RP/cfg_rd_en_n}} {{/board/RP/cfg_err_cor_n}} {{/board/RP/cfg_err_ur_n}} {{/board/RP/cfg_err_ecrc_n}} {{/board/RP/cfg_err_cpl_timeout_n}} {{/board/RP/cfg_err_cpl_abort_n}} {{/board/RP/cfg_err_cpl_unexpect_n}} {{/board/RP/cfg_err_posted_n}} {{/board/RP/cfg_interrupt_n}} {{/board/RP/cfg_interrupt_rdy}} {{/board/RP/cfg_status}} {{/board/RP/cfg_command}} {{/board/RP/cfg_dstatus}} {{/board/RP/cfg_dcommand}} {{/board/RP/cfg_lstatus}} {{/board/RP/cfg_lcommand}} {{/board/RP/cfg_rdy_n}} {{/board/RP/cfg_pcie_link_state}} {{/board/RP/cfg_trn_pending_n}} {{/board/RP/cfg_turnoff_ok_n}} {{/board/RP/cfg_to_turnoff}} {{/board/RP/pl_initial_link_width}} {{/board/RP/pl_lane_reversal_mode}} {{/board/RP/pl_link_gen2_cap}} {{/board/RP/pl_link_partner_gen2_supported}} {{/board/RP/pl_link_upcfg_cap}} {{/board/RP/pl_ltssm_state}} {{/board/RP/pl_sel_lnk_rate}} {{/board/RP/pl_sel_lnk_width}} {{/board/RP/pl_directed_link_auton}} {{/board/RP/pl_directed_link_change}} {{/board/RP/pl_directed_link_speed}} {{/board/RP/pl_directed_link_width}} {{/board/RP/pl_received_hot_rst}} {{/board/RP/pl_upstream_prefer_deemph}} {{/board/RP/speed_change_done_n}} {{/board/RP/trn_tstr}} {{/board/RP/trn_tecrc_gen}} {{/board/RP/s_axis_tx_tdata}} {{/board/RP/s_axis_tx_tvalid}} {{/board/RP/s_axis_tx_tready}} {{/board/RP/s_axis_tx_tkeep}} {{/board/RP/s_axis_tx_tlast}} {{/board/RP/s_axis_tx_tuser}} {{/board/RP/m_axis_rx_tdata}} {{/board/RP/m_axis_rx_tvalid}} {{/board/RP/m_axis_rx_tready}} {{/board/RP/m_axis_rx_tkeep}} {{/board/RP/m_axis_rx_tlast}} {{/board/RP/m_axis_rx_tuser}} {{/board/RP/trn_trem}} {{/board/RP/trn_tsof}} {{/board/RP/trn_teof}} {{/board/RP/trn_tsrc_rdy}} {{/board/RP/trn_tsrc_dsc}} {{/board/RP/trn_terrfwd}} {{/board/RP/trn_rnp_ok}} {{/board/RP/trn_rdst_rdy}} {{/board/RP/trn_rrem_n}} {{/board/RP/trn_rsof_n}} {{/board/RP/trn_reof_n}} {{/board/RP/trn_rsrc_rdy_n}} {{/board/RP/trn_rsrc_dsc_n}} {{/board/RP/trn_rerrfwd_n}} {{/board/RP/trn_rbar_hit_n}} {{/board/RP/cfg_pcie_link_state_n}} {{/board/RP/rx_tx_read_data}} {{/board/RP/rx_tx_read_data_valid}} {{/board/RP/tx_rx_read_data_valid}} {{/board/RP/trn_trem_n_out}} {{/board/RP/trn_rrem_n_in}} {{/board/RP/user_clk}} {{/board/RP/user_reset}} {{/board/RP/user_lnk_up}} {{/board/RP/tx_buf_av}} {{/board/RP/cfg_mgmt_byte_en}} {{/board/RP/cfg_mgmt_wr_en}} {{/board/RP/cfg_mgmt_rd_en}} {{/board/RP/cfg_err_ecrc}} {{/board/RP/cfg_err_ur}} {{/board/RP/cfg_err_cpl_timeout}} {{/board/RP/cfg_err_cpl_unexpect}} {{/board/RP/cfg_err_cpl_abort}} {{/board/RP/cfg_err_posted}} {{/board/RP/cfg_err_cor}} {{/board/RP/cfg_trn_pending}} {{/board/RP/cfg_interrupt}} {{/board/RP/cfg_turnoff_ok}} {{/board/RP/cfg_pm_wake}} {{/board/RP/cfg_pm_wake_n}} {{/board/RP/cfg_bus_number}} {{/board/RP/cfg_device_number}} {{/board/RP/cfg_function_number}} {{/board/RP/trn_tdst_rdy_n}} {{/board/RP/trn_tdst_dsc_n}} {{/board/RP/cfg_interrupt_rdy_n}} {{/board/RP/cfg_to_turnoff_n}} {{/board/RP/cfg_rd_wr_done_n}} {{/board/RP/pipe_pclk_in}} {{/board/RP/pipe_rxusrclk_in}} {{/board/RP/pipe_rxoutclk_in}} {{/board/RP/pipe_dclk_in}} {{/board/RP/pipe_userclk1_in}} {{/board/RP/pipe_userclk2_in}} {{/board/RP/pipe_oobclk_in}} {{/board/RP/pipe_mmcm_lock_in}} {{/board/RP/pipe_txoutclk_out}} {{/board/RP/pipe_rxoutclk_out}} {{/board/RP/pipe_pclk_sel_out}} {{/board/RP/pipe_gen3_out}} {{/board/RP/sys_reset_c}} {{/board/RP/REF_CLK_FREQ}} {{/board/RP/PL_FAST_TRAIN}} {{/board/RP/ALLOW_X8_GEN2}} {{/board/RP/C_DATA_WIDTH}} {{/board/RP/PCIE_EXT_CLK}} {{/board/RP/LINK_CAP_MAX_LINK_WIDTH}} {{/board/RP/PIPE_PIPELINE_STAGES}} {{/board/RP/DEVICE_ID}} {{/board/RP/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/LINK_CTRL2_TARGET_LINK_SPEED}} {{/board/RP/LTSSM_MAX_LINK_WIDTH}} {{/board/RP/DEV_CAP_MAX_PAYLOAD_SUPPORTED}} {{/board/RP/USER_CLK_FREQ}} {{/board/RP/USER_CLK2_DIV2}} {{/board/RP/TRN_DW}} {{/board/RP/VC0_TX_LASTPACKET}} {{/board/RP/VC0_RX_RAM_LIMIT}} {{/board/RP/VC0_CPL_INFINITE}} {{/board/RP/VC0_TOTAL_CREDITS_PD}} {{/board/RP/VC0_TOTAL_CREDITS_CD}} {{/board/RP/USERCLK2_FREQ}} {{/board/RP/LNK_SPD}} {{/board/RP/REM_WIDTH}} {{/board/RP/REM_WIDTH_RX_APP}} {{/board/RP/RBAR_WIDTH}} 
run all
run: Time (s): cpu = 00:00:41 ; elapsed = 00:01:15 . Memory (MB): peak = 10401.461 ; gain = 0.000 ; free physical = 8514 ; free virtual = 18772
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/board/RP/rport/pci_exp_txp}} {{/board/RP/rport/pci_exp_txn}} {{/board/RP/rport/pci_exp_rxp}} {{/board/RP/rport/pci_exp_rxn}} {{/board/RP/rport/pipe_pclk_in}} {{/board/RP/rport/pipe_rxusrclk_in}} {{/board/RP/rport/pipe_rxoutclk_in}} {{/board/RP/rport/pipe_dclk_in}} {{/board/RP/rport/pipe_userclk1_in}} {{/board/RP/rport/pipe_userclk2_in}} {{/board/RP/rport/pipe_oobclk_in}} {{/board/RP/rport/pipe_mmcm_lock_in}} {{/board/RP/rport/pipe_txoutclk_out}} {{/board/RP/rport/pipe_rxoutclk_out}} {{/board/RP/rport/pipe_pclk_sel_out}} {{/board/RP/rport/pipe_gen3_out}} {{/board/RP/rport/user_clk_out}} {{/board/RP/rport/user_reset_out}} {{/board/RP/rport/user_lnk_up}} {{/board/RP/rport/tx_buf_av}} {{/board/RP/rport/tx_cfg_req}} {{/board/RP/rport/tx_err_drop}} {{/board/RP/rport/s_axis_tx_tready}} {{/board/RP/rport/s_axis_tx_tdata}} {{/board/RP/rport/s_axis_tx_tkeep}} {{/board/RP/rport/s_axis_tx_tlast}} {{/board/RP/rport/s_axis_tx_tvalid}} {{/board/RP/rport/s_axis_tx_tuser}} {{/board/RP/rport/tx_cfg_gnt}} {{/board/RP/rport/m_axis_rx_tdata}} {{/board/RP/rport/m_axis_rx_tkeep}} {{/board/RP/rport/m_axis_rx_tlast}} {{/board/RP/rport/m_axis_rx_tvalid}} {{/board/RP/rport/m_axis_rx_tready}} {{/board/RP/rport/m_axis_rx_tuser}} {{/board/RP/rport/rx_np_ok}} {{/board/RP/rport/rx_np_req}} {{/board/RP/rport/fc_cpld}} {{/board/RP/rport/fc_cplh}} {{/board/RP/rport/fc_npd}} {{/board/RP/rport/fc_nph}} {{/board/RP/rport/fc_pd}} {{/board/RP/rport/fc_ph}} {{/board/RP/rport/fc_sel}} {{/board/RP/rport/cfg_mgmt_do}} {{/board/RP/rport/cfg_mgmt_rd_wr_done}} {{/board/RP/rport/cfg_status}} {{/board/RP/rport/cfg_command}} {{/board/RP/rport/cfg_dstatus}} {{/board/RP/rport/cfg_dcommand}} {{/board/RP/rport/cfg_lstatus}} {{/board/RP/rport/cfg_lcommand}} {{/board/RP/rport/cfg_dcommand2}} {{/board/RP/rport/cfg_pcie_link_state}} {{/board/RP/rport/cfg_pmcsr_pme_en}} {{/board/RP/rport/cfg_pmcsr_powerstate}} {{/board/RP/rport/cfg_pmcsr_pme_status}} {{/board/RP/rport/cfg_received_func_lvl_rst}} {{/board/RP/rport/cfg_mgmt_di}} {{/board/RP/rport/cfg_mgmt_byte_en}} {{/board/RP/rport/cfg_mgmt_dwaddr}} {{/board/RP/rport/cfg_mgmt_wr_en}} {{/board/RP/rport/cfg_mgmt_rd_en}} {{/board/RP/rport/cfg_mgmt_wr_readonly}} {{/board/RP/rport/cfg_err_ecrc}} {{/board/RP/rport/cfg_err_ur}} {{/board/RP/rport/cfg_err_cpl_timeout}} {{/board/RP/rport/cfg_err_cpl_unexpect}} {{/board/RP/rport/cfg_err_cpl_abort}} {{/board/RP/rport/cfg_err_posted}} {{/board/RP/rport/cfg_err_cor}} {{/board/RP/rport/cfg_err_atomic_egress_blocked}} {{/board/RP/rport/cfg_err_internal_cor}} {{/board/RP/rport/cfg_err_malformed}} {{/board/RP/rport/cfg_err_mc_blocked}} {{/board/RP/rport/cfg_err_poisoned}} {{/board/RP/rport/cfg_err_norecovery}} {{/board/RP/rport/cfg_err_tlp_cpl_header}} {{/board/RP/rport/cfg_err_cpl_rdy}} {{/board/RP/rport/cfg_err_locked}} {{/board/RP/rport/cfg_err_acs}} {{/board/RP/rport/cfg_err_internal_uncor}} {{/board/RP/rport/cfg_trn_pending}} {{/board/RP/rport/cfg_pm_halt_aspm_l0s}} {{/board/RP/rport/cfg_pm_halt_aspm_l1}} {{/board/RP/rport/cfg_pm_force_state_en}} {{/board/RP/rport/cfg_pm_force_state}} {{/board/RP/rport/cfg_dsn}} {{/board/RP/rport/cfg_interrupt}} {{/board/RP/rport/cfg_interrupt_rdy}} {{/board/RP/rport/cfg_interrupt_assert}} {{/board/RP/rport/cfg_interrupt_di}} {{/board/RP/rport/cfg_interrupt_do}} {{/board/RP/rport/cfg_interrupt_mmenable}} {{/board/RP/rport/cfg_interrupt_msienable}} {{/board/RP/rport/cfg_interrupt_msixenable}} {{/board/RP/rport/cfg_interrupt_msixfm}} {{/board/RP/rport/cfg_interrupt_stat}} {{/board/RP/rport/cfg_pciecap_interrupt_msgnum}} {{/board/RP/rport/cfg_to_turnoff}} {{/board/RP/rport/cfg_turnoff_ok}} {{/board/RP/rport/cfg_bus_number}} {{/board/RP/rport/cfg_device_number}} {{/board/RP/rport/cfg_function_number}} {{/board/RP/rport/cfg_pm_wake}} {{/board/RP/rport/cfg_pm_send_pme_to}} {{/board/RP/rport/cfg_ds_bus_number}} {{/board/RP/rport/cfg_ds_device_number}} {{/board/RP/rport/cfg_ds_function_number}} {{/board/RP/rport/cfg_mgmt_wr_rw1c_as_rw}} {{/board/RP/rport/cfg_msg_received}} {{/board/RP/rport/cfg_msg_data}} {{/board/RP/rport/cfg_bridge_serr_en}} {{/board/RP/rport/cfg_slot_control_electromech_il_ctl_pulse}} {{/board/RP/rport/cfg_root_control_syserr_corr_err_en}} {{/board/RP/rport/cfg_root_control_syserr_non_fatal_err_en}} {{/board/RP/rport/cfg_root_control_syserr_fatal_err_en}} {{/board/RP/rport/cfg_root_control_pme_int_en}} {{/board/RP/rport/cfg_aer_rooterr_corr_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_non_fatal_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_fatal_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_corr_err_received}} {{/board/RP/rport/cfg_aer_rooterr_non_fatal_err_received}} {{/board/RP/rport/cfg_aer_rooterr_fatal_err_received}} {{/board/RP/rport/cfg_msg_received_err_cor}} {{/board/RP/rport/cfg_msg_received_err_non_fatal}} {{/board/RP/rport/cfg_msg_received_err_fatal}} {{/board/RP/rport/cfg_msg_received_pm_as_nak}} {{/board/RP/rport/cfg_msg_received_pm_pme}} {{/board/RP/rport/cfg_msg_received_pme_to_ack}} {{/board/RP/rport/cfg_msg_received_assert_int_a}} {{/board/RP/rport/cfg_msg_received_assert_int_b}} {{/board/RP/rport/cfg_msg_received_assert_int_c}} {{/board/RP/rport/cfg_msg_received_assert_int_d}} {{/board/RP/rport/cfg_msg_received_deassert_int_a}} {{/board/RP/rport/cfg_msg_received_deassert_int_b}} {{/board/RP/rport/cfg_msg_received_deassert_int_c}} {{/board/RP/rport/cfg_msg_received_deassert_int_d}} {{/board/RP/rport/cfg_msg_received_setslotpowerlimit}} {{/board/RP/rport/pl_directed_link_change}} {{/board/RP/rport/pl_directed_link_width}} {{/board/RP/rport/pl_directed_link_speed}} {{/board/RP/rport/pl_directed_link_auton}} {{/board/RP/rport/pl_upstream_prefer_deemph}} {{/board/RP/rport/pl_sel_lnk_rate}} {{/board/RP/rport/pl_sel_lnk_width}} {{/board/RP/rport/pl_ltssm_state}} {{/board/RP/rport/pl_lane_reversal_mode}} {{/board/RP/rport/pl_phy_lnk_up}} {{/board/RP/rport/pl_tx_pm_state}} {{/board/RP/rport/pl_rx_pm_state}} {{/board/RP/rport/pl_link_upcfg_cap}} {{/board/RP/rport/pl_link_gen2_cap}} {{/board/RP/rport/pl_link_partner_gen2_supported}} {{/board/RP/rport/pl_initial_link_width}} {{/board/RP/rport/pl_directed_change_done}} {{/board/RP/rport/pl_received_hot_rst}} {{/board/RP/rport/pl_transmit_hot_rst}} {{/board/RP/rport/pl_downstream_deemph_source}} {{/board/RP/rport/cfg_err_aer_headerlog}} {{/board/RP/rport/cfg_aer_interrupt_msgnum}} {{/board/RP/rport/cfg_err_aer_headerlog_set}} {{/board/RP/rport/cfg_aer_ecrc_check_en}} {{/board/RP/rport/cfg_aer_ecrc_gen_en}} {{/board/RP/rport/cfg_vc_tcvc_map}} {{/board/RP/rport/common_commands_in}} {{/board/RP/rport/pipe_rx_0_sigs}} {{/board/RP/rport/pipe_rx_1_sigs}} {{/board/RP/rport/pipe_rx_2_sigs}} {{/board/RP/rport/pipe_rx_3_sigs}} {{/board/RP/rport/pipe_rx_4_sigs}} {{/board/RP/rport/pipe_rx_5_sigs}} {{/board/RP/rport/pipe_rx_6_sigs}} {{/board/RP/rport/pipe_rx_7_sigs}} {{/board/RP/rport/common_commands_out}} {{/board/RP/rport/pipe_tx_0_sigs}} {{/board/RP/rport/pipe_tx_1_sigs}} {{/board/RP/rport/pipe_tx_2_sigs}} {{/board/RP/rport/pipe_tx_3_sigs}} {{/board/RP/rport/pipe_tx_4_sigs}} {{/board/RP/rport/pipe_tx_5_sigs}} {{/board/RP/rport/pipe_tx_6_sigs}} {{/board/RP/rport/pipe_tx_7_sigs}} {{/board/RP/rport/pipe_mmcm_rst_n}} {{/board/RP/rport/sys_clk}} {{/board/RP/rport/sys_rst_n}} {{/board/RP/rport/user_clk}} {{/board/RP/rport/user_clk2}} {{/board/RP/rport/pipe_clk}} {{/board/RP/rport/cfg_vend_id_wire}} {{/board/RP/rport/cfg_dev_id_wire}} {{/board/RP/rport/cfg_rev_id_wire}} {{/board/RP/rport/cfg_subsys_vend_id_wire}} {{/board/RP/rport/cfg_subsys_id_wire}} {{/board/RP/rport/phy_rdy_n}} {{/board/RP/rport/pipe_rx0_polarity_gt}} {{/board/RP/rport/pipe_rx1_polarity_gt}} {{/board/RP/rport/pipe_rx2_polarity_gt}} {{/board/RP/rport/pipe_rx3_polarity_gt}} {{/board/RP/rport/pipe_rx4_polarity_gt}} {{/board/RP/rport/pipe_rx5_polarity_gt}} {{/board/RP/rport/pipe_rx6_polarity_gt}} {{/board/RP/rport/pipe_rx7_polarity_gt}} {{/board/RP/rport/pipe_tx_deemph_gt}} {{/board/RP/rport/pipe_tx_margin_gt}} {{/board/RP/rport/pipe_tx_rate_gt}} {{/board/RP/rport/pipe_tx_rcvr_det_gt}} {{/board/RP/rport/pipe_tx0_char_is_k_gt}} {{/board/RP/rport/pipe_tx0_compliance_gt}} {{/board/RP/rport/pipe_tx0_data_gt}} {{/board/RP/rport/pipe_tx0_elec_idle_gt}} {{/board/RP/rport/pipe_tx0_powerdown_gt}} {{/board/RP/rport/pipe_tx1_char_is_k_gt}} {{/board/RP/rport/pipe_tx1_compliance_gt}} {{/board/RP/rport/pipe_tx1_data_gt}} {{/board/RP/rport/pipe_tx1_elec_idle_gt}} {{/board/RP/rport/pipe_tx1_powerdown_gt}} {{/board/RP/rport/pipe_tx2_char_is_k_gt}} {{/board/RP/rport/pipe_tx2_compliance_gt}} {{/board/RP/rport/pipe_tx2_data_gt}} {{/board/RP/rport/pipe_tx2_elec_idle_gt}} {{/board/RP/rport/pipe_tx2_powerdown_gt}} {{/board/RP/rport/pipe_tx3_char_is_k_gt}} {{/board/RP/rport/pipe_tx3_compliance_gt}} {{/board/RP/rport/pipe_tx3_data_gt}} {{/board/RP/rport/pipe_tx3_elec_idle_gt}} {{/board/RP/rport/pipe_tx3_powerdown_gt}} {{/board/RP/rport/pipe_tx4_char_is_k_gt}} {{/board/RP/rport/pipe_tx4_compliance_gt}} {{/board/RP/rport/pipe_tx4_data_gt}} {{/board/RP/rport/pipe_tx4_elec_idle_gt}} {{/board/RP/rport/pipe_tx4_powerdown_gt}} {{/board/RP/rport/pipe_tx5_char_is_k_gt}} {{/board/RP/rport/pipe_tx5_compliance_gt}} {{/board/RP/rport/pipe_tx5_data_gt}} {{/board/RP/rport/pipe_tx5_elec_idle_gt}} {{/board/RP/rport/pipe_tx5_powerdown_gt}} {{/board/RP/rport/pipe_tx6_char_is_k_gt}} {{/board/RP/rport/pipe_tx6_compliance_gt}} {{/board/RP/rport/pipe_tx6_data_gt}} {{/board/RP/rport/pipe_tx6_elec_idle_gt}} {{/board/RP/rport/pipe_tx6_powerdown_gt}} {{/board/RP/rport/pipe_tx7_char_is_k_gt}} {{/board/RP/rport/pipe_tx7_compliance_gt}} {{/board/RP/rport/pipe_tx7_data_gt}} {{/board/RP/rport/pipe_tx7_elec_idle_gt}} {{/board/RP/rport/pipe_tx7_powerdown_gt}} {{/board/RP/rport/pipe_rx0_chanisaligned_gt}} {{/board/RP/rport/pipe_rx0_char_is_k_gt}} {{/board/RP/rport/pipe_rx0_data_gt}} {{/board/RP/rport/pipe_rx0_elec_idle_gt}} {{/board/RP/rport/pipe_rx0_phy_status_gt}} {{/board/RP/rport/pipe_rx0_status_gt}} {{/board/RP/rport/pipe_rx0_valid_gt}} {{/board/RP/rport/pipe_rx1_chanisaligned_gt}} {{/board/RP/rport/pipe_rx1_char_is_k_gt}} {{/board/RP/rport/pipe_rx1_data_gt}} {{/board/RP/rport/pipe_rx1_elec_idle_gt}} {{/board/RP/rport/pipe_rx1_phy_status_gt}} {{/board/RP/rport/pipe_rx1_status_gt}} {{/board/RP/rport/pipe_rx1_valid_gt}} {{/board/RP/rport/pipe_rx2_chanisaligned_gt}} {{/board/RP/rport/pipe_rx2_char_is_k_gt}} {{/board/RP/rport/pipe_rx2_data_gt}} {{/board/RP/rport/pipe_rx2_elec_idle_gt}} {{/board/RP/rport/pipe_rx2_phy_status_gt}} {{/board/RP/rport/pipe_rx2_status_gt}} {{/board/RP/rport/pipe_rx2_valid_gt}} {{/board/RP/rport/pipe_rx3_chanisaligned_gt}} {{/board/RP/rport/pipe_rx3_char_is_k_gt}} {{/board/RP/rport/pipe_rx3_data_gt}} {{/board/RP/rport/pipe_rx3_elec_idle_gt}} {{/board/RP/rport/pipe_rx3_phy_status_gt}} {{/board/RP/rport/pipe_rx3_status_gt}} {{/board/RP/rport/pipe_rx3_valid_gt}} {{/board/RP/rport/pipe_rx4_chanisaligned_gt}} {{/board/RP/rport/pipe_rx4_char_is_k_gt}} {{/board/RP/rport/pipe_rx4_data_gt}} {{/board/RP/rport/pipe_rx4_elec_idle_gt}} {{/board/RP/rport/pipe_rx4_phy_status_gt}} {{/board/RP/rport/pipe_rx4_status_gt}} {{/board/RP/rport/pipe_rx4_valid_gt}} {{/board/RP/rport/pipe_rx5_chanisaligned_gt}} {{/board/RP/rport/pipe_rx5_char_is_k_gt}} {{/board/RP/rport/pipe_rx5_data_gt}} {{/board/RP/rport/pipe_rx5_elec_idle_gt}} {{/board/RP/rport/pipe_rx5_phy_status_gt}} {{/board/RP/rport/pipe_rx5_status_gt}} {{/board/RP/rport/pipe_rx5_valid_gt}} {{/board/RP/rport/pipe_rx6_chanisaligned_gt}} {{/board/RP/rport/pipe_rx6_char_is_k_gt}} {{/board/RP/rport/pipe_rx6_data_gt}} {{/board/RP/rport/pipe_rx6_elec_idle_gt}} {{/board/RP/rport/pipe_rx6_phy_status_gt}} {{/board/RP/rport/pipe_rx6_status_gt}} {{/board/RP/rport/pipe_rx6_valid_gt}} {{/board/RP/rport/pipe_rx7_chanisaligned_gt}} {{/board/RP/rport/pipe_rx7_char_is_k_gt}} {{/board/RP/rport/pipe_rx7_data_gt}} {{/board/RP/rport/pipe_rx7_elec_idle_gt}} {{/board/RP/rport/pipe_rx7_phy_status_gt}} {{/board/RP/rport/pipe_rx7_status_gt}} {{/board/RP/rport/pipe_rx7_valid_gt}} {{/board/RP/rport/user_lnk_up_d}} {{/board/RP/rport/user_lnk_up_int}} {{/board/RP/rport/user_reset_int}} {{/board/RP/rport/user_rst_n}} {{/board/RP/rport/sys_or_hot_rst}} {{/board/RP/rport/trn_lnk_up}} {{/board/RP/rport/cfg_mgmt_byte_en_int_n}} {{/board/RP/rport/cfg_err_cor_int_n}} {{/board/RP/rport/cfg_err_cpl_abort_int_n}} {{/board/RP/rport/cfg_err_cpl_timeout_int_n}} {{/board/RP/rport/cfg_err_cpl_unexpect_int_n}} {{/board/RP/rport/cfg_err_ecrc_int_n}} {{/board/RP/rport/cfg_err_locked_int_n}} {{/board/RP/rport/cfg_err_posted_int_n}} {{/board/RP/rport/cfg_err_ur_int_n}} {{/board/RP/rport/cfg_err_malformed_int_n}} {{/board/RP/rport/cfg_err_poisoned_int_n}} {{/board/RP/rport/cfg_err_atomic_egress_blocked_int_n}} {{/board/RP/rport/cfg_err_mc_blocked_int_n}} {{/board/RP/rport/cfg_err_internal_uncor_int_n}} {{/board/RP/rport/cfg_err_internal_cor_int_n}} {{/board/RP/rport/cfg_err_norecovery_int_n}} {{/board/RP/rport/cfg_interrupt_assert_int_n}} {{/board/RP/rport/cfg_interrupt_int_n}} {{/board/RP/rport/cfg_interrupt_stat_int_n}} {{/board/RP/rport/cfg_pm_wake_int_n}} {{/board/RP/rport/cfg_pm_halt_aspm_l0s_int_n}} {{/board/RP/rport/cfg_pm_halt_aspm_l1_int_n}} {{/board/RP/rport/cfg_pm_force_state_en_int_n}} {{/board/RP/rport/cfg_mgmt_rd_en_int_n}} {{/board/RP/rport/cfg_mgmt_wr_en_int_n}} {{/board/RP/rport/cfg_mgmt_wr_readonly_int_n}} {{/board/RP/rport/cfg_mgmt_wr_rw1c_as_rw_int_n}} {{/board/RP/rport/pl_received_hot_rst_int}} {{/board/RP/rport/pl_received_hot_rst_q}} {{/board/RP/rport/user_clk_out_int}} {{/board/RP/rport/pl_phy_lnk_up_int}} {{/board/RP/rport/pl_phy_lnk_up_q}} {{/board/RP/rport/user_reset_out_int}} {{/board/RP/rport/pl_ltssm_state_int}} {{/board/RP/rport/CFG_VEND_ID}} {{/board/RP/rport/CFG_DEV_ID}} {{/board/RP/rport/CFG_REV_ID}} {{/board/RP/rport/CFG_SUBSYS_VEND_ID}} {{/board/RP/rport/CFG_SUBSYS_ID}} {{/board/RP/rport/DS_PORT_HOT_RST}} {{/board/RP/rport/REF_CLK_FREQ}} {{/board/RP/rport/C_DATA_WIDTH}} {{/board/RP/rport/REM_WIDTH}} {{/board/RP/rport/PIPE_PIPELINE_STAGES}} {{/board/RP/rport/PCIE_EXT_CLK}} {{/board/RP/rport/EXT_PIPE_SIM}} {{/board/RP/rport/AER_BASE_PTR}} {{/board/RP/rport/AER_CAP_ECRC_CHECK_CAPABLE}} {{/board/RP/rport/AER_CAP_ECRC_GEN_CAPABLE}} {{/board/RP/rport/AER_CAP_ID}} {{/board/RP/rport/AER_CAP_MULTIHEADER}} {{/board/RP/rport/AER_CAP_NEXTPTR}} {{/board/RP/rport/AER_CAP_ON}} {{/board/RP/rport/AER_CAP_OPTIONAL_ERR_SUPPORT}} {{/board/RP/rport/AER_CAP_PERMIT_ROOTERR_UPDATE}} {{/board/RP/rport/AER_CAP_VERSION}} {{/board/RP/rport/ALLOW_X8_GEN2}} {{/board/RP/rport/BAR0}} {{/board/RP/rport/BAR1}} {{/board/RP/rport/BAR2}} {{/board/RP/rport/BAR3}} {{/board/RP/rport/BAR4}} {{/board/RP/rport/BAR5}} {{/board/RP/rport/CAPABILITIES_PTR}} {{/board/RP/rport/CARDBUS_CIS_POINTER}} {{/board/RP/rport/CFG_ECRC_ERR_CPLSTAT}} {{/board/RP/rport/CLASS_CODE}} {{/board/RP/rport/CMD_INTX_IMPLEMENTED}} {{/board/RP/rport/CPL_TIMEOUT_DISABLE_SUPPORTED}} {{/board/RP/rport/CPL_TIMEOUT_RANGES_SUPPORTED}} {{/board/RP/rport/CRM_MODULE_RSTS}} {{/board/RP/rport/DEV_CAP2_ARI_FORWARDING_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_CAS128_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_LTR_MECHANISM_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_MAX_ENDEND_TLP_PREFIXES}} {{/board/RP/rport/DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING}} {{/board/RP/rport/DEV_CAP2_TPH_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE}} {{/board/RP/rport/DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE}} {{/board/RP/rport/DEV_CAP_ENDPOINT_L0S_LATENCY}} {{/board/RP/rport/DEV_CAP_ENDPOINT_L1_LATENCY}} {{/board/RP/rport/DEV_CAP_EXT_TAG_SUPPORTED}} {{/board/RP/rport/DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE}} {{/board/RP/rport/DEV_CAP_MAX_PAYLOAD_SUPPORTED}} {{/board/RP/rport/DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT}} {{/board/RP/rport/DEV_CAP_ROLE_BASED_ERROR}} {{/board/RP/rport/DEV_CAP_RSVD_14_12}} {{/board/RP/rport/DEV_CAP_RSVD_17_16}} {{/board/RP/rport/DEV_CAP_RSVD_31_29}} {{/board/RP/rport/DEV_CONTROL_AUX_POWER_SUPPORTED}} {{/board/RP/rport/DEV_CONTROL_EXT_TAG_DEFAULT}} {{/board/RP/rport/DISABLE_ASPM_L1_TIMER}} {{/board/RP/rport/DISABLE_BAR_FILTERING}} {{/board/RP/rport/DISABLE_ERR_MSG}} {{/board/RP/rport/DISABLE_ID_CHECK}} {{/board/RP/rport/DISABLE_LANE_REVERSAL}} {{/board/RP/rport/DISABLE_LOCKED_FILTER}} {{/board/RP/rport/DISABLE_PPM_FILTER}} {{/board/RP/rport/DISABLE_RX_POISONED_RESP}} {{/board/RP/rport/DISABLE_RX_TC_FILTER}} {{/board/RP/rport/DISABLE_SCRAMBLING}} {{/board/RP/rport/DNSTREAM_LINK_NUM}} {{/board/RP/rport/DSN_BASE_PTR}} {{/board/RP/rport/DSN_CAP_ID}} {{/board/RP/rport/DSN_CAP_NEXTPTR}} {{/board/RP/rport/DSN_CAP_ON}} {{/board/RP/rport/DSN_CAP_VERSION}} {{/board/RP/rport/ENABLE_MSG_ROUTE}} {{/board/RP/rport/ENABLE_RX_TD_ECRC_TRIM}} {{/board/RP/rport/ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED}} {{/board/RP/rport/ENTER_RVRY_EI_L0}} {{/board/RP/rport/EXIT_LOOPBACK_ON_EI}} {{/board/RP/rport/EXPANSION_ROM}} {{/board/RP/rport/EXT_CFG_CAP_PTR}} {{/board/RP/rport/EXT_CFG_XP_CAP_PTR}} {{/board/RP/rport/HEADER_TYPE}} {{/board/RP/rport/INFER_EI}} {{/board/RP/rport/INTERRUPT_PIN}} {{/board/RP/rport/INTERRUPT_STAT_AUTO}} {{/board/RP/rport/IS_SWITCH}} {{/board/RP/rport/LAST_CONFIG_DWORD}} {{/board/RP/rport/LINK_CAP_ASPM_OPTIONALITY}} {{/board/RP/rport/LINK_CAP_ASPM_SUPPORT}} {{/board/RP/rport/LINK_CAP_CLOCK_POWER_MANAGEMENT}} {{/board/RP/rport/LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_GEN1}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_GEN2}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_GEN1}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_GEN2}} {{/board/RP/rport/LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP}} {{/board/RP/rport/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/rport/LINK_CAP_MAX_LINK_WIDTH}} {{/board/RP/rport/LINK_CAP_RSVD_23}} {{/board/RP/rport/LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE}} {{/board/RP/rport/LINK_CONTROL_RCB}} {{/board/RP/rport/LINK_CTRL2_DEEMPHASIS}} {{/board/RP/rport/LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE}} {{/board/RP/rport/LINK_CTRL2_TARGET_LINK_SPEED}} {{/board/RP/rport/LINK_STATUS_SLOT_CLOCK_CONFIG}} {{/board/RP/rport/LL_ACK_TIMEOUT}} {{/board/RP/rport/LL_ACK_TIMEOUT_EN}} {{/board/RP/rport/LL_ACK_TIMEOUT_FUNC}} {{/board/RP/rport/LL_REPLAY_TIMEOUT}} {{/board/RP/rport/LL_REPLAY_TIMEOUT_EN}} {{/board/RP/rport/LL_REPLAY_TIMEOUT_FUNC}} {{/board/RP/rport/LTSSM_MAX_LINK_WIDTH}} {{/board/RP/rport/MPS_FORCE}} {{/board/RP/rport/MSIX_BASE_PTR}} {{/board/RP/rport/MSIX_CAP_ID}} {{/board/RP/rport/MSIX_CAP_NEXTPTR}} {{/board/RP/rport/MSIX_CAP_ON}} {{/board/RP/rport/MSIX_CAP_PBA_BIR}} {{/board/RP/rport/MSIX_CAP_PBA_OFFSET}} {{/board/RP/rport/MSIX_CAP_TABLE_BIR}} {{/board/RP/rport/MSIX_CAP_TABLE_OFFSET}} {{/board/RP/rport/MSIX_CAP_TABLE_SIZE}} {{/board/RP/rport/MSI_BASE_PTR}} {{/board/RP/rport/MSI_CAP_64_BIT_ADDR_CAPABLE}} {{/board/RP/rport/MSI_CAP_ID}} {{/board/RP/rport/MSI_CAP_MULTIMSGCAP}} {{/board/RP/rport/MSI_CAP_MULTIMSG_EXTENSION}} {{/board/RP/rport/MSI_CAP_NEXTPTR}} {{/board/RP/rport/MSI_CAP_ON}} {{/board/RP/rport/MSI_CAP_PER_VECTOR_MASKING_CAPABLE}} {{/board/RP/rport/N_FTS_COMCLK_GEN1}} {{/board/RP/rport/N_FTS_COMCLK_GEN2}} {{/board/RP/rport/N_FTS_GEN1}} {{/board/RP/rport/N_FTS_GEN2}} {{/board/RP/rport/PCIE_BASE_PTR}} {{/board/RP/rport/PCIE_CAP_CAPABILITY_ID}} {{/board/RP/rport/PCIE_CAP_CAPABILITY_VERSION}} {{/board/RP/rport/PCIE_CAP_DEVICE_PORT_TYPE}} {{/board/RP/rport/PCIE_CAP_NEXTPTR}} {{/board/RP/rport/PCIE_CAP_ON}} {{/board/RP/rport/PCIE_CAP_RSVD_15_14}} {{/board/RP/rport/PCIE_CAP_SLOT_IMPLEMENTED}} {{/board/RP/rport/PCIE_REVISION}} {{/board/RP/rport/PL_AUTO_CONFIG}} {{/board/RP/rport/PL_FAST_TRAIN}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT_EN}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT_FUNC}} {{/board/RP/rport/PM_ASPM_FASTEXIT}} {{/board/RP/rport/EXT_PIPE_INTERFACE}} {{/board/RP/rport/PM_BASE_PTR}} {{/board/RP/rport/PM_CAP_AUXCURRENT}} {{/board/RP/rport/PM_CAP_D1SUPPORT}} {{/board/RP/rport/PM_CAP_D2SUPPORT}} {{/board/RP/rport/PM_CAP_DSI}} {{/board/RP/rport/PM_CAP_ID}} {{/board/RP/rport/PM_CAP_NEXTPTR}} {{/board/RP/rport/PM_CAP_ON}} {{/board/RP/rport/PM_CAP_PMESUPPORT}} {{/board/RP/rport/PM_CAP_PME_CLOCK}} {{/board/RP/rport/PM_CAP_RSVD_04}} {{/board/RP/rport/PM_CAP_VERSION}} {{/board/RP/rport/PM_CSR_B2B3}} {{/board/RP/rport/PM_CSR_BPCCEN}} {{/board/RP/rport/PM_CSR_NOSOFTRST}} {{/board/RP/rport/PM_DATA0}} {{/board/RP/rport/PM_DATA1}} {{/board/RP/rport/PM_DATA2}} {{/board/RP/rport/PM_DATA3}} {{/board/RP/rport/PM_DATA4}} {{/board/RP/rport/PM_DATA5}} {{/board/RP/rport/PM_DATA6}} {{/board/RP/rport/PM_DATA7}} {{/board/RP/rport/PM_DATA_SCALE0}} {{/board/RP/rport/PM_DATA_SCALE1}} {{/board/RP/rport/PM_DATA_SCALE2}} {{/board/RP/rport/PM_DATA_SCALE3}} {{/board/RP/rport/PM_DATA_SCALE4}} {{/board/RP/rport/PM_DATA_SCALE5}} {{/board/RP/rport/PM_DATA_SCALE6}} {{/board/RP/rport/PM_DATA_SCALE7}} {{/board/RP/rport/PM_MF}} {{/board/RP/rport/RBAR_BASE_PTR}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR0}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR1}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR2}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR3}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR4}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR5}} {{/board/RP/rport/RBAR_CAP_ID}} {{/board/RP/rport/RBAR_CAP_INDEX0}} {{/board/RP/rport/RBAR_CAP_INDEX1}} {{/board/RP/rport/RBAR_CAP_INDEX2}} {{/board/RP/rport/RBAR_CAP_INDEX3}} {{/board/RP/rport/RBAR_CAP_INDEX4}} {{/board/RP/rport/RBAR_CAP_INDEX5}} {{/board/RP/rport/RBAR_CAP_NEXTPTR}} {{/board/RP/rport/RBAR_CAP_ON}} {{/board/RP/rport/RBAR_CAP_SUP0}} {{/board/RP/rport/RBAR_CAP_SUP1}} {{/board/RP/rport/RBAR_CAP_SUP2}} {{/board/RP/rport/RBAR_CAP_SUP3}} {{/board/RP/rport/RBAR_CAP_SUP4}} {{/board/RP/rport/RBAR_CAP_SUP5}} {{/board/RP/rport/RBAR_CAP_VERSION}} {{/board/RP/rport/RBAR_NUM}} {{/board/RP/rport/RECRC_CHK}} {{/board/RP/rport/RECRC_CHK_TRIM}} {{/board/RP/rport/ROOT_CAP_CRS_SW_VISIBILITY}} {{/board/RP/rport/RP_AUTO_SPD}} {{/board/RP/rport/RP_AUTO_SPD_LOOPCNT}} {{/board/RP/rport/SELECT_DLL_IF}} {{/board/RP/rport/SIM_VERSION}} {{/board/RP/rport/SLOT_CAP_ATT_BUTTON_PRESENT}} {{/board/RP/rport/SLOT_CAP_ATT_INDICATOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_ELEC_INTERLOCK_PRESENT}} {{/board/RP/rport/SLOT_CAP_HOTPLUG_CAPABLE}} {{/board/RP/rport/SLOT_CAP_HOTPLUG_SURPRISE}} {{/board/RP/rport/SLOT_CAP_MRL_SENSOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_NO_CMD_COMPLETED_SUPPORT}} {{/board/RP/rport/SLOT_CAP_PHYSICAL_SLOT_NUM}} {{/board/RP/rport/SLOT_CAP_POWER_CONTROLLER_PRESENT}} {{/board/RP/rport/SLOT_CAP_POWER_INDICATOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_SLOT_POWER_LIMIT_SCALE}} {{/board/RP/rport/SLOT_CAP_SLOT_POWER_LIMIT_VALUE}} {{/board/RP/rport/SPARE_BIT0}} {{/board/RP/rport/SPARE_BIT1}} {{/board/RP/rport/SPARE_BIT2}} {{/board/RP/rport/SPARE_BIT3}} {{/board/RP/rport/SPARE_BIT4}} {{/board/RP/rport/SPARE_BIT5}} {{/board/RP/rport/SPARE_BIT6}} {{/board/RP/rport/SPARE_BIT7}} {{/board/RP/rport/SPARE_BIT8}} {{/board/RP/rport/SPARE_BYTE0}} {{/board/RP/rport/SPARE_BYTE1}} {{/board/RP/rport/SPARE_BYTE2}} {{/board/RP/rport/SPARE_BYTE3}} {{/board/RP/rport/SPARE_WORD0}} {{/board/RP/rport/SPARE_WORD1}} {{/board/RP/rport/SPARE_WORD2}} {{/board/RP/rport/SPARE_WORD3}} {{/board/RP/rport/SSL_MESSAGE_AUTO}} {{/board/RP/rport/TECRC_EP_INV}} {{/board/RP/rport/TL_RBYPASS}} {{/board/RP/rport/TL_RX_RAM_RADDR_LATENCY}} {{/board/RP/rport/TL_RX_RAM_RDATA_LATENCY}} {{/board/RP/rport/TL_RX_RAM_WRITE_LATENCY}} {{/board/RP/rport/TL_TFC_DISABLE}} {{/board/RP/rport/TL_TX_CHECKS_DISABLE}} {{/board/RP/rport/TL_TX_RAM_RADDR_LATENCY}} {{/board/RP/rport/TL_TX_RAM_RDATA_LATENCY}} {{/board/RP/rport/TL_TX_RAM_WRITE_LATENCY}} {{/board/RP/rport/TRN_DW}} {{/board/RP/rport/TRN_NP_FC}} {{/board/RP/rport/UPCONFIG_CAPABLE}} {{/board/RP/rport/UPSTREAM_FACING}} {{/board/RP/rport/UR_ATOMIC}} {{/board/RP/rport/UR_CFG1}} {{/board/RP/rport/UR_INV_REQ}} {{/board/RP/rport/UR_PRS_RESPONSE}} {{/board/RP/rport/USER_CLK2_DIV2}} {{/board/RP/rport/USER_CLK_FREQ}} {{/board/RP/rport/USE_RID_PINS}} {{/board/RP/rport/VC0_CPL_INFINITE}} {{/board/RP/rport/VC0_RX_RAM_LIMIT}} {{/board/RP/rport/VC0_TOTAL_CREDITS_CD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_CH}} {{/board/RP/rport/VC0_TOTAL_CREDITS_NPD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_NPH}} {{/board/RP/rport/VC0_TOTAL_CREDITS_PD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_PH}} {{/board/RP/rport/VC0_TX_LASTPACKET}} {{/board/RP/rport/VC_BASE_PTR}} {{/board/RP/rport/VC_CAP_ID}} {{/board/RP/rport/VC_CAP_NEXTPTR}} {{/board/RP/rport/VC_CAP_ON}} {{/board/RP/rport/VC_CAP_REJECT_SNOOP_TRANSACTIONS}} {{/board/RP/rport/VC_CAP_VERSION}} {{/board/RP/rport/VSEC_BASE_PTR}} {{/board/RP/rport/VSEC_CAP_HDR_ID}} {{/board/RP/rport/VSEC_CAP_HDR_LENGTH}} {{/board/RP/rport/VSEC_CAP_HDR_REVISION}} {{/board/RP/rport/VSEC_CAP_ID}} {{/board/RP/rport/VSEC_CAP_IS_LINK_VISIBLE}} {{/board/RP/rport/VSEC_CAP_NEXTPTR}} {{/board/RP/rport/VSEC_CAP_ON}} {{/board/RP/rport/VSEC_CAP_VERSION}} {{/board/RP/rport/PCIE_USE_MODE}} {{/board/RP/rport/PCIE_GT_DEVICE}} {{/board/RP/rport/PCIE_CHAN_BOND}} {{/board/RP/rport/PCIE_PLL_SEL}} {{/board/RP/rport/PCIE_ASYNC_EN}} {{/board/RP/rport/PCIE_TXBUF_EN}} {{/board/RP/rport/C_REM_WIDTH}} {{/board/RP/rport/TCQ}} {{/board/RP/rport/LINK_CAP_MAX_LINK_WIDTH_BV}} {{/board/RP/rport/LINK_CAP_MAX_LINK_SPEED_BV}} {{/board/RP/rport/LTSSM_MAX_LINK_WIDTH_BV}} 
run all
run: Time (s): cpu = 00:01:04 ; elapsed = 00:02:28 . Memory (MB): peak = 10401.461 ; gain = 0.000 ; free physical = 8505 ; free virtual = 18774
