// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _linear_activation_1_HH_
#define _linear_activation_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mnist_fp32_naive_dEe.h"
#include "mnist_fp32_naive_eOg.h"
#include "mnist_fp32_naive_jbC.h"
#include "linear_activationhbi.h"
#include "linear_activationibs.h"

namespace ap_rtl {

struct linear_activation_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > data_in_V_dout;
    sc_in< sc_logic > data_in_V_empty_n;
    sc_out< sc_logic > data_in_V_read;
    sc_out< sc_lv<32> > data_out_V_din;
    sc_in< sc_logic > data_out_V_full_n;
    sc_out< sc_logic > data_out_V_write;


    // Module declarations
    linear_activation_1(sc_module_name name);
    SC_HAS_PROCESS(linear_activation_1);

    ~linear_activation_1();

    sc_trace_file* mVcdFile;

    linear_activationhbi* L2_WEIGHTS_U;
    linear_activationibs* L2_BIAS_U;
    mnist_fp32_naive_dEe<1,5,32,32,32>* mnist_fp32_naive_dEe_U47;
    mnist_fp32_naive_dEe<1,5,32,32,32>* mnist_fp32_naive_dEe_U48;
    mnist_fp32_naive_eOg<1,4,32,32,32>* mnist_fp32_naive_eOg_U49;
    mnist_fp32_naive_eOg<1,4,32,32,32>* mnist_fp32_naive_eOg_U50;
    mnist_fp32_naive_jbC<1,1,32,32,32,32,32,32,32,32,32,32,4,32>* mnist_fp32_naive_jbC_U51;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<6> > L2_WEIGHTS_address0;
    sc_signal< sc_logic > L2_WEIGHTS_ce0;
    sc_signal< sc_lv<320> > L2_WEIGHTS_q0;
    sc_signal< sc_lv<4> > L2_BIAS_address0;
    sc_signal< sc_logic > L2_BIAS_ce0;
    sc_signal< sc_lv<32> > L2_BIAS_q0;
    sc_signal< sc_logic > data_in_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond5_reg_532;
    sc_signal< sc_logic > data_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_747;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter6_exitcond_reg_747;
    sc_signal< sc_lv<32> > acc_9_reg_163;
    sc_signal< sc_lv<32> > acc_8_reg_175;
    sc_signal< sc_lv<32> > acc_7_reg_187;
    sc_signal< sc_lv<32> > acc_6_reg_199;
    sc_signal< sc_lv<32> > acc_5_reg_211;
    sc_signal< sc_lv<32> > acc_4_reg_223;
    sc_signal< sc_lv<32> > acc_3_reg_235;
    sc_signal< sc_lv<32> > acc_2_reg_247;
    sc_signal< sc_lv<32> > acc_1_reg_259;
    sc_signal< sc_lv<32> > acc_0_reg_271;
    sc_signal< sc_lv<7> > ii_reg_283;
    sc_signal< sc_lv<4> > ires_reg_294;
    sc_signal< sc_lv<32> > grp_fu_306_p2;
    sc_signal< sc_lv<32> > reg_332;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond5_reg_532;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter7;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter5_exitcond_reg_747;
    sc_signal< sc_lv<1> > exitcond5_fu_338_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond5_reg_532;
    sc_signal< sc_lv<7> > ii_2_fu_344_p2;
    sc_signal< sc_lv<7> > ii_2_reg_536;
    sc_signal< sc_lv<32> > tmp_26_reg_546;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > tmp_8_fu_355_p1;
    sc_signal< sc_lv<32> > tmp_8_reg_552;
    sc_signal< sc_lv<32> > tmp_5_reg_557;
    sc_signal< sc_lv<32> > tmp_7_reg_562;
    sc_signal< sc_lv<32> > tmp_10_reg_567;
    sc_signal< sc_lv<32> > tmp_12_reg_572;
    sc_signal< sc_lv<32> > tmp_14_reg_577;
    sc_signal< sc_lv<32> > tmp_16_reg_582;
    sc_signal< sc_lv<32> > tmp_18_reg_587;
    sc_signal< sc_lv<32> > tmp_20_reg_592;
    sc_signal< sc_lv<32> > tmp_22_reg_597;
    sc_signal< sc_lv<32> > tmp_3_fu_449_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > tmp_6_fu_453_p1;
    sc_signal< sc_lv<32> > tmp_2_fu_457_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > tmp_11_fu_461_p1;
    sc_signal< sc_lv<32> > tmp_13_fu_465_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > tmp_15_fu_469_p1;
    sc_signal< sc_lv<32> > grp_fu_324_p2;
    sc_signal< sc_lv<32> > tmp_4_reg_632;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > grp_fu_328_p2;
    sc_signal< sc_lv<32> > tmp_13_1_reg_637;
    sc_signal< sc_lv<32> > tmp_17_fu_473_p1;
    sc_signal< sc_lv<32> > tmp_19_fu_477_p1;
    sc_signal< sc_lv<32> > tmp_13_2_reg_652;
    sc_signal< sc_lv<32> > tmp_13_3_reg_657;
    sc_signal< sc_lv<32> > tmp_21_fu_481_p1;
    sc_signal< sc_lv<32> > tmp_23_fu_485_p1;
    sc_signal< sc_lv<32> > tmp_13_4_reg_672;
    sc_signal< sc_lv<32> > tmp_13_5_reg_677;
    sc_signal< sc_lv<32> > tmp_13_6_reg_682;
    sc_signal< sc_lv<32> > tmp_13_7_reg_687;
    sc_signal< sc_lv<32> > tmp_13_8_reg_692;
    sc_signal< sc_lv<32> > tmp_13_9_reg_697;
    sc_signal< sc_lv<32> > grp_fu_311_p2;
    sc_signal< sc_lv<32> > acc_1_1_reg_702;
    sc_signal< sc_lv<32> > acc_2_1_reg_707;
    sc_signal< sc_lv<32> > acc_3_1_reg_712;
    sc_signal< sc_lv<32> > acc_4_1_reg_717;
    sc_signal< sc_lv<32> > acc_5_1_reg_722;
    sc_signal< sc_lv<32> > acc_6_1_reg_727;
    sc_signal< sc_lv<32> > acc_7_1_reg_732;
    sc_signal< sc_lv<1> > exitcond_fu_489_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter1_exitcond_reg_747;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter2_exitcond_reg_747;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter3_exitcond_reg_747;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter4_exitcond_reg_747;
    sc_signal< sc_lv<4> > ires_1_fu_495_p2;
    sc_signal< sc_lv<4> > ires_1_reg_751;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > tmp_25_fu_506_p12;
    sc_signal< sc_lv<32> > tmp_25_reg_761;
    sc_signal< sc_lv<32> > L2_BIAS_load_reg_766;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_7_phi_fu_191_p4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_6_phi_fu_203_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_5_phi_fu_215_p4;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_4_phi_fu_227_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_3_phi_fu_239_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_2_phi_fu_251_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_1_phi_fu_263_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_0_phi_fu_275_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_ii_phi_fu_287_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_ires_phi_fu_298_p4;
    sc_signal< sc_lv<64> > tmp_s_fu_350_p1;
    sc_signal< sc_lv<64> > tmp_9_fu_501_p1;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_306_p0;
    sc_signal< sc_lv<32> > grp_fu_306_p1;
    sc_signal< sc_lv<32> > grp_fu_311_p0;
    sc_signal< sc_lv<32> > grp_fu_311_p1;
    sc_signal< sc_lv<32> > grp_fu_324_p1;
    sc_signal< sc_lv<32> > grp_fu_328_p1;
    sc_signal< sc_logic > grp_fu_306_ce;
    sc_signal< sc_logic > grp_fu_311_ce;
    sc_signal< sc_logic > grp_fu_324_ce;
    sc_signal< sc_logic > grp_fu_328_ce;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_pp0_stage1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage2;
    static const sc_lv<9> ap_ST_fsm_pp0_stage3;
    static const sc_lv<9> ap_ST_fsm_pp0_stage4;
    static const sc_lv<9> ap_ST_fsm_state17;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state26;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_8;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_L2_BIAS_address0();
    void thread_L2_BIAS_ce0();
    void thread_L2_WEIGHTS_address0();
    void thread_L2_WEIGHTS_ce0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state26();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state18_pp1_stage0_iter0();
    void thread_ap_block_state19_pp1_stage0_iter1();
    void thread_ap_block_state20_pp1_stage0_iter2();
    void thread_ap_block_state21_pp1_stage0_iter3();
    void thread_ap_block_state22_pp1_stage0_iter4();
    void thread_ap_block_state23_pp1_stage0_iter5();
    void thread_ap_block_state24_pp1_stage0_iter6();
    void thread_ap_block_state25_pp1_stage0_iter7();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state18();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_acc_0_phi_fu_275_p4();
    void thread_ap_phi_mux_acc_1_phi_fu_263_p4();
    void thread_ap_phi_mux_acc_2_phi_fu_251_p4();
    void thread_ap_phi_mux_acc_3_phi_fu_239_p4();
    void thread_ap_phi_mux_acc_4_phi_fu_227_p4();
    void thread_ap_phi_mux_acc_5_phi_fu_215_p4();
    void thread_ap_phi_mux_acc_6_phi_fu_203_p4();
    void thread_ap_phi_mux_acc_7_phi_fu_191_p4();
    void thread_ap_phi_mux_ii_phi_fu_287_p4();
    void thread_ap_phi_mux_ires_phi_fu_298_p4();
    void thread_ap_ready();
    void thread_data_in_V_blk_n();
    void thread_data_in_V_read();
    void thread_data_out_V_blk_n();
    void thread_data_out_V_din();
    void thread_data_out_V_write();
    void thread_exitcond5_fu_338_p2();
    void thread_exitcond_fu_489_p2();
    void thread_grp_fu_306_ce();
    void thread_grp_fu_306_p0();
    void thread_grp_fu_306_p1();
    void thread_grp_fu_311_ce();
    void thread_grp_fu_311_p0();
    void thread_grp_fu_311_p1();
    void thread_grp_fu_324_ce();
    void thread_grp_fu_324_p1();
    void thread_grp_fu_328_ce();
    void thread_grp_fu_328_p1();
    void thread_ii_2_fu_344_p2();
    void thread_internal_ap_ready();
    void thread_ires_1_fu_495_p2();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_11_fu_461_p1();
    void thread_tmp_13_fu_465_p1();
    void thread_tmp_15_fu_469_p1();
    void thread_tmp_17_fu_473_p1();
    void thread_tmp_19_fu_477_p1();
    void thread_tmp_21_fu_481_p1();
    void thread_tmp_23_fu_485_p1();
    void thread_tmp_2_fu_457_p1();
    void thread_tmp_3_fu_449_p1();
    void thread_tmp_6_fu_453_p1();
    void thread_tmp_8_fu_355_p1();
    void thread_tmp_9_fu_501_p1();
    void thread_tmp_s_fu_350_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
