# 4bitadder
Designed a 4-bit adder in Xilinx Vivado using Verilog HDL. Inputs A, B (4-bit) and Cin generate Sum (4-bit) and Cout. Used a testbench to simulate all input cases and verify correctness. Synthesized the design and analyzed the RTL schematic, logic connections, and synthesis reports
