
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003562                       # Number of seconds simulated
sim_ticks                                  3561995000                       # Number of ticks simulated
final_tick                                 3561995000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161077                       # Simulator instruction rate (inst/s)
host_op_rate                                   323589                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46690520                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448292                       # Number of bytes of host memory used
host_seconds                                    76.29                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3561995000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          88064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1705728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1793792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        88064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       376704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          376704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5886                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          24723224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         478868724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             503591948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     24723224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24723224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105756465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105756465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105756465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         24723224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        478868724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            609348413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     24737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000253439250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          349                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          349                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               58805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5467                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28029                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6750                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28029                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6750                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1668864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  124992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  370368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1793856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               432000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1953                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   931                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              163                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3561993000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28029                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    511.181134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   348.261736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   365.520164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          618     15.50%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          677     16.98%     32.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          453     11.36%     43.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          385      9.66%     53.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          268      6.72%     60.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          195      4.89%     65.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          325      8.15%     73.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          213      5.34%     78.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          852     21.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3986                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.673352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.086717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.299182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            122     34.96%     34.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           136     38.97%     73.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            17      4.87%     78.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           26      7.45%     86.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      2.01%     88.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      3.15%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      1.15%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      1.43%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.86%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.57%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            9      2.58%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.57%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.29%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.86%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           349                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.581662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.556921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              248     71.06%     71.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.57%     71.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               97     27.79%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.29%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           349                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        85696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1583168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       370368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 24058427.931538365781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 444461039.389443278313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 103977686.661547809839                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        26652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6750                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52095500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    820284750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  86646676000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37832.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30777.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12836544.59                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    383455250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               872380250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  130380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14705.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33455.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       468.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    503.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    121.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    22841                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5026                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102417.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17057460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9043485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                93626820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               23443020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         273514800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            285505590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6981600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1220529600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        58732320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         26679900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2015114595                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            565.726396                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2917746250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5335000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     115700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     88157000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    152985250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     523065250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2676752500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 11473980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6083385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                92548680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6765120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         274129440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            248223030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7344000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1175568000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       129059520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         25785300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1977079785                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            555.048445                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2998288000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6506000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     115960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     84210500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    336131500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     441241000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2577946000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3561995000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  568920                       # Number of BP lookups
system.cpu.branchPred.condPredicted            568920                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18200                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               460908                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92196                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                514                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          460908                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             295775                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           165133                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3931                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3561995000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5202644                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499508                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1274                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           142                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3561995000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3561995000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1130762                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           259                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3561995000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7123991                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1182314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12711891                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      568920                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             387971                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5839044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36836                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           794                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          139                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1130613                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3152                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7040830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.629962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.739154                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3280355     46.59%     46.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    43705      0.62%     47.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   352406      5.01%     52.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    90131      1.28%     53.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   297663      4.23%     57.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    91671      1.30%     59.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    49569      0.70%     59.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    90024      1.28%     61.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2745306     38.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7040830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.079860                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.784378                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1220497                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2128930                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3571874                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                101111                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18418                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25387383                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18418                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1268541                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  700922                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5722                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3612454                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1434773                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25326767                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3622                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 105196                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1127784                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 190683                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27988624                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              53270367                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19241264                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24889228                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   724651                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    605102                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5166301                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              504805                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            165985                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64260                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25166610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 224                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  25001153                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             51226                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          480386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       903144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            160                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7040830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.550882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.942531                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2018304     28.67%     28.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              320863      4.56%     33.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              625341      8.88%     42.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              496134      7.05%     49.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              760348     10.80%     59.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              573500      8.15%     68.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              629445      8.94%     77.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              679516      9.65%     86.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              937379     13.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7040830                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   28888      2.21%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 64435      4.93%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1034      0.08%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     14      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 35113      2.69%      9.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%      9.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            573847     43.92%     53.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           336054     25.72%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3869      0.30%     79.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   898      0.07%     79.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            262482     20.09%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               74      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15457      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7568578     30.27%     30.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40071      0.16%     30.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1618      0.01%     30.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4283233     17.13%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  730      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81667      0.33%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1799      0.01%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960950     11.84%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                734      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310013      9.24%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30029      0.12%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080004      8.32%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               854714      3.42%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349862      1.40%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4270893     17.08%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150737      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25001153                       # Type of FU issued
system.cpu.iq.rate                           3.509431                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1306710                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.052266                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           19489584                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6612149                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6180053                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38911488                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19035200                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18691413                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6220022                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20072384                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           431747                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       173182                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10231                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10005                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          6221                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18418                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  491680                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                120492                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25166834                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               360                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5166301                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               504805                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                151                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  15537                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                101628                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            133                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12836                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7695                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20531                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24943094                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5081997                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58059                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5581495                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   524256                       # Number of branches executed
system.cpu.iew.exec_stores                     499498                       # Number of stores executed
system.cpu.iew.exec_rate                     3.501281                       # Inst execution rate
system.cpu.iew.wb_sent                       24877151                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24871466                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14592040                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22754428                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.491226                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.641284                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          480905                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18314                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6972178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.540708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.308447                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2439850     34.99%     34.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       539278      7.73%     42.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       290437      4.17%     46.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       303950      4.36%     51.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       550107      7.89%     59.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       398670      5.72%     64.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       401141      5.75%     70.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       336139      4.82%     75.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1712606     24.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6972178                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1712606                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30426924                       # The number of ROB reads
system.cpu.rob.rob_writes                    50403788                       # The number of ROB writes
system.cpu.timesIdled                             802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.579729                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.579729                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.724943                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.724943                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18719852                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5340520                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24714819                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18541098                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2175820                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3599694                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6618363                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3561995000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.081802                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3943407                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25628                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            153.871039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.081802                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10523128                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10523128                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3561995000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4683929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4683929                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492084                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5176013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5176013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5176013                       # number of overall hits
system.cpu.dcache.overall_hits::total         5176013                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        69731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         69731                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2494                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        72225                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          72225                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        72225                       # number of overall misses
system.cpu.dcache.overall_misses::total         72225                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4259279500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4259279500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    159376496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    159376496                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4418655996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4418655996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4418655996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4418655996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4753660                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4753660                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5248238                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5248238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5248238                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5248238                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014669                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005043                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013762                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61081.577777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61081.577777                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63903.967923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63903.967923                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61179.037674                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61179.037674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61179.037674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61179.037674                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        64947                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          799                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               837                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.594982                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.777778                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5886                       # number of writebacks
system.cpu.dcache.writebacks::total              5886                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        45550                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        45550                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        45573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45573                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45573                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24181                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24181                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2471                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2471                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        26652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26652                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1488887000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1488887000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    155946996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    155946996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1644833996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1644833996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1644833996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1644833996                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005078                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005078                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61572.598321                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61572.598321                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63110.884662                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63110.884662                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61715.218220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61715.218220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61715.218220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61715.218220                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25628                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3561995000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.564058                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              278795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               865                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            322.306358                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.564058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987430                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987430                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2262603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2262603                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3561995000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1128772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1128772                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1128772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1128772                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1128772                       # number of overall hits
system.cpu.icache.overall_hits::total         1128772                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1841                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1841                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1841                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1841                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1841                       # number of overall misses
system.cpu.icache.overall_misses::total          1841                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    120779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120779000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    120779000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120779000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    120779000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120779000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1130613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1130613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1130613                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1130613                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1130613                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1130613                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001628                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001628                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001628                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001628                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001628                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001628                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65605.105921                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65605.105921                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65605.105921                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65605.105921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65605.105921                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65605.105921                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          305                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          865                       # number of writebacks
system.cpu.icache.writebacks::total               865                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          463                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          463                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          463                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          463                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          463                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          463                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1378                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1378                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96269500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96269500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96269500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96269500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96269500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96269500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001219                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69861.756168                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69861.756168                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69861.756168                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69861.756168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69861.756168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69861.756168                       # average overall mshr miss latency
system.cpu.icache.replacements                    865                       # number of replacements
system.membus.snoop_filter.tot_requests         54523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        26495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3561995000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25558                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5886                       # Transaction distribution
system.membus.trans_dist::WritebackClean          865                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19742                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2471                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2471                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1378                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24181                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        78932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        78932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  82551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       143424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       143424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2082432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2082432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2225856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28030                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000392                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019806                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28019     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               28030                       # Request fanout histogram
system.membus.reqLayer2.occupancy            86875500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7321997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          139407000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
