
---------- Begin Simulation Statistics ----------
final_tick                               572575509994500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29801                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878240                       # Number of bytes of host memory used
host_op_rate                                    66984                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   335.56                       # Real time elapsed on the host
host_tick_rate                               24426994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008197                       # Number of seconds simulated
sim_ticks                                  8196740750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       100053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        202492                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35120                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40220                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28146                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35120                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6974                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45712                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5123                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           61                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196471                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329190                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1558717                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468876                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16298493                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.379097                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.622137                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11632228     71.37%     71.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       673723      4.13%     75.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       825323      5.06%     80.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       259527      1.59%     82.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       561158      3.44%     85.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261383      1.60%     87.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       332062      2.04%     89.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194372      1.19%     90.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1558717      9.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16298493                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.639346                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.639346                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12496290                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108435                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           754591                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2487916                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6083                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        615115                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786148                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1497                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367888                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45712                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084062                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15242776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473706                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12166                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002788                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1111256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33269                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.638895                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16360115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.424501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.918026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12882528     78.74%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           105187      0.64%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           214673      1.31%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           171892      1.05%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           175098      1.07%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           139115      0.85%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           220258      1.35%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73642      0.45%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2377722     14.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16360115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989613                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173308                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          841                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37002                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.410154                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10299881                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367888                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          342121                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789677                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418909                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042217                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7931993                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4686                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23117309                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3868125                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6083                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3877261                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27110                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       567228                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138590                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167300                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          151                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          690                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28890864                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920872                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606210                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17513939                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.398172                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22963878                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21272784                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345012                       # number of integer regfile writes
system.switch_cpus.ipc                       0.609999                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.609999                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41143      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237379     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2691      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47746      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476997     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002314     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       760586      3.29%     58.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94608      0.41%     59.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7173008     31.02%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273430      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23122000                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22501186                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44063444                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444935                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671031                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1039953                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044977                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             406      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121808     11.71%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       260106     25.01%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88594      8.52%     45.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11682      1.12%     46.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       499406     48.02%     94.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        57951      5.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1619624                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19581055                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936354                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23122000                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          436                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       270511                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16360115                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.413315                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.369422                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10968012     67.04%     67.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       688238      4.21%     71.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       709624      4.34%     75.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       651210      3.98%     79.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       893223      5.46%     85.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       695578      4.25%     89.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       771856      4.72%     94.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       480026      2.93%     96.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       502348      3.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16360115                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.410440                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084062                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21824                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        93802                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10607600                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16393461                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4282871                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         184809                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1034245                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3152683                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11877                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937624                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064541                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906159                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2814202                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4846512                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6083                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8222594                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515273                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040322                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168048                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3801116                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37619301                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45953882                       # The number of ROB writes
system.switch_cpus.timesIdled                     329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        43154                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228173                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          43154                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              72854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29711                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70342                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29585                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         72854                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       304931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       304931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 304931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8457600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8457600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8457600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102439                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102439    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102439                       # Request fanout histogram
system.membus.reqLayer2.occupancy           339326000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          566585250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8196740750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63426                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          168483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31667                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           395                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82676                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       342005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9475712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9508416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          118590                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1901504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           233328                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184950                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.388258                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 190174     81.51%     81.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43154     18.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             233328                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147915000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171510000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            589500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           28                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        12271                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12299                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           28                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        12271                       # number of overall hits
system.l2.overall_hits::total                   12299                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          365                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       102069                       # number of demand (read+write) misses
system.l2.demand_misses::total                 102439                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          365                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       102069                       # number of overall misses
system.l2.overall_misses::total                102439                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10365310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10393999000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28688500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10365310500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10393999000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114738                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114738                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.928753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.892680                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892808                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.928753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.892680                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892808                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78598.630137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101551.994239                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101465.252492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78598.630137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101551.994239                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101465.252492                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29711                       # number of writebacks
system.l2.writebacks::total                     29711                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       102069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            102434                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       102069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           102434                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     25038500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9344620500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9369659000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     25038500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9344620500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9369659000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.928753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.892680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892764                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.928753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.892680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892764                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68598.630137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91551.994239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91470.205205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68598.630137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91551.994239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91470.205205                       # average overall mshr miss latency
system.l2.replacements                         118590                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33715                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33715                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33715                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        24618                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         24618                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2082                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2082                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        29584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29585                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2884147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2884147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.934251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.934253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97490.095998                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97486.800744                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2588307000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2588307000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.934251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.934222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87490.095998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87490.095998                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28688500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28688500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.928753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78598.630137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78170.299728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     25038500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25038500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.928753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68598.630137                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68598.630137                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        10189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        72485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           72487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7481163500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7481163500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.876757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.876760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103209.815824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103206.968146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        72485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        72485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6756313500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6756313500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.876757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.876736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93209.815824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93209.815824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2023.107484                       # Cycle average of tags in use
system.l2.tags.total_refs                      200134                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    118590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.687613                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     264.933786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.048700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.124615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.645574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1750.354809                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.129362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.854665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987845                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1159                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1033330                       # Number of tag accesses
system.l2.tags.data_accesses                  1033330                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6532416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6556096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1901504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1901504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       102069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29711                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29711                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             23424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2849913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    796952862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             799841815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2849913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2865529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231982938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231982938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231982938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            23424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2849913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    796952862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1031824753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    102065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000119727250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1750                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1750                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              204664                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27969                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102434                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29711                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102434                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29711                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1797                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3205089000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  512150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5125651500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31290.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50040.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14310                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23355                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102434                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29711                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   55617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        94433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.523281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.318847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.424059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        80244     84.97%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8357      8.85%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3993      4.23%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1106      1.17%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          445      0.47%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          154      0.16%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           74      0.08%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      0.02%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           37      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        94433                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.506857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.407955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.756895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1170     66.86%     66.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          557     31.83%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           22      1.26%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1750                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.962286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.926590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.111690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              957     54.69%     54.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      2.63%     57.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              616     35.20%     92.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              119      6.80%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.63%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1750                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6555520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1899776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6555776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1901504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       799.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    799.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8196659500                       # Total gap between requests
system.mem_ctrls.avgGap                      62027.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6532160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1899776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2849913.241430747788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 796921630.100354194641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 231772122.352411836386                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       102069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29711                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     10014000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5115637500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 196193773250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27435.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50119.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6603405.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            346118640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            183936060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           382675440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           80247060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     646601280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3681773640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         47081280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5368433400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.947322                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     93087750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    273520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7830122750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            328247220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            174437175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           348674760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           74703420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     646601280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3675543540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         52293120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5300500515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.659529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    106661750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    273520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7816548750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8196730500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083661                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083661                       # number of overall hits
system.cpu.icache.overall_hits::total         1083673                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          401                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            403                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          401                       # number of overall misses
system.cpu.icache.overall_misses::total           403                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30343500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30343500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30343500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30343500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084076                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084076                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000372                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75669.576060                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75294.044665                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75669.576060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75294.044665                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29583500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29583500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29583500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29583500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75276.081425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75276.081425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75276.081425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75276.081425                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083661                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083673                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          401                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           403                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30343500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30343500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75669.576060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75294.044665                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29583500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29583500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75276.081425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75276.081425                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003961                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46715                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.715517                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168547                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9285639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9285642                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9300359                       # number of overall hits
system.cpu.dcache.overall_hits::total         9300362                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       167484                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167487                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       170126                       # number of overall misses
system.cpu.dcache.overall_misses::total        170129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14956918695                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14956918695                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14956918695                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14956918695                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9453123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9453129                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9470485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9470491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017717                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017964                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017964                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89303.567475                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89301.967884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87916.712878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87915.162583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1919525                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.679287                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33715                       # number of writebacks
system.cpu.dcache.writebacks::total             33715                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        54432                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54432                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        54432                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54432                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114340                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114340                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10554924695                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10554924695                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10671073695                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10671073695                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 93363.449519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93363.449519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 93327.564238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93327.564238                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113319                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7065735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7065737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       135791                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        135793                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11969383000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11969383000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7201526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7201530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88145.628208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88144.329973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        54405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7599867000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7599867000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 93380.519991                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93380.519991                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31693                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2987535695                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2987535695                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94264.843814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94261.869597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2955057695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2955057695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93319.576044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93319.576044                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14720                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14720                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2642                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2642                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.152171                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.152171                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1288                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1288                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    116149000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    116149000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90177.795031                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90177.795031                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572575509994500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8703045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.801287                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014541                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          586                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19055325                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19055325                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572600264525000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40279                       # Simulator instruction rate (inst/s)
host_mem_usage                                 906916                       # Number of bytes of host memory used
host_op_rate                                    89678                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   993.07                       # Real time elapsed on the host
host_tick_rate                               24927351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024755                       # Number of seconds simulated
sim_ticks                                 24754530500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       328414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        657059                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       541537                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        14985                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       571396                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442412                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       541537                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        99125                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          612958                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27063                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5122                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2644128                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2439333                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15182                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4685994                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1774034                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     49103988                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.355878                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.609961                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35333851     71.96%     71.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1965593      4.00%     75.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2345215      4.78%     80.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       936815      1.91%     82.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1602279      3.26%     85.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       741767      1.51%     87.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       940691      1.92%     89.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       551783      1.12%     90.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4685994      9.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49103988                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.650302                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.650302                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37751445                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       68991153                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2269110                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7441835                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31030                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1850092                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22201735                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5145                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6684179                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1716                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              612958                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3131359                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46060325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2758                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31819140                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          272                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1353                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           62060                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.012381                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3250475                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       469475                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.642693                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     49343512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.414970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.899238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38807231     78.65%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           306921      0.62%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           606324      1.23%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           750940      1.52%     82.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           529255      1.07%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           422324      0.86%     83.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           653590      1.32%     85.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           238395      0.48%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7028532     14.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49343512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102059166                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54711465                       # number of floating regfile writes
system.switch_cpus.idleCycles                  165549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        23730                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           524043                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.387525                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29288542                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6684179                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          997679                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22227692                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           34                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          435                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841154                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68636600                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22604363                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        48333                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68695071                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9628                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11655763                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31030                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11682344                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        75042                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1582830                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          765                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       462823                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       511656                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          765                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15452                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85688766                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68124037                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.610001                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52270203                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.375991                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68255065                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63382808                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6214516                       # number of integer regfile writes
system.switch_cpus.ipc                       0.605950                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.605950                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134213      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12181689     17.72%     17.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14870      0.02%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           397      0.00%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281676      0.41%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          829      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       142677      0.21%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5144      0.01%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5401      0.01%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           76      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241537     22.17%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145338     16.21%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2344611      3.41%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311030      0.45%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20271430     29.49%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6374655      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68743405                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64042811                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125480235                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61085404                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61890581                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2902425                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042221                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19413      0.67%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            689      0.02%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       340710     11.74%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       725154     24.98%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         241525      8.32%     45.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         35115      1.21%     46.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1375750     47.40%     94.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       163705      5.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7468806                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     64256743                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7038633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8804366                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68625010                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68743405                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2057598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4232                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10624                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1234053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     49343512                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.393160                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.357099                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     33240663     67.37%     67.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2164012      4.39%     71.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2080098      4.22%     75.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1912804      3.88%     79.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2652694      5.38%     85.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2096604      4.25%     89.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2283950      4.63%     94.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1418207      2.87%     96.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1494480      3.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49343512                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.388501                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3131582                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   346                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        69205                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       283060                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22227692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        30999820                       # number of misc regfile reads
system.switch_cpus.numCycles                 49509061                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        14375543                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         757064                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3116124                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8579376                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        111171                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199454879                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68817702                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63854109                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8406055                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14060816                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31030                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23414486                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2123631                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102316137                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63441964                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          274                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           23                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11352811                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            112571346                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136945902                       # The number of ROB writes
system.switch_cpus.timesIdled                    1792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       138523                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702165                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         138523                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24754530500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             241315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88952                       # Transaction distribution
system.membus.trans_dist::CleanEvict           239462                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87330                       # Transaction distribution
system.membus.trans_dist::ReadExResp            87330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        241315                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       985704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       985704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 985704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26726208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26726208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26726208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            328645                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  328645    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              328645                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1072735500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1808451750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24754530500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24754530500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24754530500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24754530500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       185167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2889                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          545612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3122                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256601                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       384704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28434688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28819392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          382702                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5692928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           733901                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188752                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.391311                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 595376     81.12%     81.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 138525     18.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             733901                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          450186500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522115999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4683998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24754530500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1078                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21476                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22554                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1078                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21476                       # number of overall hits
system.l2.overall_hits::total                   22554                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2044                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       326601                       # number of demand (read+write) misses
system.l2.demand_misses::total                 328645                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2044                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       326601                       # number of overall misses
system.l2.overall_misses::total                328645                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    169434500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  32370904500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32540339000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    169434500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  32370904500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32540339000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348077                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351199                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348077                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351199                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.654709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.938301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.935780                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.654709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.938301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.935780                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82893.590998                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99114.529655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99013.643901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82893.590998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99114.529655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99013.643901                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88952                       # number of writebacks
system.l2.writebacks::total                     88952                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       326601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            328645                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       326601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           328645                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    148994500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  29104894500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29253889000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    148994500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  29104894500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29253889000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.654709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.938301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.935780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.654709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.938301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.935780                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72893.590998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89114.529655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89013.643901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72893.590998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89114.529655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89013.643901                       # average overall mshr miss latency
system.l2.replacements                         382702                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        96215                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            96215                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        96215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        96215                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2887                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2887                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2887                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2887                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        84234                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         84234                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4146                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        87330                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87330                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8540945000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8540945000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.954677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97800.813008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97800.813008                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        87330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7667645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7667645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.954677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87800.813008                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87800.813008                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    169434500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    169434500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.654709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.654709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82893.590998                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82893.590998                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    148994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.654709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.654709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72893.590998                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72893.590998                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       239271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          239271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  23829959500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23829959500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.932463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.932463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99594.014736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99594.014736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       239271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       239271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21437249500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21437249500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.932463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.932463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89594.014736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89594.014736                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24754530500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      621350                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    384750                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.614945                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     244.599364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.142647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1794.257989                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.119433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.876103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1204                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3191354                       # Number of tag accesses
system.l2.tags.data_accesses                  3191354                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24754530500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       130816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     20902464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21033280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       130816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        130816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5692928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5692928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       326601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              328645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5284528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    844389434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849673962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5284528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5284528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      229975196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            229975196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      229975196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5284528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    844389434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1079649158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    326534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001224376250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5266                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5266                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              659950                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83796                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      328645                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88952                       # Number of write requests accepted
system.mem_ctrls.readBursts                    328645                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            21110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5388                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9485159500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1642890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15645997000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28867.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47617.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71454                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69683                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                328645                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  175525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   80930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   45790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       276375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     96.683477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.925166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   112.120937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       233193     84.38%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23549      8.52%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12168      4.40%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3239      1.17%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1336      0.48%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          517      0.19%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          241      0.09%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          153      0.06%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1979      0.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       276375                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.394607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.639927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.491491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5261     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5266                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.888340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.852552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.114724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3098     58.83%     58.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      1.96%     60.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1668     31.67%     92.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              355      6.74%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.70%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5266                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21028992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5691776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21033280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5692928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       849.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    229.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24754533000                       # Total gap between requests
system.mem_ctrls.avgGap                      59278.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       130816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     20898176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5691776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5284527.614046244882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 844216213.270536422729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 229928658.917607009411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       326601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     64835250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15581161750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 607082569500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31719.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47707.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6824833.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    33.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1013765760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            538829280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1219854720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          242724780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1953940560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10900787730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        326128800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16196031630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.265353                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    755500250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    826540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23172490250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            959551740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            510013845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1126192200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          221510700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1953940560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10887637260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        337202880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15996049185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.186733                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    786550500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    826540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23141440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32951261000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572600264525000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4211435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4211447                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4211435                       # number of overall hits
system.cpu.icache.overall_hits::total         4211447                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3985                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3987                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3985                       # number of overall misses
system.cpu.icache.overall_misses::total          3987                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    242497500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    242497500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    242497500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    242497500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4215420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4215434                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4215420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4215434                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000945                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000945                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000946                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60852.572146                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60822.046652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60852.572146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60822.046652                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1013                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.650000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3005                       # number of writebacks
system.cpu.icache.writebacks::total              3005                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          470                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          470                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          470                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          470                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3515                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3515                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3515                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3515                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    215120500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    215120500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    215120500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    215120500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000834                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000834                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000834                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000834                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 61200.711238                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61200.711238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 61200.711238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61200.711238                       # average overall mshr miss latency
system.cpu.icache.replacements                   3005                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4211435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4211447                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3985                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3987                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    242497500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    242497500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4215420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4215434                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000945                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60852.572146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60822.046652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          470                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          470                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    215120500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    215120500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 61200.711238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61200.711238                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572600264525000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.019631                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4214964                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1198.454365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000084                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.019547                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          498                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8434385                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8434385                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572600264525000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572600264525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572600264525000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572600264525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572600264525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572600264525000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572600264525000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35476202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35476205                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35534889                       # number of overall hits
system.cpu.dcache.overall_hits::total        35534892                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       873084                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         873087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       883637                       # number of overall misses
system.cpu.dcache.overall_misses::total        883640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  72662353833                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72662353833                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  72662353833                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72662353833                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36349286                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36349292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36418526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36418532                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024263                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024263                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 83224.928911                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83224.642943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82230.999645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82230.720466                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7440782                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            104119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.464209                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       129930                       # number of writebacks
system.cpu.dcache.writebacks::total            129930                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       415795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       415795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       415795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       415795                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457289                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462417                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462417                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  43337760335                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43337760335                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  43804179835                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43804179835                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012580                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012697                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012697                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 94771.053612                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94771.053612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 94728.740152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94728.740152                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461396                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27018355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27018357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       749834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        749836                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  60855846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  60855846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27768189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27768193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81159.091212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81158.874741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       415687                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       415687                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  31657810500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31657810500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 94742.165873                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94742.165873                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123250                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11806507833                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11806507833                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 95793.167002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95792.389782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11679949835                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11679949835                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 94849.440768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94849.440768                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        10553                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        10553                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69240                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69240                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.152412                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.152412                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5128                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5128                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    466419500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    466419500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90955.440718                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90955.440718                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572600264525000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.058812                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35997312                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462420                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.845491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.058810                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          527                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73299484                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73299484                       # Number of data accesses

---------- End Simulation Statistics   ----------
