ARM GAS  /tmp/cceupuyg.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"stm32l5xx_hal_msp.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "../../NonSecure/Core/Src/stm32l5xx_hal_msp.c"
  21              		.section	.text.HAL_MspInit,"ax",%progbits
  22              		.align	1
  23              		.global	HAL_MspInit
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	HAL_MspInit:
  29              	.LFB152:
   1:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /**
   3:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   ******************************************************************************
   4:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   * @file         stm32l5xx_hal_msp.c
   5:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   *               and de-Initialization codes.
   7:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   ******************************************************************************
   8:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   * @attention
   9:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   *
  10:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   * All rights reserved.
  12:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   *
  13:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   * in the root directory of this software component.
  15:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   *
  17:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   ******************************************************************************
  18:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   */
  19:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE END Header */
  20:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  21:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** #include "main.h"
  23:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  25:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE END Includes */
  26:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  27:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
ARM GAS  /tmp/cceupuyg.s 			page 2


  30:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE END TD */
  31:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  32:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  35:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE END Define */
  36:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  37:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  40:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE END Macro */
  41:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  42:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  45:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE END PV */
  46:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  47:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  50:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE END PFP */
  51:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  52:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  55:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  57:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  59:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /* USER CODE END 0 */
  60:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** /**
  61:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   * Initializes the Global MSP.
  62:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   */
  63:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** void HAL_MspInit(void)
  64:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** {
  30              		.loc 1 64 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35 0000 82B0     		sub	sp, sp, #8
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  65:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  66:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  68:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  70:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 70 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 70 3 view .LVU2
  41              		.loc 1 70 3 view .LVU3
  42 0002 0A4B     		ldr	r3, .L3
  43 0004 1A6E     		ldr	r2, [r3, #96]
  44 0006 42F00102 		orr	r2, r2, #1
  45 000a 1A66     		str	r2, [r3, #96]
ARM GAS  /tmp/cceupuyg.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 000c 1A6E     		ldr	r2, [r3, #96]
  48 000e 02F00102 		and	r2, r2, #1
  49 0012 0092     		str	r2, [sp]
  50              		.loc 1 70 3 view .LVU5
  51 0014 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 70 3 view .LVU6
  71:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU8
  57              		.loc 1 71 3 view .LVU9
  58 0016 9A6D     		ldr	r2, [r3, #88]
  59 0018 42F08052 		orr	r2, r2, #268435456
  60 001c 9A65     		str	r2, [r3, #88]
  61              		.loc 1 71 3 view .LVU10
  62 001e 9B6D     		ldr	r3, [r3, #88]
  63 0020 03F08053 		and	r3, r3, #268435456
  64 0024 0193     		str	r3, [sp, #4]
  65              		.loc 1 71 3 view .LVU11
  66 0026 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  73:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   /* System interrupt init*/
  74:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  75:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** 
  77:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:../../NonSecure/Core/Src/stm32l5xx_hal_msp.c **** }
  69              		.loc 1 78 1 is_stmt 0 view .LVU13
  70 0028 02B0     		add	sp, sp, #8
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 002a 7047     		bx	lr
  75              	.L4:
  76              		.align	2
  77              	.L3:
  78 002c 00100240 		.word	1073876992
  79              		.cfi_endproc
  80              	.LFE152:
  82              		.text
  83              	.Letext0:
  84              		.file 2 "../../Drivers/CMSIS/Device/ST/STM32L5xx/Include/stm32l562xx.h"
  85              		.file 3 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
ARM GAS  /tmp/cceupuyg.s 			page 4


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l5xx_hal_msp.c
     /tmp/cceupuyg.s:22     .text.HAL_MspInit:00000000 $t
     /tmp/cceupuyg.s:28     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cceupuyg.s:78     .text.HAL_MspInit:0000002c $d

NO UNDEFINED SYMBOLS
