{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 16:10:27 2009 " "Info: Processing started: Mon May 18 16:10:27 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC2 -c MIC2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIC2 -c MIC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ALU.sv" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTROLEMIC.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file CONTROLEMIC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLEMIC " "Info: Found entity 1: CONTROLEMIC" {  } { { "CONTROLEMIC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/CONTROLEMIC.sv" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATA_PATH.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DATA_PATH.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_PATH " "Info: Found entity 1: DATA_PATH" {  } { { "DATA_PATH.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/DATA_PATH.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorA.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file DecodificadorA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorA " "Info: Found entity 1: DecodificadorA" {  } { { "DecodificadorA.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/DecodificadorA.sv" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorB.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file DecodificadorB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorB " "Info: Found entity 1: DecodificadorB" {  } { { "DecodificadorB.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/DecodificadorB.sv" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorC.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file DecodificadorC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorC " "Info: Found entity 1: DecodificadorC" {  } { { "DecodificadorC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/DecodificadorC.sv" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Deslocador.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file Deslocador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deslocador " "Info: Found entity 1: Deslocador" {  } { { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Deslocador.sv" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FETCH_MEM.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file FETCH_MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FETCH_MEM " "Info: Found entity 1: FETCH_MEM" {  } { { "FETCH_MEM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/FETCH_MEM.sv" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Info: Found entity 1: MAR" {  } { { "MAR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MAR.sv" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file MBR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Info: Found entity 1: MBR" {  } { { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MBR.sv" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file MDR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info: Found entity 1: MDR" {  } { { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MDR.sv" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/PC.sv" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/RAM.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file Registrador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/Registrador.sv" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\$\";  expecting \")\", or \",\", or \".\", or an identifier, or \"\{\", or \"input\", or \"output\", or \"inout\", or \"(*\", or \"interface\" ROM.sv(15) " "Error (10170): Verilog HDL syntax error at ROM.sv(15) near text \"\$\";  expecting \")\", or \",\", or \".\", or an identifier, or \"\{\", or \"input\", or \"output\", or \"inout\", or \"(*\", or \"interface\"" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "ROM.sv(454) " "Warning (10090): Verilog HDL syntax warning at ROM.sv(454): extra block comment delimiter characters /* within block comment" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 454 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address ROM.sv(48) " "Warning (10236): Verilog HDL Implicit Net warning at ROM.sv(48): created implicit net for \"address\"" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ROM ROM.sv(14) " "Error (10112): Ignored design unit \"ROM\" at ROM.sv(14) due to previous errors" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/ROM.sv" 14 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.sv 0 0 " "Info: Found 0 design units, including 0 entities, in source file ROM.sv" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SelectMem.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file SelectMem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SelectMem " "Info: Found entity 1: SelectMem" {  } { { "SelectMem.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/SelectMem.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIC2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MIC2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIC2 " "Info: Found entity 1: MIC2" {  } { { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/MIC2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/MIC2/MIC/lpm_rom0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Error: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 18 16:10:30 2009 " "Error: Processing ended: Mon May 18 16:10:30 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
