// SPDX-License-Identifier: GPL-2.0+ OR X11
/*
 * Device Tree Include file for Freescale Layerscape-1046A family SoC.
 *
 * Copyright 2016, Freescale Semiconductor
 * Copyright 2020 NXP
 *
 * Mingkai Hu <Mingkai.hu@freescale.com>
 */

/dts-v1/;
#include "fsl-ls1046a.dtsi"

/ {
	model = "LS1046A PSCB Board";

	aliases {
		spi0 = &qspi;
	};

};

&ifc {
	#address-cells = <2>;
	#size-cells = <1>;
	/* NAND Flash */
	ranges = <0x0 0x0 0x0 0x7e800000 0x00010000>;
	status = "okay";

	nand@0,0 {
		compatible = "fsl,ifc-nand";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x0 0x0 0x10000>;

		partition@0 {
			/* This location must not be altered  */
			/* 16MB for DTB file */
			reg = <0x0 0x01000000>;
			label = "nand_dtb";
		};

		partition@1 {
			/* 48MB for kernel Image */
			reg = <0x01000000 0x03000000>;
			label = "nand_kernel";
		};

		partition@2 {
			/* 448MB for rootfs */
			reg = <0x04000000 0x1C000000>;
			label = "nand_rootfs";
		};

		partition@3 {
			/* 512MB for data */
			reg = <0x20000000 0x20000000>;
			label = "nand_free";
		};
	};
};

&qspi {
	status = "okay";

	s25fs512s0: flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <50000000>;
		reg = <0>;
	};
};

&sata {
	status = "okay";
};

&i2c0 {
	status = "okay";
};

&i2c3 {
	status = "okay";
};

#include "fsl-ls1046-post.dtsi"

&fman0 {
	ethernet@e4000 {
		status = "disabled";
	};

	ethernet@e6000 {
		status = "disabled";
	};

	ethernet@e8000 {
		phy-handle = <&sgmii_phy1>;
		phy-connection-type = "sgmii";
		status = "okay";
	};

	ethernet@ea000 {
		status = "disabled";
	};

	ethernet@f0000 { /* 10GEC1 */
		status = "disabled";
	};

	ethernet@f2000 { /* 10GEC2 */
		fixed-link = <0 1 1000 0 0>;
		phy-connection-type = "xgmii";
		status = "okay";
	};

	mdio@fc000 {
		sgmii_phy1: ethernet-phy@3 {
			reg = <0x3>;
		};
	};

	mdio@fd000 {
		aqr106_phy: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c45";
			interrupts = <0 131 4>;
			reg = <0x0>;
		};
	};
};
