#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jun 20 13:35:00 2024
# Process ID: 66372
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3024.994 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :4294 MB
# Total Virtual     :12285 MB
# Available Virtual :5035 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
set_property location {2 469 470} [get_bd_cells axis_interconnect_0]
set_property -dict [list \
  CONFIG.ARB_ON_TLAST {0} \
  CONFIG.NUM_MI {2} \
] [get_bd_cells axis_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
set_property location {2 868 345} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins noip_lvds_stream_1/S00_AXIS]
undo
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] -boundary_type upper [get_bd_intf_pins axis_interconnect_0/S00_AXIS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axis_interconnect_0/M00_AXIS] [get_bd_intf_pins noip_lvds_stream_0/S00_AXIS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axis_interconnect_0/M01_AXIS] [get_bd_intf_pins noip_lvds_stream_1/S00_AXIS]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_1
endgroup
set_property location {1 94 305} [get_bd_cells axis_interconnect_1]
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells axis_interconnect_1]
set_property location {1.5 162 256} [get_bd_cells axis_interconnect_1]
delete_bd_objs [get_bd_intf_nets noip_lvds_stream_0_M00_AXIS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axis_interconnect_1/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axis_interconnect_1/S00_AXIS] [get_bd_intf_pins noip_lvds_stream_0/M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins noip_lvds_stream_1/M00_AXIS] -boundary_type upper [get_bd_intf_pins axis_interconnect_1/S01_AXIS]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_0/M00_AXIS_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_0/M01_AXIS_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_0/S00_AXIS_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_1/M00_AXIS_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_1/S00_AXIS_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_1/S01_AXIS_ACLK]
endgroup
validate_bd_design
connect_bd_net [get_bd_pins noip_ctrl_0/clk_spi_in] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins noip_lvds_stream_0/noip_lvds]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins noip_lvds_stream_1/noip_lvds]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_lvds_stream_1/trigger0]
endgroup
set_property LEFT 0 [get_bd_ports /noip_trigger]
delete_bd_objs [get_bd_nets noip_lvds_stream_0_trigger0] [get_bd_ports noip_trigger]
delete_bd_objs [get_bd_nets noip_lvds_stream_1_trigger0] [get_bd_ports trigger0_0]
create_bd_port -dir O -from 0 -to 1 noip_trigger
connect_bd_net [get_bd_ports noip_trigger] [get_bd_pins noip_lvds_stream_1/trigger0]
delete_bd_objs [get_bd_nets noip_lvds_stream_1_trigger0]
delete_bd_objs [get_bd_nets monitor0_0_1] [get_bd_nets monitor1_0_1] [get_bd_ports noip_monitor0] [get_bd_ports noip_monitor1]
delete_bd_objs [get_bd_intf_nets noip_lvds_stream_0_noip_lvds] [get_bd_intf_ports noip_lvds_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
delete_bd_objs [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {6 2098 77} [get_bd_cells xlconcat_0]
set_property NAME trigger0_concat [get_bd_cells /xlconcat_0]
set_property NAME noip_trigger_out [get_bd_pins /trigger0_concat/dout]
startgroup
make_bd_pins_external  [get_bd_cells trigger0_concat]
make_bd_intf_pins_external  [get_bd_cells trigger0_concat]
endgroup
save_bd_design
undo
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells trigger0_concat]
set_property CONFIG.NUM_PORTS {2} [get_bd_cells trigger0_concat]
connect_bd_net [get_bd_pins trigger0_concat/In0] [get_bd_pins noip_lvds_stream_0/trigger0]
connect_bd_net [get_bd_pins trigger0_concat/In1] [get_bd_pins noip_lvds_stream_1/trigger0]
save_bd_design
startgroup
set_property location {4.5 1815 623} [get_bd_cells axi_mem_intercon]
set_property location {5 1815 623} [get_bd_cells ps7_0_axi_periph]
endgroup
undo
set_property location {4.5 1826 587} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1883 287} [get_bd_cells axi_mem_intercon]
startgroup
make_bd_pins_external  [get_bd_pins trigger0_concat/dout]
endgroup
delete_bd_objs [get_bd_nets trigger0_concat_dout] [get_bd_ports dout_0]
connect_bd_net [get_bd_ports noip_trigger] [get_bd_pins trigger0_concat/dout]
set_property location {2388 63} [get_bd_ports noip_sck]
undo
save_bd_design
set_property location {2434 73} [get_bd_ports noip_trigger]
set_property location {2417 93} [get_bd_ports noip_trigger]
set_property location {2401 75} [get_bd_ports noip_trigger]
copy_bd_objs /  [get_bd_cells {trigger0_concat}]
set_property location {1 -18 166} [get_bd_cells trigger0_concat1]
delete_bd_objs [get_bd_cells trigger0_concat1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
delete_bd_objs [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:iomodule:3.1 iomodule_0
endgroup
delete_bd_objs [get_bd_cells iomodule_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {1 -45 131} [get_bd_cells xlslice_0]
set_property -dict [list \
  CONFIG.DIN_FROM {1} \
  CONFIG.DIN_TO {1} \
  CONFIG.DIN_WIDTH {2} \
  CONFIG.DOUT_WIDTH {1} \
] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {1 -57 207} [get_bd_cells xlslice_1]
set_property location {3 625 619} [get_bd_cells axis_interconnect_0]
set_property location {3 605 323} [get_bd_cells noip_lvds_stream_1]
set_property location {3 620 47} [get_bd_cells noip_lvds_stream_0]
set_property -dict [list \
  CONFIG.DIN_FROM {0} \
  CONFIG.DIN_TO {0} \
] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins noip_lvds_stream_0/monitor0]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins noip_lvds_stream_1/monitor0]
set_property name monitor0_slice0 [get_bd_cells xlslice_0]
set_property name monitor0_slice1 [get_bd_cells xlslice_1]
startgroup
set_property location {1 -22 124} [get_bd_cells monitor0_slice1]
set_property location {1 -22 -66} [get_bd_cells monitor0_slice0]
endgroup
set_property location {1 -19 0} [get_bd_cells monitor0_slice0]
set_property location {1 -32 28} [get_bd_cells monitor0_slice0]
set_property location {1 -30 10} [get_bd_cells monitor0_slice0]
save_bd_design
set_property location {1 -22 99} [get_bd_cells monitor0_slice1]
undo
set_property location {1 -31 15} [get_bd_cells monitor0_slice0]
copy_bd_objs /  [get_bd_cells {monitor0_slice0 monitor0_slice1}]
startgroup
set_property location {0.5 -336 161} [get_bd_cells monitor0_slice3]
set_property location {1 -336 161} [get_bd_cells monitor0_slice2]
endgroup
startgroup
set_property location {2 27 434} [get_bd_cells monitor0_slice3]
set_property location {2 27 334} [get_bd_cells monitor0_slice2]
endgroup
undo
undo
undo
set_property location {1 -37 1} [get_bd_cells monitor0_slice0]
connect_bd_net [get_bd_pins monitor0_slice1/Din] [get_bd_pins monitor0_slice1/Dout]
undo
set_property location {1 -24 101} [get_bd_cells monitor0_slice1]
save_bd_design
copy_bd_objs /  [get_bd_cells {monitor0_slice0 monitor0_slice1}]
startgroup
set_property location {1 -24 316} [get_bd_cells monitor0_slice2]
set_property location {1 -24 116} [get_bd_cells monitor0_slice3]
endgroup
undo
set_property location {1 -42 322} [get_bd_cells monitor0_slice2]
set_property name monitor1_slice0 [get_bd_cells monitor0_slice2]
set_property name monitor1_slice1 [get_bd_cells monitor0_slice3]
save_bd_design
set_property location {1 -40 123} [get_bd_cells monitor1_slice0]
connect_bd_net [get_bd_pins monitor1_slice0/Dout] [get_bd_pins noip_lvds_stream_0/monitor1]
connect_bd_net [get_bd_pins monitor1_slice1/Dout] [get_bd_pins noip_lvds_stream_1/monitor1]
save_bd_design
create_bd_port -dir I -from 0 -to 1 -type data noip_monitor0
connect_bd_net [get_bd_ports noip_monitor0] [get_bd_pins monitor0_slice0/Din]
connect_bd_net [get_bd_ports noip_monitor0] [get_bd_pins monitor0_slice1/Din]
save_bd_design
copy_bd_objs /  [get_bd_cells {monitor0_slice0 monitor0_slice1}]
undo
set_property location {1 -56 187} [get_bd_cells monitor1_slice1]
copy_bd_objs /  [get_bd_ports {noip_monitor0}]
set_property location {-560 117} [get_bd_ports noip_monitor1]
set_property location {-485 12} [get_bd_ports noip_monitor1]
connect_bd_net [get_bd_ports noip_monitor1] [get_bd_pins monitor1_slice0/Din]
connect_bd_net [get_bd_ports noip_monitor1] [get_bd_pins monitor1_slice1/Din]
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/noip_reset_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/vdd18_toggle]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/vdd33_toggle]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/vddpix_toggle]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/sw_enable_n]
endgroup
set_property name noip_rst_n_0 [get_bd_ports noip_reset_n_0]
set_property name noip_rst_n [get_bd_ports noip_rst_n_0]
set_property name vdd18_toggle [get_bd_ports vdd18_toggle_0]
set_property name vdd33_toggle [get_bd_ports vdd33_toggle_0]
set_property name sw_enable_n [get_bd_ports sw_enable_n_0]
set_property name vddpix_toggle [get_bd_ports vddpix_toggle_0]
save_bd_design
set_property location {1 -54 -285} [get_bd_cells lvds_clkin_0_ibuf]
delete_bd_objs [get_bd_intf_nets noip_lvds_stream_1_noip_lvds] [get_bd_intf_ports noip_lvds_1]
connect_bd_net [get_bd_pins lvds_clkin_0_ibuf/IBUF_OUT] [get_bd_pins noip_lvds_stream_0/lvds_clk]
save_bd_design
set_property location {1 -74 297} [get_bd_cells lvds_clkin_0_ibuf]
set_property location {-501 300} [get_bd_ports lvds_clk_0_n]
set_property location {-500 317} [get_bd_ports lvds_clk_0_n]
set_property location {-498 207} [get_bd_ports lvds_clk_0_p]
set_property location {-502 291} [get_bd_ports lvds_clk_0_p]
copy_bd_objs /  [get_bd_cells {lvds_clkin_0_ibuf}]
delete_bd_objs [get_bd_cells lvds_clkin_0_ibuf1]
save_bd_design
validate_bd_design
copy_bd_objs /  [get_bd_cells {lvds_clkin_0_ibuf}]
set_property name lvds_sync_0_ibuf1 [get_bd_cells lvds_clkin_0_ibuf1]
startgroup
make_bd_pins_external  [get_bd_pins lvds_sync_0_ibuf1/IBUF_DS_P]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins lvds_sync_0_ibuf1/IBUF_DS_N]
endgroup
connect_bd_net [get_bd_pins lvds_sync_0_ibuf1/IBUF_OUT] [get_bd_pins noip_lvds_stream_0/lvds_sync]
save_bd_design
copy_bd_objs /  [get_bd_cells {lvds_sync_0_ibuf1 lvds_clkin_0_ibuf}]
set_property location {1 8 601} [get_bd_cells lvds_sync_0_ibuf2]
set_property location {1 34 716} [get_bd_cells lvds_clkin_0_ibuf1]
startgroup
make_bd_pins_external  [get_bd_pins lvds_sync_0_ibuf2/IBUF_DS_P]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins lvds_sync_0_ibuf2/IBUF_DS_N]
endgroup
set_property name lvds_scyn_0_p [get_bd_ports IBUF_DS_P_0]
set_property name lvds_sync_0_n [get_bd_ports IBUF_DS_N_0]
set_property name lvds_dout0_0_p [get_bd_ports IBUF_DS_P_1]
set_property name lvds_dout0_0_n [get_bd_ports IBUF_DS_N_1]
set_property location {0.5 -318 584} [get_bd_cells lvds_sync_0_ibuf2]
set_property location {1 -255 737} [get_bd_cells lvds_clkin_0_ibuf1]
set_property location {1 -325 706} [get_bd_cells lvds_clkin_0_ibuf1]
set_property name lvds_dout0_0_ibuf [get_bd_cells lvds_sync_0_ibuf2]
set_property name lvds_sync_0_ibuf [get_bd_cells lvds_sync_0_ibuf1]
delete_bd_objs [get_bd_cells lvds_clkin_0_ibuf1]
copy_bd_objs /  [get_bd_cells {lvds_dout0_0_ibuf}]
set_property name lvds_dout1_0_ibuf [get_bd_cells lvds_dout0_0_ibuf1]
copy_bd_objs /  [get_bd_ports {lvds_dout0_0_p lvds_dout0_0_n}]
startgroup
set_property location {-538 732} [get_bd_ports lvds_dout0_0_p1]
set_property location {-538 702} [get_bd_ports lvds_dout0_0_n1]
endgroup
startgroup
set_property location {-511 695} [get_bd_ports lvds_dout0_0_p1]
set_property location {-511 -435} [get_bd_ports lvds_dout0_0_n1]
endgroup
undo
undo
copy_bd_objs /  [get_bd_ports {lvds_dout0_0_p lvds_dout0_0_n}]
delete_bd_objs [get_bd_ports lvds_dout0_0_n2] [get_bd_ports lvds_dout0_0_p2]
startgroup
set_property location {-602 706} [get_bd_ports lvds_dout0_0_p1]
set_property location {-602 676} [get_bd_ports lvds_dout0_0_n1]
endgroup
set_property name lvds_dout1_0_n [get_bd_ports lvds_dout0_0_n1]
set_property name lvds_dout1_0_p [get_bd_ports lvds_dout0_0_p1]
set_property location {-513 667} [get_bd_ports lvds_dout1_0_p]
set_property location {-520 711} [get_bd_ports lvds_dout1_0_p]
undo
undo
undo
redo
set_property location {-521 -391} [get_bd_ports lvds_dout1_0_n]
set_property location {-565 739} [get_bd_ports lvds_dout1_0_n]
set_property location {-514 670} [get_bd_ports lvds_dout1_0_p]
set_property location {-529 720} [get_bd_ports lvds_dout1_0_n]
connect_bd_net [get_bd_ports lvds_dout1_0_p] [get_bd_pins lvds_dout1_0_ibuf/IBUF_DS_P]
connect_bd_net [get_bd_ports lvds_dout1_0_n] [get_bd_pins lvds_dout1_0_ibuf/IBUF_DS_N]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 120 569} [get_bd_cells xlconcat_0]
set_property name lvds_data_0_concat [get_bd_cells xlconcat_0]
set_property CONFIG.NUM_PORTS {4} [get_bd_cells lvds_data_0_concat]
connect_bd_net [get_bd_pins lvds_data_0_concat/dout] [get_bd_pins noip_lvds_stream_0/lvds_data]
save_bd_design
connect_bd_net [get_bd_pins lvds_dout0_0_ibuf/IBUF_OUT] [get_bd_pins lvds_data_0_concat/In0]
connect_bd_net [get_bd_pins lvds_dout1_0_ibuf/IBUF_OUT] [get_bd_pins lvds_data_0_concat/In1]
save_bd_design
validate_bd_design
regenerate_bd_layout -routing
set_property location {-155 716} [get_bd_ports lvds_sync_0_n]
undo
save_bd_design
copy_bd_objs /  [get_bd_cells {lvds_dout1_0_ibuf}] [get_bd_ports {lvds_dout0_0_n lvds_dout0_0_p lvds_dout1_0_n lvds_dout1_0_p}] [get_bd_nets {IBUF_DS_N_1_1 IBUF_DS_P_1_1 lvds_dout0_0_ibuf_IBUF_OUT lvds_dout1_0_ibuf_IBUF_OUT lvds_dout1_0_n_1 lvds_dout1_0_p_1}]
undo
regenerate_bd_layout -routing
save_bd_design
set_property location {2 556 828} [get_bd_cells lvds_data_0_concat]
set_property location {1 184 774} [get_bd_cells lvds_dout0_0_ibuf]
set_property location {-26 746} [get_bd_ports lvds_dout0_0_p]
copy_bd_objs /  [get_bd_cells {lvds_dout0_0_ibuf lvds_dout1_0_ibuf}] [get_bd_ports {lvds_dout0_0_n lvds_dout0_0_p lvds_dout1_0_n lvds_dout1_0_p}] [get_bd_nets {IBUF_DS_N_1_1 IBUF_DS_P_1_1 lvds_dout0_0_ibuf_IBUF_OUT lvds_dout1_0_ibuf_IBUF_OUT lvds_dout1_0_n_1 lvds_dout1_0_p_1}]
startgroup
set_property location {1 77 1199} [get_bd_cells lvds_dout1_0_ibuf1]
set_property location {1 77 1059} [get_bd_cells lvds_dout0_0_ibuf1]
endgroup
startgroup
set_property location {-287 691} [get_bd_ports lvds_dout0_0_p1]
set_property location {-287 1141} [get_bd_ports lvds_dout1_0_n1]
set_property location {-287 721} [get_bd_ports lvds_dout0_0_n1]
set_property location {-287 1111} [get_bd_ports lvds_dout1_0_p1]
endgroup
startgroup
set_property location {-209 1439} [get_bd_ports lvds_dout1_0_n1]
set_property location {-209 1409} [get_bd_ports lvds_dout1_0_p1]
set_property location {-209 1019} [get_bd_ports lvds_dout0_0_n1]
set_property location {-209 989} [get_bd_ports lvds_dout0_0_p1]
endgroup
regenerate_bd_layout
set_property name lvds_dout2_0_p [get_bd_ports lvds_dout0_0_p1]
set_property name lvds_dout2_0_n [get_bd_ports lvds_dout0_0_n1]
set_property name lvds_dout2_0_ibuf [get_bd_cells lvds_dout0_0_ibuf1]
set_property name lvds_dout3_0_p [get_bd_ports lvds_dout1_0_p1]
set_property name lvds_dout3_0_n [get_bd_ports lvds_dout1_0_n1]
set_property name lvds_dout3_0_ibuf [get_bd_cells lvds_dout1_0_ibuf1]
connect_bd_net [get_bd_pins lvds_dout3_0_ibuf/IBUF_OUT] [get_bd_pins lvds_data_0_concat/In3]
connect_bd_net [get_bd_pins lvds_dout2_0_ibuf/IBUF_OUT] [get_bd_pins lvds_data_0_concat/In2]
regenerate_bd_layout -routing
save_bd_design
copy_bd_objs /  [get_bd_cells {lvds_data_0_concat lvds_dout0_0_ibuf lvds_clkin_0_ibuf lvds_dout1_0_ibuf lvds_sync_0_ibuf lvds_dout2_0_ibuf lvds_dout3_0_ibuf}] [get_bd_ports {lvds_dout0_0_p lvds_dout0_0_n lvds_scyn_0_p lvds_dout2_0_p lvds_dout1_0_p lvds_dout3_0_p lvds_dout2_0_n lvds_sync_0_n lvds_dout1_0_n lvds_dout3_0_n lvds_clk_0_p lvds_clk_0_n}] [get_bd_nets {lvds_dout1_0_p_2 IBUF_DS_N_1_2 lvds_dout1_0_n_1 IBUF_DS_P_0_1 lvds_sync_0_ibuf1_IBUF_OUT lvds_dout1_0_n_2 IBUF_DS_P_0_2 lvds_dout0_0_ibuf_IBUF_OUT1 IBUF_DS_P_1_1 IBUF_DS_N_0_1 lvds_clkin_0_ibuf_IBUF_OUT IBUF_DS_P_1_2 IBUF_DS_N_0_2 lvds_dout1_0_ibuf_IBUF_OUT1 lvds_data_0_concat_dout lvds_dout1_0_ibuf_IBUF_OUT lvds_dout0_0_ibuf_IBUF_OUT lvds_dout1_0_p_1 IBUF_DS_N_1_1}]
startgroup
set_property location {0.5 -816 1273} [get_bd_cells lvds_dout2_0_ibuf1]
set_property location {1 -816 1273} [get_bd_cells lvds_data_0_concat1]
set_property location {1 -816 1273} [get_bd_cells lvds_clkin_0_ibuf1]
set_property location {1 -816 1273} [get_bd_cells lvds_dout0_0_ibuf1]
set_property location {1 -816 1273} [get_bd_cells lvds_sync_0_ibuf1]
set_property location {1 -816 1273} [get_bd_cells lvds_dout3_0_ibuf1]
set_property location {1 -816 1273} [get_bd_cells lvds_dout1_0_ibuf1]
endgroup
undo
undo
regenerate_bd_layout -routing
copy_bd_objs /  [get_bd_cells {lvds_data_0_concat lvds_clkin_0_ibuf lvds_dout0_0_ibuf lvds_dout1_0_ibuf lvds_sync_0_ibuf lvds_dout2_0_ibuf lvds_dout3_0_ibuf}] [get_bd_ports {lvds_dout0_0_p lvds_dout0_0_n lvds_scyn_0_p lvds_dout2_0_p lvds_dout1_0_p lvds_dout2_0_n lvds_dout3_0_p lvds_dout1_0_n lvds_sync_0_n lvds_clk_0_p lvds_dout3_0_n lvds_clk_0_n}] [get_bd_nets {IBUF_DS_N_1_2 lvds_dout1_0_p_2 IBUF_DS_P_0_1 lvds_dout1_0_n_1 IBUF_DS_P_0_2 lvds_dout1_0_n_2 lvds_sync_0_ibuf1_IBUF_OUT IBUF_DS_N_0_1 IBUF_DS_P_1_1 lvds_dout0_0_ibuf_IBUF_OUT1 IBUF_DS_N_0_2 IBUF_DS_P_1_2 lvds_clkin_0_ibuf_IBUF_OUT lvds_dout1_0_ibuf_IBUF_OUT1 lvds_data_0_concat_dout lvds_dout1_0_ibuf_IBUF_OUT lvds_dout0_0_ibuf_IBUF_OUT IBUF_DS_N_1_1 lvds_dout1_0_p_1}]
regenerate_bd_layout
set_property name lvds_sync_1_ibuf [get_bd_cells lvds_sync_0_ibuf1]
connect_bd_net [get_bd_pins lvds_sync_1_ibuf/IBUF_OUT] [get_bd_pins noip_lvds_stream_1/lvds_sync]
set_property name lvds_sync_0_p [get_bd_ports lvds_scyn_0_p]
set_property name lvds_sync_1_p1 [get_bd_ports lvds_scyn_0_p1]
set_property name lvds_sync_1_p [get_bd_ports lvds_sync_1_p1]
set_property name lvds_sync_1_n [get_bd_ports lvds_sync_0_n1]
set_property name lvds_clk_1_p [get_bd_ports lvds_clk_0_p1]
set_property name lvds_clk_1_np [get_bd_ports lvds_clk_0_n1]
set_property name lvds_clk_1_n [get_bd_ports lvds_clk_1_np]
set_property name lvds_clkin_1_ibuf [get_bd_cells lvds_clkin_0_ibuf1]
connect_bd_net [get_bd_pins noip_lvds_stream_1/lvds_clk] [get_bd_pins lvds_clkin_1_ibuf/IBUF_OUT]
save_bd_design
regenerate_bd_layout -routing
set_property name lvds_dout0_1_ibuf [get_bd_cells lvds_dout0_0_ibuf1]
set_property name lvds_data_1_concat [get_bd_cells lvds_data_0_concat1]
set_property name lvds_dout1_1_p [get_bd_ports lvds_dout0_0_p1]
set_property name lvds_dout1_1_n [get_bd_ports lvds_dout0_0_n1]
set_property name lvds_dout0_1_p [get_bd_ports lvds_dout1_1_p]
set_property name lvds_dout0_1_n [get_bd_ports lvds_dout1_1_n]
set_property name lvds_dout1_1_p [get_bd_ports lvds_dout1_0_p1]
set_property name lvds_dout1_1_n [get_bd_ports lvds_dout1_0_n1]
set_property name lvds_dout1_1_ibuf [get_bd_cells lvds_dout1_0_ibuf1]
set_property name lvds_dout2_1_p [get_bd_ports lvds_dout2_0_p1]
set_property name lvds_dout2_1_n [get_bd_ports lvds_dout2_0_n1]
set_property name lvds_dout2_1_ibuf [get_bd_cells lvds_dout2_0_ibuf1]
set_property name lvds_dout3_1_p [get_bd_ports lvds_dout3_0_p1]
set_property name lvds_dout3_1_n [get_bd_ports lvds_dout3_0_n1]
set_property name lvds_dout3_1_ibuf [get_bd_cells lvds_dout3_0_ibuf1]
connect_bd_net [get_bd_pins lvds_data_1_concat/dout] [get_bd_pins noip_lvds_stream_1/lvds_data]
save_bd_design
validate_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:noip_ctrl:1.0 [get_ips  main_design_noip_ctrl_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips main_design_noip_ctrl_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:noip_ctrl:1.0 [get_ips  main_design_noip_ctrl_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips main_design_noip_ctrl_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property FILE_TYPE {VHDL 2008} [get_files *.vhd]
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property FILE_TYPE {VHDL 2008} [get_files *.vhd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property vhdl_version vhdl_93
set_property vhdl_version vhdl_93 [current fileset]
set_property vhdl_version vhdl_93 [main_design_wrapper]
set_property vhdl_version vhdl_93 [main_design_wrapper.vhd]
set_property vhd_version vhdl_2008 [get_files *.vhd]
set_property vhdl_version vhdl_2008 [get_files *.vhd]
list_property *.vhd
ls
set_property file_type {VHDL 2008} [get_files [get_filesets sources_1]]
