{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703062847492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703062847500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 10:00:47 2023 " "Processing started: Wed Dec 20 10:00:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703062847500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062847500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compas -c compas " "Command: quartus_map --read_settings_files=on --write_settings_files=off compas -c compas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062847500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703062848321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703062848321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/synthesis/compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compas-rtl " "Found design unit 1: compas-rtl" {  } { { "compas/synthesis/compas.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856869 ""} { "Info" "ISGN_ENTITY_NAME" "1 compas " "Found entity 1: compas" {  } { { "compas/synthesis/compas.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "compas/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "compas/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_irq_mapper " "Found entity 1: compas_irq_mapper" {  } { { "compas/synthesis/submodules/compas_irq_mapper.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0 " "Found entity 1: compas_mm_interconnect_0" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_avalon_st_adapter " "Found entity 1: compas_mm_interconnect_0_avalon_st_adapter" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_rsp_mux_001 " "Found entity 1: compas_mm_interconnect_0_rsp_mux_001" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file compas/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "compas/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856900 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "compas/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_rsp_mux " "Found entity 1: compas_mm_interconnect_0_rsp_mux" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_rsp_demux " "Found entity 1: compas_mm_interconnect_0_rsp_demux" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_cmd_mux_002 " "Found entity 1: compas_mm_interconnect_0_cmd_mux_002" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_cmd_mux " "Found entity 1: compas_mm_interconnect_0_cmd_mux" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_cmd_demux_001 " "Found entity 1: compas_mm_interconnect_0_cmd_demux_001" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_cmd_demux " "Found entity 1: compas_mm_interconnect_0_cmd_demux" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compas_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compas_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_router_004_default_decode " "Found entity 1: compas_mm_interconnect_0_router_004_default_decode" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856947 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_mm_interconnect_0_router_004 " "Found entity 2: compas_mm_interconnect_0_router_004" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compas_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compas_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_router_002_default_decode " "Found entity 1: compas_mm_interconnect_0_router_002_default_decode" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856947 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_mm_interconnect_0_router_002 " "Found entity 2: compas_mm_interconnect_0_router_002" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compas_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compas_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_router_001_default_decode " "Found entity 1: compas_mm_interconnect_0_router_001_default_decode" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856947 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_mm_interconnect_0_router_001 " "Found entity 2: compas_mm_interconnect_0_router_001" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compas_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compas_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062856947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_router_default_decode " "Found entity 1: compas_mm_interconnect_0_router_default_decode" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856962 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_mm_interconnect_0_router " "Found entity 2: compas_mm_interconnect_0_router" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "compas/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "compas/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "compas/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "compas/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "compas/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "compas/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_sysid " "Found entity 1: compas_sysid" {  } { { "compas/synthesis/submodules/compas_sysid.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0 " "Found entity 1: compas_nios2_gen2_0" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062856996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062856996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: compas_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: compas_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "3 compas_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: compas_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "4 compas_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: compas_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "5 compas_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: compas_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "6 compas_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: compas_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "7 compas_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: compas_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "8 compas_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: compas_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "9 compas_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: compas_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "10 compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "11 compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "12 compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "13 compas_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: compas_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "14 compas_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: compas_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "15 compas_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: compas_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "16 compas_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: compas_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "17 compas_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: compas_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "18 compas_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: compas_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "19 compas_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: compas_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "20 compas_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: compas_nios2_gen2_0_cpu_nios2_oci" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""} { "Info" "ISGN_ENTITY_NAME" "21 compas_nios2_gen2_0_cpu " "Found entity 21: compas_nios2_gen2_0_cpu" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: compas_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: compas_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: compas_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0_cpu_test_bench " "Found entity 1: compas_nios2_gen2_0_cpu_test_bench" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_memory " "Found entity 1: compas_memory" {  } { { "compas/synthesis/submodules/compas_memory.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_leds " "Found entity 1: compas_leds" {  } { { "compas/synthesis/submodules/compas_leds.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file compas/synthesis/submodules/compas_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_jtag_uart_0_sim_scfifo_w " "Found entity 1: compas_jtag_uart_0_sim_scfifo_w" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857065 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_jtag_uart_0_scfifo_w " "Found entity 2: compas_jtag_uart_0_scfifo_w" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857065 ""} { "Info" "ISGN_ENTITY_NAME" "3 compas_jtag_uart_0_sim_scfifo_r " "Found entity 3: compas_jtag_uart_0_sim_scfifo_r" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857065 ""} { "Info" "ISGN_ENTITY_NAME" "4 compas_jtag_uart_0_scfifo_r " "Found entity 4: compas_jtag_uart_0_scfifo_r" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857065 ""} { "Info" "ISGN_ENTITY_NAME" "5 compas_jtag_uart_0 " "Found entity 5: compas_jtag_uart_0" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_input_angle.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_input_angle.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_input_angle " "Found entity 1: compas_input_angle" {  } { { "compas/synthesis/submodules/compas_input_angle.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_input_angle.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traitement-ar_traitement " "Found design unit 1: traitement-ar_traitement" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857076 ""} { "Info" "ISGN_ENTITY_NAME" "1 traitement " "Found entity 1: traitement" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857076 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/my_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file compas/my_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_lib " "Found design unit 1: my_lib" {  } { { "compas/my_lib.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/my_lib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/maylib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file compas/maylib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maylib " "Found design unit 1: maylib" {  } { { "compas/maylib.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/maylib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/gestionnaire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/gestionnaire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestionnaire-bdf_type " "Found design unit 1: gestionnaire-bdf_type" {  } { { "compas/gestionnaire.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857092 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestionnaire " "Found entity 1: gestionnaire" {  } { { "compas/gestionnaire.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/diviseur_100u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/diviseur_100u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur_100u-ar_diviseur " "Found design unit 1: diviseur_100u-ar_diviseur" {  } { { "compas/diviseur_100u.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/diviseur_100u.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857098 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur_100u " "Found entity 1: diviseur_100u" {  } { { "compas/diviseur_100u.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/diviseur_100u.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/diviseur_1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/diviseur_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur_1s-ar_diviseur " "Found design unit 1: diviseur_1s-ar_diviseur" {  } { { "compas/diviseur_1s.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/diviseur_1s.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857102 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur_1s " "Found entity 1: diviseur_1s" {  } { { "compas/diviseur_1s.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/diviseur_1s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-ar_compteur " "Found design unit 1: compteur-ar_compteur" {  } { { "compas/compteur.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/compteur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857107 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compas/compteur.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/compteur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703062857233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas compas:b2v_inst9 " "Elaborating entity \"compas\" for hierarchy \"compas:b2v_inst9\"" {  } { { "compas/top.vhd" "b2v_inst9" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_input_angle compas:b2v_inst9\|compas_input_angle:input_angle " "Elaborating entity \"compas_input_angle\" for hierarchy \"compas:b2v_inst9\|compas_input_angle:input_angle\"" {  } { { "compas/synthesis/compas.vhd" "input_angle" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_jtag_uart_0 compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"compas_jtag_uart_0\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\"" {  } { { "compas/synthesis/compas.vhd" "jtag_uart_0" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_jtag_uart_0_scfifo_w compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w " "Elaborating entity \"compas_jtag_uart_0_scfifo_w\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\"" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "the_compas_jtag_uart_0_scfifo_w" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "wfifo" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062857644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062857644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062857644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062857644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062857644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062857644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062857644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062857644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062857644 ""}  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703062857644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/modelsim/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/TP_VHDL/compasnios5/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/TP_VHDL/compasnios5/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/TP_VHDL/compasnios5/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/TP_VHDL/compasnios5/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062857963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062857963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_w:the_compas_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/TP_VHDL/compasnios5/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062857974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_jtag_uart_0_scfifo_r compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_r:the_compas_jtag_uart_0_scfifo_r " "Elaborating entity \"compas_jtag_uart_0_scfifo_r\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|compas_jtag_uart_0_scfifo_r:the_compas_jtag_uart_0_scfifo_r\"" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "the_compas_jtag_uart_0_scfifo_r" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062858009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:compas_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:compas_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "compas_jtag_uart_0_alt_jtag_atlantic" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062858293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:compas_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:compas_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062858310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:compas_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:compas_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858310 ""}  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703062858310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:compas_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:compas_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/modelsim/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062858432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:compas_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"compas:b2v_inst9\|compas_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:compas_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/modelsim/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062858558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_leds compas:b2v_inst9\|compas_leds:leds " "Elaborating entity \"compas_leds\" for hierarchy \"compas:b2v_inst9\|compas_leds:leds\"" {  } { { "compas/synthesis/compas.vhd" "leds" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062858606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_memory compas:b2v_inst9\|compas_memory:memory " "Elaborating entity \"compas_memory\" for hierarchy \"compas:b2v_inst9\|compas_memory:memory\"" {  } { { "compas/synthesis/compas.vhd" "memory" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062858607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "compas/synthesis/submodules/compas_memory.v" "the_altsyncram" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062858737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "compas/synthesis/submodules/compas_memory.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062858751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file compas_memory.hex " "Parameter \"init_file\" = \"compas_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062858751 ""}  } { { "compas/synthesis/submodules/compas_memory.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703062858751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_07g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_07g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_07g1 " "Found entity 1: altsyncram_07g1" {  } { { "db/altsyncram_07g1.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/altsyncram_07g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062858818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062858818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_07g1 compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram\|altsyncram_07g1:auto_generated " "Elaborating entity \"altsyncram_07g1\" for hierarchy \"compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram\|altsyncram_07g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/modelsim/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062858821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062859175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062859175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram\|altsyncram_07g1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram\|altsyncram_07g1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_07g1.tdf" "decode3" { Text "E:/TP_VHDL/compasnios5/db/altsyncram_07g1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062859241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062859241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram\|altsyncram_07g1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"compas:b2v_inst9\|compas_memory:memory\|altsyncram:the_altsyncram\|altsyncram_07g1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_07g1.tdf" "mux2" { Text "E:/TP_VHDL/compasnios5/db/altsyncram_07g1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0 compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"compas_nios2_gen2_0\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\"" {  } { { "compas/synthesis/compas.vhd" "nios2_gen2_0" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu " "Elaborating entity \"compas_nios2_gen2_0_cpu\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0.v" "cpu" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_test_bench compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_test_bench:the_compas_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"compas_nios2_gen2_0_cpu_test_bench\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_test_bench:the_compas_nios2_gen2_0_cpu_test_bench\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_test_bench" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_register_bank_a_module compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_a_module:compas_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"compas_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_a_module:compas_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "compas_nios2_gen2_0_cpu_register_bank_a" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_a_module:compas_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_a_module:compas_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_a_module:compas_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_a_module:compas_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_a_module:compas_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_a_module:compas_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859589 ""}  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703062859589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062859653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062859653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_a_module:compas_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_a_module:compas_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/modelsim/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_register_bank_b_module compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_b_module:compas_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"compas_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_register_bank_b_module:compas_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "compas_nios2_gen2_0_cpu_register_bank_b" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_debug compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_debug:the_compas_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_debug:the_compas_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_debug:the_compas_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_debug:the_compas_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_debug:the_compas_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_debug:the_compas_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_debug:the_compas_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_debug:the_compas_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062859807 ""}  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703062859807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_break compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_break:the_compas_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_break:the_compas_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_xbrk compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_xbrk:the_compas_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_xbrk:the_compas_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_dbrk compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_dbrk:the_compas_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_dbrk:the_compas_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_itrace compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_itrace:the_compas_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_itrace:the_compas_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_dtrace compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_dtrace:the_compas_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_dtrace:the_compas_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_td_mode compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_dtrace:the_compas_nios2_gen2_0_cpu_nios2_oci_dtrace\|compas_nios2_gen2_0_cpu_nios2_oci_td_mode:compas_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_dtrace:the_compas_nios2_gen2_0_cpu_nios2_oci_dtrace\|compas_nios2_gen2_0_cpu_nios2_oci_td_mode:compas_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "compas_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_fifo compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_fifo:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_fifo:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_fifo:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo\|compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_fifo:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo\|compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_fifo:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo\|compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_fifo:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo\|compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_fifo:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo\|compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_fifo:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo\|compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_pib compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_pib:the_compas_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_pib:the_compas_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_oci_im compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_im:the_compas_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_oci_im:the_compas_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062859997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_avalon_reg compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_avalon_reg:the_compas_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_avalon_reg:the_compas_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_nios2_ocimem compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"compas_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_ociram_sp_ram_module compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\|compas_nios2_gen2_0_cpu_ociram_sp_ram_module:compas_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"compas_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\|compas_nios2_gen2_0_cpu_ociram_sp_ram_module:compas_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "compas_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\|compas_nios2_gen2_0_cpu_ociram_sp_ram_module:compas_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\|compas_nios2_gen2_0_cpu_ociram_sp_ram_module:compas_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\|compas_nios2_gen2_0_cpu_ociram_sp_ram_module:compas_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\|compas_nios2_gen2_0_cpu_ociram_sp_ram_module:compas_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\|compas_nios2_gen2_0_cpu_ociram_sp_ram_module:compas_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\|compas_nios2_gen2_0_cpu_ociram_sp_ram_module:compas_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860093 ""}  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703062860093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/TP_VHDL/compasnios5/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062860143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062860143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\|compas_nios2_gen2_0_cpu_ociram_sp_ram_module:compas_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_nios2_ocimem:the_compas_nios2_gen2_0_cpu_nios2_ocimem\|compas_nios2_gen2_0_cpu_ociram_sp_ram_module:compas_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/modelsim/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_debug_slave_wrapper compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"compas_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "the_compas_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_debug_slave_tck compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|compas_nios2_gen2_0_cpu_debug_slave_tck:the_compas_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"compas_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|compas_nios2_gen2_0_cpu_debug_slave_tck:the_compas_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_compas_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_nios2_gen2_0_cpu_debug_slave_sysclk compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|compas_nios2_gen2_0_cpu_debug_slave_sysclk:the_compas_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"compas_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|compas_nios2_gen2_0_cpu_debug_slave_sysclk:the_compas_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_compas_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" "compas_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703062860313 ""}  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703062860313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/modelsim/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/modelsim/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/modelsim/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"compas:b2v_inst9\|compas_nios2_gen2_0:nios2_gen2_0\|compas_nios2_gen2_0_cpu:cpu\|compas_nios2_gen2_0_cpu_nios2_oci:the_compas_nios2_gen2_0_cpu_nios2_oci\|compas_nios2_gen2_0_cpu_debug_slave_wrapper:the_compas_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compas_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/modelsim/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_sysid compas:b2v_inst9\|compas_sysid:sysid " "Elaborating entity \"compas_sysid\" for hierarchy \"compas:b2v_inst9\|compas_sysid:sysid\"" {  } { { "compas/synthesis/compas.vhd" "sysid" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0 compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"compas_mm_interconnect_0\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\"" {  } { { "compas/synthesis/compas.vhd" "mm_interconnect_0" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "memory_s1_translator" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "leds_s1_translator" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "compas/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_router compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router:router " "Elaborating entity \"compas_mm_interconnect_0_router\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router:router\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "router" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_router_default_decode compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router:router\|compas_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"compas_mm_interconnect_0_router_default_decode\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router:router\|compas_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_router_001 compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"compas_mm_interconnect_0_router_001\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_001:router_001\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "router_001" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_router_001_default_decode compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_001:router_001\|compas_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"compas_mm_interconnect_0_router_001_default_decode\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_001:router_001\|compas_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_router_002 compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"compas_mm_interconnect_0_router_002\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_002:router_002\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "router_002" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_router_002_default_decode compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_002:router_002\|compas_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"compas_mm_interconnect_0_router_002_default_decode\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_002:router_002\|compas_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_router_004 compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"compas_mm_interconnect_0_router_004\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_004:router_004\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "router_004" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_router_004_default_decode compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_004:router_004\|compas_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"compas_mm_interconnect_0_router_004_default_decode\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_router_004:router_004\|compas_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_cmd_demux compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"compas_mm_interconnect_0_cmd_demux\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "cmd_demux" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_cmd_demux_001 compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"compas_mm_interconnect_0_cmd_demux_001\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_cmd_mux compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"compas_mm_interconnect_0_cmd_mux\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "cmd_mux" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_cmd_mux_002 compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"compas_mm_interconnect_0_cmd_mux_002\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "compas/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_rsp_demux compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"compas_mm_interconnect_0_rsp_demux\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "rsp_demux" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_rsp_mux compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"compas_mm_interconnect_0_rsp_mux\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "rsp_mux" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062860997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "compas/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_rsp_mux_001 compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"compas_mm_interconnect_0_rsp_mux_001\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_avalon_st_adapter compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"compas_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0 compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"compas:b2v_inst9\|compas_mm_interconnect_0:mm_interconnect_0\|compas_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas_irq_mapper compas:b2v_inst9\|compas_irq_mapper:irq_mapper " "Elaborating entity \"compas_irq_mapper\" for hierarchy \"compas:b2v_inst9\|compas_irq_mapper:irq_mapper\"" {  } { { "compas/synthesis/compas.vhd" "irq_mapper" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller compas:b2v_inst9\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"compas:b2v_inst9\|altera_reset_controller:rst_controller\"" {  } { { "compas/synthesis/compas.vhd" "rst_controller" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer compas:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"compas:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "compas/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer compas:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"compas:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "compas/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestionnaire gestionnaire:b2v_inst10 " "Elaborating entity \"gestionnaire\" for hierarchy \"gestionnaire:b2v_inst10\"" {  } { { "compas/top.vhd" "b2v_inst10" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861166 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "restart_out gestionnaire.vhd(15) " "VHDL Signal Declaration warning at gestionnaire.vhd(15): used implicit default value for signal \"restart_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "compas/gestionnaire.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703062861166 "|top|gestionnaire:b2v_inst10"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stop_out gestionnaire.vhd(16) " "VHDL Signal Declaration warning at gestionnaire.vhd(16): used implicit default value for signal \"stop_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "compas/gestionnaire.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703062861166 "|top|gestionnaire:b2v_inst10"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pwm_s gestionnaire.vhd(19) " "VHDL Signal Declaration warning at gestionnaire.vhd(19): used implicit default value for signal \"pwm_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "compas/gestionnaire.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703062861166 "|top|gestionnaire:b2v_inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur_1s gestionnaire:b2v_inst10\|diviseur_1s:b2v_inst2 " "Elaborating entity \"diviseur_1s\" for hierarchy \"gestionnaire:b2v_inst10\|diviseur_1s:b2v_inst2\"" {  } { { "compas/gestionnaire.vhd" "b2v_inst2" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861174 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_divided_1s diviseur_1s.vhd(29) " "VHDL Process Statement warning at diviseur_1s.vhd(29): signal \"clk_divided_1s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compas/diviseur_1s.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/diviseur_1s.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1703062861174 "|top|gestionnaire:b2v_inst10|diviseur_1s:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur_100u gestionnaire:b2v_inst10\|diviseur_100u:b2v_inst3 " "Elaborating entity \"diviseur_100u\" for hierarchy \"gestionnaire:b2v_inst10\|diviseur_100u:b2v_inst3\"" {  } { { "compas/gestionnaire.vhd" "b2v_inst3" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur gestionnaire:b2v_inst10\|compteur:b2v_inst5 " "Elaborating entity \"compteur\" for hierarchy \"gestionnaire:b2v_inst10\|compteur:b2v_inst5\"" {  } { { "compas/gestionnaire.vhd" "b2v_inst5" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traitement gestionnaire:b2v_inst10\|traitement:b2v_inst " "Elaborating entity \"traitement\" for hierarchy \"gestionnaire:b2v_inst10\|traitement:b2v_inst\"" {  } { { "compas/gestionnaire.vhd" "b2v_inst" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062861205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stop_compte traitement.vhd(13) " "VHDL Signal Declaration warning at traitement.vhd(13): used implicit default value for signal \"stop_compte\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703062861205 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_end_compte traitement.vhd(25) " "Verilog HDL or VHDL warning at traitement.vhd(25): object \"signal_end_compte\" assigned a value but never read" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703062861205 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_compte traitement.vhd(29) " "VHDL Process Statement warning at traitement.vhd(29): inferring latch(es) for signal or variable \"start_compte\", which holds its previous value in one or more paths through the process" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1703062861205 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signal_data_valid traitement.vhd(45) " "VHDL Process Statement warning at traitement.vhd(45): inferring latch(es) for signal or variable \"signal_data_valid\", which holds its previous value in one or more paths through the process" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1703062861207 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stop traitement.vhd(45) " "VHDL Process Statement warning at traitement.vhd(45): inferring latch(es) for signal or variable \"stop\", which holds its previous value in one or more paths through the process" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1703062861207 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "restart traitement.vhd(45) " "VHDL Process Statement warning at traitement.vhd(45): inferring latch(es) for signal or variable \"restart\", which holds its previous value in one or more paths through the process" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1703062861207 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[0\] traitement.vhd(45) " "Inferred latch for \"restart\[0\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[1\] traitement.vhd(45) " "Inferred latch for \"restart\[1\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[2\] traitement.vhd(45) " "Inferred latch for \"restart\[2\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[3\] traitement.vhd(45) " "Inferred latch for \"restart\[3\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[4\] traitement.vhd(45) " "Inferred latch for \"restart\[4\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[5\] traitement.vhd(45) " "Inferred latch for \"restart\[5\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[6\] traitement.vhd(45) " "Inferred latch for \"restart\[6\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[7\] traitement.vhd(45) " "Inferred latch for \"restart\[7\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[8\] traitement.vhd(45) " "Inferred latch for \"restart\[8\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[9\] traitement.vhd(45) " "Inferred latch for \"restart\[9\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[10\] traitement.vhd(45) " "Inferred latch for \"restart\[10\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[11\] traitement.vhd(45) " "Inferred latch for \"restart\[11\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[12\] traitement.vhd(45) " "Inferred latch for \"restart\[12\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861209 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[13\] traitement.vhd(45) " "Inferred latch for \"restart\[13\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[14\] traitement.vhd(45) " "Inferred latch for \"restart\[14\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[15\] traitement.vhd(45) " "Inferred latch for \"restart\[15\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[16\] traitement.vhd(45) " "Inferred latch for \"restart\[16\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[17\] traitement.vhd(45) " "Inferred latch for \"restart\[17\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[18\] traitement.vhd(45) " "Inferred latch for \"restart\[18\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[19\] traitement.vhd(45) " "Inferred latch for \"restart\[19\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[20\] traitement.vhd(45) " "Inferred latch for \"restart\[20\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[21\] traitement.vhd(45) " "Inferred latch for \"restart\[21\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[22\] traitement.vhd(45) " "Inferred latch for \"restart\[22\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[23\] traitement.vhd(45) " "Inferred latch for \"restart\[23\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[24\] traitement.vhd(45) " "Inferred latch for \"restart\[24\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[25\] traitement.vhd(45) " "Inferred latch for \"restart\[25\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[26\] traitement.vhd(45) " "Inferred latch for \"restart\[26\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[27\] traitement.vhd(45) " "Inferred latch for \"restart\[27\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[28\] traitement.vhd(45) " "Inferred latch for \"restart\[28\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[29\] traitement.vhd(45) " "Inferred latch for \"restart\[29\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[30\] traitement.vhd(45) " "Inferred latch for \"restart\[30\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restart\[31\] traitement.vhd(45) " "Inferred latch for \"restart\[31\]\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop traitement.vhd(45) " "Inferred latch for \"stop\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861210 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_data_valid traitement.vhd(45) " "Inferred latch for \"signal_data_valid\" at traitement.vhd(45)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861211 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_compte traitement.vhd(29) " "Inferred latch for \"start_compte\" at traitement.vhd(29)" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062861211 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1703062862104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.20.10:01:05 Progress: Loading slda60ed13f/alt_sld_fab_wrapper_hw.tcl " "2023.12.20.10:01:05 Progress: Loading slda60ed13f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062865640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062868219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062868382 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062871277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062871359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062871436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062871531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062871544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062871544 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1703062872257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda60ed13f/alt_sld_fab.v" "" { Text "E:/TP_VHDL/compasnios5/db/ip/slda60ed13f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062872440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062872440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/TP_VHDL/compasnios5/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062872527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062872527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/TP_VHDL/compasnios5/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062872548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062872548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/TP_VHDL/compasnios5/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062872598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062872598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/TP_VHDL/compasnios5/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062872670 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/TP_VHDL/compasnios5/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062872670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062872670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/TP_VHDL/compasnios5/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062872729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062872729 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703062874962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|signal_data_valid " "Latch gestionnaire:b2v_inst10\|traitement:b2v_inst\|signal_data_valid has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA continu " "Ports D and ENA on the latch are fed by the same signal continu" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703062875071 ""}  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703062875071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|stop " "Latch gestionnaire:b2v_inst10\|traitement:b2v_inst\|stop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA continu " "Ports D and ENA on the latch are fed by the same signal continu" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703062875071 ""}  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703062875071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|restart\[1\] " "Latch gestionnaire:b2v_inst10\|traitement:b2v_inst\|restart\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE continu " "Ports ENA and PRE on the latch are fed by the same signal continu" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703062875071 ""}  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703062875071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|restart\[0\] " "Latch gestionnaire:b2v_inst10\|traitement:b2v_inst\|restart\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA start_stop " "Ports D and ENA on the latch are fed by the same signal start_stop" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703062875071 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR continu " "Ports ENA and CLR on the latch are fed by the same signal continu" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703062875071 ""}  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703062875071 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/modelsim/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/modelsim/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "compas/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 398 -1 0 } } { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/modelsim/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "compas/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703062875077 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1703062875077 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[0\] gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[0\]~_emulated gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[0\]~1 " "Register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[0\]\" is converted into an equivalent circuit using register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[0\]~_emulated\" and latch \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[0\]~1\"" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703062875077 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst|compteur_angle[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[1\] gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[1\]~_emulated gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[1\]~6 " "Register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[1\]\" is converted into an equivalent circuit using register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[1\]~_emulated\" and latch \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[1\]~6\"" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703062875077 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst|compteur_angle[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[2\] gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[2\]~_emulated gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[2\]~11 " "Register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[2\]\" is converted into an equivalent circuit using register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[2\]~_emulated\" and latch \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[2\]~11\"" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703062875077 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst|compteur_angle[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[3\] gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[3\]~_emulated gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[3\]~16 " "Register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[3\]\" is converted into an equivalent circuit using register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[3\]~_emulated\" and latch \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[3\]~16\"" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703062875077 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst|compteur_angle[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[4\] gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[4\]~_emulated gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[4\]~21 " "Register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[4\]\" is converted into an equivalent circuit using register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[4\]~_emulated\" and latch \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[4\]~21\"" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703062875077 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst|compteur_angle[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[5\] gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[5\]~_emulated gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[5\]~26 " "Register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[5\]\" is converted into an equivalent circuit using register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[5\]~_emulated\" and latch \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[5\]~26\"" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703062875077 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst|compteur_angle[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[6\] gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[6\]~_emulated gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[6\]~31 " "Register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[6\]\" is converted into an equivalent circuit using register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[6\]~_emulated\" and latch \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[6\]~31\"" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703062875077 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst|compteur_angle[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[7\] gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[7\]~_emulated gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[7\]~36 " "Register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[7\]\" is converted into an equivalent circuit using register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[7\]~_emulated\" and latch \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[7\]~36\"" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703062875077 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst|compteur_angle[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[8\] gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[8\]~_emulated gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[8\]~41 " "Register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[8\]\" is converted into an equivalent circuit using register \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[8\]~_emulated\" and latch \"gestionnaire:b2v_inst10\|traitement:b2v_inst\|compteur_angle\[8\]~41\"" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1703062875077 "|top|gestionnaire:b2v_inst10|traitement:b2v_inst|compteur_angle[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1703062875077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "restart_out\[0\] GND " "Pin \"restart_out\[0\]\" is stuck at GND" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703062875648 "|top|restart_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "restart_out\[1\] GND " "Pin \"restart_out\[1\]\" is stuck at GND" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703062875648 "|top|restart_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "stop_out GND " "Pin \"stop_out\" is stuck at GND" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703062875648 "|top|stop_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "pwm_s GND " "Pin \"pwm_s\" is stuck at GND" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703062875648 "|top|pwm_s"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703062875648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062875819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703062877034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TP_VHDL/compasnios5/output_files/compas.map.smsg " "Generated suppressed messages file E:/TP_VHDL/compasnios5/output_files/compas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062877546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703062879938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703062879938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2204 " "Implemented 2204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703062880301 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703062880301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2004 " "Implemented 2004 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703062880301 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1703062880301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703062880301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703062880354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 10:01:20 2023 " "Processing ended: Wed Dec 20 10:01:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703062880354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703062880354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703062880354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062880354 ""}
