# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v" \
"../../../../lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v" \
"../../../../../full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v" \
"../../../../lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
