
;; Function bsearchDbl (bsearchDbl)


11 basic blocks, 16 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 776, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [95.0%]  1 [5.0%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 24 [xmm3]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 39, maybe hot.
Predecessors:  0 [5.0%]  (fallthru)
Successors:  9 [100.0%] 
Registers live at start: 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 738, maybe hot.
Predecessors:  0 [95.0%] 
Successors:  3 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru) 7 [95.0%]  (dfs_back)
Successors:  5 [50.0%]  4 [50.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 24 [xmm3]

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 5000, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
Successors:  7 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 5 prev 4, next 6, loop_depth 1, count 0, freq 5000, maybe hot.
Predecessors:  3 [50.0%] 
Successors:  10 [5.0%]  (loop_exit) 6 [95.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 24 [xmm3]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 6 prev 5, next 7, loop_depth 1, count 0, freq 4750, maybe hot.
Predecessors:  5 [95.0%]  (fallthru)
Successors:  7 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 7 prev 6, next 8, loop_depth 1, count 0, freq 9750, maybe hot.
Predecessors:  6 [100.0%]  (fallthru) 4 [100.0%] 
Successors:  3 [95.0%]  (dfs_back) 8 [5.0%]  (fallthru,loop_exit)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 487, maybe hot.
Predecessors:  7 [5.0%]  (fallthru,loop_exit)
Successors:  9 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 526, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 1 [100.0%] 
Successors:  10 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
Registers live at end: 1 [dx] 7 [sp]

Basic block 10 prev 9, next -2, loop_depth 0, count 0, freq 776, maybe hot.
Predecessors:  5 [5.0%]  (loop_exit) 9 [100.0%]  (fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 1 [dx] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]



try_optimize_cfg iteration 1

(note:HI 1 0 11 ("./CStatUtilities.c") 30)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 11 1 145 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 145 11 8 0 NOTE_INSN_PROLOGUE_END)

(insn:HI 8 145 9 0 ./CStatUtilities.c:30 (set (reg/v:DF 24 xmm3 [orig:67 x ] [67])
        (reg:DF 21 xmm0 [ x ])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ x ])
        (nil)))

(note:HI 9 8 13 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 13 9 14 0 ("./CStatUtilities.c") 32)

(note:HI 14 13 15 0 NOTE_INSN_DELETED)

(note:HI 15 14 136 0 ("./CStatUtilities.c") 34)

(insn 136 15 16 0 ./CStatUtilities.c:34 (set (reg/v:SI 2 cx [orig:61 u ] [61])
        (reg/v:SI 4 si [orig:66 n ] [66])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:66 n ] [66])
        (nil)))

(insn:HI 16 136 17 0 ./CStatUtilities.c:34 (parallel [
            (set (reg:CCGOC 17 flags)
                (compare:CCGOC (plus:SI (reg/v:SI 2 cx [orig:61 u ] [61])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 2 cx [orig:61 u ] [61])
                (plus:SI (reg/v:SI 2 cx [orig:61 u ] [61])
                    (const_int -1 [0xffffffffffffffff])))
        ]) 210 {*addsi_2} (insn_list:REG_DEP_TRUE 7 (nil))
    (nil))

(jump_insn:HI 17 16 19 0 ./CStatUtilities.c:34 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 16 (nil))
    (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 0, registers live:
 2 [cx] 5 [di] 7 [sp] 24 [xmm3]

;; Start of basic block 1, registers live: 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
(note:HI 19 17 20 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:HI 20 19 21 1 ./CStatUtilities.c:34 (set (reg/v:SI 4 si [orig:62 l ] [62])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 21 20 127 1 ./CStatUtilities.c:34 (set (reg:DI 0 ax [orig:59 prephitmp.70 ] [59])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(jump_insn:HI 127 21 128 1 (set (pc)
        (label_ref 71)) 548 {jump} (nil)
    (nil))
;; End of basic block 1, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(barrier:HI 128 127 24)

;; Start of basic block 2, registers live: 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
(code_label:HI 24 128 25 2 2 "" [1 uses])

(note:HI 25 24 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:HI 26 25 120 2 ./CStatUtilities.c:34 (set (reg/v:SI 4 si [orig:62 l ] [62])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 2, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(note:HI 120 26 27 NOTE_INSN_LOOP_BEG)

;; Start of basic block 3, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
(code_label:HI 27 120 28 3 5 "" [1 uses])

(note:HI 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 29 28 144 3 ("./CStatUtilities.c") 36)

(insn 144 29 137 3 ./CStatUtilities.c:36 (set (reg:SI 0 ax [68])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:61 u ] [61])
                (reg:DI 4 si [orig:62 l ] [62])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 137 144 31 3 ./CStatUtilities.c:36 (set (reg:SI 1 dx [69])
        (reg:SI 0 ax [68])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 31 137 32 3 ./CStatUtilities.c:36 (parallel [
            (set (reg:SI 1 dx [69])
                (lshiftrt:SI (reg:SI 1 dx [69])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (insn_list:REG_DEP_TRUE 30 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 32 31 33 3 ./CStatUtilities.c:36 (parallel [
            (set (reg/v:SI 1 dx [orig:60 i ] [60])
                (plus:SI (reg:SI 1 dx [69])
                    (reg:SI 0 ax [68])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 31 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [68])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(note:HI 33 32 34 3 NOTE_INSN_DELETED)

(insn:HI 34 33 35 3 ./CStatUtilities.c:36 (parallel [
            (set (reg/v:SI 1 dx [orig:60 i ] [60])
                (ashiftrt:SI (reg/v:SI 1 dx [orig:60 i ] [60])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 32 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 35 34 36 3 ("./CStatUtilities.c") 38)

(insn:HI 36 35 37 3 ./CStatUtilities.c:38 (set (reg:DI 0 ax [orig:72 i ] [72])
        (sign_extend:DI (reg/v:SI 1 dx [orig:60 i ] [60]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 34 (nil))
    (nil))

(insn:HI 37 36 38 3 ./CStatUtilities.c:38 (set (reg:DF 21 xmm0 [orig:63 D.5144 ] [63])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:72 i ] [72])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:65 a ] [65])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 36 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:72 i ] [72])
        (nil)))

(insn:HI 38 37 39 3 ./CStatUtilities.c:38 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 24 xmm3 [orig:67 x ] [67])
            (reg:DF 21 xmm0 [orig:63 D.5144 ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 37 (nil))
    (nil))

(jump_insn:HI 39 38 45 3 ./CStatUtilities.c:38 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 38 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 24 [xmm3]

(note:HI 45 39 44 ("./CStatUtilities.c") 40)

;; Start of basic block 4, registers live: 1 [dx] 2 [cx] 5 [di] 7 [sp] 24 [xmm3]
(note:HI 44 45 143 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 143 44 129 4 ./CStatUtilities.c:40 (set (reg/v:SI 4 si [orig:62 l ] [62])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:60 i ] [60])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:60 i ] [60])
        (nil)))

(jump_insn:HI 129 143 130 4 (set (pc)
        (label_ref 61)) 548 {jump} (nil)
    (nil))
;; End of basic block 4, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(barrier:HI 130 129 49)

;; Start of basic block 5, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 24 [xmm3]
(code_label:HI 49 130 50 5 6 "" [1 uses])

(note:HI 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 51 50 52 5 ("./CStatUtilities.c") 42)

(insn:HI 52 51 53 5 ./CStatUtilities.c:42 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [orig:63 D.5144 ] [63])
            (reg/v:DF 24 xmm3 [orig:67 x ] [67]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:63 D.5144 ] [63])
        (nil)))

(jump_insn:HI 53 52 59 5 ./CStatUtilities.c:42 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s:DI 96)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 52 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 5, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(note:HI 59 53 58 ("./CStatUtilities.c") 44)

;; Start of basic block 6, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
(note:HI 58 59 142 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 142 58 61 6 ./CStatUtilities.c:44 (set (reg/v:SI 2 cx [orig:61 u ] [61])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:60 i ] [60])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:60 i ] [60])
        (nil)))
;; End of basic block 6, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

;; Start of basic block 7, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
(code_label:HI 61 142 62 7 9 "" [1 uses])

(note:HI 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 63 62 64 7 ("./CStatUtilities.c") 34)

(insn:HI 64 63 65 7 ./CStatUtilities.c:34 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 4 si [orig:62 l ] [62])
            (reg/v:SI 2 cx [orig:61 u ] [61]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 65 64 121 7 ./CStatUtilities.c:34 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 27)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 64 (nil))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 7, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

(note:HI 121 65 67 NOTE_INSN_LOOP_END)

;; Start of basic block 8, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
(note:HI 67 121 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 69 67 70 8 ./CStatUtilities.c:34 (set (reg:DI 0 ax [orig:73 l.71 ] [73])
        (sign_extend:DI (reg/v:SI 4 si [orig:62 l ] [62]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:HI 70 69 71 8 ./CStatUtilities.c:34 (parallel [
            (set (reg:DI 0 ax [orig:59 prephitmp.70 ] [59])
                (ashift:DI (reg:DI 0 ax [orig:73 l.71 ] [73])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 69 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 8, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]

;; Start of basic block 9, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 24 [xmm3]
(code_label:HI 71 70 72 9 4 "" [1 uses])

(note:HI 72 71 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note:HI 73 72 74 9 ("./CStatUtilities.c") 52)

(insn:HI 74 73 75 9 ./CStatUtilities.c:52 (set (reg:DF 22 xmm1 [75])
        (mem:DF (plus:DI (reg/v/f:DI 5 di [orig:65 a ] [65])
                (reg:DI 0 ax [orig:59 prephitmp.70 ] [59])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:59 prephitmp.70 ] [59])
        (nil)))

(insn:HI 75 74 139 9 ./CStatUtilities.c:52 (set (reg:DF 22 xmm1 [75])
        (minus:DF (reg:DF 22 xmm1 [75])
            (reg/v:DF 24 xmm3 [orig:67 x ] [67]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 74 (nil))
    (nil))

(insn 139 75 140 9 ./CStatUtilities.c:52 (set (reg:V2DF 23 xmm2 [77])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [6 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(insn 140 139 78 9 ./CStatUtilities.c:52 (set (reg:V2DF 22 xmm1 [75])
        (and:V2DF (reg:V2DF 22 xmm1 [75])
            (reg:V2DF 23 xmm2 [77]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 78 140 79 9 ./CStatUtilities.c:52 (set (reg:DI 0 ax [orig:78 u ] [78])
        (sign_extend:DI (reg/v:SI 2 cx [orig:61 u ] [61]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:HI 79 78 80 9 ./CStatUtilities.c:52 (set (reg:DF 21 xmm0 [80])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:78 u ] [78])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:65 a ] [65])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 78 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:78 u ] [78])
        (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:65 a ] [65])
            (nil))))

(insn:HI 80 79 141 9 ./CStatUtilities.c:52 (set (reg:DF 21 xmm0 [80])
        (minus:DF (reg:DF 21 xmm0 [80])
            (reg/v:DF 24 xmm3 [orig:67 x ] [67]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 79 (nil))
    (expr_list:REG_DEAD (reg/v:DF 24 xmm3 [orig:67 x ] [67])
        (nil)))

(insn 141 80 123 9 ./CStatUtilities.c:52 (set (reg:V2DF 21 xmm0 [80])
        (and:V2DF (reg:V2DF 21 xmm0 [80])
            (reg:V2DF 23 xmm2 [77]))) 1050 {*andv2df3} (nil)
    (expr_list:REG_DEAD (reg:V2DF 23 xmm2 [77])
        (nil)))

(insn:HI 123 141 138 9 ./CStatUtilities.c:52 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 22 xmm1 [75])
            (reg:DF 21 xmm0 [80]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 77 (insn_list:REG_DEP_TRUE 82 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [75])
        (expr_list:REG_DEAD (reg:DF 21 xmm0 [80])
            (nil))))

(insn 138 123 124 9 ./CStatUtilities.c:52 (set (reg/v:SI 1 dx [orig:60 i ] [60])
        (reg/v:SI 2 cx [orig:61 u ] [61])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:61 u ] [61])
        (nil)))

(insn:HI 124 138 96 9 ./CStatUtilities.c:52 (set (reg/v:SI 1 dx [orig:60 i ] [60])
        (if_then_else:SI (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (reg/v:SI 4 si [orig:62 l ] [62])
            (reg/v:SI 1 dx [orig:60 i ] [60]))) 744 {*movsicc_noc} (insn_list:REG_DEP_TRUE 123 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_DEAD (reg/v:SI 4 si [orig:62 l ] [62])
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 7 [sp]

;; Start of basic block 10, registers live: 1 [dx] 7 [sp]
(code_label:HI 96 124 97 10 10 "" [1 uses])

(note:HI 97 96 101 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note:HI 101 97 102 10 NOTE_INSN_FUNCTION_END)

(note:HI 102 101 104 10 ("./CStatUtilities.c") 60)

(insn:HI 104 102 110 10 ./CStatUtilities.c:60 (set (reg/i:SI 0 ax [ <result> ])
        (reg/v:SI 1 dx [orig:60 i ] [60])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:60 i ] [60])
        (nil)))

(insn 110 104 146 10 ./CStatUtilities.c:60 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 104 (nil))
    (nil))

(note 146 110 147 10 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 147 146 148 10 ./CStatUtilities.c:60 (return) -1 (nil)
    (nil))
;; End of basic block 10, registers live:
 0 [ax] 7 [sp]

(barrier 148 147 135)

(note 135 148 0 NOTE_INSN_DELETED)


;; Function min (min)


20 basic blocks, 30 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  4 [90.0%]  1 [10.0%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  0 [10.0%]  (fallthru)
Successors:  6 [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 22 [xmm1]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 1370, maybe hot.
Predecessors:  18 [100.0%]  19 [100.0%]  (dfs_back) 5 [100.0%]  7 [14.3%] 
Successors:  19 [90.0%]  3 [10.0%]  (fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 2501, should be 1370

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  2 [10.0%]  (fallthru,loop_exit)
Successors:  6 [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 137, should be 1000

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%] 
Successors:  7 [87.5%]  5 [12.5%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 125, maybe hot.
Predecessors:  4 [12.5%]  (fallthru)
Successors:  2 [100.0%] 
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  1 [100.0%]  3 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  4 [87.5%] 
Successors:  8 [85.7%]  (fallthru) 2 [14.3%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 875, should be 1000

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  7 [85.7%]  (fallthru)
Successors:  9 [83.3%]  (fallthru) 18 [16.7%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 857, should be 720

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  8 [83.3%]  (fallthru)
Successors:  10 [80.0%]  (fallthru) 17 [20.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  9 [80.0%]  (fallthru)
Successors:  11 [75.0%]  (fallthru) 16 [25.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  10 [75.0%]  (fallthru)
Successors:  12 [66.7%]  (fallthru) 15 [33.3%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [66.7%]  (fallthru)
Successors:  13 [50.0%]  (fallthru) 14 [50.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 300, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  12 [50.0%]  (fallthru)
Successors:  14 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 450, should be 1000

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 12 [50.0%] 
Successors:  15 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1450, should be 1000

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  14 [100.0%]  (fallthru) 11 [33.3%] 
Successors:  16 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1150, should be 1000

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  15 [100.0%]  (fallthru) 10 [25.0%] 
Successors:  17 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1150, should be 1000

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 9 [20.0%] 
Successors:  18 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1135, should be 1000

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  17 [100.0%]  (fallthru) 8 [16.7%] 
Successors:  2 [100.0%] 
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1120, should be 1000

Basic block 19 prev 18, next -2, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  2 [90.0%] 
Successors:  2 [100.0%]  (dfs_back)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]



try_optimize_cfg iteration 1

Forwarding edge 0->1 to 6 failed.
Forwarding edge 2->3 to 6 failed.
Forwarding edge 4->5 to 2 failed.
(note:HI 1 0 10 ("./CStatUtilities.c") 65)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 10 1 396 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 396 10 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 396 12 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 12 8 13 0 ("./CStatUtilities.c") 66)

(insn:HI 13 12 14 0 ./CStatUtilities.c:66 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (mem:DF (reg/v/f:DI 5 di [orig:66 x ] [66]) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 6 (nil))
    (nil))

(note:HI 14 13 15 0 ("./CStatUtilities.c") 69)

(insn:HI 15 14 16 0 ./CStatUtilities.c:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:67 n ] [67])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 7 (nil))
    (nil))

(jump_insn:HI 16 15 66 0 ./CStatUtilities.c:69 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 15 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note:HI 66 16 364 NOTE_INSN_LOOP_BEG)

;; Start of basic block 1, registers live: 7 [sp] 22 [xmm1]
(note:HI 364 66 365 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 365 364 366 1 (set (pc)
        (label_ref 39)) 548 {jump} (nil)
    (nil))
;; End of basic block 1, registers live:
 7 [sp] 22 [xmm1]

(barrier:HI 366 365 33)

;; Start of basic block 2, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 33 366 34 2 30 "" [4 uses])

(note:HI 34 33 35 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 35 34 395 2 ("./CStatUtilities.c") 69)

(insn 395 35 37 2 ./CStatUtilities.c:69 (set (reg:SI 0 ax [72])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:104 i ] [104])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 37 395 38 2 ./CStatUtilities.c:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [72])
            (reg/v:SI 4 si [orig:67 n ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 348 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [72])
        (nil)))

(jump_insn:HI 38 37 67 2 ./CStatUtilities.c:69 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 37 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note:HI 67 38 69 NOTE_INSN_LOOP_END)

;; Start of basic block 3, registers live: 7 [sp] 22 [xmm1]
(note:HI 69 67 370 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 370 69 371 3 (set (pc)
        (label_ref 39)) 548 {jump} (nil)
    (nil))
;; End of basic block 3, registers live:
 7 [sp] 22 [xmm1]

(barrier:HI 371 370 44)

;; Start of basic block 4, registers live: 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 44 371 45 4 25 "" [1 uses])

(note:HI 45 44 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 47 45 70 4 ./CStatUtilities.c:69 (set (reg/v:SI 1 dx [orig:104 i ] [104])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(note:HI 70 47 394 4 NOTE_INSN_DELETED)

(insn 394 70 72 4 (set (reg:SI 0 ax [69])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:67 n ] [67])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 72 394 226 4 NOTE_INSN_DELETED)

(insn:HI 226 72 227 4 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [69])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [71])
                (and:SI (reg:SI 0 ax [69])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_TRUE 71 (nil))
    (nil))

(jump_insn:HI 227 226 373 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 372)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 226 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8750 [0x222e])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 5, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 373 227 374 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 374 373 375 5 (set (pc)
        (label_ref:DI 33)) 548 {jump} (nil)
    (nil))
;; End of basic block 5, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(barrier:HI 375 374 50)

(note:HI 50 375 51 NOTE_INSN_FUNCTION_END)

(note:HI 51 50 39 ("./CStatUtilities.c") 74)

;; Start of basic block 6, registers live: 7 [sp] 22 [xmm1]
(code_label:HI 39 51 40 6 26 "" [2 uses])

(note:HI 40 39 53 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 53 40 59 6 ./CStatUtilities.c:74 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn 59 53 75 6 ./CStatUtilities.c:74 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 53 (nil))
    (nil))

(note:HI 75 59 82 6 ("./CStatUtilities.c") 69)

(note:HI 82 75 93 6 ("./CStatUtilities.c") 70)

(note:HI 93 82 100 6 ("./CStatUtilities.c") 69)

(note:HI 100 93 115 6 ("./CStatUtilities.c") 70)

(note:HI 115 100 122 6 ("./CStatUtilities.c") 69)

(note:HI 122 115 137 6 ("./CStatUtilities.c") 70)

(note:HI 137 122 144 6 ("./CStatUtilities.c") 69)

(note:HI 144 137 159 6 ("./CStatUtilities.c") 70)

(note:HI 159 144 166 6 ("./CStatUtilities.c") 69)

(note:HI 166 159 181 6 ("./CStatUtilities.c") 70)

(note:HI 181 166 188 6 ("./CStatUtilities.c") 69)

(note:HI 188 181 203 6 ("./CStatUtilities.c") 70)

(note:HI 203 188 210 6 ("./CStatUtilities.c") 69)

(note:HI 210 203 22 6 ("./CStatUtilities.c") 70)

(note:HI 22 210 230 6 ("./CStatUtilities.c") 70)

(note:HI 230 22 237 6 ("./CStatUtilities.c") 69)

(note:HI 237 230 247 6 ("./CStatUtilities.c") 70)

(note:HI 247 237 254 6 ("./CStatUtilities.c") 69)

(note:HI 254 247 264 6 ("./CStatUtilities.c") 70)

(note:HI 264 254 271 6 ("./CStatUtilities.c") 69)

(note:HI 271 264 281 6 ("./CStatUtilities.c") 70)

(note:HI 281 271 288 6 ("./CStatUtilities.c") 69)

(note:HI 288 281 298 6 ("./CStatUtilities.c") 70)

(note:HI 298 288 305 6 ("./CStatUtilities.c") 69)

(note:HI 305 298 315 6 ("./CStatUtilities.c") 70)

(note:HI 315 305 322 6 ("./CStatUtilities.c") 69)

(note:HI 322 315 332 6 ("./CStatUtilities.c") 70)

(note:HI 332 322 339 6 ("./CStatUtilities.c") 69)

(note:HI 339 332 397 6 ("./CStatUtilities.c") 70)

(note 397 339 398 6 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 398 397 399 6 ./CStatUtilities.c:74 (return) -1 (nil)
    (nil))
;; End of basic block 6, registers live:
 7 [sp] 21 [xmm0]

(barrier 399 398 372)

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 372 399 79 7 54 "" [1 uses])

(note:HI 79 372 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 76 79 83 7 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 83 76 85 7 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 85 83 86 7 NOTE_INSN_DELETED)

(insn:HI 86 85 87 7 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 87 86 387 7 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 83 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn 387 87 221 7 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:110 minEl.106 ] [110])
        (nil)))

(insn:HI 221 387 222 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 222 221 201 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 221 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 201 222 199 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 199 201 200 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 200 199 179 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 380)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 199 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 179 200 177 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 177 179 178 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 178 177 157 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 381)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 177 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 157 178 155 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 155 157 156 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 156 155 135 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 382)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 155 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 11, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 135 156 133 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 133 135 134 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 134 133 113 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 383)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 133 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 11, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 12, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 113 134 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 111 113 112 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [71])
        (nil)))

(jump_insn:HI 112 111 97 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 384)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 111 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 13, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 97 112 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 94 97 101 13 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 101 94 103 13 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:112 minEl.106 ] [112])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 103 101 104 13 NOTE_INSN_DELETED)

(insn:HI 104 103 105 13 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 105 104 388 13 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:112 minEl.106 ] [112])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:112 minEl.106 ] [112])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 101 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn 388 105 384 13 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg/v:DF 21 xmm0 [orig:112 minEl.106 ] [112])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:112 minEl.106 ] [112])
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 14, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 384 388 119 14 59 "" [1 uses])

(note:HI 119 384 116 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 116 119 123 14 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 123 116 125 14 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:114 minEl.106 ] [114])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 125 123 126 14 NOTE_INSN_DELETED)

(insn:HI 126 125 127 14 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 127 126 389 14 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:114 minEl.106 ] [114])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:114 minEl.106 ] [114])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 123 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn 389 127 383 14 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg/v:DF 21 xmm0 [orig:114 minEl.106 ] [114])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:114 minEl.106 ] [114])
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 15, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 383 389 141 15 58 "" [1 uses])

(note:HI 141 383 138 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 138 141 145 15 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 145 138 147 15 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:116 minEl.106 ] [116])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 147 145 148 15 NOTE_INSN_DELETED)

(insn:HI 148 147 149 15 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 149 148 390 15 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:116 minEl.106 ] [116])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:116 minEl.106 ] [116])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 145 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn 390 149 382 15 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg/v:DF 21 xmm0 [orig:116 minEl.106 ] [116])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:116 minEl.106 ] [116])
        (nil)))
;; End of basic block 15, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 16, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 382 390 163 16 57 "" [1 uses])

(note:HI 163 382 160 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 160 163 167 16 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 167 160 169 16 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:118 minEl.106 ] [118])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 169 167 170 16 NOTE_INSN_DELETED)

(insn:HI 170 169 171 16 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 171 170 391 16 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:118 minEl.106 ] [118])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:118 minEl.106 ] [118])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 167 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn 391 171 381 16 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg/v:DF 21 xmm0 [orig:118 minEl.106 ] [118])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:118 minEl.106 ] [118])
        (nil)))
;; End of basic block 16, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 17, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 381 391 185 17 56 "" [1 uses])

(note:HI 185 381 182 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 182 185 189 17 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 189 182 191 17 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:120 minEl.106 ] [120])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 191 189 192 17 NOTE_INSN_DELETED)

(insn:HI 192 191 193 17 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 193 192 392 17 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:120 minEl.106 ] [120])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:120 minEl.106 ] [120])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 189 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn 392 193 380 17 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg/v:DF 21 xmm0 [orig:120 minEl.106 ] [120])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:120 minEl.106 ] [120])
        (nil)))
;; End of basic block 17, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 18, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 380 392 207 18 55 "" [1 uses])

(note:HI 207 380 204 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 204 207 211 18 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 211 204 213 18 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:122 minEl.106 ] [122])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 213 211 214 18 NOTE_INSN_DELETED)

(insn:HI 214 213 215 18 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 215 214 393 18 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:122 minEl.106 ] [122])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:122 minEl.106 ] [122])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 211 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(insn 393 215 376 18 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (reg/v:DF 21 xmm0 [orig:122 minEl.106 ] [122])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:122 minEl.106 ] [122])
        (nil)))

(jump_insn:HI 376 393 377 18 (set (pc)
        (label_ref 33)) 548 {jump} (nil)
    (nil))
;; End of basic block 18, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(barrier:HI 377 376 20)

;; Start of basic block 19, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 20 377 21 19 27 "" [1 uses])

(note:HI 21 20 23 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:HI 23 21 68 19 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:61 minEl.106 ] [61])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 68 23 349 19 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:61 minEl.106 ] [61])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:61 minEl.106 ] [61])
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 23 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (nil)))

(note:HI 349 68 238 19 NOTE_INSN_DELETED)

(insn:HI 238 349 240 19 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:76 minEl.106 ] [76])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 240 238 241 19 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:76 minEl.106 ] [76])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:76 minEl.106 ] [76])
                (reg/v:DF 21 xmm0 [orig:61 minEl.106 ] [61])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 68 (insn_list:REG_DEP_TRUE 238 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:61 minEl.106 ] [61])
        (nil)))

(note:HI 241 240 255 19 NOTE_INSN_DELETED)

(insn:HI 255 241 257 19 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:81 minEl.106 ] [81])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 24 [0x18])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 257 255 258 19 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:81 minEl.106 ] [81])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:81 minEl.106 ] [81])
                (reg/v:DF 22 xmm1 [orig:76 minEl.106 ] [76])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 240 (insn_list:REG_DEP_TRUE 255 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:76 minEl.106 ] [76])
        (nil)))

(note:HI 258 257 272 19 NOTE_INSN_DELETED)

(insn:HI 272 258 274 19 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:86 minEl.106 ] [86])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 32 [0x20])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 274 272 275 19 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:86 minEl.106 ] [86])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:86 minEl.106 ] [86])
                (reg/v:DF 21 xmm0 [orig:81 minEl.106 ] [81])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 257 (insn_list:REG_DEP_TRUE 272 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:81 minEl.106 ] [81])
        (nil)))

(note:HI 275 274 289 19 NOTE_INSN_DELETED)

(insn:HI 289 275 291 19 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:91 minEl.106 ] [91])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 40 [0x28])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 291 289 292 19 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:91 minEl.106 ] [91])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:91 minEl.106 ] [91])
                (reg/v:DF 22 xmm1 [orig:86 minEl.106 ] [86])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 274 (insn_list:REG_DEP_TRUE 289 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:86 minEl.106 ] [86])
        (nil)))

(note:HI 292 291 306 19 NOTE_INSN_DELETED)

(insn:HI 306 292 308 19 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:96 minEl.106 ] [96])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 48 [0x30])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 308 306 309 19 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:96 minEl.106 ] [96])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:96 minEl.106 ] [96])
                (reg/v:DF 21 xmm0 [orig:91 minEl.106 ] [91])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 291 (insn_list:REG_DEP_TRUE 306 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:91 minEl.106 ] [91])
        (nil)))

(note:HI 309 308 323 19 NOTE_INSN_DELETED)

(insn:HI 323 309 325 19 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:101 minEl.106 ] [101])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 325 323 326 19 ./CStatUtilities.c:70 (set (reg/v:DF 21 xmm0 [orig:101 minEl.106 ] [101])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:101 minEl.106 ] [101])
                (reg/v:DF 22 xmm1 [orig:96 minEl.106 ] [96])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 308 (insn_list:REG_DEP_TRUE 323 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:96 minEl.106 ] [96])
        (nil)))

(note:HI 326 325 333 19 NOTE_INSN_DELETED)

(insn:HI 333 326 340 19 ./CStatUtilities.c:69 (parallel [
            (set (reg/v:SI 1 dx [orig:104 i ] [104])
                (plus:SI (reg/v:SI 1 dx [orig:104 i ] [104])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 340 333 342 19 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (const_int 64 [0x40])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 342 340 343 19 NOTE_INSN_DELETED)

(insn:HI 343 342 344 19 ./CStatUtilities.c:70 (parallel [
            (set (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                (plus:DI (reg/f:DI 5 di [orig:62 ivtmp.105 ] [62])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 344 343 378 19 ./CStatUtilities.c:70 (set (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:64 minEl ] [64])
                (reg/v:DF 21 xmm0 [orig:101 minEl.106 ] [101])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 340 (insn_list:REG_DEP_TRUE 325 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:101 minEl.106 ] [101])
        (nil)))

(jump_insn:HI 378 344 379 19 (set (pc)
        (label_ref 33)) 548 {jump} (nil)
    (nil))
;; End of basic block 19, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(barrier:HI 379 378 386)

(note 386 379 0 NOTE_INSN_DELETED)


;; Function max (max)


20 basic blocks, 30 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  4 [90.0%]  1 [10.0%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  0 [10.0%]  (fallthru)
Successors:  6 [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 22 [xmm1]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 1370, maybe hot.
Predecessors:  18 [100.0%]  19 [100.0%]  (dfs_back) 5 [100.0%]  7 [14.3%] 
Successors:  19 [90.0%]  3 [10.0%]  (fallthru,loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 2501, should be 1370

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  2 [10.0%]  (fallthru,loop_exit)
Successors:  6 [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 137, should be 1000

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%] 
Successors:  7 [87.5%]  5 [12.5%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 125, maybe hot.
Predecessors:  4 [12.5%]  (fallthru)
Successors:  2 [100.0%] 
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  1 [100.0%]  3 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  4 [87.5%] 
Successors:  8 [85.7%]  (fallthru) 2 [14.3%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 875, should be 1000

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  7 [85.7%]  (fallthru)
Successors:  9 [83.3%]  (fallthru) 18 [16.7%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 857, should be 720

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  8 [83.3%]  (fallthru)
Successors:  10 [80.0%]  (fallthru) 17 [20.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  9 [80.0%]  (fallthru)
Successors:  11 [75.0%]  (fallthru) 16 [25.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  10 [75.0%]  (fallthru)
Successors:  12 [66.7%]  (fallthru) 15 [33.3%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [66.7%]  (fallthru)
Successors:  13 [50.0%]  (fallthru) 14 [50.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 300, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  12 [50.0%]  (fallthru)
Successors:  14 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 450, should be 1000

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 12 [50.0%] 
Successors:  15 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1450, should be 1000

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  14 [100.0%]  (fallthru) 11 [33.3%] 
Successors:  16 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1150, should be 1000

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  15 [100.0%]  (fallthru) 10 [25.0%] 
Successors:  17 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1150, should be 1000

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 9 [20.0%] 
Successors:  18 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1135, should be 1000

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  17 [100.0%]  (fallthru) 8 [16.7%] 
Successors:  2 [100.0%] 
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1120, should be 1000

Basic block 19 prev 18, next -2, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  2 [90.0%] 
Successors:  2 [100.0%]  (dfs_back)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]



try_optimize_cfg iteration 1

Forwarding edge 0->1 to 6 failed.
Forwarding edge 2->3 to 6 failed.
Forwarding edge 4->5 to 2 failed.
(note:HI 1 0 8 ("./CStatUtilities.c") 79)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 8 1 394 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 394 8 6 0 NOTE_INSN_PROLOGUE_END)

(note:HI 6 394 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 11 0 ("./CStatUtilities.c") 80)

(insn:HI 11 10 12 0 ./CStatUtilities.c:80 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (mem:DF (reg/v/f:DI 5 di [orig:64 x ] [64]) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 4 (nil))
    (nil))

(note:HI 12 11 13 0 ("./CStatUtilities.c") 83)

(insn:HI 13 12 14 0 ./CStatUtilities.c:83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:65 n ] [65])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 5 (nil))
    (nil))

(jump_insn:HI 14 13 64 0 ./CStatUtilities.c:83 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 13 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note:HI 64 14 362 NOTE_INSN_LOOP_BEG)

;; Start of basic block 1, registers live: 7 [sp] 22 [xmm1]
(note:HI 362 64 363 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 363 362 364 1 (set (pc)
        (label_ref 37)) 548 {jump} (nil)
    (nil))
;; End of basic block 1, registers live:
 7 [sp] 22 [xmm1]

(barrier:HI 364 363 31)

;; Start of basic block 2, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 31 364 32 2 66 "" [4 uses])

(note:HI 32 31 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 33 32 393 2 ("./CStatUtilities.c") 83)

(insn 393 33 35 2 ./CStatUtilities.c:83 (set (reg:SI 0 ax [71])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:102 i ] [102])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 35 393 36 2 ./CStatUtilities.c:83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (reg/v:SI 4 si [orig:65 n ] [65]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 346 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [71])
        (nil)))

(jump_insn:HI 36 35 65 2 ./CStatUtilities.c:83 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 35 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note:HI 65 36 67 NOTE_INSN_LOOP_END)

;; Start of basic block 3, registers live: 7 [sp] 22 [xmm1]
(note:HI 67 65 368 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 368 67 369 3 (set (pc)
        (label_ref 37)) 548 {jump} (nil)
    (nil))
;; End of basic block 3, registers live:
 7 [sp] 22 [xmm1]

(barrier:HI 369 368 42)

;; Start of basic block 4, registers live: 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 42 369 43 4 61 "" [1 uses])

(note:HI 43 42 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 45 43 68 4 ./CStatUtilities.c:83 (set (reg/v:SI 1 dx [orig:102 i ] [102])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(note:HI 68 45 392 4 NOTE_INSN_DELETED)

(insn 392 68 70 4 (set (reg:SI 0 ax [67])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:65 n ] [65])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 70 392 224 4 NOTE_INSN_DELETED)

(insn:HI 224 70 225 4 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [67])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [69])
                (and:SI (reg:SI 0 ax [67])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_TRUE 69 (nil))
    (nil))

(jump_insn:HI 225 224 371 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 370)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 224 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8750 [0x222e])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 5, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 371 225 372 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 372 371 373 5 (set (pc)
        (label_ref:DI 31)) 548 {jump} (nil)
    (nil))
;; End of basic block 5, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(barrier:HI 373 372 48)

(note:HI 48 373 49 NOTE_INSN_FUNCTION_END)

(note:HI 49 48 37 ("./CStatUtilities.c") 88)

;; Start of basic block 6, registers live: 7 [sp] 22 [xmm1]
(code_label:HI 37 49 38 6 62 "" [2 uses])

(note:HI 38 37 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 51 38 57 6 ./CStatUtilities.c:88 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn 57 51 73 6 ./CStatUtilities.c:88 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 51 (nil))
    (nil))

(note:HI 73 57 80 6 ("./CStatUtilities.c") 83)

(note:HI 80 73 91 6 ("./CStatUtilities.c") 84)

(note:HI 91 80 98 6 ("./CStatUtilities.c") 83)

(note:HI 98 91 113 6 ("./CStatUtilities.c") 84)

(note:HI 113 98 120 6 ("./CStatUtilities.c") 83)

(note:HI 120 113 135 6 ("./CStatUtilities.c") 84)

(note:HI 135 120 142 6 ("./CStatUtilities.c") 83)

(note:HI 142 135 157 6 ("./CStatUtilities.c") 84)

(note:HI 157 142 164 6 ("./CStatUtilities.c") 83)

(note:HI 164 157 179 6 ("./CStatUtilities.c") 84)

(note:HI 179 164 186 6 ("./CStatUtilities.c") 83)

(note:HI 186 179 201 6 ("./CStatUtilities.c") 84)

(note:HI 201 186 208 6 ("./CStatUtilities.c") 83)

(note:HI 208 201 20 6 ("./CStatUtilities.c") 84)

(note:HI 20 208 228 6 ("./CStatUtilities.c") 84)

(note:HI 228 20 235 6 ("./CStatUtilities.c") 83)

(note:HI 235 228 245 6 ("./CStatUtilities.c") 84)

(note:HI 245 235 252 6 ("./CStatUtilities.c") 83)

(note:HI 252 245 262 6 ("./CStatUtilities.c") 84)

(note:HI 262 252 269 6 ("./CStatUtilities.c") 83)

(note:HI 269 262 279 6 ("./CStatUtilities.c") 84)

(note:HI 279 269 286 6 ("./CStatUtilities.c") 83)

(note:HI 286 279 296 6 ("./CStatUtilities.c") 84)

(note:HI 296 286 303 6 ("./CStatUtilities.c") 83)

(note:HI 303 296 313 6 ("./CStatUtilities.c") 84)

(note:HI 313 303 320 6 ("./CStatUtilities.c") 83)

(note:HI 320 313 330 6 ("./CStatUtilities.c") 84)

(note:HI 330 320 337 6 ("./CStatUtilities.c") 83)

(note:HI 337 330 395 6 ("./CStatUtilities.c") 84)

(note 395 337 396 6 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 396 395 397 6 ./CStatUtilities.c:88 (return) -1 (nil)
    (nil))
;; End of basic block 6, registers live:
 7 [sp] 21 [xmm0]

(barrier 397 396 370)

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 370 397 77 7 90 "" [1 uses])

(note:HI 77 370 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 74 77 81 7 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 81 74 83 7 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 83 81 84 7 NOTE_INSN_DELETED)

(insn:HI 84 83 85 7 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 85 84 385 7 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 81 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn 385 85 219 7 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:108 maxEl.140 ] [108])
        (nil)))

(insn:HI 219 385 220 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 220 219 199 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 31)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 219 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 199 220 197 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 197 199 198 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 198 197 177 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 378)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 197 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 177 198 175 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 175 177 176 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 176 175 155 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 379)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 175 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 155 176 153 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 153 155 154 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 154 153 133 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 380)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 153 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 11, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 133 154 131 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 131 133 132 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 132 131 111 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 381)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 131 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 11, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 12, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 111 132 109 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 109 111 110 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [69])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [69])
        (nil)))

(jump_insn:HI 110 109 95 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 382)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 109 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 13, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 95 110 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 92 95 99 13 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 99 92 101 13 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:110 maxEl.140 ] [110])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 101 99 102 13 NOTE_INSN_DELETED)

(insn:HI 102 101 103 13 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 103 102 386 13 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:110 maxEl.140 ] [110])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:110 maxEl.140 ] [110])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 99 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn 386 103 382 13 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg/v:DF 21 xmm0 [orig:110 maxEl.140 ] [110])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:110 maxEl.140 ] [110])
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 14, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 382 386 117 14 95 "" [1 uses])

(note:HI 117 382 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 114 117 121 14 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 121 114 123 14 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:112 maxEl.140 ] [112])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 123 121 124 14 NOTE_INSN_DELETED)

(insn:HI 124 123 125 14 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 125 124 387 14 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:112 maxEl.140 ] [112])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:112 maxEl.140 ] [112])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 121 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn 387 125 381 14 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg/v:DF 21 xmm0 [orig:112 maxEl.140 ] [112])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:112 maxEl.140 ] [112])
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 15, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 381 387 139 15 94 "" [1 uses])

(note:HI 139 381 136 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 136 139 143 15 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 143 136 145 15 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:114 maxEl.140 ] [114])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 145 143 146 15 NOTE_INSN_DELETED)

(insn:HI 146 145 147 15 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 147 146 388 15 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:114 maxEl.140 ] [114])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:114 maxEl.140 ] [114])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 143 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn 388 147 380 15 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg/v:DF 21 xmm0 [orig:114 maxEl.140 ] [114])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:114 maxEl.140 ] [114])
        (nil)))
;; End of basic block 15, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 16, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 380 388 161 16 93 "" [1 uses])

(note:HI 161 380 158 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 158 161 165 16 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 165 158 167 16 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:116 maxEl.140 ] [116])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 167 165 168 16 NOTE_INSN_DELETED)

(insn:HI 168 167 169 16 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 169 168 389 16 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:116 maxEl.140 ] [116])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:116 maxEl.140 ] [116])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 165 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn 389 169 379 16 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg/v:DF 21 xmm0 [orig:116 maxEl.140 ] [116])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:116 maxEl.140 ] [116])
        (nil)))
;; End of basic block 16, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 17, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 379 389 183 17 92 "" [1 uses])

(note:HI 183 379 180 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 180 183 187 17 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 187 180 189 17 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:118 maxEl.140 ] [118])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 189 187 190 17 NOTE_INSN_DELETED)

(insn:HI 190 189 191 17 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 191 190 390 17 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:118 maxEl.140 ] [118])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:118 maxEl.140 ] [118])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 187 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn 390 191 378 17 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg/v:DF 21 xmm0 [orig:118 maxEl.140 ] [118])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:118 maxEl.140 ] [118])
        (nil)))
;; End of basic block 17, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 18, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 378 390 205 18 91 "" [1 uses])

(note:HI 205 378 202 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 202 205 209 18 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 209 202 211 18 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:120 maxEl.140 ] [120])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 211 209 212 18 NOTE_INSN_DELETED)

(insn:HI 212 211 213 18 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 213 212 391 18 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:120 maxEl.140 ] [120])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:120 maxEl.140 ] [120])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 209 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(insn 391 213 374 18 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (reg/v:DF 21 xmm0 [orig:120 maxEl.140 ] [120])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:120 maxEl.140 ] [120])
        (nil)))

(jump_insn:HI 374 391 375 18 (set (pc)
        (label_ref 31)) 548 {jump} (nil)
    (nil))
;; End of basic block 18, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(barrier:HI 375 374 18)

;; Start of basic block 19, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 18 375 19 19 63 "" [1 uses])

(note:HI 19 18 21 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:HI 21 19 66 19 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:59 maxEl.140 ] [59])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 66 21 347 19 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:59 maxEl.140 ] [59])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:59 maxEl.140 ] [59])
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 21 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (nil)))

(note:HI 347 66 236 19 NOTE_INSN_DELETED)

(insn:HI 236 347 238 19 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:75 maxEl.140 ] [75])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 238 236 239 19 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:75 maxEl.140 ] [75])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:75 maxEl.140 ] [75])
                (reg/v:DF 21 xmm0 [orig:59 maxEl.140 ] [59])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 236 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:59 maxEl.140 ] [59])
        (nil)))

(note:HI 239 238 253 19 NOTE_INSN_DELETED)

(insn:HI 253 239 255 19 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:80 maxEl.140 ] [80])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 24 [0x18])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 255 253 256 19 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:80 maxEl.140 ] [80])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:80 maxEl.140 ] [80])
                (reg/v:DF 22 xmm1 [orig:75 maxEl.140 ] [75])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 238 (insn_list:REG_DEP_TRUE 253 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:75 maxEl.140 ] [75])
        (nil)))

(note:HI 256 255 270 19 NOTE_INSN_DELETED)

(insn:HI 270 256 272 19 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:85 maxEl.140 ] [85])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 32 [0x20])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 272 270 273 19 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:85 maxEl.140 ] [85])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:85 maxEl.140 ] [85])
                (reg/v:DF 21 xmm0 [orig:80 maxEl.140 ] [80])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 255 (insn_list:REG_DEP_TRUE 270 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:80 maxEl.140 ] [80])
        (nil)))

(note:HI 273 272 287 19 NOTE_INSN_DELETED)

(insn:HI 287 273 289 19 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:90 maxEl.140 ] [90])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 40 [0x28])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 289 287 290 19 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:90 maxEl.140 ] [90])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:90 maxEl.140 ] [90])
                (reg/v:DF 22 xmm1 [orig:85 maxEl.140 ] [85])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 272 (insn_list:REG_DEP_TRUE 287 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:85 maxEl.140 ] [85])
        (nil)))

(note:HI 290 289 304 19 NOTE_INSN_DELETED)

(insn:HI 304 290 306 19 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:95 maxEl.140 ] [95])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 48 [0x30])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 306 304 307 19 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:95 maxEl.140 ] [95])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:95 maxEl.140 ] [95])
                (reg/v:DF 21 xmm0 [orig:90 maxEl.140 ] [90])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 289 (insn_list:REG_DEP_TRUE 304 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:90 maxEl.140 ] [90])
        (nil)))

(note:HI 307 306 321 19 NOTE_INSN_DELETED)

(insn:HI 321 307 323 19 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:100 maxEl.140 ] [100])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 323 321 324 19 ./CStatUtilities.c:84 (set (reg/v:DF 21 xmm0 [orig:100 maxEl.140 ] [100])
        (unspec:DF [
                (reg/v:DF 21 xmm0 [orig:100 maxEl.140 ] [100])
                (reg/v:DF 22 xmm1 [orig:95 maxEl.140 ] [95])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 306 (insn_list:REG_DEP_TRUE 321 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:95 maxEl.140 ] [95])
        (nil)))

(note:HI 324 323 331 19 NOTE_INSN_DELETED)

(insn:HI 331 324 338 19 ./CStatUtilities.c:83 (parallel [
            (set (reg/v:SI 1 dx [orig:102 i ] [102])
                (plus:SI (reg/v:SI 1 dx [orig:102 i ] [102])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 338 331 340 19 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (const_int 64 [0x40])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 340 338 341 19 NOTE_INSN_DELETED)

(insn:HI 341 340 342 19 ./CStatUtilities.c:84 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.139 ] [60])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 342 341 376 19 ./CStatUtilities.c:84 (set (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:62 maxEl ] [62])
                (reg/v:DF 21 xmm0 [orig:100 maxEl.140 ] [100])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 338 (insn_list:REG_DEP_TRUE 323 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:100 maxEl.140 ] [100])
        (nil)))

(jump_insn:HI 376 342 377 19 (set (pc)
        (label_ref 31)) 548 {jump} (nil)
    (nil))
;; End of basic block 19, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(barrier:HI 377 376 384)

(note 384 377 0 NOTE_INSN_DELETED)


;; Function which_max (which_max)


65 basic blocks, 90 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  9 [10.0%]  1 [90.0%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru)
Successors:  7 [100.0%] 
Registers live at start: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 4 [si] 5 [di] 7 [sp] 21 [xmm0]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  5 [90.0%] 
Successors:  4 [44.4%]  3 [55.6%]  (fallthru)
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 685, maybe hot.
Predecessors:  2 [55.6%]  (fallthru)
Successors:  43 [100.0%] 
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 548, maybe hot.
Predecessors:  2 [44.4%] 
Successors:  43 [100.0%] 
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 5 prev 4, next 6, loop_depth 1, count 0, freq 1370, maybe hot.
Predecessors:  42 [100.0%]  64 [100.0%]  (dfs_back) 8 [100.0%]  13 [14.3%] 
Successors:  2 [90.0%]  6 [10.0%]  (fallthru,loop_exit)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Invalid sum of incoming frequencies 2264, should be 1370

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  5 [10.0%]  (fallthru,loop_exit)
Successors:  9 [100.0%] 
Registers live at start: 7 [sp] 37 [r8]
Registers live at end: 7 [sp] 37 [r8]
Invalid sum of incoming frequencies 137, should be 1000

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [100.0%] 
Successors:  10 [87.5%]  8 [12.5%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 125, maybe hot.
Predecessors:  7 [12.5%]  (fallthru)
Successors:  5 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [10.0%]  6 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 37 [r8]
Registers live at end: 0 [ax] 7 [sp]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  7 [87.5%] 
Successors:  11 [44.4%]  (fallthru) 12 [55.6%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 875, should be 1000

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  10 [44.4%]  (fallthru)
Successors:  13 [100.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  10 [55.6%] 
Successors:  13 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru) 11 [100.0%] 
Successors:  14 [85.7%]  (fallthru) 5 [14.3%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  13 [85.7%]  (fallthru)
Successors:  15 [83.3%]  (fallthru) 39 [16.7%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  14 [83.3%]  (fallthru)
Successors:  16 [80.0%]  (fallthru) 35 [20.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  15 [80.0%]  (fallthru)
Successors:  17 [75.0%]  (fallthru) 31 [25.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  16 [75.0%]  (fallthru)
Successors:  18 [66.7%]  (fallthru) 27 [33.3%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  17 [66.7%]  (fallthru)
Successors:  19 [50.0%]  (fallthru) 23 [50.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Invalid sum of incoming frequencies 300, should be 900

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  18 [50.0%]  (fallthru)
Successors:  20 [44.4%]  (fallthru) 21 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 450, should be 1000

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  19 [44.4%]  (fallthru)
Successors:  22 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  19 [55.6%] 
Successors:  22 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  21 [100.0%]  (fallthru) 20 [100.0%] 
Successors:  23 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  22 [100.0%]  (fallthru) 18 [50.0%] 
Successors:  24 [44.4%]  (fallthru) 25 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 1350, should be 1000

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  23 [44.4%]  (fallthru)
Successors:  26 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  23 [55.6%] 
Successors:  26 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  25 [100.0%]  (fallthru) 24 [100.0%] 
Successors:  27 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 27 prev 26, next 28, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  26 [100.0%]  (fallthru) 17 [33.3%] 
Successors:  28 [44.4%]  (fallthru) 29 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  27 [44.4%]  (fallthru)
Successors:  30 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 29 prev 28, next 30, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  27 [55.6%] 
Successors:  30 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 30 prev 29, next 31, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  29 [100.0%]  (fallthru) 28 [100.0%] 
Successors:  31 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 31 prev 30, next 32, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  30 [100.0%]  (fallthru) 16 [25.0%] 
Successors:  32 [44.4%]  (fallthru) 33 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 32 prev 31, next 33, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  31 [44.4%]  (fallthru)
Successors:  34 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 33 prev 32, next 34, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  31 [55.6%] 
Successors:  34 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 34 prev 33, next 35, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  33 [100.0%]  (fallthru) 32 [100.0%] 
Successors:  35 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 35 prev 34, next 36, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  34 [100.0%]  (fallthru) 15 [20.0%] 
Successors:  36 [44.4%]  (fallthru) 37 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 36 prev 35, next 37, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  35 [44.4%]  (fallthru)
Successors:  38 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 37 prev 36, next 38, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  35 [55.6%] 
Successors:  38 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 38 prev 37, next 39, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  37 [100.0%]  (fallthru) 36 [100.0%] 
Successors:  39 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 39 prev 38, next 40, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  38 [100.0%]  (fallthru) 14 [16.7%] 
Successors:  40 [44.4%]  (fallthru) 41 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 40 prev 39, next 41, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  39 [44.4%]  (fallthru)
Successors:  42 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 41 prev 40, next 42, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  39 [55.6%] 
Successors:  42 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 42 prev 41, next 43, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  41 [100.0%]  (fallthru) 40 [100.0%] 
Successors:  5 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 43 prev 42, next 44, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  3 [100.0%]  4 [100.0%] 
Successors:  44 [44.4%]  (fallthru) 45 [55.6%] 
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 44 prev 43, next 45, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  43 [44.4%]  (fallthru)
Successors:  46 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 45 prev 44, next 46, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  43 [55.6%] 
Successors:  46 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 46 prev 45, next 47, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  45 [100.0%]  (fallthru) 44 [100.0%] 
Successors:  47 [44.4%]  (fallthru) 48 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 47 prev 46, next 48, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  46 [44.4%]  (fallthru)
Successors:  49 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 48 prev 47, next 49, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  46 [55.6%] 
Successors:  49 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 49 prev 48, next 50, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  48 [100.0%]  (fallthru) 47 [100.0%] 
Successors:  50 [44.4%]  (fallthru) 51 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 50 prev 49, next 51, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  49 [44.4%]  (fallthru)
Successors:  52 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 51 prev 50, next 52, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  49 [55.6%] 
Successors:  52 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 52 prev 51, next 53, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  51 [100.0%]  (fallthru) 50 [100.0%] 
Successors:  53 [44.4%]  (fallthru) 54 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 53 prev 52, next 54, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  52 [44.4%]  (fallthru)
Successors:  55 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 54 prev 53, next 55, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  52 [55.6%] 
Successors:  55 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 55 prev 54, next 56, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  54 [100.0%]  (fallthru) 53 [100.0%] 
Successors:  56 [44.4%]  (fallthru) 57 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 56 prev 55, next 57, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  55 [44.4%]  (fallthru)
Successors:  58 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 57 prev 56, next 58, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  55 [55.6%] 
Successors:  58 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 58 prev 57, next 59, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  57 [100.0%]  (fallthru) 56 [100.0%] 
Successors:  59 [44.4%]  (fallthru) 60 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 59 prev 58, next 60, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  58 [44.4%]  (fallthru)
Successors:  61 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 60 prev 59, next 61, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  58 [55.6%] 
Successors:  61 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 61 prev 60, next 62, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  60 [100.0%]  (fallthru) 59 [100.0%] 
Successors:  62 [44.4%]  (fallthru) 63 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 62 prev 61, next 63, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  61 [44.4%]  (fallthru)
Successors:  64 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 63 prev 62, next 64, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  61 [55.6%] 
Successors:  64 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 64 prev 63, next -2, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  63 [100.0%]  (fallthru) 62 [100.0%] 
Successors:  5 [100.0%]  (dfs_back)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]



try_optimize_cfg iteration 1

Forwarding edge 0->1 to 7 failed.
Forwarding edge 5->6 to 9 failed.
Forwarding edge 7->8 to 5 failed.
(note:HI 1 0 8 ("./CStatUtilities.c") 93)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 8 1 596 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 596 8 6 0 NOTE_INSN_PROLOGUE_END)

(note:HI 6 596 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 11 0 ("./CStatUtilities.c") 94)

(insn:HI 11 10 12 0 ./CStatUtilities.c:94 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (mem:DF (reg/v/f:DI 5 di [orig:65 x ] [65]) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 4 (nil))
    (nil))

(note:HI 12 11 17 0 ("./CStatUtilities.c") 98)

(insn:HI 17 12 13 0 ./CStatUtilities.c:98 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 13 17 14 0 ./CStatUtilities.c:98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:66 n ] [66])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 5 (nil))
    (nil))

(jump_insn:HI 14 13 580 0 ./CStatUtilities.c:98 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 13 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 1, registers live: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 580 14 581 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 581 580 582 1 (set (pc)
        (label_ref 52)) 548 {jump} (nil)
    (nil))
;; End of basic block 1, registers live:
 4 [si] 5 [di] 7 [sp] 21 [xmm0]

(barrier:HI 582 581 77)

(note:HI 77 582 20 NOTE_INSN_LOOP_BEG)

;; Start of basic block 2, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 20 77 21 2 100 "" [1 uses])

(note:HI 21 20 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 22 21 23 2 ("./CStatUtilities.c") 100)

(insn:HI 23 22 24 2 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 24 23 25 2 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 23 (nil))
    (nil))

(jump_insn:HI 25 24 30 2 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 34)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 24 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 3, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 30 25 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:HI 31 30 502 3 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg:SI 0 ax [71])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn:HI 502 31 503 3 (set (pc)
        (label_ref 37)) 548 {jump} (nil)
    (nil))
;; End of basic block 3, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 503 502 34)

;; Start of basic block 4, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 34 503 35 4 101 "" [1 uses])

(note:HI 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 36 35 573 4 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn:HI 573 36 574 4 (set (pc)
        (label_ref 37)) 548 {jump} (nil)
    (nil))
;; End of basic block 4, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 574 573 41)

;; Start of basic block 5, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 41 574 42 5 105 "" [4 uses])

(note:HI 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 43 42 595 5 ("./CStatUtilities.c") 98)

(insn 595 43 45 5 ./CStatUtilities.c:98 (set (reg:SI 0 ax [71])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:77 i ] [77])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:77 i ] [77])
        (nil)))

(insn:HI 45 595 46 5 ./CStatUtilities.c:98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (reg/v:SI 4 si [orig:66 n ] [66]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 484 (nil))
    (nil))

(jump_insn:HI 46 45 78 5 ./CStatUtilities.c:98 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 45 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(note:HI 78 46 79 NOTE_INSN_LOOP_END)

;; Start of basic block 6, registers live: 7 [sp] 37 [r8]
(note:HI 79 78 507 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 507 79 508 6 (set (pc)
        (label_ref 47)) 548 {jump} (nil)
    (nil))
;; End of basic block 6, registers live:
 7 [sp] 37 [r8]

(barrier:HI 508 507 52)

;; Start of basic block 7, registers live: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(code_label:HI 52 508 53 7 97 "" [1 uses])

(note:HI 53 52 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 55 53 56 7 ./CStatUtilities.c:98 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 56 55 80 7 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:77 i ] [77])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(note:HI 80 56 594 7 NOTE_INSN_DELETED)

(insn 594 80 82 7 (set (reg:SI 0 ax [68])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:66 n ] [66])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 82 594 299 7 NOTE_INSN_DELETED)

(insn:HI 299 82 300 7 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [68])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [70])
                (and:SI (reg:SI 0 ax [68])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_TRUE 81 (nil))
    (nil))

(jump_insn:HI 300 299 510 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 509)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 299 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8750 [0x222e])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 8, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 510 300 511 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 511 510 512 8 (set (pc)
        (label_ref:DI 41)) 548 {jump} (nil)
    (nil))
;; End of basic block 8, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 512 511 59)

(note:HI 59 512 60 NOTE_INSN_FUNCTION_END)

(note:HI 60 59 47 ("./CStatUtilities.c") 108)

;; Start of basic block 9, registers live: 7 [sp] 37 [r8]
(code_label:HI 47 60 48 9 99 "" [2 uses])

(note:HI 48 47 62 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 62 48 68 9 ./CStatUtilities.c:108 (set (reg/i:SI 0 ax [ <result> ])
        (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (nil)))

(insn 68 62 85 9 ./CStatUtilities.c:108 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 62 (nil))
    (nil))

(note:HI 85 68 92 9 ("./CStatUtilities.c") 98)

(note:HI 92 85 112 9 ("./CStatUtilities.c") 100)

(note:HI 112 92 119 9 ("./CStatUtilities.c") 98)

(note:HI 119 112 143 9 ("./CStatUtilities.c") 100)

(note:HI 143 119 150 9 ("./CStatUtilities.c") 98)

(note:HI 150 143 174 9 ("./CStatUtilities.c") 100)

(note:HI 174 150 181 9 ("./CStatUtilities.c") 98)

(note:HI 181 174 205 9 ("./CStatUtilities.c") 100)

(note:HI 205 181 212 9 ("./CStatUtilities.c") 98)

(note:HI 212 205 236 9 ("./CStatUtilities.c") 100)

(note:HI 236 212 243 9 ("./CStatUtilities.c") 98)

(note:HI 243 236 267 9 ("./CStatUtilities.c") 100)

(note:HI 267 243 274 9 ("./CStatUtilities.c") 98)

(note:HI 274 267 303 9 ("./CStatUtilities.c") 100)

(note:HI 303 274 310 9 ("./CStatUtilities.c") 98)

(note:HI 310 303 329 9 ("./CStatUtilities.c") 100)

(note:HI 329 310 336 9 ("./CStatUtilities.c") 98)

(note:HI 336 329 355 9 ("./CStatUtilities.c") 100)

(note:HI 355 336 362 9 ("./CStatUtilities.c") 98)

(note:HI 362 355 381 9 ("./CStatUtilities.c") 100)

(note:HI 381 362 388 9 ("./CStatUtilities.c") 98)

(note:HI 388 381 407 9 ("./CStatUtilities.c") 100)

(note:HI 407 388 414 9 ("./CStatUtilities.c") 98)

(note:HI 414 407 433 9 ("./CStatUtilities.c") 100)

(note:HI 433 414 440 9 ("./CStatUtilities.c") 98)

(note:HI 440 433 459 9 ("./CStatUtilities.c") 100)

(note:HI 459 440 466 9 ("./CStatUtilities.c") 98)

(note:HI 466 459 597 9 ("./CStatUtilities.c") 100)

(note 597 466 598 9 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 598 597 599 9 ./CStatUtilities.c:108 (return) -1 (nil)
    (nil))
;; End of basic block 9, registers live:
 0 [ax] 7 [sp]

(barrier 599 598 509)

;; Start of basic block 10, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 509 599 89 10 143 "" [1 uses])

(note:HI 89 509 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 86 89 93 10 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 93 86 94 10 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 94 93 95 10 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 93 (nil))
    (nil))

(jump_insn:HI 95 94 100 10 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 513)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 94 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 11, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 100 95 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 99 100 515 11 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn:HI 515 99 516 11 (set (pc)
        (label_ref 514)) 548 {jump} (nil)
    (nil))
;; End of basic block 11, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 516 515 513)

;; Start of basic block 12, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 513 516 103 12 144 "" [1 uses])

(note:HI 103 513 102 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 102 103 514 12 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 12, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 13, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 514 102 107 13 145 "" [1 uses])

(note:HI 107 514 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 105 107 106 13 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 106 105 294 13 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:78 maxEl.174 ] [78])
        (nil)))

(insn:HI 294 106 295 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 295 294 265 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 294 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 13, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 14, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 265 295 263 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 263 265 264 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 264 263 234 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 575)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 263 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 14, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 15, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 234 264 232 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 232 234 233 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 233 232 203 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 576)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 232 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 15, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 16, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 203 233 201 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 201 203 202 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 202 201 172 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 577)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 201 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 16, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 17, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 172 202 170 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 170 172 171 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 171 170 141 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 578)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 170 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 17, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 18, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 141 171 139 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 139 141 140 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [70])
        (nil)))

(jump_insn:HI 140 139 116 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 579)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 139 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 19, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 116 140 113 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:HI 113 116 120 19 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 120 113 121 19 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:79 maxEl.174 ] [79])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 121 120 122 19 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:79 maxEl.174 ] [79])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 120 (nil))
    (nil))

(jump_insn:HI 122 121 127 19 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 517)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 121 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 19, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 20, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 127 122 126 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:HI 126 127 519 20 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:79 maxEl.174 ] [79])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn:HI 519 126 520 20 (set (pc)
        (label_ref 518)) 548 {jump} (nil)
    (nil))
;; End of basic block 20, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 520 519 517)

;; Start of basic block 21, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 517 520 130 21 146 "" [1 uses])

(note:HI 130 517 129 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:HI 129 130 518 21 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 21, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 22, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 518 129 134 22 147 "" [1 uses])

(note:HI 134 518 132 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:HI 132 134 133 22 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 133 132 579 22 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:79 maxEl.174 ] [79])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:79 maxEl.174 ] [79])
        (nil)))
;; End of basic block 22, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 23, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 579 133 147 23 176 "" [1 uses])

(note:HI 147 579 144 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:HI 144 147 151 23 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 151 144 152 23 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:80 maxEl.174 ] [80])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 152 151 153 23 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:80 maxEl.174 ] [80])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 151 (nil))
    (nil))

(jump_insn:HI 153 152 158 23 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 521)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 152 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 23, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 24, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 158 153 157 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:HI 157 158 523 24 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:80 maxEl.174 ] [80])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn:HI 523 157 524 24 (set (pc)
        (label_ref 522)) 548 {jump} (nil)
    (nil))
;; End of basic block 24, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 524 523 521)

;; Start of basic block 25, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 521 524 161 25 148 "" [1 uses])

(note:HI 161 521 160 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:HI 160 161 522 25 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 25, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 26, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 522 160 165 26 149 "" [1 uses])

(note:HI 165 522 163 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:HI 163 165 164 26 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 164 163 578 26 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:80 maxEl.174 ] [80])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:80 maxEl.174 ] [80])
        (nil)))
;; End of basic block 26, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 27, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 578 164 178 27 175 "" [1 uses])

(note:HI 178 578 175 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:HI 175 178 182 27 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 182 175 183 27 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:81 maxEl.174 ] [81])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 183 182 184 27 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:81 maxEl.174 ] [81])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 182 (nil))
    (nil))

(jump_insn:HI 184 183 189 27 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 525)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 183 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 27, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 28, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 189 184 188 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:HI 188 189 527 28 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:81 maxEl.174 ] [81])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn:HI 527 188 528 28 (set (pc)
        (label_ref 526)) 548 {jump} (nil)
    (nil))
;; End of basic block 28, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 528 527 525)

;; Start of basic block 29, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 525 528 192 29 150 "" [1 uses])

(note:HI 192 525 191 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:HI 191 192 526 29 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 29, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 30, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 526 191 196 30 151 "" [1 uses])

(note:HI 196 526 194 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:HI 194 196 195 30 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 195 194 577 30 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:81 maxEl.174 ] [81])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:81 maxEl.174 ] [81])
        (nil)))
;; End of basic block 30, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 31, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 577 195 209 31 174 "" [1 uses])

(note:HI 209 577 206 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:HI 206 209 213 31 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 213 206 214 31 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:82 maxEl.174 ] [82])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 214 213 215 31 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:82 maxEl.174 ] [82])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 213 (nil))
    (nil))

(jump_insn:HI 215 214 220 31 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 529)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 214 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 31, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 32, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 220 215 219 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:HI 219 220 531 32 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:82 maxEl.174 ] [82])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn:HI 531 219 532 32 (set (pc)
        (label_ref 530)) 548 {jump} (nil)
    (nil))
;; End of basic block 32, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 532 531 529)

;; Start of basic block 33, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 529 532 223 33 152 "" [1 uses])

(note:HI 223 529 222 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:HI 222 223 530 33 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 33, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 34, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 530 222 227 34 153 "" [1 uses])

(note:HI 227 530 225 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:HI 225 227 226 34 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 226 225 576 34 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:82 maxEl.174 ] [82])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:82 maxEl.174 ] [82])
        (nil)))
;; End of basic block 34, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 35, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 576 226 240 35 173 "" [1 uses])

(note:HI 240 576 237 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:HI 237 240 244 35 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 244 237 245 35 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:83 maxEl.174 ] [83])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 245 244 246 35 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:83 maxEl.174 ] [83])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 244 (nil))
    (nil))

(jump_insn:HI 246 245 251 35 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 533)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 245 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 35, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 36, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 251 246 250 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:HI 250 251 535 36 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:83 maxEl.174 ] [83])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn:HI 535 250 536 36 (set (pc)
        (label_ref 534)) 548 {jump} (nil)
    (nil))
;; End of basic block 36, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 536 535 533)

;; Start of basic block 37, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 533 536 254 37 154 "" [1 uses])

(note:HI 254 533 253 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:HI 253 254 534 37 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 37, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 38, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 534 253 258 38 155 "" [1 uses])

(note:HI 258 534 256 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:HI 256 258 257 38 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 257 256 575 38 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:83 maxEl.174 ] [83])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:83 maxEl.174 ] [83])
        (nil)))
;; End of basic block 38, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 39, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 575 257 271 39 172 "" [1 uses])

(note:HI 271 575 268 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:HI 268 271 275 39 ./CStatUtilities.c:98 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 275 268 276 39 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 276 275 277 39 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])
            (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 275 (nil))
    (nil))

(jump_insn:HI 277 276 282 39 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 537)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 276 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 39, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 40, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 282 277 281 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:HI 281 282 539 40 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])
        (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (nil)))

(jump_insn:HI 539 281 540 40 (set (pc)
        (label_ref 538)) 548 {jump} (nil)
    (nil))
;; End of basic block 40, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 540 539 537)

;; Start of basic block 41, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 537 540 285 41 156 "" [1 uses])

(note:HI 285 537 284 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:HI 284 285 538 41 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 41, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 42, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 538 284 289 42 157 "" [1 uses])

(note:HI 289 538 287 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:HI 287 289 288 42 ./CStatUtilities.c:100 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 288 287 541 42 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:63 maxEl ] [63])
        (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:84 maxEl.174 ] [84])
        (nil)))

(jump_insn:HI 541 288 542 42 (set (pc)
        (label_ref 41)) 548 {jump} (nil)
    (nil))
;; End of basic block 42, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 542 541 37)

;; Start of basic block 43, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 37 542 38 43 104 "" [2 uses])

(note:HI 38 37 592 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 592 38 593 43 ./CStatUtilities.c:100 (set (reg/f:DI 1 dx [72])
        (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
        (nil)))

(insn 593 592 311 43 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:73 i ] [73])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 311 593 312 43 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 485 (nil))
    (nil))

(insn:HI 312 311 313 43 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
            (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 311 (nil))
    (nil))

(jump_insn:HI 313 312 318 43 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 543)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 312 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 43, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 44, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 318 313 317 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:HI 317 318 545 44 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
        (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:59 maxEl.174 ] [59])
        (nil)))

(jump_insn:HI 545 317 546 44 (set (pc)
        (label_ref 544)) 548 {jump} (nil)
    (nil))
;; End of basic block 44, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 546 545 543)

;; Start of basic block 45, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(code_label:HI 543 546 321 45 158 "" [1 uses])

(note:HI 321 543 320 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:HI 320 321 544 45 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:73 i ] [73])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:73 i ] [73])
        (nil)))
;; End of basic block 45, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 46, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 544 320 325 46 159 "" [1 uses])

(note:HI 325 544 323 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(note:HI 323 325 591 46 NOTE_INSN_DELETED)

(insn 591 323 337 46 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:85 i ] [85])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 337 591 338 46 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 338 337 339 46 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
            (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 337 (nil))
    (nil))

(jump_insn:HI 339 338 344 46 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 547)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 338 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 46, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 47, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 344 339 343 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:HI 343 344 549 47 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
        (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:76 maxEl.174 ] [76])
        (nil)))

(jump_insn:HI 549 343 550 47 (set (pc)
        (label_ref 548)) 548 {jump} (nil)
    (nil))
;; End of basic block 47, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 550 549 547)

;; Start of basic block 48, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 547 550 347 48 160 "" [1 uses])

(note:HI 347 547 346 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:HI 346 347 548 48 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:85 i ] [85])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:85 i ] [85])
        (nil)))
;; End of basic block 48, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 49, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 548 346 351 49 161 "" [1 uses])

(note:HI 351 548 349 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(note:HI 349 351 590 49 NOTE_INSN_DELETED)

(insn 590 349 363 49 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:89 i ] [89])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 363 590 364 49 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 24 [0x18])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 364 363 365 49 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
            (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 363 (nil))
    (nil))

(jump_insn:HI 365 364 370 49 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 551)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 364 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 49, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 50, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 370 365 369 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:HI 369 370 553 50 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
        (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxEl.174 ] [88])
        (nil)))

(jump_insn:HI 553 369 554 50 (set (pc)
        (label_ref 552)) 548 {jump} (nil)
    (nil))
;; End of basic block 50, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 554 553 551)

;; Start of basic block 51, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(code_label:HI 551 554 373 51 162 "" [1 uses])

(note:HI 373 551 372 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:HI 372 373 552 51 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:89 i ] [89])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:89 i ] [89])
        (nil)))
;; End of basic block 51, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 52, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 552 372 377 52 163 "" [1 uses])

(note:HI 377 552 375 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(note:HI 375 377 589 52 NOTE_INSN_DELETED)

(insn 589 375 389 52 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:93 i ] [93])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 389 589 390 52 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 32 [0x20])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 390 389 391 52 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
            (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 389 (nil))
    (nil))

(jump_insn:HI 391 390 396 52 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 555)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 390 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 52, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 53, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 396 391 395 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:HI 395 396 557 53 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
        (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:92 maxEl.174 ] [92])
        (nil)))

(jump_insn:HI 557 395 558 53 (set (pc)
        (label_ref 556)) 548 {jump} (nil)
    (nil))
;; End of basic block 53, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 558 557 555)

;; Start of basic block 54, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 555 558 399 54 164 "" [1 uses])

(note:HI 399 555 398 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:HI 398 399 556 54 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:93 i ] [93])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:93 i ] [93])
        (nil)))
;; End of basic block 54, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 55, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 556 398 403 55 165 "" [1 uses])

(note:HI 403 556 401 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(note:HI 401 403 588 55 NOTE_INSN_DELETED)

(insn 588 401 415 55 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:97 i ] [97])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 415 588 416 55 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 40 [0x28])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 416 415 417 55 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
            (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 415 (nil))
    (nil))

(jump_insn:HI 417 416 422 55 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 559)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 416 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 55, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 56, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 422 417 421 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn:HI 421 422 561 56 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
        (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:96 maxEl.174 ] [96])
        (nil)))

(jump_insn:HI 561 421 562 56 (set (pc)
        (label_ref 560)) 548 {jump} (nil)
    (nil))
;; End of basic block 56, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 562 561 559)

;; Start of basic block 57, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(code_label:HI 559 562 425 57 166 "" [1 uses])

(note:HI 425 559 424 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn:HI 424 425 560 57 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:97 i ] [97])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:97 i ] [97])
        (nil)))
;; End of basic block 57, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 58, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 560 424 429 58 167 "" [1 uses])

(note:HI 429 560 427 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(note:HI 427 429 587 58 NOTE_INSN_DELETED)

(insn 587 427 441 58 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:101 i ] [101])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 441 587 442 58 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 48 [0x30])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 442 441 443 58 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
            (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 441 (nil))
    (nil))

(jump_insn:HI 443 442 448 58 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 563)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 442 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 58, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 59, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 448 443 447 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn:HI 447 448 565 59 ./CStatUtilities.c:100 (set (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
        (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:100 maxEl.174 ] [100])
        (nil)))

(jump_insn:HI 565 447 566 59 (set (pc)
        (label_ref 564)) 548 {jump} (nil)
    (nil))
;; End of basic block 59, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 566 565 563)

;; Start of basic block 60, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 563 566 451 60 168 "" [1 uses])

(note:HI 451 563 450 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn:HI 450 451 564 60 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:101 i ] [101])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:101 i ] [101])
        (nil)))
;; End of basic block 60, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 61, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 564 450 455 61 169 "" [1 uses])

(note:HI 455 564 453 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(note:HI 453 455 586 61 NOTE_INSN_DELETED)

(insn 586 453 467 61 ./CStatUtilities.c:98 (set (reg/v:SI 2 cx [orig:77 i ] [77])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [71])
        (nil)))

(insn:HI 467 586 468 61 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:107 maxEl.174 ] [107])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 468 467 469 61 ./CStatUtilities.c:100 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:107 maxEl.174 ] [107])
            (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 467 (nil))
    (nil))

(jump_insn:HI 469 468 474 61 ./CStatUtilities.c:100 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 567)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 61, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 62, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 474 469 473 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn:HI 473 474 569 62 ./CStatUtilities.c:100 (set (reg/v:DF 21 xmm0 [orig:107 maxEl.174 ] [107])
        (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:104 maxEl.174 ] [104])
        (nil)))

(jump_insn:HI 569 473 570 62 (set (pc)
        (label_ref 568)) 548 {jump} (nil)
    (nil))
;; End of basic block 62, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 570 569 567)

;; Start of basic block 63, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(code_label:HI 567 570 477 63 170 "" [1 uses])

(note:HI 477 567 476 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn:HI 476 477 568 63 ./CStatUtilities.c:100 (set (reg/v:SI 37 r8 [orig:62 maxIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 63, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 64, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 568 476 481 64 171 "" [1 uses])

(note:HI 481 568 585 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 585 481 571 64 ./CStatUtilities.c:100 (set (reg/f:DI 5 di [orig:60 ivtmp.173 ] [60])
        (plus:DI (reg/f:DI 1 dx [72])
            (const_int 56 [0x38]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [72])
        (nil)))

(jump_insn:HI 571 585 572 64 (set (pc)
        (label_ref 41)) 548 {jump} (nil)
    (nil))
;; End of basic block 64, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 572 571 584)

(note 584 572 0 NOTE_INSN_DELETED)


;; Function which_min (which_min)


65 basic blocks, 90 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  9 [10.0%]  1 [90.0%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%]  (fallthru)
Successors:  7 [100.0%] 
Registers live at start: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 4 [si] 5 [di] 7 [sp] 21 [xmm0]

Basic block 2 prev 1, next 3, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  5 [90.0%] 
Successors:  4 [44.4%]  3 [55.6%]  (fallthru)
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 685, maybe hot.
Predecessors:  2 [55.6%]  (fallthru)
Successors:  43 [100.0%] 
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 548, maybe hot.
Predecessors:  2 [44.4%] 
Successors:  43 [100.0%] 
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 5 prev 4, next 6, loop_depth 1, count 0, freq 1370, maybe hot.
Predecessors:  42 [100.0%]  64 [100.0%]  (dfs_back) 8 [100.0%]  13 [14.3%] 
Successors:  2 [90.0%]  6 [10.0%]  (fallthru,loop_exit)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Invalid sum of incoming frequencies 2264, should be 1370

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  5 [10.0%]  (fallthru,loop_exit)
Successors:  9 [100.0%] 
Registers live at start: 7 [sp] 37 [r8]
Registers live at end: 7 [sp] 37 [r8]
Invalid sum of incoming frequencies 137, should be 1000

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  1 [100.0%] 
Successors:  10 [87.5%]  8 [12.5%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 125, maybe hot.
Predecessors:  7 [12.5%]  (fallthru)
Successors:  5 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  0 [10.0%]  6 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 37 [r8]
Registers live at end: 0 [ax] 7 [sp]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  7 [87.5%] 
Successors:  11 [44.4%]  (fallthru) 12 [55.6%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 875, should be 1000

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  10 [44.4%]  (fallthru)
Successors:  13 [100.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  10 [55.6%] 
Successors:  13 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru) 11 [100.0%] 
Successors:  14 [85.7%]  (fallthru) 5 [14.3%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  13 [85.7%]  (fallthru)
Successors:  15 [83.3%]  (fallthru) 39 [16.7%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  14 [83.3%]  (fallthru)
Successors:  16 [80.0%]  (fallthru) 35 [20.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  15 [80.0%]  (fallthru)
Successors:  17 [75.0%]  (fallthru) 31 [25.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  16 [75.0%]  (fallthru)
Successors:  18 [66.7%]  (fallthru) 27 [33.3%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  17 [66.7%]  (fallthru)
Successors:  19 [50.0%]  (fallthru) 23 [50.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Invalid sum of incoming frequencies 300, should be 900

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  18 [50.0%]  (fallthru)
Successors:  20 [44.4%]  (fallthru) 21 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 450, should be 1000

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  19 [44.4%]  (fallthru)
Successors:  22 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  19 [55.6%] 
Successors:  22 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  21 [100.0%]  (fallthru) 20 [100.0%] 
Successors:  23 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  22 [100.0%]  (fallthru) 18 [50.0%] 
Successors:  24 [44.4%]  (fallthru) 25 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]
Invalid sum of incoming frequencies 1350, should be 1000

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  23 [44.4%]  (fallthru)
Successors:  26 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  23 [55.6%] 
Successors:  26 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  25 [100.0%]  (fallthru) 24 [100.0%] 
Successors:  27 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 27 prev 26, next 28, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  26 [100.0%]  (fallthru) 17 [33.3%] 
Successors:  28 [44.4%]  (fallthru) 29 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  27 [44.4%]  (fallthru)
Successors:  30 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 29 prev 28, next 30, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  27 [55.6%] 
Successors:  30 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 30 prev 29, next 31, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  29 [100.0%]  (fallthru) 28 [100.0%] 
Successors:  31 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 31 prev 30, next 32, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  30 [100.0%]  (fallthru) 16 [25.0%] 
Successors:  32 [44.4%]  (fallthru) 33 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 32 prev 31, next 33, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  31 [44.4%]  (fallthru)
Successors:  34 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 33 prev 32, next 34, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  31 [55.6%] 
Successors:  34 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 34 prev 33, next 35, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  33 [100.0%]  (fallthru) 32 [100.0%] 
Successors:  35 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 35 prev 34, next 36, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  34 [100.0%]  (fallthru) 15 [20.0%] 
Successors:  36 [44.4%]  (fallthru) 37 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 36 prev 35, next 37, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  35 [44.4%]  (fallthru)
Successors:  38 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 37 prev 36, next 38, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  35 [55.6%] 
Successors:  38 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 38 prev 37, next 39, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  37 [100.0%]  (fallthru) 36 [100.0%] 
Successors:  39 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 39 prev 38, next 40, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  38 [100.0%]  (fallthru) 14 [16.7%] 
Successors:  40 [44.4%]  (fallthru) 41 [55.6%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 40 prev 39, next 41, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  39 [44.4%]  (fallthru)
Successors:  42 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 41 prev 40, next 42, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  39 [55.6%] 
Successors:  42 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 42 prev 41, next 43, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  41 [100.0%]  (fallthru) 40 [100.0%] 
Successors:  5 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 43 prev 42, next 44, loop_depth 1, count 0, freq 1233, maybe hot.
Predecessors:  3 [100.0%]  4 [100.0%] 
Successors:  44 [44.4%]  (fallthru) 45 [55.6%] 
Registers live at start: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 44 prev 43, next 45, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  43 [44.4%]  (fallthru)
Successors:  46 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 45 prev 44, next 46, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  43 [55.6%] 
Successors:  46 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 46 prev 45, next 47, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  45 [100.0%]  (fallthru) 44 [100.0%] 
Successors:  47 [44.4%]  (fallthru) 48 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 47 prev 46, next 48, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  46 [44.4%]  (fallthru)
Successors:  49 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 48 prev 47, next 49, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  46 [55.6%] 
Successors:  49 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 49 prev 48, next 50, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  48 [100.0%]  (fallthru) 47 [100.0%] 
Successors:  50 [44.4%]  (fallthru) 51 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 50 prev 49, next 51, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  49 [44.4%]  (fallthru)
Successors:  52 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 51 prev 50, next 52, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  49 [55.6%] 
Successors:  52 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 52 prev 51, next 53, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  51 [100.0%]  (fallthru) 50 [100.0%] 
Successors:  53 [44.4%]  (fallthru) 54 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 53 prev 52, next 54, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  52 [44.4%]  (fallthru)
Successors:  55 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 54 prev 53, next 55, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  52 [55.6%] 
Successors:  55 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 55 prev 54, next 56, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  54 [100.0%]  (fallthru) 53 [100.0%] 
Successors:  56 [44.4%]  (fallthru) 57 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 56 prev 55, next 57, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  55 [44.4%]  (fallthru)
Successors:  58 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 57 prev 56, next 58, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  55 [55.6%] 
Successors:  58 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 58 prev 57, next 59, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  57 [100.0%]  (fallthru) 56 [100.0%] 
Successors:  59 [44.4%]  (fallthru) 60 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 59 prev 58, next 60, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  58 [44.4%]  (fallthru)
Successors:  61 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 60 prev 59, next 61, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  58 [55.6%] 
Successors:  61 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 61 prev 60, next 62, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  60 [100.0%]  (fallthru) 59 [100.0%] 
Successors:  62 [44.4%]  (fallthru) 63 [55.6%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

Basic block 62 prev 61, next 63, loop_depth 1, count 0, freq 493, maybe hot.
Predecessors:  61 [44.4%]  (fallthru)
Successors:  64 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 63 prev 62, next 64, loop_depth 1, count 0, freq 617, maybe hot.
Predecessors:  61 [55.6%] 
Successors:  64 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

Basic block 64 prev 63, next -2, loop_depth 1, count 0, freq 1110, maybe hot.
Predecessors:  63 [100.0%]  (fallthru) 62 [100.0%] 
Successors:  5 [100.0%]  (dfs_back)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]



try_optimize_cfg iteration 1

Forwarding edge 0->1 to 7 failed.
Forwarding edge 5->6 to 9 failed.
Forwarding edge 7->8 to 5 failed.
(note:HI 1 0 8 ("./CStatUtilities.c") 144)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 8 1 596 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 596 8 6 0 NOTE_INSN_PROLOGUE_END)

(note:HI 6 596 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 11 0 ("./CStatUtilities.c") 145)

(insn:HI 11 10 12 0 ./CStatUtilities.c:145 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (mem:DF (reg/v/f:DI 5 di [orig:65 x ] [65]) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 4 (nil))
    (nil))

(note:HI 12 11 17 0 ("./CStatUtilities.c") 149)

(insn:HI 17 12 13 0 ./CStatUtilities.c:149 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 13 17 14 0 ./CStatUtilities.c:149 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:66 n ] [66])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 5 (nil))
    (nil))

(jump_insn:HI 14 13 580 0 ./CStatUtilities.c:149 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 47)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 13 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 1, registers live: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 580 14 581 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 581 580 582 1 (set (pc)
        (label_ref 52)) 548 {jump} (nil)
    (nil))
;; End of basic block 1, registers live:
 4 [si] 5 [di] 7 [sp] 21 [xmm0]

(barrier:HI 582 581 77)

(note:HI 77 582 20 NOTE_INSN_LOOP_BEG)

;; Start of basic block 2, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 20 77 21 2 197 "" [1 uses])

(note:HI 21 20 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 22 21 23 2 ("./CStatUtilities.c") 151)

(insn:HI 23 22 24 2 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 24 23 25 2 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 23 (nil))
    (nil))

(jump_insn:HI 25 24 30 2 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 34)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 24 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 4444 [0x115c])
            (nil))))
;; End of basic block 2, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 3, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 30 25 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:HI 31 30 502 3 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg:SI 0 ax [71])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn:HI 502 31 503 3 (set (pc)
        (label_ref 37)) 548 {jump} (nil)
    (nil))
;; End of basic block 3, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 503 502 34)

;; Start of basic block 4, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 34 503 35 4 198 "" [1 uses])

(note:HI 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 36 35 573 4 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn:HI 573 36 574 4 (set (pc)
        (label_ref 37)) 548 {jump} (nil)
    (nil))
;; End of basic block 4, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 574 573 41)

;; Start of basic block 5, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 41 574 42 5 202 "" [4 uses])

(note:HI 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 43 42 595 5 ("./CStatUtilities.c") 149)

(insn 595 43 45 5 ./CStatUtilities.c:149 (set (reg:SI 0 ax [71])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:77 i ] [77])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:77 i ] [77])
        (nil)))

(insn:HI 45 595 46 5 ./CStatUtilities.c:149 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [71])
            (reg/v:SI 4 si [orig:66 n ] [66]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 484 (nil))
    (nil))

(jump_insn:HI 46 45 78 5 ./CStatUtilities.c:149 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 45 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(note:HI 78 46 79 NOTE_INSN_LOOP_END)

;; Start of basic block 6, registers live: 7 [sp] 37 [r8]
(note:HI 79 78 507 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 507 79 508 6 (set (pc)
        (label_ref 47)) 548 {jump} (nil)
    (nil))
;; End of basic block 6, registers live:
 7 [sp] 37 [r8]

(barrier:HI 508 507 52)

;; Start of basic block 7, registers live: 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(code_label:HI 52 508 53 7 194 "" [1 uses])

(note:HI 53 52 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 55 53 56 7 ./CStatUtilities.c:149 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 56 55 80 7 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:77 i ] [77])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(note:HI 80 56 594 7 NOTE_INSN_DELETED)

(insn 594 80 82 7 (set (reg:SI 0 ax [68])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:66 n ] [66])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 82 594 299 7 NOTE_INSN_DELETED)

(insn:HI 299 82 300 7 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (and:SI (reg:SI 0 ax [68])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 ax [70])
                (and:SI (reg:SI 0 ax [68])
                    (const_int 7 [0x7])))
        ]) 301 {*andsi_2} (insn_list:REG_DEP_TRUE 81 (nil))
    (nil))

(jump_insn:HI 300 299 510 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 509)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 299 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8750 [0x222e])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 8, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 510 300 511 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 511 510 512 8 (set (pc)
        (label_ref:DI 41)) 548 {jump} (nil)
    (nil))
;; End of basic block 8, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 512 511 59)

(note:HI 59 512 60 NOTE_INSN_FUNCTION_END)

(note:HI 60 59 47 ("./CStatUtilities.c") 159)

;; Start of basic block 9, registers live: 7 [sp] 37 [r8]
(code_label:HI 47 60 48 9 196 "" [2 uses])

(note:HI 48 47 62 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 62 48 68 9 ./CStatUtilities.c:159 (set (reg/i:SI 0 ax [ <result> ])
        (reg/v:SI 37 r8 [orig:62 minIdx ] [62])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (nil)))

(insn 68 62 85 9 ./CStatUtilities.c:159 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 62 (nil))
    (nil))

(note:HI 85 68 92 9 ("./CStatUtilities.c") 149)

(note:HI 92 85 112 9 ("./CStatUtilities.c") 151)

(note:HI 112 92 119 9 ("./CStatUtilities.c") 149)

(note:HI 119 112 143 9 ("./CStatUtilities.c") 151)

(note:HI 143 119 150 9 ("./CStatUtilities.c") 149)

(note:HI 150 143 174 9 ("./CStatUtilities.c") 151)

(note:HI 174 150 181 9 ("./CStatUtilities.c") 149)

(note:HI 181 174 205 9 ("./CStatUtilities.c") 151)

(note:HI 205 181 212 9 ("./CStatUtilities.c") 149)

(note:HI 212 205 236 9 ("./CStatUtilities.c") 151)

(note:HI 236 212 243 9 ("./CStatUtilities.c") 149)

(note:HI 243 236 267 9 ("./CStatUtilities.c") 151)

(note:HI 267 243 274 9 ("./CStatUtilities.c") 149)

(note:HI 274 267 303 9 ("./CStatUtilities.c") 151)

(note:HI 303 274 310 9 ("./CStatUtilities.c") 149)

(note:HI 310 303 329 9 ("./CStatUtilities.c") 151)

(note:HI 329 310 336 9 ("./CStatUtilities.c") 149)

(note:HI 336 329 355 9 ("./CStatUtilities.c") 151)

(note:HI 355 336 362 9 ("./CStatUtilities.c") 149)

(note:HI 362 355 381 9 ("./CStatUtilities.c") 151)

(note:HI 381 362 388 9 ("./CStatUtilities.c") 149)

(note:HI 388 381 407 9 ("./CStatUtilities.c") 151)

(note:HI 407 388 414 9 ("./CStatUtilities.c") 149)

(note:HI 414 407 433 9 ("./CStatUtilities.c") 151)

(note:HI 433 414 440 9 ("./CStatUtilities.c") 149)

(note:HI 440 433 459 9 ("./CStatUtilities.c") 151)

(note:HI 459 440 466 9 ("./CStatUtilities.c") 149)

(note:HI 466 459 597 9 ("./CStatUtilities.c") 151)

(note 597 466 598 9 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 598 597 599 9 ./CStatUtilities.c:159 (return) -1 (nil)
    (nil))
;; End of basic block 9, registers live:
 0 [ax] 7 [sp]

(barrier 599 598 509)

;; Start of basic block 10, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 509 599 89 10 240 "" [1 uses])

(note:HI 89 509 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 86 89 93 10 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 93 86 94 10 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 94 93 95 10 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 93 (nil))
    (nil))

(jump_insn:HI 95 94 100 10 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 513)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 94 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 11, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 100 95 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 99 100 515 11 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn:HI 515 99 516 11 (set (pc)
        (label_ref 514)) 548 {jump} (nil)
    (nil))
;; End of basic block 11, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 516 515 513)

;; Start of basic block 12, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 513 516 103 12 241 "" [1 uses])

(note:HI 103 513 102 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 102 103 514 12 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 12, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 13, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 514 102 107 13 242 "" [1 uses])

(note:HI 107 514 105 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 105 107 106 13 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 106 105 294 13 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:78 minEl.208 ] [78])
        (nil)))

(insn:HI 294 106 295 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 295 294 265 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 41)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 294 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 13, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 14, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 265 295 263 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 263 265 264 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 264 263 234 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 575)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 263 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 14, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 15, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 234 264 232 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 232 234 233 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 233 232 203 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 576)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 232 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 15, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 16, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 203 233 201 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 201 203 202 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 202 201 172 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 577)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 201 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 16, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 17, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 172 202 170 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 170 172 171 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 171 170 141 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 578)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 170 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 17, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 18, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 141 171 139 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 139 141 140 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [70])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [70])
        (nil)))

(jump_insn:HI 140 139 116 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 579)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 139 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 19, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 116 140 113 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:HI 113 116 120 19 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 120 113 121 19 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:79 minEl.208 ] [79])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 121 120 122 19 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:79 minEl.208 ] [79]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 120 (nil))
    (nil))

(jump_insn:HI 122 121 127 19 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 517)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 121 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 19, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 20, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 127 122 126 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:HI 126 127 519 20 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:79 minEl.208 ] [79])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn:HI 519 126 520 20 (set (pc)
        (label_ref 518)) 548 {jump} (nil)
    (nil))
;; End of basic block 20, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 520 519 517)

;; Start of basic block 21, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 517 520 130 21 243 "" [1 uses])

(note:HI 130 517 129 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:HI 129 130 518 21 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 21, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 22, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 518 129 134 22 244 "" [1 uses])

(note:HI 134 518 132 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:HI 132 134 133 22 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 133 132 579 22 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:79 minEl.208 ] [79])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:79 minEl.208 ] [79])
        (nil)))
;; End of basic block 22, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 23, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 579 133 147 23 273 "" [1 uses])

(note:HI 147 579 144 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:HI 144 147 151 23 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 151 144 152 23 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:80 minEl.208 ] [80])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 152 151 153 23 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:80 minEl.208 ] [80]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 151 (nil))
    (nil))

(jump_insn:HI 153 152 158 23 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 521)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 152 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 23, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 24, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 158 153 157 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:HI 157 158 523 24 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:80 minEl.208 ] [80])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn:HI 523 157 524 24 (set (pc)
        (label_ref 522)) 548 {jump} (nil)
    (nil))
;; End of basic block 24, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 524 523 521)

;; Start of basic block 25, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 521 524 161 25 245 "" [1 uses])

(note:HI 161 521 160 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:HI 160 161 522 25 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 25, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 26, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 522 160 165 26 246 "" [1 uses])

(note:HI 165 522 163 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:HI 163 165 164 26 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 164 163 578 26 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:80 minEl.208 ] [80])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:80 minEl.208 ] [80])
        (nil)))
;; End of basic block 26, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 27, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 578 164 178 27 272 "" [1 uses])

(note:HI 178 578 175 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:HI 175 178 182 27 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 182 175 183 27 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:81 minEl.208 ] [81])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 183 182 184 27 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:81 minEl.208 ] [81]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 182 (nil))
    (nil))

(jump_insn:HI 184 183 189 27 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 525)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 183 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 27, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 28, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 189 184 188 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:HI 188 189 527 28 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:81 minEl.208 ] [81])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn:HI 527 188 528 28 (set (pc)
        (label_ref 526)) 548 {jump} (nil)
    (nil))
;; End of basic block 28, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 528 527 525)

;; Start of basic block 29, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 525 528 192 29 247 "" [1 uses])

(note:HI 192 525 191 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:HI 191 192 526 29 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 29, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 30, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 526 191 196 30 248 "" [1 uses])

(note:HI 196 526 194 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:HI 194 196 195 30 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 195 194 577 30 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:81 minEl.208 ] [81])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:81 minEl.208 ] [81])
        (nil)))
;; End of basic block 30, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 31, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 577 195 209 31 271 "" [1 uses])

(note:HI 209 577 206 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:HI 206 209 213 31 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 213 206 214 31 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:82 minEl.208 ] [82])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 214 213 215 31 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:82 minEl.208 ] [82]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 213 (nil))
    (nil))

(jump_insn:HI 215 214 220 31 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 529)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 214 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 31, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 32, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 220 215 219 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:HI 219 220 531 32 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:82 minEl.208 ] [82])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn:HI 531 219 532 32 (set (pc)
        (label_ref 530)) 548 {jump} (nil)
    (nil))
;; End of basic block 32, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 532 531 529)

;; Start of basic block 33, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 529 532 223 33 249 "" [1 uses])

(note:HI 223 529 222 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:HI 222 223 530 33 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 33, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 34, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 530 222 227 34 250 "" [1 uses])

(note:HI 227 530 225 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:HI 225 227 226 34 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 226 225 576 34 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:82 minEl.208 ] [82])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:82 minEl.208 ] [82])
        (nil)))
;; End of basic block 34, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 35, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 576 226 240 35 270 "" [1 uses])

(note:HI 240 576 237 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:HI 237 240 244 35 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 244 237 245 35 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:83 minEl.208 ] [83])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 245 244 246 35 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:83 minEl.208 ] [83]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 244 (nil))
    (nil))

(jump_insn:HI 246 245 251 35 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 533)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 245 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 35, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 36, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 251 246 250 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:HI 250 251 535 36 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:83 minEl.208 ] [83])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn:HI 535 250 536 36 (set (pc)
        (label_ref 534)) 548 {jump} (nil)
    (nil))
;; End of basic block 36, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 536 535 533)

;; Start of basic block 37, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 533 536 254 37 251 "" [1 uses])

(note:HI 254 533 253 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:HI 253 254 534 37 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 37, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 38, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 534 253 258 38 252 "" [1 uses])

(note:HI 258 534 256 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:HI 256 258 257 38 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 257 256 575 38 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:83 minEl.208 ] [83])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:83 minEl.208 ] [83])
        (nil)))
;; End of basic block 38, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 39, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 575 257 271 39 269 "" [1 uses])

(note:HI 271 575 268 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:HI 268 271 275 39 ./CStatUtilities.c:149 (parallel [
            (set (reg/v:SI 2 cx [orig:77 i ] [77])
                (plus:SI (reg/v:SI 2 cx [orig:77 i ] [77])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 275 268 276 39 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 276 275 277 39 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
            (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 275 (nil))
    (nil))

(jump_insn:HI 277 276 282 39 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 537)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 276 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 39, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 40, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 282 277 281 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:HI 281 282 539 40 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84])
        (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (nil)))

(jump_insn:HI 539 281 540 40 (set (pc)
        (label_ref 538)) 548 {jump} (nil)
    (nil))
;; End of basic block 40, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 540 539 537)

;; Start of basic block 41, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 537 540 285 41 253 "" [1 uses])

(note:HI 285 537 284 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:HI 284 285 538 41 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 41, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 42, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 538 284 289 42 254 "" [1 uses])

(note:HI 289 538 287 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:HI 287 289 288 42 ./CStatUtilities.c:151 (parallel [
            (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 288 287 541 42 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:63 minEl ] [63])
        (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:84 minEl.208 ] [84])
        (nil)))

(jump_insn:HI 541 288 542 42 (set (pc)
        (label_ref 41)) 548 {jump} (nil)
    (nil))
;; End of basic block 42, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 542 541 37)

;; Start of basic block 43, registers live: 0 [ax] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 37 542 38 43 201 "" [2 uses])

(note:HI 38 37 592 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 592 38 593 43 ./CStatUtilities.c:151 (set (reg/f:DI 1 dx [72])
        (plus:DI (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
        (nil)))

(insn 593 592 311 43 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:73 i ] [73])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 311 593 312 43 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 485 (nil))
    (nil))

(insn:HI 312 311 313 43 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
            (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 311 (nil))
    (nil))

(jump_insn:HI 313 312 318 43 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 543)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 312 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 43, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 44, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 318 313 317 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:HI 317 318 545 44 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
        (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:59 minEl.208 ] [59])
        (nil)))

(jump_insn:HI 545 317 546 44 (set (pc)
        (label_ref 544)) 548 {jump} (nil)
    (nil))
;; End of basic block 44, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 546 545 543)

;; Start of basic block 45, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(code_label:HI 543 546 321 45 255 "" [1 uses])

(note:HI 321 543 320 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:HI 320 321 544 45 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:73 i ] [73])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:73 i ] [73])
        (nil)))
;; End of basic block 45, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 46, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 544 320 325 46 256 "" [1 uses])

(note:HI 325 544 323 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(note:HI 323 325 591 46 NOTE_INSN_DELETED)

(insn 591 323 337 46 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:85 i ] [85])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 337 591 338 46 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 338 337 339 46 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
            (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 337 (nil))
    (nil))

(jump_insn:HI 339 338 344 46 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 547)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 338 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 46, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 47, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 344 339 343 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:HI 343 344 549 47 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
        (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:75 minEl.208 ] [75])
        (nil)))

(jump_insn:HI 549 343 550 47 (set (pc)
        (label_ref 548)) 548 {jump} (nil)
    (nil))
;; End of basic block 47, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 550 549 547)

;; Start of basic block 48, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 547 550 347 48 257 "" [1 uses])

(note:HI 347 547 346 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:HI 346 347 548 48 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:85 i ] [85])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:85 i ] [85])
        (nil)))
;; End of basic block 48, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 49, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 548 346 351 49 258 "" [1 uses])

(note:HI 351 548 349 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(note:HI 349 351 590 49 NOTE_INSN_DELETED)

(insn 590 349 363 49 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:89 i ] [89])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 363 590 364 49 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 24 [0x18])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 364 363 365 49 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
            (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 363 (nil))
    (nil))

(jump_insn:HI 365 364 370 49 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 551)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 364 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 49, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 50, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 370 365 369 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn:HI 369 370 553 50 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
        (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:87 minEl.208 ] [87])
        (nil)))

(jump_insn:HI 553 369 554 50 (set (pc)
        (label_ref 552)) 548 {jump} (nil)
    (nil))
;; End of basic block 50, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 554 553 551)

;; Start of basic block 51, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(code_label:HI 551 554 373 51 259 "" [1 uses])

(note:HI 373 551 372 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn:HI 372 373 552 51 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:89 i ] [89])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:89 i ] [89])
        (nil)))
;; End of basic block 51, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 52, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 552 372 377 52 260 "" [1 uses])

(note:HI 377 552 375 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(note:HI 375 377 589 52 NOTE_INSN_DELETED)

(insn 589 375 389 52 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:93 i ] [93])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 389 589 390 52 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 32 [0x20])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 390 389 391 52 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
            (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 389 (nil))
    (nil))

(jump_insn:HI 391 390 396 52 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 555)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 390 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 52, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 53, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 396 391 395 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn:HI 395 396 557 53 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
        (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:91 minEl.208 ] [91])
        (nil)))

(jump_insn:HI 557 395 558 53 (set (pc)
        (label_ref 556)) 548 {jump} (nil)
    (nil))
;; End of basic block 53, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 558 557 555)

;; Start of basic block 54, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 555 558 399 54 261 "" [1 uses])

(note:HI 399 555 398 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn:HI 398 399 556 54 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:93 i ] [93])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:93 i ] [93])
        (nil)))
;; End of basic block 54, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 55, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 556 398 403 55 262 "" [1 uses])

(note:HI 403 556 401 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(note:HI 401 403 588 55 NOTE_INSN_DELETED)

(insn 588 401 415 55 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:97 i ] [97])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 415 588 416 55 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 40 [0x28])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 416 415 417 55 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
            (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 415 (nil))
    (nil))

(jump_insn:HI 417 416 422 55 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 559)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 416 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 55, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 56, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 422 417 421 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn:HI 421 422 561 56 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
        (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:95 minEl.208 ] [95])
        (nil)))

(jump_insn:HI 561 421 562 56 (set (pc)
        (label_ref 560)) 548 {jump} (nil)
    (nil))
;; End of basic block 56, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 562 561 559)

;; Start of basic block 57, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(code_label:HI 559 562 425 57 263 "" [1 uses])

(note:HI 425 559 424 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn:HI 424 425 560 57 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:97 i ] [97])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:97 i ] [97])
        (nil)))
;; End of basic block 57, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 58, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 560 424 429 58 264 "" [1 uses])

(note:HI 429 560 427 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(note:HI 427 429 587 58 NOTE_INSN_DELETED)

(insn 587 427 441 58 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:101 i ] [101])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 441 587 442 58 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 48 [0x30])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 442 441 443 58 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
            (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 441 (nil))
    (nil))

(jump_insn:HI 443 442 448 58 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 563)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 442 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 58, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 59, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(note:HI 448 443 447 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn:HI 447 448 565 59 ./CStatUtilities.c:151 (set (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
        (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:99 minEl.208 ] [99])
        (nil)))

(jump_insn:HI 565 447 566 59 (set (pc)
        (label_ref 564)) 548 {jump} (nil)
    (nil))
;; End of basic block 59, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 566 565 563)

;; Start of basic block 60, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 563 566 451 60 265 "" [1 uses])

(note:HI 451 563 450 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn:HI 450 451 564 60 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:101 i ] [101])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:101 i ] [101])
        (nil)))
;; End of basic block 60, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 61, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 564 450 455 61 266 "" [1 uses])

(note:HI 455 564 453 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(note:HI 453 455 586 61 NOTE_INSN_DELETED)

(insn 586 453 467 61 ./CStatUtilities.c:149 (set (reg/v:SI 2 cx [orig:77 i ] [77])
        (subreg:SI (plus:DI (reg:DI 0 ax [71])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [71])
        (nil)))

(insn:HI 467 586 468 61 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
        (mem:DF (plus:DI (reg/f:DI 1 dx [72])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 468 467 469 61 ./CStatUtilities.c:151 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
            (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 467 (nil))
    (nil))

(jump_insn:HI 469 468 474 61 ./CStatUtilities.c:151 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 567)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5556 [0x15b4])
            (nil))))
;; End of basic block 61, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 22 [xmm1] 37 [r8]

;; Start of basic block 62, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 474 469 473 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn:HI 473 474 569 62 ./CStatUtilities.c:151 (set (reg/v:DF 21 xmm0 [orig:106 minEl.208 ] [106])
        (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:103 minEl.208 ] [103])
        (nil)))

(jump_insn:HI 569 473 570 62 (set (pc)
        (label_ref 568)) 548 {jump} (nil)
    (nil))
;; End of basic block 62, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 570 569 567)

;; Start of basic block 63, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0]
(code_label:HI 567 570 477 63 267 "" [1 uses])

(note:HI 477 567 476 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn:HI 476 477 568 63 ./CStatUtilities.c:151 (set (reg/v:SI 37 r8 [orig:62 minIdx ] [62])
        (reg/v:SI 2 cx [orig:77 i ] [77])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 63, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]

;; Start of basic block 64, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 21 [xmm0] 37 [r8]
(code_label:HI 568 476 481 64 268 "" [1 uses])

(note:HI 481 568 585 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 585 481 571 64 ./CStatUtilities.c:151 (set (reg/f:DI 5 di [orig:60 ivtmp.207 ] [60])
        (plus:DI (reg/f:DI 1 dx [72])
            (const_int 56 [0x38]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [72])
        (nil)))

(jump_insn:HI 571 585 572 64 (set (pc)
        (label_ref 41)) 548 {jump} (nil)
    (nil))
;; End of basic block 64, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 21 [xmm0] 37 [r8]

(barrier:HI 572 571 584)

(note 584 572 0 NOTE_INSN_DELETED)


;; Function mean (mean)


20 basic blocks, 32 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  3 [90.0%]  1 [10.0%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 4 [si] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  0 [10.0%]  (fallthru)
Successors:  2 [100.0%]  (fallthru)
Registers live at start: 4 [si] 7 [sp]
Registers live at end: 4 [si] 7 [sp] 22 [xmm1]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  1 [100.0%]  (fallthru) 18 [10.0%]  (loop_exit) 3 [10.0%]  17 [10.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 21 [xmm0]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%] 
Successors:  4 [90.0%]  (fallthru,dfs_back) 2 [10.0%] 
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  3 [90.0%]  (fallthru,dfs_back)
Successors:  5 [87.5%]  (fallthru) 18 [12.5%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 900, should be 771

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  4 [87.5%]  (fallthru)
Successors:  6 [85.7%]  (fallthru) 17 [14.3%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  5 [85.7%]  (fallthru)
Successors:  7 [83.3%]  (fallthru) 16 [16.7%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  6 [83.3%]  (fallthru)
Successors:  8 [80.0%]  (fallthru) 15 [20.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  7 [80.0%]  (fallthru)
Successors:  9 [75.0%]  (fallthru) 14 [25.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  8 [75.0%]  (fallthru)
Successors:  10 [66.7%]  (fallthru) 13 [33.3%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [66.7%]  (fallthru)
Successors:  11 [50.0%]  (fallthru) 12 [50.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 300, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [50.0%]  (fallthru)
Successors:  12 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 450, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 10 [50.0%] 
Successors:  13 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru) 9 [33.3%] 
Successors:  14 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 8 [25.0%] 
Successors:  15 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru) 7 [20.0%] 
Successors:  16 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [100.0%]  (fallthru) 6 [16.7%] 
Successors:  17 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 5 [14.3%] 
Successors:  18 [90.0%]  (fallthru,dfs_back) 2 [10.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 18 prev 17, next 19, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  17 [90.0%]  (fallthru,dfs_back) 19 [100.0%]  4 [12.5%] 
Successors:  19 [90.0%]  (fallthru,dfs_back) 2 [10.0%]  (loop_exit)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Invalid sum of incoming frequencies 1817, should be 1013

Basic block 19 prev 18, next -2, loop_depth 1, count 0, freq 911, maybe hot.
Predecessors:  18 [90.0%]  (fallthru,dfs_back)
Successors:  18 [100.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]



try_optimize_cfg iteration 1

Forwarding edge 18->19 to 18 failed.
Conditionals in bb 18 and 17 match.
(note:HI 1 0 7 ("./CStatUtilities.c") 188)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 1 354 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 354 7 5 0 NOTE_INSN_PROLOGUE_END)

(note:HI 5 354 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 10 0 ("./CStatUtilities.c") 192)

(insn:HI 10 9 11 0 ./CStatUtilities.c:192 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 4 si [orig:63 n ] [63])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 4 (nil))
    (nil))

(jump_insn:HI 11 10 13 0 ./CStatUtilities.c:192 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 10 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 4 [si] 7 [sp]
(note:HI 13 11 353 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn 353 13 51 1 ./CStatUtilities.c:192 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))
;; End of basic block 1, registers live:
 4 [si] 7 [sp] 22 [xmm1]

(note:HI 51 353 52 NOTE_INSN_LOOP_BEG)

(note:HI 52 51 31 NOTE_INSN_LOOP_END)

;; Start of basic block 2, registers live: 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 31 52 32 2 293 "" [3 uses])

(note:HI 32 31 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:HI 33 32 34 2 ./CStatUtilities.c:192 (set (reg:DF 21 xmm0 [65])
        (float:DF (reg/v:SI 4 si [orig:63 n ] [63]))) 175 {*floatsidf2_sse} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:63 n ] [63])
        (nil)))

(note:HI 34 33 38 2 NOTE_INSN_DELETED)

(note:HI 38 34 39 2 NOTE_INSN_FUNCTION_END)

(note:HI 39 38 41 2 ("./CStatUtilities.c") 196)

(insn:HI 41 39 348 2 ./CStatUtilities.c:196 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (div:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (reg:DF 21 xmm0 [65]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 33 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [65])
        (nil)))

(insn 348 41 47 2 ./CStatUtilities.c:196 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 22 xmm1 [orig:75 m ] [75])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (nil)))

(insn 47 348 63 2 ./CStatUtilities.c:196 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 41 (nil))
    (nil))

(note:HI 63 47 65 2 ("./CStatUtilities.c") 193)

(note:HI 65 63 78 2 ("./CStatUtilities.c") 192)

(note:HI 78 65 80 2 ("./CStatUtilities.c") 193)

(note:HI 80 78 97 2 ("./CStatUtilities.c") 192)

(note:HI 97 80 99 2 ("./CStatUtilities.c") 193)

(note:HI 99 97 116 2 ("./CStatUtilities.c") 192)

(note:HI 116 99 118 2 ("./CStatUtilities.c") 193)

(note:HI 118 116 135 2 ("./CStatUtilities.c") 192)

(note:HI 135 118 137 2 ("./CStatUtilities.c") 193)

(note:HI 137 135 154 2 ("./CStatUtilities.c") 192)

(note:HI 154 137 156 2 ("./CStatUtilities.c") 193)

(note:HI 156 154 173 2 ("./CStatUtilities.c") 192)

(note:HI 173 156 175 2 ("./CStatUtilities.c") 193)

(note:HI 175 173 192 2 ("./CStatUtilities.c") 192)

(note:HI 192 175 194 2 ("./CStatUtilities.c") 193)

(note:HI 194 192 24 2 ("./CStatUtilities.c") 192)

(note:HI 24 194 26 2 ("./CStatUtilities.c") 193)

(note:HI 26 24 211 2 ("./CStatUtilities.c") 192)

(note:HI 211 26 213 2 ("./CStatUtilities.c") 193)

(note:HI 213 211 225 2 ("./CStatUtilities.c") 192)

(note:HI 225 213 227 2 ("./CStatUtilities.c") 193)

(note:HI 227 225 239 2 ("./CStatUtilities.c") 192)

(note:HI 239 227 241 2 ("./CStatUtilities.c") 193)

(note:HI 241 239 253 2 ("./CStatUtilities.c") 192)

(note:HI 253 241 255 2 ("./CStatUtilities.c") 193)

(note:HI 255 253 267 2 ("./CStatUtilities.c") 192)

(note:HI 267 255 269 2 ("./CStatUtilities.c") 193)

(note:HI 269 267 281 2 ("./CStatUtilities.c") 192)

(note:HI 281 269 283 2 ("./CStatUtilities.c") 193)

(note:HI 283 281 295 2 ("./CStatUtilities.c") 192)

(note:HI 295 283 297 2 ("./CStatUtilities.c") 193)

(note:HI 297 295 355 2 ("./CStatUtilities.c") 192)

(note 355 297 356 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 356 355 357 2 ./CStatUtilities.c:196 (return) -1 (nil)
    (nil))
;; End of basic block 2, registers live:
 7 [sp] 21 [xmm0]

(barrier 357 356 17)

;; Start of basic block 3, registers live: 4 [si] 5 [di] 7 [sp]
(code_label:HI 17 357 18 3 291 "" [1 uses])

(note:HI 18 17 350 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 350 18 58 3 ./CStatUtilities.c:192 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 58 350 351 3 NOTE_INSN_DELETED)

(insn 351 58 60 3 (set (reg:SI 1 dx [70])
        (subreg:SI (plus:DI (reg:DI 4 si [orig:63 n ] [63])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 60 351 64 3 (parallel [
            (set (reg:SI 1 dx [70])
                (and:SI (reg:SI 1 dx [70])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 59 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 64 60 66 3 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/v/f:DI 5 di [orig:62 a ] [62]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 20 (nil))
    (nil))

(insn:HI 66 64 352 3 ./CStatUtilities.c:192 (set (reg/v:SI 2 cx [orig:73 i ] [73])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn 352 66 68 3 ./CStatUtilities.c:192 (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
        (plus:DI (reg/v/f:DI 5 di [orig:62 a ] [62])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 68 352 69 3 ./CStatUtilities.c:192 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:73 i ] [73])
            (reg/v:SI 4 si [orig:63 n ] [63]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 66 (nil))
    (nil))

(jump_insn:HI 69 68 209 3 ./CStatUtilities.c:192 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 31)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 68 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 209 69 207 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 207 209 208 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 208 207 190 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 22)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 207 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 190 208 188 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:HI 188 190 189 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 189 188 171 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 340)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 188 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 171 189 169 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 169 171 170 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 170 169 152 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 341)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 169 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 152 170 150 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 150 152 151 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 151 150 133 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 342)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 150 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 133 151 131 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 131 133 132 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 132 131 114 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 343)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 131 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 114 132 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 112 114 113 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 113 112 95 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 344)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 112 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 95 113 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 93 95 94 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [70])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [70])
        (nil)))

(jump_insn:HI 94 93 85 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 345)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 93 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 11, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 85 94 79 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 79 85 81 11 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/v/f:DI 5 di [orig:62 a ] [62])
                    (const_int 8 [0x8])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 81 79 349 11 ./CStatUtilities.c:192 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn 349 81 345 11 ./CStatUtilities.c:192 (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
        (plus:DI (reg/v/f:DI 5 di [orig:62 a ] [62])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:62 a ] [62])
        (nil)))
;; End of basic block 11, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 12, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 345 349 104 12 327 "" [1 uses])

(note:HI 104 345 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 98 104 100 12 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 100 98 101 12 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 101 100 344 12 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 13, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 344 101 123 13 326 "" [1 uses])

(note:HI 123 344 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 117 123 119 13 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 119 117 120 13 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 120 119 343 13 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 14, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 343 120 142 14 325 "" [1 uses])

(note:HI 142 343 136 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 136 142 138 14 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 138 136 139 14 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 139 138 342 14 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 15, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 342 139 161 15 324 "" [1 uses])

(note:HI 161 342 155 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 155 161 157 15 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 157 155 158 15 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 158 157 341 15 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 16, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 341 158 180 16 323 "" [1 uses])

(note:HI 180 341 174 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 174 180 176 16 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 176 174 177 16 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 177 176 340 16 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 16, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 17, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 340 177 199 17 322 "" [1 uses])

(note:HI 199 340 193 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 193 199 195 17 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 195 193 196 17 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 196 195 197 17 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 197 196 198 17 ./CStatUtilities.c:192 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:73 i ] [73])
            (reg/v:SI 4 si [orig:63 n ] [63]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 195 (nil))
    (nil))

(jump_insn:HI 198 197 22 17 ./CStatUtilities.c:192 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 31)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 197 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 17, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 18, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(code_label:HI 22 198 23 18 294 "" [2 uses])

(note:HI 23 22 25 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 25 23 212 18 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 212 25 226 18 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 8 [0x8])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 25 (nil))
    (nil))

(insn:HI 226 212 240 18 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 16 [0x10])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 212 (nil))
    (nil))

(insn:HI 240 226 254 18 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 24 [0x18])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 226 (nil))
    (nil))

(insn:HI 254 240 268 18 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 32 [0x20])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 240 (nil))
    (nil))

(insn:HI 268 254 282 18 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 40 [0x28])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 254 (nil))
    (nil))

(insn:HI 282 268 296 18 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 48 [0x30])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 268 (nil))
    (nil))

(insn:HI 296 282 298 18 ./CStatUtilities.c:193 (set (reg/v:DF 22 xmm1 [orig:75 m ] [75])
        (plus:DF (reg/v:DF 22 xmm1 [orig:75 m ] [75])
            (mem:DF (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 56 [0x38])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 282 (nil))
    (nil))

(insn:HI 298 296 299 18 ./CStatUtilities.c:192 (parallel [
            (set (reg/v:SI 2 cx [orig:73 i ] [73])
                (plus:SI (reg/v:SI 2 cx [orig:73 i ] [73])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 299 298 300 18 ./CStatUtilities.c:192 (parallel [
            (set (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                (plus:DI (reg/f:DI 0 ax [orig:74 ivtmp.242 ] [74])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 300 299 301 18 ./CStatUtilities.c:192 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:73 i ] [73])
            (reg/v:SI 4 si [orig:63 n ] [63]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 298 (nil))
    (nil))

(jump_insn:HI 301 300 306 18 ./CStatUtilities.c:192 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 31)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 300 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 18, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

;; Start of basic block 19, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]
(note:HI 306 301 338 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 338 306 339 19 (set (pc)
        (label_ref 22)) 548 {jump} (nil)
    (nil))
;; End of basic block 19, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1]

(barrier:HI 339 338 347)

(note 347 339 0 NOTE_INSN_DELETED)


;; Function compareIndexedData (compareIndexedData)


3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [33.0%]  1 [67.0%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 7 [sp] 21 [xmm0] 22 [xmm1]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 6700, maybe hot.
Predecessors:  0 [67.0%]  (fallthru)
Successors:  2 [100.0%]  (fallthru)
Registers live at start: 7 [sp] 21 [xmm0] 22 [xmm1]
Registers live at end: 0 [ax] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  1 [100.0%]  (fallthru) 0 [33.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 0 [ax] 7 [sp]
Registers live at end: 0 [ax] 7 [sp]



try_optimize_cfg iteration 1

(note:HI 1 0 7 ("./CStatUtilities.c") 246)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 1 54 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 54 7 5 0 NOTE_INSN_PROLOGUE_END)

(note:HI 5 54 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 10 0 ("./CStatUtilities.c") 247)

(insn:HI 10 9 11 0 ./CStatUtilities.c:247 (set (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
        (mem/s:DF (reg/v/f:DI 5 di [orig:62 e1 ] [62]) [6 <variable>.signal+0 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 3 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:62 e1 ] [62])
        (nil)))

(note:HI 11 10 12 0 ("./CStatUtilities.c") 248)

(insn:HI 12 11 13 0 ./CStatUtilities.c:248 (set (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
        (mem/s:DF (reg/v/f:DI 4 si [orig:63 e2 ] [63]) [6 <variable>.signal+0 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 4 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:63 e2 ] [63])
        (nil)))

(note:HI 13 12 21 0 ("./CStatUtilities.c") 250)

(insn:HI 21 13 14 0 ./CStatUtilities.c:250 (set (reg:SI 0 ax [orig:60 D.5346 ] [60])
        (const_int -1 [0xffffffffffffffff])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 14 21 15 0 ./CStatUtilities.c:250 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
            (reg/v:DF 22 xmm1 [orig:59 v1 ] [59]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_TRUE 12 (nil)))
    (nil))

(jump_insn:HI 15 14 25 0 ./CStatUtilities.c:250 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 29)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 14 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
            (nil))))
;; End of basic block 0, registers live:
 0 [ax] 7 [sp] 21 [xmm0] 22 [xmm1]

;; Start of basic block 1, registers live: 7 [sp] 21 [xmm0] 22 [xmm1]
(note:HI 25 15 26 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:HI 26 25 27 1 ./CStatUtilities.c:250 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
            (reg/v:DF 21 xmm0 [orig:58 v2 ] [58]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
        (expr_list:REG_DEAD (reg/v:DF 21 xmm0 [orig:58 v2 ] [58])
            (nil))))

(insn:HI 27 26 53 1 ./CStatUtilities.c:250 (set (reg:QI 0 ax [64])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0x0]))) 527 {*setcc_1} (insn_list:REG_DEP_TRUE 26 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_EQUAL (gt:QI (reg/v:DF 22 xmm1 [orig:59 v1 ] [59])
                (reg/v:DF 21 xmm0 [orig:58 v2 ] [58]))
            (nil))))

(insn 53 27 29 1 ./CStatUtilities.c:250 (set (reg:SI 0 ax [orig:60 D.5346 ] [60])
        (zero_extend:SI (reg:QI 0 ax [64]))) 109 {*zero_extendqisi2_movzbw} (nil)
    (nil))
;; End of basic block 1, registers live:
 0 [ax] 7 [sp]

;; Start of basic block 2, registers live: 0 [ax] 7 [sp]
(code_label:HI 29 53 30 2 333 "" [1 uses])

(note:HI 30 29 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 34 30 35 2 NOTE_INSN_FUNCTION_END)

(note:HI 35 34 43 2 ("./CStatUtilities.c") 253)

(insn 43 35 57 2 ./CStatUtilities.c:253 (use (reg/i:SI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 37 (nil))
    (nil))

(note 57 43 56 2 ("./CStatUtilities.c") 253)

(jump_insn 56 57 55 2 ./CStatUtilities.c:253 (return) -1 (nil)
    (nil))
;; End of basic block 2, registers live:
 0 [ax] 7 [sp]

(barrier 55 56 52)

(note 52 55 0 NOTE_INSN_DELETED)


;; Function ran0 (ran0)


3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [65.0%]  1 [35.0%]  (fallthru)
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 3505, maybe hot.
Predecessors:  0 [35.0%]  (fallthru)
Successors:  2 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  0 [65.0%]  1 [100.0%]  (fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]



try_optimize_cfg iteration 1

(note:HI 1 0 6 ("./CStatUtilities.c") 380)

;; Start of basic block 0, registers live: 5 [di] 7 [sp]
(note:HI 6 1 70 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 70 6 4 0 NOTE_INSN_PROLOGUE_END)

(note:HI 4 70 8 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 8 4 9 0 ("./CStatUtilities.c") 385)

(note:HI 9 8 66 0 NOTE_INSN_DELETED)

(insn 66 9 10 0 ./CStatUtilities.c:385 (set (reg:DI 2 cx [orig:60 temp.296 ] [60])
        (mem:DI (reg/v/f:DI 5 di [orig:64 idum ] [64]) [12 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 10 66 11 0 ./CStatUtilities.c:385 (parallel [
            (set (reg:DI 2 cx [orig:60 temp.296 ] [60])
                (xor:DI (reg:DI 2 cx [orig:60 temp.296 ] [60])
                    (const_int 123459876 [0x75bd924])))
            (clobber (reg:CC 17 flags))
        ]) 337 {*xordi_1_rex64} (insn_list:REG_DEP_TRUE 3 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 11 10 12 0 ("./CStatUtilities.c") 386)

(insn:HI 12 11 67 0 ./CStatUtilities.c:386 (set (reg:DI 1 dx [66])
        (const_int 4730756183288445817 [0x41a705af1fe3fb79])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (const_int 4730756183288445817 [0x41a705af1fe3fb79])
        (nil)))

(insn 67 12 13 0 ./CStatUtilities.c:386 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:60 temp.296 ] [60])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 13 67 14 0 ./CStatUtilities.c:386 (parallel [
            (set (reg/v:DI 1 dx [orig:61 k ] [61])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 1 dx [66])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_TRUE 12 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:60 temp.296 ] [60]))
                                (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                            (const_int 64 [0x40])))
                    (nil))))))

(insn:HI 14 13 68 0 ./CStatUtilities.c:386 (parallel [
            (set (reg/v:DI 1 dx [orig:61 k ] [61])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:61 k ] [61])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 13 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 68 14 15 0 ./CStatUtilities.c:386 (set (reg:DI 0 ax [68])
        (reg:DI 2 cx [orig:60 temp.296 ] [60])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 15 68 16 0 ./CStatUtilities.c:386 (parallel [
            (set (reg:DI 0 ax [68])
                (ashiftrt:DI (reg:DI 0 ax [68])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 16 15 17 0 ./CStatUtilities.c:386 (parallel [
            (set (reg/v:DI 1 dx [orig:61 k ] [61])
                (minus:DI (reg/v:DI 1 dx [orig:61 k ] [61])
                    (reg:DI 0 ax [68])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 14 (insn_list:REG_DEP_TRUE 15 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [68])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:60 temp.296 ] [60])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(note:HI 17 16 18 0 ("./CStatUtilities.c") 387)

(insn:HI 18 17 19 0 ./CStatUtilities.c:387 (parallel [
            (set (reg:DI 0 ax [69])
                (mult:DI (reg/v:DI 1 dx [orig:61 k ] [61])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 16 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 19 18 20 0 ./CStatUtilities.c:387 (parallel [
            (set (reg:DI 2 cx [orig:60 temp.296 ] [60])
                (minus:DI (reg:DI 2 cx [orig:60 temp.296 ] [60])
                    (reg:DI 0 ax [69])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 18 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [69])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 20 19 21 0 ./CStatUtilities.c:387 (parallel [
            (set (reg:DI 2 cx [orig:80 temp.297 ] [80])
                (mult:DI (reg:DI 2 cx [orig:60 temp.296 ] [60])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 19 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 21 20 22 0 ./CStatUtilities.c:387 (parallel [
            (set (reg:DI 1 dx [72])
                (mult:DI (reg/v:DI 1 dx [orig:61 k ] [61])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 22 21 62 0 NOTE_INSN_DELETED)

(insn:HI 62 22 23 0 ./CStatUtilities.c:387 (parallel [
            (set (reg:DI 2 cx [orig:80 temp.297 ] [80])
                (minus:DI (reg:DI 2 cx [orig:80 temp.297 ] [80])
                    (reg:DI 1 dx [72])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 21 (insn_list:REG_DEP_TRUE 20 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [72])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 23 62 24 0 ./CStatUtilities.c:387 (set (mem:DI (reg/v/f:DI 5 di [orig:64 idum ] [64]) [12 S8 A64])
        (reg:DI 2 cx [orig:80 temp.297 ] [80])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 62 (nil))
    (nil))

(note:HI 24 23 25 0 ("./CStatUtilities.c") 389)

(insn:HI 25 24 26 0 ./CStatUtilities.c:389 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 2 cx [orig:80 temp.297 ] [80])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:HI 26 25 28 0 ./CStatUtilities.c:389 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 25 (nil))
    (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 6495 [0x195f])
            (nil))))
;; End of basic block 0, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 2 [cx] 5 [di] 7 [sp]
(note:HI 28 26 29 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 29 28 61 1 NOTE_INSN_DELETED)

(insn:HI 61 29 30 1 ./CStatUtilities.c:389 (parallel [
            (set (reg:DI 2 cx [orig:80 temp.297 ] [80])
                (plus:DI (reg:DI 2 cx [orig:80 temp.297 ] [80])
                    (const_int 2147483647 [0x7fffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 30 61 31 1 ./CStatUtilities.c:389 (set (mem:DI (reg/v/f:DI 5 di [orig:64 idum ] [64]) [12 S8 A64])
        (reg:DI 2 cx [orig:80 temp.297 ] [80])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 61 (nil))
    (expr_list:REG_EQUAL (plus:DI (reg:DI 59 [ temp.297 ])
            (const_int 2147483647 [0x7fffffff]))
        (nil)))
;; End of basic block 1, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 2, registers live: 2 [cx] 5 [di] 7 [sp]
(code_label:HI 31 30 32 2 336 "" [1 uses])

(note:HI 32 31 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 33 32 35 2 ("./CStatUtilities.c") 390)

(note:HI 35 33 69 2 ("./CStatUtilities.c") 391)

(insn 69 35 36 2 ./CStatUtilities.c:391 (set (reg:DI 0 ax [74])
        (reg:DI 2 cx [orig:80 temp.297 ] [80])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 36 69 37 2 ./CStatUtilities.c:391 (parallel [
            (set (reg:DI 0 ax [74])
                (xor:DI (reg:DI 0 ax [74])
                    (const_int 123459876 [0x75bd924])))
            (clobber (reg:CC 17 flags))
        ]) 337 {*xordi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:DI (reg/v/f:DI 5 di [orig:64 idum ] [64]) [12 S8 A64])
            (nil))))

(insn:HI 37 36 38 2 ./CStatUtilities.c:391 (set (mem:DI (reg/v/f:DI 5 di [orig:64 idum ] [64]) [12 S8 A64])
        (reg:DI 0 ax [74])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 36 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [74])
        (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:64 idum ] [64])
            (expr_list:REG_EQUAL (xor:DI (reg:DI 2 cx [orig:80 temp.297 ] [80])
                    (const_int 123459876 [0x75bd924]))
                (nil)))))

(insn:HI 38 37 39 2 ./CStatUtilities.c:391 (set (reg:DF 21 xmm0 [76])
        (float:DF (reg:DI 2 cx [orig:80 temp.297 ] [80]))) 178 {*floatdidf2_sse} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:80 temp.297 ] [80])
        (nil)))

(note:HI 39 38 40 2 NOTE_INSN_DELETED)

(insn:HI 40 39 41 2 ./CStatUtilities.c:391 (set (reg:DF 21 xmm0 [76])
        (mult:DF (reg:DF 21 xmm0 [76])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 38 (nil))
    (nil))

(note:HI 41 40 45 2 NOTE_INSN_DELETED)

(note:HI 45 41 46 2 NOTE_INSN_FUNCTION_END)

(note:HI 46 45 48 2 ("./CStatUtilities.c") 394)

(insn:HI 48 46 54 2 ./CStatUtilities.c:394 (set (reg/i:SF 21 xmm0 [ <result> ])
        (float_truncate:SF (reg:DF 21 xmm0 [76]))) 129 {*truncdfsf_fast_sse} (insn_list:REG_DEP_TRUE 40 (nil))
    (nil))

(insn 54 48 71 2 ./CStatUtilities.c:394 (use (reg/i:SF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 48 (nil))
    (nil))

(note 71 54 72 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 72 71 73 2 ./CStatUtilities.c:394 (return) -1 (nil)
    (nil))
;; End of basic block 2, registers live:
 7 [sp] 21 [xmm0]

(barrier 73 72 65)

(note 65 73 0 NOTE_INSN_DELETED)


;; Function ran1 (ran1)


17 basic blocks, 26 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 413, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [21.0%]  1 [79.0%]  (fallthru)
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 326, maybe hot.
Predecessors:  0 [79.0%]  (fallthru)
Successors:  6 [50.0%]  2 [50.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 250, maybe hot.
Predecessors:  0 [21.0%]  1 [50.0%]  (fallthru)
Successors:  3 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 2500, maybe hot.
Predecessors:  2 [100.0%]  (fallthru) 16 [100.0%] 
Successors:  9 [50.0%]  4 [50.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Invalid sum of incoming frequencies 2688, should be 2500

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 1250, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
Successors:  9 [100.0%] 
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 250, maybe hot.
Predecessors:  15 [2.5%]  (loop_exit)
Successors:  6 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 2 [cx] 5 [di] 7 [sp]
Invalid sum of incoming frequencies 63, should be 250

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 413, maybe hot.
Predecessors:  1 [50.0%]  5 [100.0%]  (fallthru)
Successors:  8 [79.0%]  7 [21.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 5 [di] 7 [sp]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 87, maybe hot.
Predecessors:  6 [21.0%]  (fallthru)
Successors:  8 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 5 [di] 7 [sp]
Registers live at end: 5 [di] 7 [sp]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 413, maybe hot.
Predecessors:  6 [79.0%]  7 [100.0%]  (fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 5 [di] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 9 prev 8, next 10, loop_depth 1, count 0, freq 2500, maybe hot.
Predecessors:  3 [50.0%]  4 [100.0%] 
Successors:  11 [50.0%]  10 [50.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 10 prev 9, next 11, loop_depth 1, count 0, freq 1250, maybe hot.
Predecessors:  9 [50.0%]  (fallthru)
Successors:  11 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 11 prev 10, next 12, loop_depth 1, count 0, freq 2500, maybe hot.
Predecessors:  9 [50.0%]  10 [100.0%]  (fallthru)
Successors:  13 [50.0%]  12 [50.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 12 prev 11, next 13, loop_depth 1, count 0, freq 1250, maybe hot.
Predecessors:  11 [50.0%]  (fallthru)
Successors:  13 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 13 prev 12, next 14, loop_depth 1, count 0, freq 2500, maybe hot.
Predecessors:  11 [50.0%]  12 [100.0%]  (fallthru)
Successors:  15 [50.0%]  14 [50.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 14 prev 13, next 15, loop_depth 1, count 0, freq 1250, maybe hot.
Predecessors:  13 [50.0%]  (fallthru)
Successors:  15 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 15 prev 14, next 16, loop_depth 1, count 0, freq 2500, maybe hot.
Predecessors:  13 [50.0%]  14 [100.0%]  (fallthru)
Successors:  16 [97.5%]  (fallthru,dfs_back) 5 [2.5%]  (loop_exit)
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

Basic block 16 prev 15, next -2, loop_depth 1, count 0, freq 2438, maybe hot.
Predecessors:  15 [97.5%]  (fallthru,dfs_back)
Successors:  3 [100.0%] 
Registers live at start: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
Registers live at end: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]



try_optimize_cfg iteration 1

Forwarding edge 15->16 to 3 failed.
(note:HI 1 0 10 ("./CStatUtilities.c") 406)

;; Start of basic block 0, registers live: 5 [di] 7 [sp]
(note:HI 10 1 354 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 354 10 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 354 12 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 12 8 13 0 ("./CStatUtilities.c") 413)

(insn:HI 13 12 14 0 ./CStatUtilities.c:413 (set (reg:DI 2 cx [orig:111 D.5495 ] [111])
        (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 7 (nil))
    (nil))

(insn:HI 14 13 15 0 ./CStatUtilities.c:413 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 2 cx [orig:111 D.5495 ] [111])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 13 (nil))
    (nil))

(jump_insn:HI 15 14 17 0 ./CStatUtilities.c:413 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 14 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 0, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 2 [cx] 5 [di] 7 [sp]
(note:HI 17 15 18 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:HI 18 17 19 1 ./CStatUtilities.c:413 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:DI (symbol_ref:DI ("iy.5485") [flags 0x2] <var_decl 0x2b4e9c830790 iy>) [12 iy+0 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:HI 19 18 20 1 ./CStatUtilities.c:413 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 18 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 1, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 2, registers live: 2 [cx] 5 [di] 7 [sp]
(code_label:HI 20 19 21 2 340 "" [1 uses])

(note:HI 21 20 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 22 21 331 2 ("./CStatUtilities.c") 415)

(insn 331 22 23 2 ./CStatUtilities.c:415 (set (reg:DI 1 dx [orig:71 D.5495 ] [71])
        (reg:DI 2 cx [orig:111 D.5495 ] [111])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:111 D.5495 ] [111])
        (nil)))

(insn:HI 23 331 325 2 ./CStatUtilities.c:415 (parallel [
            (set (reg:DI 1 dx [orig:71 D.5495 ] [71])
                (neg:DI (reg:DI 1 dx [orig:71 D.5495 ] [71])))
            (clobber (reg:CC 17 flags))
        ]) 363 {*negdi2_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 325 23 324 2 ./CStatUtilities.c:416 (set (reg:DI 0 ax [164])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 324 325 326 2 ./CStatUtilities.c:416 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 1 dx [orig:71 D.5495 ] [71])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(insn:HI 326 324 327 2 ./CStatUtilities.c:416 (set (reg:DI 0 ax [164])
        (if_then_else:DI (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 1 dx [orig:71 D.5495 ] [71])
            (reg:DI 0 ax [164]))) 742 {*movdicc_c_rex64} (nil)
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:71 D.5495 ] [71])
            (nil))))

(insn:HI 327 326 28 2 ./CStatUtilities.c:416 (set (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])
        (reg:DI 0 ax [164])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 28 327 34 2 ("./CStatUtilities.c") 416)

(note:HI 34 28 38 2 ("./CStatUtilities.c") 418)

(insn:HI 38 34 39 2 ./CStatUtilities.c:418 (set (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
        (reg:DI 0 ax [164])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [164])
        (nil)))

(insn:HI 39 38 173 2 ./CStatUtilities.c:418 (set (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
        (const_int 39 [0x27])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 173 39 163 2 (set (reg:DI 38 r9 [76])
        (const_int 4730756183288445817 [0x41a705af1fe3fb79])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (const_int 4730756183288445817 [0x41a705af1fe3fb79])
        (nil)))
;; End of basic block 2, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

(note:HI 163 173 40 NOTE_INSN_LOOP_BEG)

;; Start of basic block 3, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 40 163 41 3 346 "" [1 uses])

(note:HI 41 40 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 42 41 332 3 ("./CStatUtilities.c") 422)

(insn 332 42 44 3 ./CStatUtilities.c:422 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 44 332 45 3 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 38 r9 [76])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66]))
                                (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                            (const_int 64 [0x40])))
                    (nil))))))

(insn:HI 45 44 333 3 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 44 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 333 45 46 3 ./CStatUtilities.c:422 (set (reg:DI 0 ax [78])
        (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 46 333 47 3 ./CStatUtilities.c:422 (parallel [
            (set (reg:DI 0 ax [78])
                (ashiftrt:DI (reg:DI 0 ax [78])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 47 46 48 3 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                (minus:DI (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                    (reg:DI 0 ax [78])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 45 (insn_list:REG_DEP_TRUE 46 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [78])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(note:HI 48 47 49 3 ("./CStatUtilities.c") 423)

(insn:HI 49 48 50 3 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [79])
                (mult:DI (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 47 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 50 49 51 3 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
                (minus:DI (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
                    (reg:DI 0 ax [79])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 49 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [79])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 51 50 52 3 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [orig:116 idum__lsm.326 ] [116])
                (mult:DI (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 50 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 52 51 53 3 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 1 dx [82])
                (mult:DI (reg/v:DI 1 dx [orig:65 k.339 ] [65])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 53 52 54 3 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [orig:116 idum__lsm.326 ] [116])
                (minus:DI (reg:DI 0 ax [orig:116 idum__lsm.326 ] [116])
                    (reg:DI 1 dx [82])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 51 (insn_list:REG_DEP_TRUE 52 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [82])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(note:HI 54 53 353 3 ("./CStatUtilities.c") 425)

(insn 353 54 179 3 ./CStatUtilities.c:426 (set (reg:DI 1 dx [114])
        (plus:DI (reg:DI 0 ax [orig:116 idum__lsm.326 ] [116])
            (const_int 2147483647 [0x7fffffff]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 179 353 334 3 ./CStatUtilities.c:426 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 0 ax [orig:116 idum__lsm.326 ] [116])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(insn 334 179 180 3 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
        (reg:DI 0 ax [orig:116 idum__lsm.326 ] [116])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:116 idum__lsm.326 ] [116])
        (nil)))

(insn:HI 180 334 59 3 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
        (if_then_else:DI (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 1 dx [114])
            (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 178 (insn_list:REG_DEP_TRUE 179 (nil)))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_DEAD (reg:DI 1 dx [114])
            (nil))))

(note:HI 59 180 63 3 ("./CStatUtilities.c") 426)

(note:HI 63 59 64 3 ("./CStatUtilities.c") 428)

(insn:HI 64 63 65 3 ./CStatUtilities.c:428 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
            (const_int 31 [0x1f]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 65 64 68 3 ./CStatUtilities.c:428 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 64 (nil))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

(note:HI 68 65 67 ("./CStatUtilities.c") 429)

;; Start of basic block 4, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 67 68 69 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 69 67 71 4 ./CStatUtilities.c:429 (set (reg:DI 0 ax [orig:83 j.343 ] [83])
        (sign_extend:DI (reg/v:SI 37 r8 [orig:62 j.343 ] [62]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:HI 71 69 322 4 ./CStatUtilities.c:429 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:83 j.343 ] [83])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
        (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 69 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:83 j.343 ] [83])
        (nil)))

(jump_insn:HI 322 71 323 4 (set (pc)
        (label_ref 72)) 548 {jump} (nil)
    (nil))
;; End of basic block 4, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

(barrier:HI 323 322 164)

(note:HI 164 323 319 NOTE_INSN_LOOP_END)

;; Start of basic block 5, registers live: 2 [cx] 5 [di] 7 [sp]
(code_label:HI 319 164 184 5 367 "" [1 uses])

(note:HI 184 319 81 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:HI 81 184 82 5 ./CStatUtilities.c:420 (set (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])
        (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
        (nil)))

(note:HI 82 81 84 5 ("./CStatUtilities.c") 431)

(insn:HI 84 82 85 5 ./CStatUtilities.c:431 (set (reg:DI 0 ax [orig:87 iv ] [87])
        (mem/s:DI (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>) [12 iv+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/s:DI (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>) [12 iv+0 S8 A64])
        (nil)))

(insn:HI 85 84 166 5 ./CStatUtilities.c:431 (set (mem/c/i:DI (symbol_ref:DI ("iy.5485") [flags 0x2] <var_decl 0x2b4e9c830790 iy>) [12 iy+0 S8 A64])
        (reg:DI 0 ax [orig:87 iv ] [87])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 84 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:87 iv ] [87])
        (nil)))

(insn:HI 166 85 86 5 (set (reg:DI 2 cx [orig:111 D.5495 ] [111])
        (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))
;; End of basic block 5, registers live:
 2 [cx] 5 [di] 7 [sp]

;; Start of basic block 6, registers live: 2 [cx] 5 [di] 7 [sp]
(code_label:HI 86 166 87 6 342 "" [1 uses])

(note:HI 87 86 88 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note:HI 88 87 90 6 ("./CStatUtilities.c") 434)

(insn:HI 90 88 335 6 ./CStatUtilities.c:434 (set (reg:DI 1 dx [89])
        (const_int 4730756183288445817 [0x41a705af1fe3fb79])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (const_int 4730756183288445817 [0x41a705af1fe3fb79])
        (nil)))

(insn 335 90 91 6 ./CStatUtilities.c:434 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:111 D.5495 ] [111])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 91 335 92 6 ./CStatUtilities.c:434 (parallel [
            (set (reg/v:DI 1 dx [orig:68 k ] [68])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 1 dx [89])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (insn_list:REG_DEP_TRUE 90 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:111 D.5495 ] [111]))
                                (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                            (const_int 64 [0x40])))
                    (nil))))))

(insn:HI 92 91 336 6 ./CStatUtilities.c:434 (parallel [
            (set (reg/v:DI 1 dx [orig:68 k ] [68])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:68 k ] [68])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 91 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 336 92 93 6 ./CStatUtilities.c:434 (set (reg:DI 0 ax [91])
        (reg:DI 2 cx [orig:111 D.5495 ] [111])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 93 336 94 6 ./CStatUtilities.c:434 (parallel [
            (set (reg:DI 0 ax [91])
                (ashiftrt:DI (reg:DI 0 ax [91])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 94 93 95 6 ./CStatUtilities.c:434 (parallel [
            (set (reg/v:DI 1 dx [orig:68 k ] [68])
                (minus:DI (reg/v:DI 1 dx [orig:68 k ] [68])
                    (reg:DI 0 ax [91])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 92 (insn_list:REG_DEP_TRUE 93 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [91])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:111 D.5495 ] [111])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(note:HI 95 94 96 6 ("./CStatUtilities.c") 435)

(insn:HI 96 95 97 6 ./CStatUtilities.c:435 (parallel [
            (set (reg:DI 0 ax [92])
                (mult:DI (reg/v:DI 1 dx [orig:68 k ] [68])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 94 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 97 96 98 6 ./CStatUtilities.c:435 (parallel [
            (set (reg:DI 2 cx [orig:111 D.5495 ] [111])
                (minus:DI (reg:DI 2 cx [orig:111 D.5495 ] [111])
                    (reg:DI 0 ax [92])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 96 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [92])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 98 97 99 6 ./CStatUtilities.c:435 (parallel [
            (set (reg:DI 0 ax [orig:63 temp.341 ] [63])
                (mult:DI (reg:DI 2 cx [orig:111 D.5495 ] [111])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 97 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:111 D.5495 ] [111])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 99 98 100 6 ./CStatUtilities.c:435 (parallel [
            (set (reg:DI 1 dx [95])
                (mult:DI (reg/v:DI 1 dx [orig:68 k ] [68])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 100 99 101 6 ./CStatUtilities.c:435 (parallel [
            (set (reg:DI 0 ax [orig:63 temp.341 ] [63])
                (minus:DI (reg:DI 0 ax [orig:63 temp.341 ] [63])
                    (reg:DI 1 dx [95])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 98 (insn_list:REG_DEP_TRUE 99 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [95])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 101 100 102 6 ./CStatUtilities.c:435 (set (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])
        (reg:DI 0 ax [orig:63 temp.341 ] [63])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 100 (nil))
    (nil))

(note:HI 102 101 103 6 ("./CStatUtilities.c") 437)

(insn:HI 103 102 104 6 ./CStatUtilities.c:437 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:63 temp.341 ] [63])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:HI 104 103 107 6 ./CStatUtilities.c:437 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 103 (nil))
    (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 5 [di] 7 [sp]

(note:HI 107 104 106 ("./CStatUtilities.c") 438)

;; Start of basic block 7, registers live: 0 [ax] 5 [di] 7 [sp]
(note:HI 106 107 108 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 108 106 109 7 ./CStatUtilities.c:438 (parallel [
            (set (reg:DI 0 ax [96])
                (plus:DI (reg:DI 0 ax [orig:63 temp.341 ] [63])
                    (const_int 2147483647 [0x7fffffff])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUIV (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])
            (nil))))

(insn:HI 109 108 110 7 ./CStatUtilities.c:438 (set (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])
        (reg:DI 0 ax [96])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 108 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [96])
        (expr_list:REG_EQUAL (plus:DI (reg:DI 0 ax [orig:63 temp.341 ] [63])
                (const_int 2147483647 [0x7fffffff]))
            (nil))))
;; End of basic block 7, registers live:
 5 [di] 7 [sp]

;; Start of basic block 8, registers live: 5 [di] 7 [sp]
(code_label:HI 110 109 111 8 352 "" [1 uses])

(note:HI 111 110 112 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note:HI 112 111 113 8 ("./CStatUtilities.c") 440)

(insn:HI 113 112 352 8 ./CStatUtilities.c:440 (set (reg:DI 0 ax [orig:98 iy ] [98])
        (mem/c/i:DI (symbol_ref:DI ("iy.5485") [flags 0x2] <var_decl 0x2b4e9c830790 iy>) [12 iy+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 352 113 116 8 ./CStatUtilities.c:440 (set (reg:DI 1 dx [100])
        (plus:DI (reg:DI 0 ax [orig:98 iy ] [98])
            (const_int 67108863 [0x3ffffff]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 116 352 117 8 ./CStatUtilities.c:440 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:98 iy ] [98])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(insn:HI 117 116 118 8 ./CStatUtilities.c:440 (set (reg:DI 0 ax [orig:98 iy ] [98])
        (if_then_else:DI (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 1 dx [100])
            (reg:DI 0 ax [orig:98 iy ] [98]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_TRUE 116 (nil)))
    (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_DEAD (reg:DI 1 dx [100])
            (nil))))

(note:HI 118 117 119 8 NOTE_INSN_DELETED)

(insn:HI 119 118 120 8 ./CStatUtilities.c:440 (parallel [
            (set (reg:DI 0 ax [orig:69 j ] [69])
                (lshiftrt:DI (reg:DI 0 ax [orig:98 iy ] [98])
                    (const_int 26 [0x1a])))
            (clobber (reg:CC 17 flags))
        ]) 468 {*lshrdi3_1_rex64} (insn_list:REG_DEP_TRUE 117 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 120 119 121 8 ("./CStatUtilities.c") 441)

(insn:HI 121 120 123 8 ./CStatUtilities.c:441 (set (reg:DI 0 ax [orig:102 j ] [102])
        (sign_extend:DI (reg/v:SI 0 ax [orig:69 j ] [69]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 119 (nil))
    (nil))

(insn:HI 123 121 124 8 ./CStatUtilities.c:441 (set (reg:DI 2 cx [orig:70 D.5505 ] [70])
        (mem/s:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:102 j ] [102])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 121 (nil))
    (nil))

(insn:HI 124 123 125 8 ./CStatUtilities.c:441 (set (mem/c/i:DI (symbol_ref:DI ("iy.5485") [flags 0x2] <var_decl 0x2b4e9c830790 iy>) [12 iy+0 S8 A64])
        (reg:DI 2 cx [orig:70 D.5505 ] [70])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 123 (nil))
    (nil))

(note:HI 125 124 128 8 ("./CStatUtilities.c") 442)

(insn:HI 128 125 129 8 ./CStatUtilities.c:442 (set (reg:DI 1 dx [106])
        (mem:DI (reg/v/f:DI 5 di [orig:74 idum ] [74]) [12 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:74 idum ] [74])
        (expr_list:REG_EQUIV (mem/s:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:102 j ] [102])
                        (const_int 8 [0x8]))
                    (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
            (nil))))

(insn:HI 129 128 130 8 ./CStatUtilities.c:442 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:102 j ] [102])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
        (reg:DI 1 dx [106])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 128 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx [106])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:102 j ] [102])
            (nil))))

(note:HI 130 129 131 8 ("./CStatUtilities.c") 444)

(insn:HI 131 130 132 8 ./CStatUtilities.c:444 (set (reg:DF 22 xmm1 [107])
        (float:DF (reg:DI 2 cx [orig:70 D.5505 ] [70]))) 178 {*floatdidf2_sse} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:70 D.5505 ] [70])
        (nil)))

(note:HI 132 131 133 8 NOTE_INSN_DELETED)

(insn:HI 133 132 181 8 ./CStatUtilities.c:444 (set (reg:DF 22 xmm1 [107])
        (mult:DF (reg:DF 22 xmm1 [107])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 131 (nil))
    (nil))

(note:HI 181 133 148 8 NOTE_INSN_DELETED)

(note:HI 148 181 149 8 NOTE_INSN_FUNCTION_END)

(note:HI 149 148 329 8 ("./CStatUtilities.c") 448)

(insn 329 149 151 8 ./CStatUtilities.c:448 (set (reg:DF 21 xmm0 [109])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (const_double:DF 9.9999987999999995214039927304838784039020538330078125e-1 [0x0.fffffdfc9a9ac8p+0])
        (nil)))

(insn:HI 151 329 157 8 ./CStatUtilities.c:448 (set (reg/i:DF 21 xmm0 [ <result> ])
        (unspec:DF [
                (reg:DF 21 xmm0 [109])
                (reg:DF 22 xmm1 [107])
            ] 51)) 759 {*ieee_smindf3} (insn_list:REG_DEP_TRUE 134 (insn_list:REG_DEP_TRUE 133 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [107])
        (nil)))

(insn 157 151 74 8 ./CStatUtilities.c:448 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 151 (nil))
    (nil))

(note:HI 74 157 186 8 ("./CStatUtilities.c") 420)

(note:HI 186 74 191 8 ("./CStatUtilities.c") 422)

(note:HI 191 186 197 8 ("./CStatUtilities.c") 423)

(note:HI 197 191 202 8 ("./CStatUtilities.c") 425)

(note:HI 202 197 203 8 ("./CStatUtilities.c") 426)

(note:HI 203 202 213 8 ("./CStatUtilities.c") 428)

(note:HI 213 203 215 8 ("./CStatUtilities.c") 429)

(note:HI 215 213 226 8 ("./CStatUtilities.c") 420)

(note:HI 226 215 231 8 ("./CStatUtilities.c") 422)

(note:HI 231 226 237 8 ("./CStatUtilities.c") 423)

(note:HI 237 231 242 8 ("./CStatUtilities.c") 425)

(note:HI 242 237 243 8 ("./CStatUtilities.c") 426)

(note:HI 243 242 253 8 ("./CStatUtilities.c") 428)

(note:HI 253 243 255 8 ("./CStatUtilities.c") 429)

(note:HI 255 253 266 8 ("./CStatUtilities.c") 420)

(note:HI 266 255 271 8 ("./CStatUtilities.c") 422)

(note:HI 271 266 277 8 ("./CStatUtilities.c") 423)

(note:HI 277 271 282 8 ("./CStatUtilities.c") 425)

(note:HI 282 277 283 8 ("./CStatUtilities.c") 426)

(note:HI 283 282 293 8 ("./CStatUtilities.c") 428)

(note:HI 293 283 295 8 ("./CStatUtilities.c") 429)

(note:HI 295 293 355 8 ("./CStatUtilities.c") 420)

(note 355 295 356 8 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 356 355 357 8 ./CStatUtilities.c:448 (return) -1 (nil)
    (nil))
;; End of basic block 8, registers live:
 7 [sp] 21 [xmm0]

(barrier 357 356 72)

;; Start of basic block 9, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 72 357 73 9 349 "" [2 uses])

(note:HI 73 72 350 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 350 73 337 9 ./CStatUtilities.c:420 (set (reg:SI 4 si [115])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:62 j.343 ] [62])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 337 350 187 9 ./CStatUtilities.c:422 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 187 337 188 9 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 38 r9 [76])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117]))
                                (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                            (const_int 64 [0x40])))
                    (nil))))))

(insn:HI 188 187 338 9 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 187 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 338 188 189 9 ./CStatUtilities.c:422 (set (reg:DI 0 ax [120])
        (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 189 338 190 9 ./CStatUtilities.c:422 (parallel [
            (set (reg:DI 0 ax [120])
                (ashiftrt:DI (reg:DI 0 ax [120])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 190 189 192 9 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                (minus:DI (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                    (reg:DI 0 ax [120])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 188 (insn_list:REG_DEP_TRUE 189 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [120])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(insn:HI 192 190 193 9 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [123])
                (mult:DI (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 190 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 193 192 194 9 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
                (minus:DI (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
                    (reg:DI 0 ax [123])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 192 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [123])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 194 193 195 9 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [orig:127 idum__lsm.326 ] [127])
                (mult:DI (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 193 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:117 idum__lsm.326 ] [117])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 195 194 196 9 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 1 dx [125])
                (mult:DI (reg/v:DI 1 dx [orig:122 k.339 ] [122])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 196 195 351 9 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [orig:127 idum__lsm.326 ] [127])
                (minus:DI (reg:DI 0 ax [orig:127 idum__lsm.326 ] [127])
                    (reg:DI 1 dx [125])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 194 (insn_list:REG_DEP_TRUE 195 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [125])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 351 196 200 9 ./CStatUtilities.c:426 (set (reg:DI 1 dx [128])
        (plus:DI (reg:DI 0 ax [orig:127 idum__lsm.326 ] [127])
            (const_int 2147483647 [0x7fffffff]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 200 351 339 9 ./CStatUtilities.c:426 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 0 ax [orig:127 idum__lsm.326 ] [127])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(insn 339 200 201 9 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
        (reg:DI 0 ax [orig:127 idum__lsm.326 ] [127])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:127 idum__lsm.326 ] [127])
        (nil)))

(insn:HI 201 339 204 9 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
        (if_then_else:DI (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 1 dx [128])
            (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 199 (insn_list:REG_DEP_TRUE 200 (nil)))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_DEAD (reg:DI 1 dx [128])
            (nil))))

(insn:HI 204 201 205 9 ./CStatUtilities.c:428 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 4 si [115])
            (const_int 31 [0x1f]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 305 (nil))
    (nil))

(jump_insn:HI 205 204 211 9 ./CStatUtilities.c:428 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 223)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 204 (nil))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 10, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 211 205 209 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 209 211 210 10 ./CStatUtilities.c:429 (set (reg:DI 0 ax [orig:131 j.343 ] [131])
        (sign_extend:DI (reg:SI 4 si [115]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [115])
        (nil)))

(insn:HI 210 209 223 10 ./CStatUtilities.c:429 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:131 j.343 ] [131])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
        (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 209 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:131 j.343 ] [131])
        (nil)))
;; End of basic block 10, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 11, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 223 210 219 11 359 "" [1 uses])

(note:HI 219 223 348 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 348 219 340 11 ./CStatUtilities.c:420 (set (reg/v:SI 4 si [orig:132 j.343 ] [132])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:62 j.343 ] [62])
                (const_int -2 [0xfffffffffffffffe])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 340 348 227 11 ./CStatUtilities.c:422 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 227 340 228 11 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 38 r9 [76])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130]))
                                (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                            (const_int 64 [0x40])))
                    (nil))))))

(insn:HI 228 227 341 11 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 227 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 341 228 229 11 ./CStatUtilities.c:422 (set (reg:DI 0 ax [134])
        (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 229 341 230 11 ./CStatUtilities.c:422 (parallel [
            (set (reg:DI 0 ax [134])
                (ashiftrt:DI (reg:DI 0 ax [134])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 230 229 232 11 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                (minus:DI (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                    (reg:DI 0 ax [134])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 228 (insn_list:REG_DEP_TRUE 229 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [134])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(insn:HI 232 230 233 11 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [137])
                (mult:DI (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 230 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 233 232 234 11 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
                (minus:DI (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
                    (reg:DI 0 ax [137])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 232 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [137])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 234 233 235 11 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [orig:141 idum__lsm.326 ] [141])
                (mult:DI (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 233 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:130 idum__lsm.326 ] [130])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 235 234 236 11 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 1 dx [139])
                (mult:DI (reg/v:DI 1 dx [orig:136 k.339 ] [136])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 236 235 349 11 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [orig:141 idum__lsm.326 ] [141])
                (minus:DI (reg:DI 0 ax [orig:141 idum__lsm.326 ] [141])
                    (reg:DI 1 dx [139])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 234 (insn_list:REG_DEP_TRUE 235 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [139])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 349 236 240 11 ./CStatUtilities.c:426 (set (reg:DI 1 dx [142])
        (plus:DI (reg:DI 0 ax [orig:141 idum__lsm.326 ] [141])
            (const_int 2147483647 [0x7fffffff]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 240 349 342 11 ./CStatUtilities.c:426 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 0 ax [orig:141 idum__lsm.326 ] [141])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(insn 342 240 241 11 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
        (reg:DI 0 ax [orig:141 idum__lsm.326 ] [141])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:141 idum__lsm.326 ] [141])
        (nil)))

(insn:HI 241 342 244 11 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
        (if_then_else:DI (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 1 dx [142])
            (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 239 (insn_list:REG_DEP_TRUE 240 (nil)))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_DEAD (reg:DI 1 dx [142])
            (nil))))

(insn:HI 244 241 245 11 ./CStatUtilities.c:428 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 4 si [orig:132 j.343 ] [132])
            (const_int 31 [0x1f]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 216 (nil))
    (nil))

(jump_insn:HI 245 244 251 11 ./CStatUtilities.c:428 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 263)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 244 (nil))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 12, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 251 245 249 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 249 251 250 12 ./CStatUtilities.c:429 (set (reg:DI 0 ax [orig:144 j.343 ] [144])
        (sign_extend:DI (reg/v:SI 4 si [orig:132 j.343 ] [132]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:132 j.343 ] [132])
        (nil)))

(insn:HI 250 249 263 12 ./CStatUtilities.c:429 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:144 j.343 ] [144])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
        (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 249 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:144 j.343 ] [144])
        (nil)))
;; End of basic block 12, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 13, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 263 250 259 13 361 "" [1 uses])

(note:HI 259 263 346 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 346 259 343 13 ./CStatUtilities.c:420 (set (reg/v:SI 4 si [orig:145 j.343 ] [145])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:62 j.343 ] [62])
                (const_int -3 [0xfffffffffffffffd])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 343 346 267 13 ./CStatUtilities.c:422 (set (reg:DI 0 ax)
        (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 267 343 268 13 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 0 ax))
                            (sign_extend:TI (reg:DI 38 r9 [76])))
                        (const_int 64 [0x40]))))
            (clobber (reg:DI 0 ax))
            (clobber (reg:CC 17 flags))
        ]) 269 {*smuldi3_highpart_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_EQUAL (truncate:DI (lshiftrt:TI (mult:TI (sign_extend:TI (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143]))
                                (const_int 4730756183288445817 [0x41a705af1fe3fb79]))
                            (const_int 64 [0x40])))
                    (nil))))))

(insn:HI 268 267 344 13 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                (ashiftrt:DI (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (insn_list:REG_DEP_TRUE 267 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 344 268 269 13 ./CStatUtilities.c:422 (set (reg:DI 0 ax [147])
        (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 269 344 270 13 ./CStatUtilities.c:422 (parallel [
            (set (reg:DI 0 ax [147])
                (ashiftrt:DI (reg:DI 0 ax [147])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 432 {*ashrdi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 270 269 272 13 ./CStatUtilities.c:422 (parallel [
            (set (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                (minus:DI (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                    (reg:DI 0 ax [147])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 268 (insn_list:REG_DEP_TRUE 269 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [147])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:DI (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
                    (const_int 127773 [0x1f31d]))
                (nil)))))

(insn:HI 272 270 273 13 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [150])
                (mult:DI (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                    (const_int 127773 [0x1f31d])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 270 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 273 272 274 13 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
                (minus:DI (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
                    (reg:DI 0 ax [150])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 272 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [150])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 274 273 275 13 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [orig:154 idum__lsm.326 ] [154])
                (mult:DI (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
                    (const_int 16807 [0x41a7])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (insn_list:REG_DEP_TRUE 273 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:143 idum__lsm.326 ] [143])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 275 274 276 13 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 1 dx [152])
                (mult:DI (reg/v:DI 1 dx [orig:149 k.339 ] [149])
                    (const_int 2836 [0xb14])))
            (clobber (reg:CC 17 flags))
        ]) 255 {*muldi3_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 276 275 347 13 ./CStatUtilities.c:423 (parallel [
            (set (reg:DI 0 ax [orig:154 idum__lsm.326 ] [154])
                (minus:DI (reg:DI 0 ax [orig:154 idum__lsm.326 ] [154])
                    (reg:DI 1 dx [152])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 274 (insn_list:REG_DEP_TRUE 275 (nil)))
    (expr_list:REG_DEAD (reg:DI 1 dx [152])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 347 276 280 13 ./CStatUtilities.c:426 (set (reg:DI 1 dx [155])
        (plus:DI (reg:DI 0 ax [orig:154 idum__lsm.326 ] [154])
            (const_int 2147483647 [0x7fffffff]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 280 347 345 13 ./CStatUtilities.c:426 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 0 ax [orig:154 idum__lsm.326 ] [154])
            (const_int -1 [0xffffffffffffffff]))) 2 {cmpdi_1_insn_rex64} (nil)
    (nil))

(insn 345 280 281 13 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
        (reg:DI 0 ax [orig:154 idum__lsm.326 ] [154])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:154 idum__lsm.326 ] [154])
        (nil)))

(insn:HI 281 345 284 13 ./CStatUtilities.c:426 (set (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])
        (if_then_else:DI (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (reg:DI 1 dx [155])
            (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66]))) 742 {*movdicc_c_rex64} (insn_list:REG_DEP_TRUE 279 (insn_list:REG_DEP_TRUE 280 (nil)))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_DEAD (reg:DI 1 dx [155])
            (nil))))

(insn:HI 284 281 285 13 ./CStatUtilities.c:428 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 4 si [orig:145 j.343 ] [145])
            (const_int 31 [0x1f]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 256 (nil))
    (nil))

(jump_insn:HI 285 284 291 13 ./CStatUtilities.c:428 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 303)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 284 (nil))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 14, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 291 285 289 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 289 291 290 14 ./CStatUtilities.c:429 (set (reg:DI 0 ax [orig:156 j.343 ] [156])
        (sign_extend:DI (reg/v:SI 4 si [orig:145 j.343 ] [145]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:145 j.343 ] [145])
        (nil)))

(insn:HI 290 289 303 14 ./CStatUtilities.c:429 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:156 j.343 ] [156])
                    (const_int 8 [0x8]))
                (symbol_ref:DI ("iv.5486") [flags 0x2] <var_decl 0x2b4e9c8309a0 iv>)) [12 iv S8 A64])
        (reg:DI 2 cx [orig:66 idum__lsm.326 ] [66])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 289 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:156 j.343 ] [156])
        (nil)))
;; End of basic block 14, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 15, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(code_label:HI 303 290 299 15 363 "" [1 uses])

(note:HI 299 303 296 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 296 299 297 15 ./CStatUtilities.c:420 (parallel [
            (set (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
                (plus:SI (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 297 296 298 15 ./CStatUtilities.c:420 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:62 j.343 ] [62])
            (const_int -1 [0xffffffffffffffff]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 296 (nil))
    (nil))

(jump_insn:HI 298 297 302 15 ./CStatUtilities.c:420 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 319)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 297 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 250 [0xfa])
            (nil))))
;; End of basic block 15, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

;; Start of basic block 16, registers live: 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]
(note:HI 302 298 320 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 320 302 321 16 (set (pc)
        (label_ref 40)) 548 {jump} (nil)
    (nil))
;; End of basic block 16, registers live:
 2 [cx] 5 [di] 7 [sp] 37 [r8] 38 [r9]

(barrier:HI 321 320 330)

(note 330 321 0 NOTE_INSN_DELETED)


;; Function maxAbsDer (maxAbsDer)


20 basic blocks, 32 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  3 [90.0%]  1 [10.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  0 [10.0%]  (fallthru)
Successors:  2 [100.0%]  (fallthru)
Registers live at start: 7 [sp]
Registers live at end: 7 [sp] 22 [xmm1]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  1 [100.0%]  (fallthru) 18 [10.0%]  (loop_exit) 3 [10.0%]  17 [10.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 22 [xmm1]
Registers live at end: 7 [sp] 21 [xmm0]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%] 
Successors:  4 [90.0%]  (fallthru,dfs_back) 2 [10.0%] 
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  3 [90.0%]  (fallthru,dfs_back)
Successors:  5 [87.5%]  (fallthru) 18 [12.5%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Invalid sum of incoming frequencies 900, should be 771

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  4 [87.5%]  (fallthru)
Successors:  6 [85.7%]  (fallthru) 17 [14.3%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  5 [85.7%]  (fallthru)
Successors:  7 [83.3%]  (fallthru) 16 [16.7%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  6 [83.3%]  (fallthru)
Successors:  8 [80.0%]  (fallthru) 15 [20.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  7 [80.0%]  (fallthru)
Successors:  9 [75.0%]  (fallthru) 14 [25.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  8 [75.0%]  (fallthru)
Successors:  10 [66.7%]  (fallthru) 13 [33.3%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [66.7%]  (fallthru)
Successors:  11 [50.0%]  (fallthru) 12 [50.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 300, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [50.0%]  (fallthru)
Successors:  12 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 450, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 10 [50.0%] 
Successors:  13 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru) 9 [33.3%] 
Successors:  14 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 8 [25.0%] 
Successors:  15 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru) 7 [20.0%] 
Successors:  16 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [100.0%]  (fallthru) 6 [16.7%] 
Successors:  17 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 5 [14.3%] 
Successors:  18 [90.0%]  (fallthru,dfs_back) 2 [10.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 18 prev 17, next 19, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  17 [90.0%]  (fallthru,dfs_back) 19 [100.0%]  4 [12.5%] 
Successors:  19 [90.0%]  (fallthru,dfs_back) 2 [10.0%]  (loop_exit)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Invalid sum of incoming frequencies 1817, should be 1013

Basic block 19 prev 18, next -2, loop_depth 1, count 0, freq 911, maybe hot.
Predecessors:  18 [90.0%]  (fallthru,dfs_back)
Successors:  18 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]



try_optimize_cfg iteration 1

Forwarding edge 18->19 to 18 failed.
Conditionals in bb 18 and 17 match.
(note:HI 1 0 9 ("./CStatUtilities.c") 454)

;; Start of basic block 0, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp]
(note:HI 9 1 475 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 475 9 7 0 NOTE_INSN_PROLOGUE_END)

(note:HI 7 475 11 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 11 7 12 0 ("./CStatUtilities.c") 455)

(insn:HI 12 11 13 0 ./CStatUtilities.c:455 (parallel [
            (set (reg/v:SI 1 dx [orig:64 n ] [64])
                (minus:SI (reg/v:SI 1 dx [orig:64 n ] [64])
                    (reg/v:SI 4 si [orig:67 start ] [67])))
            (clobber (reg:CC 17 flags))
        ]) 242 {*subsi_1} (insn_list:REG_DEP_TRUE 5 (insn_list:REG_DEP_TRUE 6 (nil)))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 13 12 14 0 ("./CStatUtilities.c") 460)

(insn:HI 14 13 15 0 ./CStatUtilities.c:460 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:64 n ] [64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 12 (nil))
    (nil))

(jump_insn:HI 15 14 17 0 ./CStatUtilities.c:460 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 14 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 7 [sp]
(note:HI 17 15 18 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:HI 18 17 73 1 ./CStatUtilities.c:460 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))
;; End of basic block 1, registers live:
 7 [sp] 22 [xmm1]

(note:HI 73 18 74 NOTE_INSN_LOOP_BEG)

(note:HI 74 73 53 NOTE_INSN_LOOP_END)

;; Start of basic block 2, registers live: 7 [sp] 22 [xmm1]
(code_label:HI 53 74 54 2 372 "" [3 uses])

(note:HI 54 53 58 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 58 54 59 2 NOTE_INSN_FUNCTION_END)

(note:HI 59 58 61 2 ("./CStatUtilities.c") 467)

(insn:HI 61 59 67 2 ./CStatUtilities.c:467 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 67 61 88 2 ./CStatUtilities.c:467 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 61 (nil))
    (nil))

(note:HI 88 67 89 2 ("./CStatUtilities.c") 454)

(note:HI 89 88 95 2 ("./CStatUtilities.c") 462)

(note:HI 95 89 108 2 ("./CStatUtilities.c") 460)

(note:HI 108 95 109 2 ("./CStatUtilities.c") 454)

(note:HI 109 108 115 2 ("./CStatUtilities.c") 462)

(note:HI 115 109 132 2 ("./CStatUtilities.c") 460)

(note:HI 132 115 133 2 ("./CStatUtilities.c") 454)

(note:HI 133 132 139 2 ("./CStatUtilities.c") 462)

(note:HI 139 133 156 2 ("./CStatUtilities.c") 460)

(note:HI 156 139 157 2 ("./CStatUtilities.c") 454)

(note:HI 157 156 163 2 ("./CStatUtilities.c") 462)

(note:HI 163 157 180 2 ("./CStatUtilities.c") 460)

(note:HI 180 163 181 2 ("./CStatUtilities.c") 454)

(note:HI 181 180 187 2 ("./CStatUtilities.c") 462)

(note:HI 187 181 204 2 ("./CStatUtilities.c") 460)

(note:HI 204 187 205 2 ("./CStatUtilities.c") 454)

(note:HI 205 204 211 2 ("./CStatUtilities.c") 462)

(note:HI 211 205 228 2 ("./CStatUtilities.c") 460)

(note:HI 228 211 229 2 ("./CStatUtilities.c") 454)

(note:HI 229 228 235 2 ("./CStatUtilities.c") 462)

(note:HI 235 229 252 2 ("./CStatUtilities.c") 460)

(note:HI 252 235 253 2 ("./CStatUtilities.c") 454)

(note:HI 253 252 259 2 ("./CStatUtilities.c") 462)

(note:HI 259 253 31 2 ("./CStatUtilities.c") 460)

(note:HI 31 259 33 2 ("./CStatUtilities.c") 454)

(note:HI 33 31 48 2 ("./CStatUtilities.c") 462)

(note:HI 48 33 276 2 ("./CStatUtilities.c") 460)

(note:HI 276 48 277 2 ("./CStatUtilities.c") 454)

(note:HI 277 276 283 2 ("./CStatUtilities.c") 462)

(note:HI 283 277 295 2 ("./CStatUtilities.c") 460)

(note:HI 295 283 296 2 ("./CStatUtilities.c") 454)

(note:HI 296 295 302 2 ("./CStatUtilities.c") 462)

(note:HI 302 296 314 2 ("./CStatUtilities.c") 460)

(note:HI 314 302 315 2 ("./CStatUtilities.c") 454)

(note:HI 315 314 321 2 ("./CStatUtilities.c") 462)

(note:HI 321 315 333 2 ("./CStatUtilities.c") 460)

(note:HI 333 321 334 2 ("./CStatUtilities.c") 454)

(note:HI 334 333 340 2 ("./CStatUtilities.c") 462)

(note:HI 340 334 352 2 ("./CStatUtilities.c") 460)

(note:HI 352 340 353 2 ("./CStatUtilities.c") 454)

(note:HI 353 352 359 2 ("./CStatUtilities.c") 462)

(note:HI 359 353 371 2 ("./CStatUtilities.c") 460)

(note:HI 371 359 372 2 ("./CStatUtilities.c") 454)

(note:HI 372 371 378 2 ("./CStatUtilities.c") 462)

(note:HI 378 372 390 2 ("./CStatUtilities.c") 460)

(note:HI 390 378 391 2 ("./CStatUtilities.c") 454)

(note:HI 391 390 397 2 ("./CStatUtilities.c") 462)

(note:HI 397 391 476 2 ("./CStatUtilities.c") 460)

(note 476 397 477 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 477 476 478 2 ./CStatUtilities.c:467 (return) -1 (nil)
    (nil))
;; End of basic block 2, registers live:
 7 [sp] 21 [xmm0]

(barrier 478 477 21)

;; Start of basic block 3, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp]
(code_label:HI 21 478 22 3 370 "" [1 uses])

(note:HI 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 23 22 24 3 NOTE_INSN_DELETED)

(insn:HI 24 23 25 3 ./CStatUtilities.c:460 (set (reg:DI 0 ax [orig:70 start ] [70])
        (sign_extend:DI (reg/v:SI 4 si [orig:67 start ] [67]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:67 start ] [67])
        (nil)))

(note:HI 25 24 26 3 NOTE_INSN_DELETED)

(insn:HI 26 25 28 3 ./CStatUtilities.c:460 (set (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
        (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:70 start ] [70])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:66 sllr ] [66]))
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 24 (nil))
    (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:66 sllr ] [66])
        (nil)))

(note:HI 28 26 471 3 NOTE_INSN_DELETED)

(insn 471 28 83 3 (set (reg:V2DF 23 xmm2 [76])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC6") [flags 0x2]) [6 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(note:HI 83 471 472 3 NOTE_INSN_DELETED)

(insn 472 83 85 3 (set (reg:SI 37 r8 [81])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:64 n ] [64])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 85 472 90 3 (parallel [
            (set (reg:SI 37 r8 [81])
                (and:SI (reg:SI 37 r8 [81])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 84 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 90 85 91 3 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (mem:DF (reg:DI 0 ax [orig:60 ivtmp.382 ] [60]) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 26 (nil))
    (nil))

(insn:HI 91 90 473 3 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (minus:DF (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            (mem:DF (plus:DI (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 90 (nil))
    (nil))

(insn 473 91 94 3 ./CStatUtilities.c:462 (set (reg:V2DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (and:V2DF (reg:V2DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 94 473 96 3 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
                (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [6 S8 A64])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 92 (nil))
    (nil))

(insn:HI 96 94 474 3 ./CStatUtilities.c:460 (set (reg/v:SI 4 si [orig:84 j ] [84])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn 474 96 98 3 ./CStatUtilities.c:460 (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
        (plus:DI (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 98 474 99 3 ./CStatUtilities.c:460 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:84 j ] [84])
            (reg/v:SI 1 dx [orig:64 n ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 96 (nil))
    (nil))

(jump_insn:HI 99 98 274 3 ./CStatUtilities.c:460 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 53)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 98 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 274 99 272 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 272 274 273 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 273 272 250 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 29)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 272 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 250 273 248 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:HI 248 250 249 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 249 248 226 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 440)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 248 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 226 249 224 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 224 226 225 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 225 224 202 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 441)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 224 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 202 225 200 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 200 202 201 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 201 200 178 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 442)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 200 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 178 201 176 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 176 178 177 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 177 176 154 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 443)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 176 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 154 177 152 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 152 154 153 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 153 152 130 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 444)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 152 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 130 153 128 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 128 130 129 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 37 r8 [81])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 37 r8 [81])
        (nil)))

(jump_insn:HI 129 128 120 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 445)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 128 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 11, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(note:HI 120 129 110 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 110 120 111 11 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [132])
        (mem:DF (plus:DI (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 111 110 469 11 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [132])
        (minus:DF (reg:DF 21 xmm0 [132])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 110 (nil))
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
        (nil)))

(insn 469 111 114 11 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [132])
        (and:V2DF (reg:V2DF 21 xmm0 [132])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 114 469 448 11 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [132])
        (unspec:DF [
                (reg:DF 21 xmm0 [132])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 112 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 448 114 116 11 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 21 xmm0 [132])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [132])
        (nil)))

(insn:HI 116 448 470 11 ./CStatUtilities.c:460 (set (strict_low_part (reg:QI 4 si))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn 470 116 445 11 ./CStatUtilities.c:460 (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
        (plus:DI (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:60 ivtmp.382 ] [60])
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 445 470 144 12 409 "" [1 uses])

(note:HI 144 445 134 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 134 144 135 12 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [135])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 135 134 468 12 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [135])
        (minus:DF (reg:DF 21 xmm0 [135])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 134 (nil))
    (nil))

(insn 468 135 138 12 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [135])
        (and:V2DF (reg:V2DF 21 xmm0 [135])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 138 468 449 12 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [135])
        (unspec:DF [
                (reg:DF 21 xmm0 [135])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 136 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 449 138 140 12 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 21 xmm0 [135])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [135])
        (nil)))

(insn:HI 140 449 141 12 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 141 140 444 12 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 444 141 168 13 408 "" [1 uses])

(note:HI 168 444 158 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 158 168 159 13 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [138])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 159 158 467 13 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [138])
        (minus:DF (reg:DF 21 xmm0 [138])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 158 (nil))
    (nil))

(insn 467 159 162 13 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [138])
        (and:V2DF (reg:V2DF 21 xmm0 [138])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 162 467 450 13 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [138])
        (unspec:DF [
                (reg:DF 21 xmm0 [138])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 160 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 450 162 164 13 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 21 xmm0 [138])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [138])
        (nil)))

(insn:HI 164 450 165 13 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 165 164 443 13 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 443 165 192 14 407 "" [1 uses])

(note:HI 192 443 182 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 182 192 183 14 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [141])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 183 182 466 14 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [141])
        (minus:DF (reg:DF 21 xmm0 [141])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 182 (nil))
    (nil))

(insn 466 183 186 14 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [141])
        (and:V2DF (reg:V2DF 21 xmm0 [141])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 186 466 451 14 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [141])
        (unspec:DF [
                (reg:DF 21 xmm0 [141])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 184 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 451 186 188 14 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 21 xmm0 [141])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [141])
        (nil)))

(insn:HI 188 451 189 14 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 189 188 442 14 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 442 189 216 15 406 "" [1 uses])

(note:HI 216 442 206 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 206 216 207 15 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [144])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 207 206 465 15 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [144])
        (minus:DF (reg:DF 21 xmm0 [144])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 206 (nil))
    (nil))

(insn 465 207 210 15 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [144])
        (and:V2DF (reg:V2DF 21 xmm0 [144])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 210 465 452 15 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [144])
        (unspec:DF [
                (reg:DF 21 xmm0 [144])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 208 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 452 210 212 15 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 21 xmm0 [144])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [144])
        (nil)))

(insn:HI 212 452 213 15 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 213 212 441 15 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 441 213 240 16 405 "" [1 uses])

(note:HI 240 441 230 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 230 240 231 16 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [147])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 231 230 464 16 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [147])
        (minus:DF (reg:DF 21 xmm0 [147])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 230 (nil))
    (nil))

(insn 464 231 234 16 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [147])
        (and:V2DF (reg:V2DF 21 xmm0 [147])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 234 464 453 16 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [147])
        (unspec:DF [
                (reg:DF 21 xmm0 [147])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 232 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 453 234 236 16 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 21 xmm0 [147])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [147])
        (nil)))

(insn:HI 236 453 237 16 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 237 236 440 16 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 440 237 264 17 404 "" [1 uses])

(note:HI 264 440 254 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 254 264 255 17 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [150])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 255 254 463 17 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [150])
        (minus:DF (reg:DF 21 xmm0 [150])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 254 (nil))
    (nil))

(insn 463 255 258 17 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [150])
        (and:V2DF (reg:V2DF 21 xmm0 [150])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 258 463 454 17 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [150])
        (unspec:DF [
                (reg:DF 21 xmm0 [150])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 256 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(insn 454 258 260 17 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (reg:DF 21 xmm0 [150])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [150])
        (nil)))

(insn:HI 260 454 261 17 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 261 260 262 17 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 262 261 263 17 ./CStatUtilities.c:460 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:84 j ] [84])
            (reg/v:SI 1 dx [orig:64 n ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 260 (nil))
    (nil))

(jump_insn:HI 263 262 29 17 ./CStatUtilities.c:460 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 53)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 262 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 18, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(code_label:HI 29 263 30 18 373 "" [2 uses])

(note:HI 30 29 34 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 34 30 35 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [86])
        (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 35 34 455 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [86])
        (minus:DF (reg:DF 21 xmm0 [86])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int -8 [0xfffffffffffffff8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 34 (nil))
    (nil))

(insn 455 35 79 18 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [86])
        (and:V2DF (reg:V2DF 21 xmm0 [86])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 79 455 409 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [86])
        (unspec:DF [
                (reg:DF 21 xmm0 [86])
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 37 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (nil)))

(note:HI 409 79 278 18 NOTE_INSN_DELETED)

(insn:HI 278 409 279 18 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [92])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 279 278 456 18 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [92])
        (minus:DF (reg:DF 22 xmm1 [92])
            (mem:DF (reg:DI 2 cx [orig:85 ivtmp.382 ] [85]) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 278 (nil))
    (nil))

(insn 456 279 282 18 ./CStatUtilities.c:462 (set (reg:V2DF 22 xmm1 [92])
        (and:V2DF (reg:V2DF 22 xmm1 [92])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 282 456 285 18 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [92])
        (unspec:DF [
                (reg:DF 22 xmm1 [92])
                (reg:DF 21 xmm0 [86])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 79 (insn_list:REG_DEP_TRUE 280 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [86])
        (nil)))

(note:HI 285 282 297 18 NOTE_INSN_DELETED)

(insn:HI 297 285 298 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [98])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 298 297 457 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [98])
        (minus:DF (reg:DF 21 xmm0 [98])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 8 [0x8])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 297 (nil))
    (nil))

(insn 457 298 301 18 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [98])
        (and:V2DF (reg:V2DF 21 xmm0 [98])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 301 457 304 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [98])
        (unspec:DF [
                (reg:DF 21 xmm0 [98])
                (reg:DF 22 xmm1 [92])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 282 (insn_list:REG_DEP_TRUE 299 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [92])
        (nil)))

(note:HI 304 301 316 18 NOTE_INSN_DELETED)

(insn:HI 316 304 317 18 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [104])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 24 [0x18])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 317 316 458 18 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [104])
        (minus:DF (reg:DF 22 xmm1 [104])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 16 [0x10])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 316 (nil))
    (nil))

(insn 458 317 320 18 ./CStatUtilities.c:462 (set (reg:V2DF 22 xmm1 [104])
        (and:V2DF (reg:V2DF 22 xmm1 [104])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 320 458 323 18 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [104])
        (unspec:DF [
                (reg:DF 22 xmm1 [104])
                (reg:DF 21 xmm0 [98])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 301 (insn_list:REG_DEP_TRUE 318 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [98])
        (nil)))

(note:HI 323 320 335 18 NOTE_INSN_DELETED)

(insn:HI 335 323 336 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [110])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 32 [0x20])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 336 335 459 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [110])
        (minus:DF (reg:DF 21 xmm0 [110])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 24 [0x18])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 335 (nil))
    (nil))

(insn 459 336 339 18 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [110])
        (and:V2DF (reg:V2DF 21 xmm0 [110])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 339 459 342 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [110])
        (unspec:DF [
                (reg:DF 21 xmm0 [110])
                (reg:DF 22 xmm1 [104])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 320 (insn_list:REG_DEP_TRUE 337 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [104])
        (nil)))

(note:HI 342 339 354 18 NOTE_INSN_DELETED)

(insn:HI 354 342 355 18 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [116])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 40 [0x28])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 355 354 460 18 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [116])
        (minus:DF (reg:DF 22 xmm1 [116])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 32 [0x20])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 354 (nil))
    (nil))

(insn 460 355 358 18 ./CStatUtilities.c:462 (set (reg:V2DF 22 xmm1 [116])
        (and:V2DF (reg:V2DF 22 xmm1 [116])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 358 460 361 18 ./CStatUtilities.c:462 (set (reg:DF 22 xmm1 [116])
        (unspec:DF [
                (reg:DF 22 xmm1 [116])
                (reg:DF 21 xmm0 [110])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 339 (insn_list:REG_DEP_TRUE 356 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [110])
        (nil)))

(note:HI 361 358 373 18 NOTE_INSN_DELETED)

(insn:HI 373 361 374 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [122])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 48 [0x30])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 374 373 461 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [122])
        (minus:DF (reg:DF 21 xmm0 [122])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 40 [0x28])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 373 (nil))
    (nil))

(insn 461 374 377 18 ./CStatUtilities.c:462 (set (reg:V2DF 21 xmm0 [122])
        (and:V2DF (reg:V2DF 21 xmm0 [122])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 377 461 380 18 ./CStatUtilities.c:462 (set (reg:DF 21 xmm0 [122])
        (unspec:DF [
                (reg:DF 21 xmm0 [122])
                (reg:DF 22 xmm1 [116])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 358 (insn_list:REG_DEP_TRUE 375 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [116])
        (nil)))

(note:HI 380 377 392 18 NOTE_INSN_DELETED)

(insn:HI 392 380 393 18 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (const_int 56 [0x38])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 393 392 462 18 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (minus:DF (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            (mem:DF (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 48 [0x30])) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 392 (nil))
    (nil))

(insn 462 393 396 18 ./CStatUtilities.c:462 (set (reg:V2DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (and:V2DF (reg:V2DF 22 xmm1 [orig:88 maxAbsDer ] [88])
            (reg:V2DF 23 xmm2 [76]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 396 462 398 18 ./CStatUtilities.c:462 (set (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
        (unspec:DF [
                (reg/v:DF 22 xmm1 [orig:88 maxAbsDer ] [88])
                (reg:DF 21 xmm0 [122])
            ] 52)) 760 {*ieee_smaxdf3} (insn_list:REG_DEP_TRUE 377 (insn_list:REG_DEP_TRUE 394 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [122])
        (nil)))

(insn:HI 398 396 399 18 ./CStatUtilities.c:460 (parallel [
            (set (reg/v:SI 4 si [orig:84 j ] [84])
                (plus:SI (reg/v:SI 4 si [orig:84 j ] [84])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 399 398 400 18 ./CStatUtilities.c:460 (parallel [
            (set (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                (plus:DI (reg:DI 2 cx [orig:85 ivtmp.382 ] [85])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 400 399 401 18 ./CStatUtilities.c:460 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:84 j ] [84])
            (reg/v:SI 1 dx [orig:64 n ] [64]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 398 (nil))
    (nil))

(jump_insn:HI 401 400 406 18 ./CStatUtilities.c:460 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 53)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 400 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 18, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

;; Start of basic block 19, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]
(note:HI 406 401 438 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 438 406 439 19 (set (pc)
        (label_ref 29)) 548 {jump} (nil)
    (nil))
;; End of basic block 19, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2]

(barrier:HI 439 438 447)

(note 447 439 0 NOTE_INSN_DELETED)


;; Function approxfun (approxfun)


21 basic blocks, 32 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 6158, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [99.0%]  1 [1.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 62, maybe hot.
Predecessors:  0 [1.0%]  (fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 6097, maybe hot.
Predecessors:  0 [99.0%] 
Successors:  4 [19.0%]  3 [81.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 4938, maybe hot.
Predecessors:  2 [81.0%]  (fallthru)
Successors:  5 [81.0%]  4 [19.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 2097, maybe hot.
Predecessors:  2 [19.0%]  3 [19.0%]  (fallthru)
Successors:  20 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp] 23 [xmm2]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 4000, maybe hot.
Predecessors:  3 [81.0%] 
Successors:  7 [50.0%]  6 [50.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  5 [50.0%]  (fallthru)
Successors:  20 [100.0%] 
Registers live at start: 4 [si] 7 [sp]
Registers live at end: 7 [sp] 23 [xmm2]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  5 [50.0%] 
Successors:  12 [50.0%]  8 [50.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  7 [50.0%]  (fallthru)
Successors:  20 [100.0%] 
Registers live at start: 1 [dx] 4 [si] 7 [sp]
Registers live at end: 7 [sp] 23 [xmm2]

Basic block 9 prev 8, next 10, loop_depth 1, count 0, freq 9000, maybe hot.
Predecessors:  12 [90.0%] 
Successors:  11 [50.0%]  10 [50.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 10 prev 9, next 11, loop_depth 1, count 0, freq 4500, maybe hot.
Predecessors:  9 [50.0%]  (fallthru)
Successors:  12 [100.0%] 
Registers live at start: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 11 prev 10, next 12, loop_depth 1, count 0, freq 4500, maybe hot.
Predecessors:  9 [50.0%] 
Successors:  12 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 12 prev 11, next 13, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 7 [50.0%]  10 [100.0%] 
Successors:  9 [90.0%]  13 [10.0%]  (fallthru,loop_exit)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  12 [10.0%]  (fallthru,loop_exit)
Successors:  16 [50.0%]  14 [50.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 22 [xmm1] 25 [xmm4] 37 [r8]

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  13 [50.0%]  (fallthru)
Successors:  16 [0.0%]  15 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 22 [xmm1] 25 [xmm4] 37 [r8]
Registers live at end: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 25 [xmm4] 37 [r8]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  14 [100.0%]  (fallthru)
Successors:  20 [100.0%] 
Registers live at start: 2 [cx] 4 [si] 7 [sp]
Registers live at end: 7 [sp] 23 [xmm2]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 500, maybe hot.
Predecessors:  14 [0.0%]  13 [50.0%] 
Successors:  19 [50.0%]  17 [50.0%]  (fallthru)
Registers live at start: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 25 [xmm4] 37 [r8]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 22 [xmm1] 24 [xmm3] 25 [xmm4]

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 250, maybe hot.
Predecessors:  16 [50.0%]  (fallthru)
Successors:  19 [0.0%]  18 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 22 [xmm1] 24 [xmm3] 25 [xmm4]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4]

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 250, maybe hot.
Predecessors:  17 [100.0%]  (fallthru)
Successors:  20 [100.0%] 
Registers live at start: 1 [dx] 4 [si] 7 [sp]
Registers live at end: 7 [sp] 23 [xmm2]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 250, maybe hot.
Predecessors:  17 [0.0%]  16 [50.0%] 
Successors:  20 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4]
Registers live at end: 7 [sp] 23 [xmm2]

Basic block 20 prev 19, next -2, loop_depth 0, count 0, freq 6097, maybe hot.
Predecessors:  19 [100.0%]  (fallthru) 4 [100.0%]  6 [100.0%]  8 [100.0%]  15 [100.0%]  18 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 23 [xmm2]
Registers live at end: 7 [sp] 21 [xmm0]



try_optimize_cfg iteration 1

Cross jumping from bb 8 to bb 18; 1 common insns


try_optimize_cfg iteration 2

Forwarding edge 7->8 to 18 failed.
(note:HI 1 0 9 ("./CStatUtilities.c") 327)

;; Start of basic block 0, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 21 [xmm0]
(note:HI 9 1 217 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn/f 217 9 218 0 ./CStatUtilities.c:327 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 218 217 3 0 NOTE_INSN_PROLOGUE_END)

(insn:HI 3 218 7 0 ./CStatUtilities.c:327 (set (reg/v:DF 22 xmm1 [orig:69 v ] [69])
        (reg:DF 21 xmm0 [ v ])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ v ])
        (nil)))

(note:HI 7 3 11 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 11 7 12 0 ("./CStatUtilities.c") 331)

(insn:HI 12 11 13 0 ./CStatUtilities.c:331 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 1 dx [orig:72 n ] [72])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 6 (nil))
    (nil))

(jump_insn:HI 13 12 16 0 ./CStatUtilities.c:331 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 27)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 12 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9900 [0x26ac])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

(note:HI 16 13 15 ("./CStatUtilities.c") 333)

;; Start of basic block 1, registers live: 7 [sp]
(note:HI 15 16 17 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:HI 17 15 18 1 ./CStatUtilities.c:333 (set (reg:SI 2 cx)
        (const_int 333 [0x14d])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 18 17 19 1 ./CStatUtilities.c:333 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2] <string_cst 0x2b4e9cb78440>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 19 18 20 1 ./CStatUtilities.c:333 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2] <string_cst 0x2b4e9c8bf540>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 20 19 21 1 ./CStatUtilities.c:333 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b4e9c5c1e70 stderr>) [17 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 21 20 22 1 ./CStatUtilities.c:333 (set (reg:QI 0 ax)
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (nil))

(call_insn:HI 22 21 23 1 ./CStatUtilities.c:333 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b4e9c45e700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_TRUE 18 (insn_list:REG_DEP_TRUE 19 (insn_list:REG_DEP_TRUE 20 (insn_list:REG_DEP_TRUE 21 (nil))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(note:HI 23 22 24 1 ("./CStatUtilities.c") 334)

(insn:HI 24 23 25 1 ./CStatUtilities.c:334 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(call_insn:HI 25 24 26 1 ./CStatUtilities.c:334 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b4e9c475100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 24 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 1, registers live:
 7 [sp]

(barrier:HI 26 25 27)

;; Start of basic block 2, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 27 26 28 2 412 "" [1 uses])

(note:HI 28 27 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 29 28 30 2 ("./CStatUtilities.c") 337)

(insn:HI 30 29 31 2 ./CStatUtilities.c:337 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 5 di [orig:70 x ] [70])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:HI 31 30 160 2 ./CStatUtilities.c:337 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 35)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 30 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 3, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(note:HI 160 31 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:HI 32 160 33 3 ./CStatUtilities.c:337 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 4 si [orig:71 y ] [71])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:HI 33 32 35 3 ./CStatUtilities.c:337 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 40)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 32 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8100 [0x1fa4])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 4, registers live: 7 [sp]
(code_label:HI 35 33 36 4 416 "" [1 uses])

(note:HI 36 35 214 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 214 36 181 4 ./CStatUtilities.c:337 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(jump_insn:HI 181 214 182 4 (set (pc)
        (label_ref 144)) 548 {jump} (nil)
    (nil))
;; End of basic block 4, registers live:
 7 [sp] 23 [xmm2]

(barrier:HI 182 181 40)

;; Start of basic block 5, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 40 182 41 5 414 "" [1 uses])

(note:HI 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 42 41 43 5 ("./CStatUtilities.c") 347)

(insn:HI 43 42 44 5 ./CStatUtilities.c:347 (set (reg:DF 21 xmm0 [73])
        (mem:DF (reg/v/f:DI 5 di [orig:70 x ] [70]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem:DF (reg/v/f:DI 5 di [orig:70 x ] [70]) [6 S8 A64])
        (nil)))

(insn:HI 44 43 45 5 ./CStatUtilities.c:347 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [73])
            (reg/v:DF 22 xmm1 [orig:69 v ] [69]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 43 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [73])
        (nil)))

(jump_insn:HI 45 44 50 5 ./CStatUtilities.c:347 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 54)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 44 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]

;; Start of basic block 6, registers live: 4 [si] 7 [sp]
(note:HI 50 45 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 51 50 183 6 ./CStatUtilities.c:347 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (mem:DF (reg/v/f:DI 4 si [orig:71 y ] [71]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:71 y ] [71])
        (nil)))

(jump_insn:HI 183 51 184 6 (set (pc)
        (label_ref 144)) 548 {jump} (nil)
    (nil))
;; End of basic block 6, registers live:
 7 [sp] 23 [xmm2]

(barrier:HI 184 183 54)

;; Start of basic block 7, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 54 184 55 7 418 "" [1 uses])

(note:HI 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 56 55 212 7 ("./CStatUtilities.c") 343)

(insn 212 56 58 7 ./CStatUtilities.c:343 (set (reg/v:SI 2 cx [orig:62 j ] [62])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:72 n ] [72])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:72 n ] [72])
        (nil)))

(note:HI 58 212 59 7 ("./CStatUtilities.c") 348)

(insn:HI 59 58 213 7 ./CStatUtilities.c:348 (set (reg:DI 0 ax [orig:74 j ] [74])
        (sign_extend:DI (reg/v:SI 2 cx [orig:62 j ] [62]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 57 (nil))
    (nil))

(insn 213 59 65 7 ./CStatUtilities.c:348 (set (reg:DI 1 dx [orig:65 D.5446 ] [65])
        (mult:DI (reg:DI 0 ax [orig:74 j ] [74])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 65 213 61 7 ./CStatUtilities.c:348 (set (reg/v:SI 37 r8 [orig:63 i ] [63])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 61 65 62 7 ./CStatUtilities.c:348 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:DF 22 xmm1 [orig:69 v ] [69])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:74 j ] [74])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 5 di [orig:70 x ] [70])) [6 S8 A64]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:74 j ] [74])
        (nil)))

(jump_insn:HI 62 61 69 7 ./CStatUtilities.c:348 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 197)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 61 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 8, registers live: 1 [dx] 4 [si] 7 [sp]
(note:HI 69 62 225 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn 225 69 226 8 (set (pc)
        (label_ref 224)) -1 (nil)
    (nil))
;; End of basic block 8, registers live:
 1 [dx] 4 [si] 7 [sp]

(barrier 226 225 174)

(note:HI 174 226 73 NOTE_INSN_LOOP_BEG)

;; Start of basic block 9, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 73 174 74 9 424 "" [1 uses])

(note:HI 74 73 75 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note:HI 75 74 210 9 ("./CStatUtilities.c") 353)

(insn 210 75 200 9 ./CStatUtilities.c:353 (set (reg:SI 1 dx [75])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:62 j ] [62])
                (reg:DI 37 r8 [orig:63 i ] [63])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn 200 210 77 9 ./CStatUtilities.c:353 (set (reg:SI 0 ax [76])
        (reg:SI 1 dx [75])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 77 200 211 9 ./CStatUtilities.c:353 (parallel [
            (set (reg:SI 0 ax [76])
                (lshiftrt:SI (reg:SI 0 ax [76])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (insn_list:REG_DEP_TRUE 76 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 211 77 79 9 ./CStatUtilities.c:353 (set (reg:SI 1 dx [78])
        (subreg:SI (plus:DI (reg:DI 0 ax [76])
                (reg:DI 1 dx [75])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [76])
        (nil)))

(insn:HI 79 211 81 9 ./CStatUtilities.c:353 (parallel [
            (set (reg:SI 1 dx [78])
                (ashiftrt:SI (reg:SI 1 dx [78])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 78 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg:SI 1 dx [75])
                (const_int 2 [0x2]))
            (nil))))

(note:HI 81 79 82 9 ("./CStatUtilities.c") 354)

(insn:HI 82 81 83 9 ./CStatUtilities.c:354 (set (reg:DI 0 ax [orig:79 ij ] [79])
        (sign_extend:DI (reg:SI 1 dx [78]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 79 (nil))
    (nil))

(insn:HI 83 82 84 9 ./CStatUtilities.c:354 (set (reg:DF 21 xmm0 [80])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:79 ij ] [79])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:70 x ] [70])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 82 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:79 ij ] [79])
        (nil)))

(insn:HI 84 83 85 9 ./CStatUtilities.c:354 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 21 xmm0 [80])
            (reg/v:DF 22 xmm1 [orig:69 v ] [69]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 83 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [80])
        (nil)))

(jump_insn:HI 85 84 90 9 ./CStatUtilities.c:354 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 94)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 84 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 10, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 90 85 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 91 90 190 10 ./CStatUtilities.c:354 (set (reg/v:SI 2 cx [orig:62 j ] [62])
        (reg:SI 1 dx [78])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [78])
        (nil)))

(jump_insn:HI 190 91 191 10 (set (pc)
        (label_ref:DI 197)) 548 {jump} (nil)
    (nil))
;; End of basic block 10, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(barrier:HI 191 190 94)

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1]
(code_label:HI 94 191 95 11 425 "" [1 uses])

(note:HI 95 94 96 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 96 95 197 11 ./CStatUtilities.c:354 (set (reg/v:SI 37 r8 [orig:63 i ] [63])
        (reg:SI 1 dx [78])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [78])
        (nil)))
;; End of basic block 11, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

;; Start of basic block 12, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(code_label:HI 197 96 196 12 440 "" [2 uses])

(note:HI 196 197 99 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note:HI 99 196 209 12 ("./CStatUtilities.c") 352)

(insn 209 99 101 12 ./CStatUtilities.c:352 (set (reg:SI 0 ax [81])
        (subreg:SI (plus:DI (reg:DI 2 cx [orig:62 j ] [62])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 101 209 102 12 ./CStatUtilities.c:352 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 37 r8 [orig:63 i ] [63])
            (reg:SI 0 ax [81]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 100 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [81])
        (nil)))

(jump_insn:HI 102 101 175 12 ./CStatUtilities.c:352 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 101 (nil))
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 12, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]

(note:HI 175 102 105 NOTE_INSN_LOOP_END)

(note:HI 105 175 104 ("./CStatUtilities.c") 362)

;; Start of basic block 13, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 37 [r8]
(note:HI 104 105 106 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 106 104 205 13 ./CStatUtilities.c:362 (set (reg:DI 0 ax [orig:82 j ] [82])
        (sign_extend:DI (reg/v:SI 2 cx [orig:62 j ] [62]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 2 cx [orig:62 j ] [62])
        (nil)))

(insn 205 106 108 13 ./CStatUtilities.c:362 (set (reg:DI 2 cx [orig:58 temp.424 ] [58])
        (mult:DI (reg:DI 0 ax [orig:82 j ] [82])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 108 205 206 13 ./CStatUtilities.c:362 (set (reg:DF 25 xmm4 [orig:59 temp.422 ] [59])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:82 j ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:70 x ] [70])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:82 j ] [82])
        (nil)))

(insn 206 108 207 13 ./CStatUtilities.c:362 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 25 xmm4 [orig:59 temp.422 ] [59])
            (reg/v:DF 22 xmm1 [orig:69 v ] [69]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn 207 206 215 13 ./CStatUtilities.c:362 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 118)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 22 [xmm1] 25 [xmm4] 37 [r8]

;; Start of basic block 14, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 22 [xmm1] 25 [xmm4] 37 [r8]
(note 215 207 208 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(jump_insn 208 215 114 14 ./CStatUtilities.c:362 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 118)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 14, registers live:
 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 25 [xmm4] 37 [r8]

;; Start of basic block 15, registers live: 2 [cx] 4 [si] 7 [sp]
(note:HI 114 208 115 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 115 114 192 15 ./CStatUtilities.c:362 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (mem:DF (plus:DI (reg/v/f:DI 4 si [orig:71 y ] [71])
                (reg:DI 2 cx [orig:58 temp.424 ] [58])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:71 y ] [71])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:58 temp.424 ] [58])
            (nil))))

(jump_insn:HI 192 115 193 15 (set (pc)
        (label_ref 144)) 548 {jump} (nil)
    (nil))
;; End of basic block 15, registers live:
 7 [sp] 23 [xmm2]

(barrier:HI 193 192 118)

;; Start of basic block 16, registers live: 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 25 [xmm4] 37 [r8]
(code_label:HI 118 193 119 16 429 "" [2 uses])

(note:HI 119 118 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note:HI 120 119 121 16 ("./CStatUtilities.c") 363)

(insn:HI 121 120 201 16 ./CStatUtilities.c:363 (set (reg:DI 0 ax [orig:83 i ] [83])
        (sign_extend:DI (reg/v:SI 37 r8 [orig:63 i ] [63]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 37 r8 [orig:63 i ] [63])
        (nil)))

(insn 201 121 123 16 ./CStatUtilities.c:363 (set (reg:DI 1 dx [orig:66 D.5440 ] [66])
        (mult:DI (reg:DI 0 ax [orig:83 i ] [83])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 123 201 202 16 ./CStatUtilities.c:363 (set (reg:DF 24 xmm3 [orig:60 temp.421 ] [60])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:83 i ] [83])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:70 x ] [70])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:83 i ] [83])
        (expr_list:REG_DEAD (reg/v/f:DI 5 di [orig:70 x ] [70])
            (nil))))

(insn 202 123 203 16 ./CStatUtilities.c:363 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 24 xmm3 [orig:60 temp.421 ] [60])
            (reg/v:DF 22 xmm1 [orig:69 v ] [69]))) 31 {*cmpfp_iu_sse} (nil)
    (nil))

(jump_insn 203 202 216 16 ./CStatUtilities.c:363 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 133)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 22 [xmm1] 24 [xmm3] 25 [xmm4]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 17 [flags] 22 [xmm1] 24 [xmm3] 25 [xmm4]
(note 216 203 204 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(jump_insn 204 216 224 17 ./CStatUtilities.c:363 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 133)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 1 [0x1])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4]

;; Start of basic block 18, registers live: 1 [dx] 4 [si] 7 [sp]
(code_label 224 204 129 18 441 "" [1 uses])

(note:HI 129 224 130 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 130 129 194 18 ./CStatUtilities.c:363 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (mem:DF (plus:DI (reg/v/f:DI 4 si [orig:71 y ] [71])
                (reg:DI 1 dx [orig:66 D.5440 ] [66])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:71 y ] [71])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:66 D.5440 ] [66])
            (nil))))

(jump_insn:HI 194 130 195 18 (set (pc)
        (label_ref 144)) 548 {jump} (nil)
    (nil))
;; End of basic block 18, registers live:
 7 [sp] 23 [xmm2]

(barrier:HI 195 194 133)

;; Start of basic block 19, registers live: 1 [dx] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4]
(code_label:HI 133 195 134 19 432 "" [2 uses])

(note:HI 134 133 135 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note:HI 135 134 136 19 ("./CStatUtilities.c") 366)

(insn:HI 136 135 137 19 ./CStatUtilities.c:366 (set (reg:DF 21 xmm0 [orig:64 D.5457 ] [64])
        (mem:DF (plus:DI (reg/v/f:DI 4 si [orig:71 y ] [71])
                (reg:DI 1 dx [orig:66 D.5440 ] [66])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:66 D.5440 ] [66])
        (nil)))

(insn:HI 137 136 138 19 ./CStatUtilities.c:366 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (mem:DF (plus:DI (reg/v/f:DI 4 si [orig:71 y ] [71])
                (reg:DI 2 cx [orig:58 temp.424 ] [58])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 4 si [orig:71 y ] [71])
        (expr_list:REG_DEAD (reg:DI 2 cx [orig:58 temp.424 ] [58])
            (nil))))

(insn:HI 138 137 139 19 ./CStatUtilities.c:366 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (minus:DF (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
            (reg:DF 21 xmm0 [orig:64 D.5457 ] [64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 136 (insn_list:REG_DEP_TRUE 137 (nil)))
    (nil))

(insn:HI 139 138 140 19 ./CStatUtilities.c:366 (set (reg/v:DF 22 xmm1 [orig:69 v ] [69])
        (minus:DF (reg/v:DF 22 xmm1 [orig:69 v ] [69])
            (reg:DF 24 xmm3 [orig:60 temp.421 ] [60]))) 619 {*fop_df_1_sse} (nil)
    (nil))

(insn:HI 140 139 141 19 ./CStatUtilities.c:366 (set (reg:DF 25 xmm4 [orig:59 temp.422 ] [59])
        (minus:DF (reg:DF 25 xmm4 [orig:59 temp.422 ] [59])
            (reg:DF 24 xmm3 [orig:60 temp.421 ] [60]))) 619 {*fop_df_1_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:60 temp.421 ] [60])
        (nil)))

(insn:HI 141 140 142 19 ./CStatUtilities.c:366 (set (reg/v:DF 22 xmm1 [orig:69 v ] [69])
        (div:DF (reg/v:DF 22 xmm1 [orig:69 v ] [69])
            (reg:DF 25 xmm4 [orig:59 temp.422 ] [59]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 139 (insn_list:REG_DEP_TRUE 140 (nil)))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [orig:59 temp.422 ] [59])
        (nil)))

(insn:HI 142 141 143 19 ./CStatUtilities.c:366 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (mult:DF (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
            (reg/v:DF 22 xmm1 [orig:69 v ] [69]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 138 (insn_list:REG_DEP_TRUE 141 (nil)))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:69 v ] [69])
        (nil)))

(insn:HI 143 142 144 19 ./CStatUtilities.c:366 (set (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (plus:DF (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
            (reg:DF 21 xmm0 [orig:64 D.5457 ] [64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 142 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:64 D.5457 ] [64])
        (nil)))
;; End of basic block 19, registers live:
 7 [sp] 23 [xmm2]

;; Start of basic block 20, registers live: 7 [sp] 23 [xmm2]
(code_label:HI 144 143 145 20 417 "" [4 uses])

(note:HI 145 144 149 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note:HI 149 145 150 20 NOTE_INSN_FUNCTION_END)

(note:HI 150 149 152 20 ("./CStatUtilities.c") 367)

(insn:HI 152 150 158 20 ./CStatUtilities.c:367 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 23 xmm2 [orig:67 D.5437 ] [67])
        (nil)))

(insn 158 152 219 20 ./CStatUtilities.c:367 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 152 (nil))
    (nil))

(note 219 158 220 20 NOTE_INSN_EPILOGUE_BEG)

(insn 220 219 221 20 ./CStatUtilities.c:367 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn 221 220 222 20 ./CStatUtilities.c:367 (return) -1 (nil)
    (nil))
;; End of basic block 20, registers live:
 7 [sp] 21 [xmm0]

(barrier 222 221 199)

(note 199 222 0 NOTE_INSN_DELETED)


;; Function quantileNormalize (quantileNormalize)


110 basic blocks, 170 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 63, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [99.0%]  1 [1.0%]  (fallthru)
Registers live at start: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1.
Predecessors:  0 [1.0%]  (fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 62, maybe hot.
Predecessors:  0 [99.0%] 
Successors:  5 [1.0%]  3 [99.0%]  (fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 62, maybe hot.
Predecessors:  2 [99.0%]  (fallthru)
Successors:  6 [96.7%]  4 [3.3%]  (fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 2.
Predecessors:  3 [3.3%]  (fallthru)
Successors:  14 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 1.
Predecessors:  2 [1.0%] 
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 60, maybe hot.
Predecessors:  3 [96.7%] 
Successors:  7 [100.0%]  (fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 7 prev 6, next 8, loop_depth 1, count 0, freq 1134, maybe hot.
Predecessors:  6 [100.0%]  (fallthru) 13 [96.7%]  (dfs_back)
Successors:  9 [99.0%]  8 [1.0%]  (fallthru,loop_exit)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 11, maybe hot.
Predecessors:  7 [1.0%]  (fallthru,loop_exit)
Successors: 
Registers live at start: 0 [ax] 7 [sp]
Registers live at end: 7 [sp]

Basic block 9 prev 8, next 10, loop_depth 1, count 0, freq 1122, maybe hot.
Predecessors:  7 [99.0%] 
Successors:  12 [1.0%]  (loop_exit) 10 [99.0%]  (fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 10 prev 9, next 11, loop_depth 1, count 0, freq 1111, maybe hot.
Predecessors:  9 [99.0%]  (fallthru)
Successors:  93 [90.0%]  11 [10.0%]  (fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 11 prev 10, next 12, loop_depth 1, count 0, freq 111, maybe hot.
Predecessors:  10 [10.0%]  (fallthru)
Successors:  13 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 11, maybe hot.
Predecessors:  9 [1.0%]  (loop_exit)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 13 prev 12, next 14, loop_depth 1, count 0, freq 1111, maybe hot.
Predecessors:  11 [100.0%]  108 [10.0%]  (loop_exit) 93 [10.0%]  107 [10.0%] 
Successors:  7 [96.7%]  (dfs_back) 14 [3.3%]  (fallthru,loop_exit)
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 39, maybe hot.
Predecessors:  4 [100.0%]  13 [3.3%]  (fallthru,loop_exit)
Successors:  17 [90.0%]  15 [10.0%]  (fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 4.
Predecessors:  14 [10.0%]  (fallthru)
Successors:  19 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 41 [r12] 42 [r13]

Basic block 16 prev 15, next 17, loop_depth 1, count 0, freq 351, maybe hot.
Predecessors:  17 [10.0%]  74 [10.0%]  (loop_exit) 59 [10.0%]  73 [10.0%] 
Successors:  19 [10.0%]  (loop_exit) 17 [90.0%]  (fallthru,dfs_back)
Registers live at start: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 127, should be 351

Basic block 17 prev 16, next 18, loop_depth 1, count 0, freq 351, maybe hot.
Predecessors:  16 [90.0%]  (fallthru,dfs_back) 14 [90.0%] 
Successors:  16 [10.0%]  18 [90.0%]  (fallthru)
Registers live at start: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

Basic block 18 prev 17, next 19, loop_depth 1, count 0, freq 316, maybe hot.
Predecessors:  17 [90.0%]  (fallthru)
Successors:  76 [100.0%] 
Registers live at start: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 39, maybe hot.
Predecessors:  16 [10.0%]  (loop_exit) 15 [100.0%] 
Successors:  22 [90.0%]  20 [10.0%]  (fallthru)
Registers live at start: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 4.
Predecessors:  19 [10.0%]  (fallthru)
Successors:  24 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 21 prev 20, next 22, loop_depth 1, count 0, freq 351, maybe hot.
Predecessors:  22 [10.0%]  57 [10.0%]  (loop_exit) 42 [10.0%]  56 [10.0%] 
Successors:  25 [10.0%]  (loop_exit) 22 [90.0%]  (fallthru,dfs_back)
Registers live at start: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 127, should be 351

Basic block 22 prev 21, next 23, loop_depth 1, count 0, freq 351, maybe hot.
Predecessors:  21 [90.0%]  (fallthru,dfs_back) 19 [90.0%] 
Successors:  21 [10.0%]  23 [90.0%]  (fallthru)
Registers live at start: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 23 prev 22, next 24, loop_depth 1, count 0, freq 316, maybe hot.
Predecessors:  22 [90.0%]  (fallthru)
Successors:  42 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 24 prev 23, next 25, loop_depth 0, count 0, freq 39, maybe hot.
Predecessors:  39 [10.0%]  40 [10.0%]  (loop_exit) 25 [10.0%]  20 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 25 prev 24, next 26, loop_depth 0, count 0, freq 35, maybe hot.
Predecessors:  21 [10.0%]  (loop_exit)
Successors:  26 [90.0%]  (fallthru,dfs_back) 24 [10.0%] 
Registers live at start: 7 [sp] 41 [r12] 42 [r13]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 26 prev 25, next 27, loop_depth 0, count 0, freq 27, maybe hot.
Predecessors:  25 [90.0%]  (fallthru,dfs_back)
Successors:  27 [87.5%]  (fallthru) 40 [12.5%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 27 prev 26, next 28, loop_depth 0, count 0, freq 27, maybe hot.
Predecessors:  26 [87.5%]  (fallthru)
Successors:  28 [85.7%]  (fallthru) 39 [14.3%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 28 prev 27, next 29, loop_depth 0, count 0, freq 26, maybe hot.
Predecessors:  27 [85.7%]  (fallthru)
Successors:  29 [83.3%]  (fallthru) 38 [16.7%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 29 prev 28, next 30, loop_depth 0, count 0, freq 24, maybe hot.
Predecessors:  28 [83.3%]  (fallthru)
Successors:  30 [80.0%]  (fallthru) 37 [20.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 30 prev 29, next 31, loop_depth 0, count 0, freq 21, maybe hot.
Predecessors:  29 [80.0%]  (fallthru)
Successors:  31 [75.0%]  (fallthru) 36 [25.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 31 prev 30, next 32, loop_depth 0, count 0, freq 16, maybe hot.
Predecessors:  30 [75.0%]  (fallthru)
Successors:  32 [66.7%]  (fallthru) 35 [33.3%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 32 prev 31, next 33, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  31 [66.7%]  (fallthru)
Successors:  33 [50.0%]  (fallthru) 34 [50.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

Basic block 33 prev 32, next 34, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  32 [50.0%]  (fallthru)
Successors:  34 [100.0%]  (fallthru)
Registers live at start: 7 [sp] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 34 prev 33, next 35, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  33 [100.0%]  (fallthru) 32 [50.0%] 
Successors:  35 [100.0%]  (fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 35 prev 34, next 36, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  34 [100.0%]  (fallthru) 31 [33.3%] 
Successors:  36 [100.0%]  (fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 36 prev 35, next 37, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  35 [100.0%]  (fallthru) 30 [25.0%] 
Successors:  37 [100.0%]  (fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 37 prev 36, next 38, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  36 [100.0%]  (fallthru) 29 [20.0%] 
Successors:  38 [100.0%]  (fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 38 prev 37, next 39, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  37 [100.0%]  (fallthru) 28 [16.7%] 
Successors:  39 [100.0%]  (fallthru)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 39 prev 38, next 40, loop_depth 0, count 0, freq 32, maybe hot.
Predecessors:  38 [100.0%]  (fallthru) 27 [14.3%] 
Successors:  40 [90.0%]  (fallthru,dfs_back) 24 [10.0%] 
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 40 prev 39, next 41, loop_depth 1, count 0, freq 36, maybe hot.
Predecessors:  39 [90.0%]  (fallthru,dfs_back) 41 [100.0%]  26 [12.5%] 
Successors:  41 [90.0%]  (fallthru,dfs_back) 24 [10.0%]  (loop_exit)
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 41 prev 40, next 42, loop_depth 1, count 0, freq 32, maybe hot.
Predecessors:  40 [90.0%]  (fallthru,dfs_back)
Successors:  40 [100.0%] 
Registers live at start: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 7 [sp] 42 [r13] 43 [r14]

Basic block 42 prev 41, next 43, loop_depth 1, count 0, freq 316, maybe hot.
Predecessors:  23 [100.0%] 
Successors:  43 [90.0%]  (fallthru,dfs_back) 21 [10.0%] 
Registers live at start: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 43 prev 42, next 44, loop_depth 1, count 0, freq 243, maybe hot.
Predecessors:  42 [90.0%]  (fallthru,dfs_back)
Successors:  44 [87.5%]  (fallthru) 57 [12.5%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 44 prev 43, next 45, loop_depth 1, count 0, freq 237, maybe hot.
Predecessors:  43 [87.5%]  (fallthru)
Successors:  45 [85.7%]  (fallthru) 56 [14.3%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 45 prev 44, next 46, loop_depth 1, count 0, freq 227, maybe hot.
Predecessors:  44 [85.7%]  (fallthru)
Successors:  46 [83.3%]  (fallthru) 55 [16.7%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 46 prev 45, next 47, loop_depth 1, count 0, freq 213, maybe hot.
Predecessors:  45 [83.3%]  (fallthru)
Successors:  47 [80.0%]  (fallthru) 54 [20.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 47 prev 46, next 48, loop_depth 1, count 0, freq 189, maybe hot.
Predecessors:  46 [80.0%]  (fallthru)
Successors:  48 [75.0%]  (fallthru) 53 [25.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 48 prev 47, next 49, loop_depth 1, count 0, freq 142, maybe hot.
Predecessors:  47 [75.0%]  (fallthru)
Successors:  49 [66.7%]  (fallthru) 52 [33.3%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 49 prev 48, next 50, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  48 [66.7%]  (fallthru)
Successors:  50 [50.0%]  (fallthru) 51 [50.0%] 
Registers live at start: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 95, should be 284

Basic block 50 prev 49, next 51, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  49 [50.0%]  (fallthru)
Successors:  51 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 142, should be 284

Basic block 51 prev 50, next 52, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  50 [100.0%]  (fallthru) 49 [50.0%] 
Successors:  52 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 426, should be 284

Basic block 52 prev 51, next 53, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  51 [100.0%]  (fallthru) 48 [33.3%] 
Successors:  53 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 53 prev 52, next 54, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  52 [100.0%]  (fallthru) 47 [25.0%] 
Successors:  54 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 54 prev 53, next 55, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  53 [100.0%]  (fallthru) 46 [20.0%] 
Successors:  55 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 55 prev 54, next 56, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  54 [100.0%]  (fallthru) 45 [16.7%] 
Successors:  56 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 56 prev 55, next 57, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  55 [100.0%]  (fallthru) 44 [14.3%] 
Successors:  57 [90.0%]  (fallthru,dfs_back) 21 [10.0%] 
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 57 prev 56, next 58, loop_depth 2, count 0, freq 320, maybe hot.
Predecessors:  56 [90.0%]  (fallthru,dfs_back) 58 [100.0%]  43 [12.5%] 
Successors:  58 [90.0%]  (fallthru,dfs_back) 21 [10.0%]  (loop_exit)
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 574, should be 320

Basic block 58 prev 57, next 59, loop_depth 2, count 0, freq 288, maybe hot.
Predecessors:  57 [90.0%]  (fallthru,dfs_back)
Successors:  57 [100.0%] 
Registers live at start: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
Registers live at end: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

Basic block 59 prev 58, next 60, loop_depth 1, count 0, freq 316, maybe hot.
Predecessors:  90 [10.0%]  76 [10.0%]  91 [10.0%]  (loop_exit)
Successors:  60 [90.0%]  (fallthru,dfs_back) 16 [10.0%] 
Registers live at start: 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 92, should be 316

Basic block 60 prev 59, next 61, loop_depth 1, count 0, freq 243, maybe hot.
Predecessors:  59 [90.0%]  (fallthru,dfs_back)
Successors:  61 [87.5%]  (fallthru) 74 [12.5%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 61 prev 60, next 62, loop_depth 1, count 0, freq 237, maybe hot.
Predecessors:  60 [87.5%]  (fallthru)
Successors:  62 [85.7%]  (fallthru) 73 [14.3%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 62 prev 61, next 63, loop_depth 1, count 0, freq 227, maybe hot.
Predecessors:  61 [85.7%]  (fallthru)
Successors:  63 [83.3%]  (fallthru) 72 [16.7%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 63 prev 62, next 64, loop_depth 1, count 0, freq 213, maybe hot.
Predecessors:  62 [83.3%]  (fallthru)
Successors:  64 [80.0%]  (fallthru) 71 [20.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 64 prev 63, next 65, loop_depth 1, count 0, freq 189, maybe hot.
Predecessors:  63 [80.0%]  (fallthru)
Successors:  65 [75.0%]  (fallthru) 70 [25.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 65 prev 64, next 66, loop_depth 1, count 0, freq 142, maybe hot.
Predecessors:  64 [75.0%]  (fallthru)
Successors:  66 [66.7%]  (fallthru) 69 [33.3%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 66 prev 65, next 67, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  65 [66.7%]  (fallthru)
Successors:  67 [50.0%]  (fallthru) 68 [50.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 95, should be 284

Basic block 67 prev 66, next 68, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  66 [50.0%]  (fallthru)
Successors:  68 [100.0%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 142, should be 284

Basic block 68 prev 67, next 69, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  67 [100.0%]  (fallthru) 66 [50.0%] 
Successors:  69 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 426, should be 284

Basic block 69 prev 68, next 70, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  68 [100.0%]  (fallthru) 65 [33.3%] 
Successors:  70 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 70 prev 69, next 71, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  69 [100.0%]  (fallthru) 64 [25.0%] 
Successors:  71 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 71 prev 70, next 72, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  70 [100.0%]  (fallthru) 63 [20.0%] 
Successors:  72 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 72 prev 71, next 73, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  71 [100.0%]  (fallthru) 62 [16.7%] 
Successors:  73 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 73 prev 72, next 74, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  72 [100.0%]  (fallthru) 61 [14.3%] 
Successors:  74 [90.0%]  (fallthru,dfs_back) 16 [10.0%] 
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 74 prev 73, next 75, loop_depth 2, count 0, freq 320, maybe hot.
Predecessors:  73 [90.0%]  (fallthru,dfs_back) 75 [100.0%]  60 [12.5%] 
Successors:  75 [90.0%]  (fallthru,dfs_back) 16 [10.0%]  (loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 574, should be 320

Basic block 75 prev 74, next 76, loop_depth 2, count 0, freq 288, maybe hot.
Predecessors:  74 [90.0%]  (fallthru,dfs_back)
Successors:  74 [100.0%] 
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

Basic block 76 prev 75, next 77, loop_depth 1, count 0, freq 316, maybe hot.
Predecessors:  18 [100.0%] 
Successors:  77 [90.0%]  (fallthru,dfs_back) 59 [10.0%] 
Registers live at start: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 77 prev 76, next 78, loop_depth 1, count 0, freq 243, maybe hot.
Predecessors:  76 [90.0%]  (fallthru,dfs_back)
Successors:  78 [87.5%]  (fallthru) 91 [12.5%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 78 prev 77, next 79, loop_depth 1, count 0, freq 237, maybe hot.
Predecessors:  77 [87.5%]  (fallthru)
Successors:  79 [85.7%]  (fallthru) 90 [14.3%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 79 prev 78, next 80, loop_depth 1, count 0, freq 227, maybe hot.
Predecessors:  78 [85.7%]  (fallthru)
Successors:  80 [83.3%]  (fallthru) 89 [16.7%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 80 prev 79, next 81, loop_depth 1, count 0, freq 213, maybe hot.
Predecessors:  79 [83.3%]  (fallthru)
Successors:  81 [80.0%]  (fallthru) 88 [20.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 81 prev 80, next 82, loop_depth 1, count 0, freq 189, maybe hot.
Predecessors:  80 [80.0%]  (fallthru)
Successors:  82 [75.0%]  (fallthru) 87 [25.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 82 prev 81, next 83, loop_depth 1, count 0, freq 142, maybe hot.
Predecessors:  81 [75.0%]  (fallthru)
Successors:  83 [66.7%]  (fallthru) 86 [33.3%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 83 prev 82, next 84, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  82 [66.7%]  (fallthru)
Successors:  84 [50.0%]  (fallthru) 85 [50.0%] 
Registers live at start: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 95, should be 284

Basic block 84 prev 83, next 85, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  83 [50.0%]  (fallthru)
Successors:  85 [100.0%]  (fallthru)
Registers live at start: 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 142, should be 284

Basic block 85 prev 84, next 86, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  84 [100.0%]  (fallthru) 83 [50.0%] 
Successors:  86 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 426, should be 284

Basic block 86 prev 85, next 87, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  85 [100.0%]  (fallthru) 82 [33.3%] 
Successors:  87 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 87 prev 86, next 88, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  86 [100.0%]  (fallthru) 81 [25.0%] 
Successors:  88 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 88 prev 87, next 89, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  87 [100.0%]  (fallthru) 80 [20.0%] 
Successors:  89 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 89 prev 88, next 90, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  88 [100.0%]  (fallthru) 79 [16.7%] 
Successors:  90 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 90 prev 89, next 91, loop_depth 1, count 0, freq 284, maybe hot.
Predecessors:  89 [100.0%]  (fallthru) 78 [14.3%] 
Successors:  91 [90.0%]  (fallthru,dfs_back) 59 [10.0%] 
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 91 prev 90, next 92, loop_depth 2, count 0, freq 320, maybe hot.
Predecessors:  90 [90.0%]  (fallthru,dfs_back) 92 [100.0%]  77 [12.5%] 
Successors:  92 [90.0%]  (fallthru,dfs_back) 59 [10.0%]  (loop_exit)
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Invalid sum of incoming frequencies 574, should be 320

Basic block 92 prev 91, next 93, loop_depth 2, count 0, freq 288, maybe hot.
Predecessors:  91 [90.0%]  (fallthru,dfs_back)
Successors:  91 [100.0%] 
Registers live at start: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
Registers live at end: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

Basic block 93 prev 92, next 94, loop_depth 1, count 0, freq 1000, maybe hot.
Predecessors:  10 [90.0%] 
Successors:  94 [90.0%]  (fallthru,dfs_back) 13 [10.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 94 prev 93, next 95, loop_depth 1, count 0, freq 771, maybe hot.
Predecessors:  93 [90.0%]  (fallthru,dfs_back)
Successors:  95 [87.5%]  (fallthru) 108 [12.5%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 900, should be 771

Basic block 95 prev 94, next 96, loop_depth 1, count 0, freq 750, maybe hot.
Predecessors:  94 [87.5%]  (fallthru)
Successors:  96 [85.7%]  (fallthru) 107 [14.3%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 96 prev 95, next 97, loop_depth 1, count 0, freq 720, maybe hot.
Predecessors:  95 [85.7%]  (fallthru)
Successors:  97 [83.3%]  (fallthru) 106 [16.7%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 97 prev 96, next 98, loop_depth 1, count 0, freq 675, maybe hot.
Predecessors:  96 [83.3%]  (fallthru)
Successors:  98 [80.0%]  (fallthru) 105 [20.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 98 prev 97, next 99, loop_depth 1, count 0, freq 600, maybe hot.
Predecessors:  97 [80.0%]  (fallthru)
Successors:  99 [75.0%]  (fallthru) 104 [25.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 99 prev 98, next 100, loop_depth 1, count 0, freq 450, maybe hot.
Predecessors:  98 [75.0%]  (fallthru)
Successors:  100 [66.7%]  (fallthru) 103 [33.3%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

Basic block 100 prev 99, next 101, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  99 [66.7%]  (fallthru)
Successors:  101 [50.0%]  (fallthru) 102 [50.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 300, should be 900

Basic block 101 prev 100, next 102, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  100 [50.0%]  (fallthru)
Successors:  102 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 450, should be 900

Basic block 102 prev 101, next 103, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  101 [100.0%]  (fallthru) 100 [50.0%] 
Successors:  103 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 103 prev 102, next 104, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  102 [100.0%]  (fallthru) 99 [33.3%] 
Successors:  104 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 104 prev 103, next 105, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  103 [100.0%]  (fallthru) 98 [25.0%] 
Successors:  105 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 105 prev 104, next 106, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  104 [100.0%]  (fallthru) 97 [20.0%] 
Successors:  106 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 106 prev 105, next 107, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  105 [100.0%]  (fallthru) 96 [16.7%] 
Successors:  107 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 107 prev 106, next 108, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  106 [100.0%]  (fallthru) 95 [14.3%] 
Successors:  108 [90.0%]  (fallthru,dfs_back) 13 [10.0%] 
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 108 prev 107, next 109, loop_depth 2, count 0, freq 1013, maybe hot.
Predecessors:  107 [90.0%]  (fallthru,dfs_back) 109 [100.0%]  94 [12.5%] 
Successors:  109 [90.0%]  (fallthru,dfs_back) 13 [10.0%]  (loop_exit)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Invalid sum of incoming frequencies 1817, should be 1013

Basic block 109 prev 108, next -2, loop_depth 2, count 0, freq 911, maybe hot.
Predecessors:  108 [90.0%]  (fallthru,dfs_back)
Successors:  108 [100.0%] 
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]



try_optimize_cfg iteration 1

Forwarding edge 3->4 to 14 failed.
Forwarding edge 14->15 to 19 failed.
Forwarding edge 17->18 to 76 failed.
Conditionals in bb 14 and 16 match.
Forwarding edge 19->20 to 24 failed.
Conditionals in bb 14 and 16 match.
Forwarding edge 22->23 to 42 failed.
Forwarding edge 40->41 to 40 failed.
Conditionals in bb 40 and 39 match.
Forwarding edge 57->58 to 57 failed.
Conditionals in bb 57 and 56 match.
Forwarding edge 74->75 to 74 failed.
Conditionals in bb 74 and 73 match.
Forwarding edge 91->92 to 91 failed.
Conditionals in bb 91 and 90 match.
Forwarding edge 108->109 to 108 failed.
Conditionals in bb 108 and 107 match.
Splitting bb 5 before 7 insns
Cross jumping from bb 1 to bb 5; 7 common insns
Cross jumping from bb 12 to bb 110; 7 common insns


try_optimize_cfg iteration 2

Forwarding edge 3->4 to 14 failed.
Forwarding edge 14->15 to 19 failed.
Forwarding edge 17->18 to 76 failed.
Forwarding edge 19->20 to 24 failed.
Forwarding edge 22->23 to 42 failed.
Forwarding edge 40->41 to 40 failed.
Forwarding edge 57->58 to 57 failed.
Forwarding edge 74->75 to 74 failed.
Forwarding edge 91->92 to 91 failed.
Forwarding edge 108->109 to 108 failed.
(note:HI 1 0 9 ("./CStatUtilities.c") 262)

;; Start of basic block 0, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 9 1 2069 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn/f 2069 9 2070 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 44 r15)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 44 r15)
        (nil)))

(insn/f 2070 2069 2071 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn/f 2071 2070 2072 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn/f 2072 2071 2073 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f 2073 2072 2074 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f 2074 2073 2075 0 ./CStatUtilities.c:262 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f 2075 2074 2076 0 ./CStatUtilities.c:262 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -40 [0xffffffffffffffd8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 2076 2075 4 0 NOTE_INSN_PROLOGUE_END)

(insn:HI 4 2076 5 0 ./CStatUtilities.c:262 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [31 m+0 S8 A8])
        (reg:DI 5 di [ m ])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [ m ])
        (nil)))

(insn:HI 5 4 6 0 ./CStatUtilities.c:262 (set (reg/v:SI 6 bp [orig:93 nrows ] [93])
        (reg:SI 4 si [ nrows ])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [ nrows ])
        (nil)))

(insn:HI 6 5 7 0 ./CStatUtilities.c:262 (set (reg/v:SI 42 r13 [orig:94 ncols ] [94])
        (reg:SI 1 dx [ ncols ])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [ ncols ])
        (nil)))

(note:HI 7 6 11 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 11 7 12 0 ("./CStatUtilities.c") 265)

(insn:HI 12 11 2068 0 ./CStatUtilities.c:265 (set (reg:DI 0 ax [orig:95 ncols ] [95])
        (sign_extend:DI (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 6 (nil))
    (nil))

(insn 2068 12 14 0 ./CStatUtilities.c:265 (set (reg:DI 3 bx [orig:90 D.5383 ] [90])
        (mult:DI (reg:DI 0 ax [orig:95 ncols ] [95])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:95 ncols ] [95])
        (nil)))

(insn:HI 14 2068 15 0 ./CStatUtilities.c:265 (set (reg:DI 5 di [ D.5383 ])
        (reg:DI 3 bx [orig:90 D.5383 ] [90])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 13 (nil))
    (nil))

(call_insn:HI 15 14 16 0 ./CStatUtilities.c:265 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b4e9c47b400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 14 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.5383 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.5383 ]))
        (nil)))

(insn:HI 16 15 18 0 ./CStatUtilities.c:265 (set (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 15 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 96)
            (nil))))

(note:HI 18 16 19 0 ("./CStatUtilities.c") 266)

(insn:HI 19 18 20 0 ./CStatUtilities.c:266 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 16 (nil))
    (nil))

(jump_insn:HI 20 19 22 0 ./CStatUtilities.c:266 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 19 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9900 [0x26ac])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]

;; Start of basic block 1, registers live: 7 [sp]
(note:HI 22 20 23 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:HI 23 22 2090 1 ./CStatUtilities.c:266 (set (reg:SI 2 cx)
        (const_int 266 [0x10a])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 2090 23 2091 1 (set (pc)
        (label_ref 2089)) -1 (nil)
    (nil))
;; End of basic block 1, registers live:
 2 [cx] 7 [sp]

(barrier 2091 2090 32)

;; Start of basic block 2, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(code_label:HI 32 2091 33 2 446 "" [1 uses])

(note:HI 33 32 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 34 33 35 2 ("./CStatUtilities.c") 269)

(insn:HI 35 34 36 2 ./CStatUtilities.c:269 (set (reg:DI 5 di [ D.5383 ])
        (reg:DI 3 bx [orig:90 D.5383 ] [90])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx [orig:90 D.5383 ] [90])
        (nil)))

(call_insn:HI 36 35 37 2 ./CStatUtilities.c:269 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b4e9c47b400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 35 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.5383 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.5383 ]))
        (nil)))

(insn:HI 37 36 39 2 ./CStatUtilities.c:269 (set (mem/f/c:DI (reg/f:DI 7 sp) [32 S8 A8])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 36 (nil))
    (expr_list:REG_NOALIAS (mem/f/c:DI (reg/f:DI 7 sp) [32 S8 A8])
        (nil)))

(note:HI 39 37 40 2 ("./CStatUtilities.c") 270)

(insn:HI 40 39 41 2 ./CStatUtilities.c:270 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 0 ax)
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (insn_list:REG_DEP_TRUE 37 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(jump_insn:HI 41 40 44 2 ./CStatUtilities.c:270 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 40 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 2, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(note:HI 44 41 43 ("./CStatUtilities.c") 265)

;; Start of basic block 3, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(note:HI 43 44 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:HI 45 43 46 3 ./CStatUtilities.c:265 (set (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 t+0 S8 A8])
        (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 46 45 48 3 ("./CStatUtilities.c") 269)

(note:HI 48 46 49 3 ("./CStatUtilities.c") 273)

(insn:HI 49 48 50 3 ./CStatUtilities.c:273 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 42 r13 [orig:94 ncols ] [94])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 50 49 1836 3 ./CStatUtilities.c:273 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 49 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9667 [0x25c3])
            (nil))))
;; End of basic block 3, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13]

;; Start of basic block 4, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(note:HI 1836 50 1837 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 1837 1836 1838 4 (set (pc)
        (label_ref 165)) 548 {jump} (nil)
    (nil))
;; End of basic block 4, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(barrier:HI 1838 1837 54)

;; Start of basic block 5, registers live: 7 [sp]
(code_label:HI 54 1838 55 5 448 "" [1 uses])

(note:HI 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 56 55 57 5 ("./CStatUtilities.c") 270)

(insn:HI 57 56 2089 5 ./CStatUtilities.c:270 (set (reg:SI 2 cx)
        (const_int 270 [0x10e])) 40 {*movsi_1} (nil)
    (nil))
;; End of basic block 5, registers live:
 2 [cx] 7 [sp]

;; Start of basic block 110, registers live: 2 [cx] 7 [sp]
(code_label 2089 57 2087 110 642 "" [2 uses])

(note 2087 2089 58 110 [bb 110] NOTE_INSN_BASIC_BLOCK)

(insn:HI 58 2087 59 110 ./CStatUtilities.c:270 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2] <string_cst 0x2b4e9cb78440>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 59 58 60 110 ./CStatUtilities.c:270 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2] <string_cst 0x2b4e9c8c93f0>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 60 59 61 110 ./CStatUtilities.c:270 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b4e9c5c1e70 stderr>) [17 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 61 60 62 110 ./CStatUtilities.c:270 (set (reg:QI 0 ax)
        (const_int 0 [0x0])) 55 {*movqi_1} (nil)
    (nil))

(call_insn:HI 62 61 63 110 ./CStatUtilities.c:270 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b4e9c45e700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 57 (insn_list:REG_DEP_TRUE 58 (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_TRUE 61 (nil))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:HI 63 62 64 110 ./CStatUtilities.c:270 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(call_insn:HI 64 63 65 110 ./CStatUtilities.c:270 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b4e9c475100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 63 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 110, registers live:
 7 [sp]

(barrier:HI 65 64 66)

;; Start of basic block 6, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(code_label:HI 66 65 67 6 450 "" [1 uses])

(note:HI 67 66 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 68 67 1970 6 ./CStatUtilities.c:270 (set (reg:DI 44 r15 [orig:79 pretmp.465 ] [79])
        (sign_extend:DI (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 1970 68 69 6 ./CStatUtilities.c:270 (set (reg:DI 0 ax)
        (reg:DI 44 r15 [orig:79 pretmp.465 ] [79])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 69 1970 1971 6 ./CStatUtilities.c:270 (parallel [
            (set (reg:DI 0 ax)
                (ashift:DI (reg:DI 0 ax)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 68 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1971 69 70 6 ./CStatUtilities.c:270 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [28 pretmp.466+0 S8 A8])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(note:HI 70 1971 2067 6 ("./CStatUtilities.c") 277)

(insn 2067 70 1972 6 ./CStatUtilities.c:277 (set (reg:DI 1 dx)
        (mult:DI (reg:DI 44 r15 [orig:79 pretmp.465 ] [79])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 1972 2067 72 6 ./CStatUtilities.c:277 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [30 D.5398+0 S8 A8])
        (reg:DI 1 dx)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (nil)))

(insn:HI 72 1972 73 6 ./CStatUtilities.c:277 (set (reg/v:SI 43 r14 [orig:60 col.561 ] [60])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 73 72 302 6 ./CStatUtilities.c:277 (set (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))
;; End of basic block 6, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 302 73 74 NOTE_INSN_LOOP_BEG)

;; Start of basic block 7, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 74 302 75 7 452 "" [1 uses])

(note:HI 75 74 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 76 75 77 7 ("./CStatUtilities.c") 275)

(insn:HI 77 76 78 7 ./CStatUtilities.c:275 (set (reg:DI 5 di [ pretmp.466 ])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [28 pretmp.466+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 78 77 81 7 ./CStatUtilities.c:275 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b4e9c47b400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 77 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ pretmp.466 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ pretmp.466 ]))
        (nil)))

(note:HI 81 78 83 7 ("./CStatUtilities.c") 262)

(note:HI 83 81 84 7 ("./CStatUtilities.c") 275)

(insn:HI 84 83 85 7 ./CStatUtilities.c:275 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])) [24 S8 A64])
        (reg/f:DI 0 ax [109])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 79 (nil))
    (nil))

(note:HI 85 84 86 7 ("./CStatUtilities.c") 276)

(insn:HI 86 85 87 7 ./CStatUtilities.c:276 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [109])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (nil))

(jump_insn:HI 87 86 89 7 ./CStatUtilities.c:276 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 86 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9900 [0x26ac])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 8, registers live: 0 [ax] 7 [sp]
(note:HI 89 87 90 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 90 89 91 8 ./CStatUtilities.c:276 (set (reg:SI 2 cx)
        (const_int 276 [0x114])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 91 90 92 8 ./CStatUtilities.c:276 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2] <string_cst 0x2b4e9cb78440>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 92 91 93 8 ./CStatUtilities.c:276 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2] <string_cst 0x2b4e9c8c93f0>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 93 92 95 8 ./CStatUtilities.c:276 (set (reg:DI 5 di [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b4e9c5c1e70 stderr>) [17 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 95 93 96 8 ./CStatUtilities.c:276 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fprintf") [flags 0x41] <function_decl 0x2b4e9c45e700 fprintf>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 91 (insn_list:REG_DEP_TRUE 92 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 94 (nil))))))
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di [ stderr ])
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ stderr ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn:HI 96 95 97 8 ./CStatUtilities.c:276 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(call_insn:HI 97 96 98 8 ./CStatUtilities.c:276 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b4e9c475100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 96 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 8, registers live:
 7 [sp]

(barrier:HI 98 97 99)

;; Start of basic block 9, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 99 98 100 9 453 "" [1 uses])

(note:HI 100 99 101 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note:HI 101 100 102 9 ("./CStatUtilities.c") 277)

(insn:HI 102 101 103 9 ./CStatUtilities.c:277 (set (reg:DI 5 di [ D.5398 ])
        (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [30 D.5398+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 103 102 106 9 ./CStatUtilities.c:277 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b4e9c47b400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 102 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ D.5398 ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ D.5398 ]))
        (nil)))

(note:HI 106 103 108 9 ("./CStatUtilities.c") 262)

(note:HI 108 106 1973 9 ("./CStatUtilities.c") 277)

(insn 1973 108 109 9 ./CStatUtilities.c:277 (set (reg:DI 1 dx)
        (mem/f/c:DI (reg/f:DI 7 sp) [32 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 109 1973 110 9 ./CStatUtilities.c:277 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 8 [0x8]))
                (reg:DI 1 dx)) [25 S8 A64])
        (reg/f:DI 0 ax [99])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 104 (nil))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (nil)))

(note:HI 110 109 111 9 ("./CStatUtilities.c") 278)

(insn:HI 111 110 112 9 ./CStatUtilities.c:278 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [99])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 0 ax [99])
        (nil)))

(jump_insn:HI 112 111 115 9 ./CStatUtilities.c:278 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 111 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 100 [0x64])
            (nil))))
;; End of basic block 9, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 115 112 114 ("./CStatUtilities.c") 280)

;; Start of basic block 10, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 114 115 116 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 116 114 117 10 ./CStatUtilities.c:280 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 6 bp [orig:93 nrows ] [93])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 117 116 120 10 ./CStatUtilities.c:280 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 133)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 116 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 10, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 11, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 120 117 317 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 317 120 1839 11 (set (reg/f:DI 5 di [144])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(jump_insn:HI 1839 317 1840 11 (set (pc)
        (label_ref 151)) 548 {jump} (nil)
    (nil))
;; End of basic block 11, registers live:
 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier:HI 1840 1839 121)

;; Start of basic block 12, registers live: 7 [sp]
(code_label:HI 121 1840 122 12 455 "" [1 uses])

(note:HI 122 121 123 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note:HI 123 122 124 12 ("./CStatUtilities.c") 278)

(insn:HI 124 123 2093 12 ./CStatUtilities.c:278 (set (reg:SI 2 cx)
        (const_int 278 [0x116])) 40 {*movsi_1} (nil)
    (nil))

(jump_insn 2093 124 2094 12 (set (pc)
        (label_ref 2089)) -1 (nil)
    (nil))
;; End of basic block 12, registers live:
 2 [cx] 7 [sp]

(barrier 2094 2093 300)

(note:HI 300 2094 301 NOTE_INSN_LOOP_BEG)

(note:HI 301 300 151 NOTE_INSN_LOOP_END)

;; Start of basic block 13, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 151 301 152 13 458 "" [4 uses])

(note:HI 152 151 153 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note:HI 153 152 155 13 ("./CStatUtilities.c") 287)

(insn:HI 155 153 156 13 ./CStatUtilities.c:287 (set (reg:DI 2 cx)
        (symbol_ref:DI ("compareIndexedData") [flags 0x3] <function_decl 0x2b4e9c7f9700 compareIndexedData>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 156 155 157 13 ./CStatUtilities.c:287 (set (reg:DI 1 dx)
        (const_int 16 [0x10])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 157 156 159 13 ./CStatUtilities.c:287 (set (reg:DI 4 si [ pretmp.465 ])
        (reg:DI 44 r15 [orig:79 pretmp.465 ] [79])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 159 157 160 13 ./CStatUtilities.c:287 (call (mem:QI (symbol_ref:DI ("qsort") [flags 0x41] <function_decl 0x2b4e9c73d700 qsort>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 155 (insn_list:REG_DEP_TRUE 156 (insn_list:REG_DEP_TRUE 157 (insn_list:REG_DEP_TRUE 158 (nil)))))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si [ pretmp.465 ])
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ pretmp.465 ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(note:HI 160 159 161 13 ("./CStatUtilities.c") 273)

(insn:HI 161 160 162 13 ./CStatUtilities.c:273 (parallel [
            (set (reg/v:SI 43 r14 [orig:60 col.561 ] [60])
                (plus:SI (reg/v:SI 43 r14 [orig:60 col.561 ] [60])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 162 161 163 13 ./CStatUtilities.c:273 (parallel [
            (set (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                (plus:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 163 162 164 13 ./CStatUtilities.c:273 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:60 col.561 ] [60])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 161 (nil))
    (nil))

(jump_insn:HI 164 163 303 13 ./CStatUtilities.c:273 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 74)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 163 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9667 [0x25c3])
            (nil))))
;; End of basic block 13, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(note:HI 303 164 165 NOTE_INSN_LOOP_END)

;; Start of basic block 14, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(code_label:HI 165 303 166 14 451 "" [1 uses])

(note:HI 166 165 167 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note:HI 167 166 172 14 ("./CStatUtilities.c") 293)

(insn:HI 172 167 173 14 ./CStatUtilities.c:293 (set (reg/v:SI 37 r8 [orig:65 row.550 ] [65])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 173 172 168 14 ./CStatUtilities.c:293 (set (reg:DI 4 si [orig:73 ivtmp.529 ] [73])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 168 173 169 14 ./CStatUtilities.c:293 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 6 bp [orig:93 nrows ] [93])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 169 168 1962 14 ./CStatUtilities.c:293 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 210)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 168 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 14, registers live:
 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 15, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(note:HI 1962 169 1963 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 1963 1962 1964 15 (set (pc)
        (label_ref 223)) 548 {jump} (nil)
    (nil))
;; End of basic block 15, registers live:
 6 [bp] 7 [sp] 41 [r12] 42 [r13]

(barrier:HI 1964 1963 304)

(note:HI 304 1964 308 NOTE_INSN_LOOP_BEG)

(note:HI 308 304 305 NOTE_INSN_LOOP_BEG)

(note:HI 305 308 306 NOTE_INSN_LOOP_END)

(note:HI 306 305 307 NOTE_INSN_LOOP_BEG)

(note:HI 307 306 203 NOTE_INSN_LOOP_END)

;; Start of basic block 16, registers live: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 203 307 204 16 466 "" [4 uses])

(note:HI 204 203 205 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note:HI 205 204 206 16 ("./CStatUtilities.c") 293)

(insn:HI 206 205 207 16 ./CStatUtilities.c:293 (parallel [
            (set (reg/v:SI 37 r8 [orig:65 row.550 ] [65])
                (plus:SI (reg/v:SI 37 r8 [orig:65 row.550 ] [65])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 207 206 208 16 ./CStatUtilities.c:293 (parallel [
            (set (reg:DI 4 si [orig:73 ivtmp.529 ] [73])
                (plus:DI (reg:DI 4 si [orig:73 ivtmp.529 ] [73])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 208 207 209 16 ./CStatUtilities.c:293 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:65 row.550 ] [65])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 206 (nil))
    (nil))

(jump_insn:HI 209 208 210 16 ./CStatUtilities.c:293 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 223)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 208 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 16, registers live:
 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 17, registers live: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 210 209 211 17 462 "" [1 uses])

(note:HI 211 210 212 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 212 211 213 17 ("./CStatUtilities.c") 297)

(insn:HI 213 212 214 17 ./CStatUtilities.c:297 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 42 r13 [orig:94 ncols ] [94])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 214 213 1924 17 ./CStatUtilities.c:297 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 213 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 17, registers live:
 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 18, registers live: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1924 214 1926 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 1926 1924 1927 18 (set (pc)
        (label_ref 1925)) 548 {jump} (nil)
    (nil))
;; End of basic block 18, registers live:
 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]

(barrier:HI 1927 1926 309)

(note:HI 309 1927 223 76 NOTE_INSN_LOOP_END)

;; Start of basic block 19, registers live: 6 [bp] 7 [sp] 41 [r12] 42 [r13]
(code_label:HI 223 309 224 19 460 "" [2 uses])

(note:HI 224 223 225 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note:HI 225 224 230 19 ("./CStatUtilities.c") 307)

(insn:HI 230 225 231 19 ./CStatUtilities.c:307 (set (reg/v:SI 40 r11 [orig:63 col.558 ] [63])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 231 230 226 19 ./CStatUtilities.c:307 (set (reg:DI 39 r10 [orig:75 ivtmp.511 ] [75])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 226 231 227 19 ./CStatUtilities.c:307 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 42 r13 [orig:94 ncols ] [94])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 227 226 1965 19 ./CStatUtilities.c:307 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 253)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 226 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 19, registers live:
 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 20, registers live: 7 [sp]
(note:HI 1965 227 1966 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 1966 1965 1967 20 (set (pc)
        (label_ref 279)) 548 {jump} (nil)
    (nil))
;; End of basic block 20, registers live:
 7 [sp]

(barrier:HI 1967 1966 310)

(note:HI 310 1967 312 NOTE_INSN_LOOP_BEG)

(note:HI 312 310 311 NOTE_INSN_LOOP_BEG)

(note:HI 311 312 246 NOTE_INSN_LOOP_END)

;; Start of basic block 21, registers live: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 246 311 247 21 472 "" [4 uses])

(note:HI 247 246 248 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note:HI 248 247 249 21 ("./CStatUtilities.c") 307)

(insn:HI 249 248 250 21 ./CStatUtilities.c:307 (parallel [
            (set (reg/v:SI 40 r11 [orig:63 col.558 ] [63])
                (plus:SI (reg/v:SI 40 r11 [orig:63 col.558 ] [63])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 250 249 251 21 ./CStatUtilities.c:307 (parallel [
            (set (reg:DI 39 r10 [orig:75 ivtmp.511 ] [75])
                (plus:DI (reg:DI 39 r10 [orig:75 ivtmp.511 ] [75])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 251 250 252 21 ./CStatUtilities.c:307 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 40 r11 [orig:63 col.558 ] [63])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 249 (nil))
    (nil))

(jump_insn:HI 252 251 253 21 ./CStatUtilities.c:307 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref/s 266)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 251 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 21, registers live:
 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 22, registers live: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 253 252 254 22 470 "" [1 uses])

(note:HI 254 253 255 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note:HI 255 254 256 22 ("./CStatUtilities.c") 309)

(insn:HI 256 255 257 22 ./CStatUtilities.c:309 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 6 bp [orig:93 nrows ] [93])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 257 256 1928 22 ./CStatUtilities.c:309 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 246)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 256 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 22, registers live:
 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 23, registers live: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 1928 257 1930 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 1930 1928 1931 23 (set (pc)
        (label_ref 1929)) 548 {jump} (nil)
    (nil))
;; End of basic block 23, registers live:
 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(barrier:HI 1931 1930 260)

(note:HI 260 1931 313 ("./CStatUtilities.c") 311)

(note:HI 313 260 314 42 NOTE_INSN_LOOP_END)

(note:HI 314 313 315 NOTE_INSN_LOOP_BEG)

(note:HI 315 314 279 NOTE_INSN_LOOP_END)

;; Start of basic block 24, registers live: 7 [sp]
(code_label:HI 279 315 280 24 468 "" [4 uses])

(note:HI 280 279 281 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note:HI 281 280 282 24 ("./CStatUtilities.c") 318)

(insn:HI 282 281 283 24 ./CStatUtilities.c:318 (set (reg:DI 5 di [ t ])
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 24 [0x18])) [29 t+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 283 282 287 24 ./CStatUtilities.c:318 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 282 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ t ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ t ]))
        (nil)))

(note:HI 287 283 288 24 NOTE_INSN_FUNCTION_END)

(note:HI 288 287 290 24 ("./CStatUtilities.c") 321)

(insn:HI 290 288 296 24 ./CStatUtilities.c:321 (set (reg/i:DI 0 ax [ <result> ])
        (mem/f/c:DI (reg/f:DI 7 sp) [32 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 296 290 361 24 ./CStatUtilities.c:321 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 290 (nil))
    (nil))

(note:HI 361 296 364 24 ("./CStatUtilities.c") 317)

(note:HI 364 361 377 24 ("./CStatUtilities.c") 316)

(note:HI 377 364 380 24 ("./CStatUtilities.c") 317)

(note:HI 380 377 397 24 ("./CStatUtilities.c") 316)

(note:HI 397 380 400 24 ("./CStatUtilities.c") 317)

(note:HI 400 397 417 24 ("./CStatUtilities.c") 316)

(note:HI 417 400 420 24 ("./CStatUtilities.c") 317)

(note:HI 420 417 437 24 ("./CStatUtilities.c") 316)

(note:HI 437 420 440 24 ("./CStatUtilities.c") 317)

(note:HI 440 437 457 24 ("./CStatUtilities.c") 316)

(note:HI 457 440 460 24 ("./CStatUtilities.c") 317)

(note:HI 460 457 477 24 ("./CStatUtilities.c") 316)

(note:HI 477 460 480 24 ("./CStatUtilities.c") 317)

(note:HI 480 477 497 24 ("./CStatUtilities.c") 316)

(note:HI 497 480 500 24 ("./CStatUtilities.c") 317)

(note:HI 500 497 271 24 ("./CStatUtilities.c") 316)

(note:HI 271 500 274 24 ("./CStatUtilities.c") 317)

(note:HI 274 271 517 24 ("./CStatUtilities.c") 316)

(note:HI 517 274 520 24 ("./CStatUtilities.c") 317)

(note:HI 520 517 532 24 ("./CStatUtilities.c") 316)

(note:HI 532 520 535 24 ("./CStatUtilities.c") 317)

(note:HI 535 532 547 24 ("./CStatUtilities.c") 316)

(note:HI 547 535 550 24 ("./CStatUtilities.c") 317)

(note:HI 550 547 562 24 ("./CStatUtilities.c") 316)

(note:HI 562 550 565 24 ("./CStatUtilities.c") 317)

(note:HI 565 562 577 24 ("./CStatUtilities.c") 316)

(note:HI 577 565 580 24 ("./CStatUtilities.c") 317)

(note:HI 580 577 592 24 ("./CStatUtilities.c") 316)

(note:HI 592 580 595 24 ("./CStatUtilities.c") 317)

(note:HI 595 592 607 24 ("./CStatUtilities.c") 316)

(note:HI 607 595 610 24 ("./CStatUtilities.c") 317)

(note:HI 610 607 642 24 ("./CStatUtilities.c") 316)

(note:HI 642 610 647 24 ("./CStatUtilities.c") 311)

(note:HI 647 642 660 24 ("./CStatUtilities.c") 309)

(note:HI 660 647 665 24 ("./CStatUtilities.c") 311)

(note:HI 665 660 682 24 ("./CStatUtilities.c") 309)

(note:HI 682 665 687 24 ("./CStatUtilities.c") 311)

(note:HI 687 682 704 24 ("./CStatUtilities.c") 309)

(note:HI 704 687 709 24 ("./CStatUtilities.c") 311)

(note:HI 709 704 726 24 ("./CStatUtilities.c") 309)

(note:HI 726 709 731 24 ("./CStatUtilities.c") 311)

(note:HI 731 726 748 24 ("./CStatUtilities.c") 309)

(note:HI 748 731 753 24 ("./CStatUtilities.c") 311)

(note:HI 753 748 770 24 ("./CStatUtilities.c") 309)

(note:HI 770 753 775 24 ("./CStatUtilities.c") 311)

(note:HI 775 770 792 24 ("./CStatUtilities.c") 309)

(note:HI 792 775 797 24 ("./CStatUtilities.c") 311)

(note:HI 797 792 236 24 ("./CStatUtilities.c") 309)

(note:HI 236 797 241 24 ("./CStatUtilities.c") 311)

(note:HI 241 236 814 24 ("./CStatUtilities.c") 309)

(note:HI 814 241 819 24 ("./CStatUtilities.c") 311)

(note:HI 819 814 831 24 ("./CStatUtilities.c") 309)

(note:HI 831 819 836 24 ("./CStatUtilities.c") 311)

(note:HI 836 831 848 24 ("./CStatUtilities.c") 309)

(note:HI 848 836 853 24 ("./CStatUtilities.c") 311)

(note:HI 853 848 865 24 ("./CStatUtilities.c") 309)

(note:HI 865 853 870 24 ("./CStatUtilities.c") 311)

(note:HI 870 865 882 24 ("./CStatUtilities.c") 309)

(note:HI 882 870 887 24 ("./CStatUtilities.c") 311)

(note:HI 887 882 899 24 ("./CStatUtilities.c") 309)

(note:HI 899 887 904 24 ("./CStatUtilities.c") 311)

(note:HI 904 899 916 24 ("./CStatUtilities.c") 309)

(note:HI 916 904 921 24 ("./CStatUtilities.c") 311)

(note:HI 921 916 188 24 ("./CStatUtilities.c") 309)

(note:HI 188 921 953 24 ("./CStatUtilities.c") 300)

(note:HI 953 188 956 24 ("./CStatUtilities.c") 303)

(note:HI 956 953 969 24 ("./CStatUtilities.c") 302)

(note:HI 969 956 972 24 ("./CStatUtilities.c") 303)

(note:HI 972 969 989 24 ("./CStatUtilities.c") 302)

(note:HI 989 972 992 24 ("./CStatUtilities.c") 303)

(note:HI 992 989 1009 24 ("./CStatUtilities.c") 302)

(note:HI 1009 992 1012 24 ("./CStatUtilities.c") 303)

(note:HI 1012 1009 1029 24 ("./CStatUtilities.c") 302)

(note:HI 1029 1012 1032 24 ("./CStatUtilities.c") 303)

(note:HI 1032 1029 1049 24 ("./CStatUtilities.c") 302)

(note:HI 1049 1032 1052 24 ("./CStatUtilities.c") 303)

(note:HI 1052 1049 1069 24 ("./CStatUtilities.c") 302)

(note:HI 1069 1052 1072 24 ("./CStatUtilities.c") 303)

(note:HI 1072 1069 1089 24 ("./CStatUtilities.c") 302)

(note:HI 1089 1072 1092 24 ("./CStatUtilities.c") 303)

(note:HI 1092 1089 195 24 ("./CStatUtilities.c") 302)

(note:HI 195 1092 198 24 ("./CStatUtilities.c") 303)

(note:HI 198 195 1109 24 ("./CStatUtilities.c") 302)

(note:HI 1109 198 1112 24 ("./CStatUtilities.c") 303)

(note:HI 1112 1109 1124 24 ("./CStatUtilities.c") 302)

(note:HI 1124 1112 1127 24 ("./CStatUtilities.c") 303)

(note:HI 1127 1124 1139 24 ("./CStatUtilities.c") 302)

(note:HI 1139 1127 1142 24 ("./CStatUtilities.c") 303)

(note:HI 1142 1139 1154 24 ("./CStatUtilities.c") 302)

(note:HI 1154 1142 1157 24 ("./CStatUtilities.c") 303)

(note:HI 1157 1154 1169 24 ("./CStatUtilities.c") 302)

(note:HI 1169 1157 1172 24 ("./CStatUtilities.c") 303)

(note:HI 1172 1169 1184 24 ("./CStatUtilities.c") 302)

(note:HI 1184 1172 1187 24 ("./CStatUtilities.c") 303)

(note:HI 1187 1184 1199 24 ("./CStatUtilities.c") 302)

(note:HI 1199 1187 1202 24 ("./CStatUtilities.c") 303)

(note:HI 1202 1199 1234 24 ("./CStatUtilities.c") 302)

(note:HI 1234 1202 1237 24 ("./CStatUtilities.c") 298)

(note:HI 1237 1234 1250 24 ("./CStatUtilities.c") 297)

(note:HI 1250 1237 1253 24 ("./CStatUtilities.c") 298)

(note:HI 1253 1250 1270 24 ("./CStatUtilities.c") 297)

(note:HI 1270 1253 1273 24 ("./CStatUtilities.c") 298)

(note:HI 1273 1270 1290 24 ("./CStatUtilities.c") 297)

(note:HI 1290 1273 1293 24 ("./CStatUtilities.c") 298)

(note:HI 1293 1290 1310 24 ("./CStatUtilities.c") 297)

(note:HI 1310 1293 1313 24 ("./CStatUtilities.c") 298)

(note:HI 1313 1310 1330 24 ("./CStatUtilities.c") 297)

(note:HI 1330 1313 1333 24 ("./CStatUtilities.c") 298)

(note:HI 1333 1330 1350 24 ("./CStatUtilities.c") 297)

(note:HI 1350 1333 1353 24 ("./CStatUtilities.c") 298)

(note:HI 1353 1350 1370 24 ("./CStatUtilities.c") 297)

(note:HI 1370 1353 1373 24 ("./CStatUtilities.c") 298)

(note:HI 1373 1370 178 24 ("./CStatUtilities.c") 297)

(note:HI 178 1373 181 24 ("./CStatUtilities.c") 298)

(note:HI 181 178 1390 24 ("./CStatUtilities.c") 297)

(note:HI 1390 181 1393 24 ("./CStatUtilities.c") 298)

(note:HI 1393 1390 1405 24 ("./CStatUtilities.c") 297)

(note:HI 1405 1393 1408 24 ("./CStatUtilities.c") 298)

(note:HI 1408 1405 1420 24 ("./CStatUtilities.c") 297)

(note:HI 1420 1408 1423 24 ("./CStatUtilities.c") 298)

(note:HI 1423 1420 1435 24 ("./CStatUtilities.c") 297)

(note:HI 1435 1423 1438 24 ("./CStatUtilities.c") 298)

(note:HI 1438 1435 1450 24 ("./CStatUtilities.c") 297)

(note:HI 1450 1438 1453 24 ("./CStatUtilities.c") 298)

(note:HI 1453 1450 1465 24 ("./CStatUtilities.c") 297)

(note:HI 1465 1453 1468 24 ("./CStatUtilities.c") 298)

(note:HI 1468 1465 1480 24 ("./CStatUtilities.c") 297)

(note:HI 1480 1468 1483 24 ("./CStatUtilities.c") 298)

(note:HI 1483 1480 1515 24 ("./CStatUtilities.c") 297)

(note:HI 1515 1483 1518 24 ("./CStatUtilities.c") 282)

(note:HI 1518 1515 1520 24 ("./CStatUtilities.c") 283)

(note:HI 1520 1518 1534 24 ("./CStatUtilities.c") 280)

(note:HI 1534 1520 1537 24 ("./CStatUtilities.c") 282)

(note:HI 1537 1534 1539 24 ("./CStatUtilities.c") 283)

(note:HI 1539 1537 1557 24 ("./CStatUtilities.c") 280)

(note:HI 1557 1539 1560 24 ("./CStatUtilities.c") 282)

(note:HI 1560 1557 1562 24 ("./CStatUtilities.c") 283)

(note:HI 1562 1560 1580 24 ("./CStatUtilities.c") 280)

(note:HI 1580 1562 1583 24 ("./CStatUtilities.c") 282)

(note:HI 1583 1580 1585 24 ("./CStatUtilities.c") 283)

(note:HI 1585 1583 1603 24 ("./CStatUtilities.c") 280)

(note:HI 1603 1585 1606 24 ("./CStatUtilities.c") 282)

(note:HI 1606 1603 1608 24 ("./CStatUtilities.c") 283)

(note:HI 1608 1606 1626 24 ("./CStatUtilities.c") 280)

(note:HI 1626 1608 1629 24 ("./CStatUtilities.c") 282)

(note:HI 1629 1626 1631 24 ("./CStatUtilities.c") 283)

(note:HI 1631 1629 1649 24 ("./CStatUtilities.c") 280)

(note:HI 1649 1631 1652 24 ("./CStatUtilities.c") 282)

(note:HI 1652 1649 1654 24 ("./CStatUtilities.c") 283)

(note:HI 1654 1652 1672 24 ("./CStatUtilities.c") 280)

(note:HI 1672 1654 1675 24 ("./CStatUtilities.c") 282)

(note:HI 1675 1672 1677 24 ("./CStatUtilities.c") 283)

(note:HI 1677 1675 140 24 ("./CStatUtilities.c") 280)

(note:HI 140 1677 143 24 ("./CStatUtilities.c") 282)

(note:HI 143 140 145 24 ("./CStatUtilities.c") 283)

(note:HI 145 143 1695 24 ("./CStatUtilities.c") 280)

(note:HI 1695 145 1698 24 ("./CStatUtilities.c") 282)

(note:HI 1698 1695 1700 24 ("./CStatUtilities.c") 283)

(note:HI 1700 1698 1713 24 ("./CStatUtilities.c") 280)

(note:HI 1713 1700 1716 24 ("./CStatUtilities.c") 282)

(note:HI 1716 1713 1718 24 ("./CStatUtilities.c") 283)

(note:HI 1718 1716 1731 24 ("./CStatUtilities.c") 280)

(note:HI 1731 1718 1734 24 ("./CStatUtilities.c") 282)

(note:HI 1734 1731 1736 24 ("./CStatUtilities.c") 283)

(note:HI 1736 1734 1749 24 ("./CStatUtilities.c") 280)

(note:HI 1749 1736 1752 24 ("./CStatUtilities.c") 282)

(note:HI 1752 1749 1754 24 ("./CStatUtilities.c") 283)

(note:HI 1754 1752 1767 24 ("./CStatUtilities.c") 280)

(note:HI 1767 1754 1770 24 ("./CStatUtilities.c") 282)

(note:HI 1770 1767 1772 24 ("./CStatUtilities.c") 283)

(note:HI 1772 1770 1785 24 ("./CStatUtilities.c") 280)

(note:HI 1785 1772 1788 24 ("./CStatUtilities.c") 282)

(note:HI 1788 1785 1790 24 ("./CStatUtilities.c") 283)

(note:HI 1790 1788 1803 24 ("./CStatUtilities.c") 280)

(note:HI 1803 1790 1806 24 ("./CStatUtilities.c") 282)

(note:HI 1806 1803 1808 24 ("./CStatUtilities.c") 283)

(note:HI 1808 1806 2077 24 ("./CStatUtilities.c") 280)

(note 2077 1808 2078 24 NOTE_INSN_EPILOGUE_BEG)

(insn 2078 2077 2079 24 ./CStatUtilities.c:321 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 2079 2078 2080 24 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 2080 2079 2081 24 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 2081 2080 2082 24 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 2082 2081 2083 24 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 2083 2082 2084 24 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 2084 2083 2085 24 ./CStatUtilities.c:321 (parallel [
            (set (reg:DI 44 r15)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(jump_insn 2085 2084 2086 24 ./CStatUtilities.c:321 (return) -1 (nil)
    (nil))
;; End of basic block 24, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier 2086 2085 266)

;; Start of basic block 25, registers live: 7 [sp] 41 [r12] 42 [r13]
(code_label:HI 266 2086 267 25 473 "" [1 uses])

(note:HI 267 266 356 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(note:HI 356 267 2065 25 NOTE_INSN_DELETED)

(insn 2065 356 358 25 (set (reg:SI 6 bp [120])
        (subreg:SI (plus:DI (reg:DI 42 r13 [orig:94 ncols ] [94])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 358 2065 362 25 (parallel [
            (set (reg:SI 6 bp [120])
                (and:SI (reg:SI 6 bp [120])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 357 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 362 358 363 25 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 363 362 365 25 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 362 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 365 363 2066 25 ./CStatUtilities.c:316 (set (reg/v:SI 43 r14 [orig:273 col ] [273])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn 2066 365 367 25 ./CStatUtilities.c:316 (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 367 2066 368 25 ./CStatUtilities.c:316 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:273 col ] [273])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 365 (nil))
    (nil))

(jump_insn:HI 368 367 515 25 ./CStatUtilities.c:316 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 279)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 367 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 25, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 26, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 515 368 513 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:HI 513 515 514 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 514 513 495 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 269)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 513 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 26, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 27, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 495 514 493 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:HI 493 495 494 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 494 493 475 27 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1932)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 493 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 27, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 28, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 475 494 473 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:HI 473 475 474 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 474 473 455 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1933)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 473 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 28, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 29, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 455 474 453 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:HI 453 455 454 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 454 453 435 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1934)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 453 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 29, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 30, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 435 454 433 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:HI 433 435 434 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 434 433 415 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1935)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 433 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 30, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 31, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 415 434 413 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:HI 413 415 414 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 414 413 395 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1936)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 413 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 31, registers live:
 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 32, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 395 414 393 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn:HI 393 395 394 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 6 bp [120])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 6 bp [120])
        (nil)))

(jump_insn:HI 394 393 385 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1937)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 393 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 32, registers live:
 3 [bx] 7 [sp] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 33, registers live: 7 [sp] 41 [r12] 42 [r13] 43 [r14]
(note:HI 385 394 378 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:HI 378 385 379 33 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 379 378 381 33 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 378 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 381 379 2064 33 ./CStatUtilities.c:316 (set (strict_low_part (reg:QI 43 r14))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn 2064 381 1937 33 ./CStatUtilities.c:316 (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
        (nil)))
;; End of basic block 33, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 34, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1937 2064 405 34 617 "" [1 uses])

(note:HI 405 1937 398 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:HI 398 405 399 34 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 399 398 401 34 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 398 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 401 399 402 34 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 402 401 1936 34 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 34, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 35, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1936 402 425 35 616 "" [1 uses])

(note:HI 425 1936 418 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:HI 418 425 419 35 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 419 418 421 35 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 418 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 421 419 422 35 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 422 421 1935 35 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 35, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 36, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1935 422 445 36 615 "" [1 uses])

(note:HI 445 1935 438 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:HI 438 445 439 36 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 439 438 441 36 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 438 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 441 439 442 36 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 442 441 1934 36 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 36, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 37, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1934 442 465 37 614 "" [1 uses])

(note:HI 465 1934 458 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:HI 458 465 459 37 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 459 458 461 37 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 458 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 461 459 462 37 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 462 461 1933 37 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 37, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 38, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1933 462 485 38 613 "" [1 uses])

(note:HI 485 1933 478 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:HI 478 485 479 38 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 479 478 481 38 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 478 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 481 479 482 38 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 482 481 1932 38 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 38, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 39, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 1932 482 505 39 612 "" [1 uses])

(note:HI 505 1932 498 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:HI 498 505 499 39 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 499 498 501 39 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 498 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 501 499 502 39 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 502 501 503 39 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 503 502 504 39 ./CStatUtilities.c:316 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:273 col ] [273])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 501 (nil))
    (nil))

(jump_insn:HI 504 503 269 39 ./CStatUtilities.c:316 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 279)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 503 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 39, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 40, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(code_label:HI 269 504 270 40 475 "" [2 uses])

(note:HI 270 269 272 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:HI 272 270 273 40 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 273 272 518 40 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 272 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 518 273 519 40 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 519 518 533 40 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 518 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 533 519 534 40 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 16 [0x10])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 534 533 548 40 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 533 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 548 534 549 40 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 24 [0x18])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 549 548 563 40 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 548 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 563 549 564 40 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 32 [0x20])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 564 563 578 40 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 563 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 578 564 579 40 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 40 [0x28])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 579 578 593 40 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 578 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 593 579 594 40 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 48 [0x30])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 594 593 608 40 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 593 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 608 594 609 40 ./CStatUtilities.c:317 (set (reg:DI 5 di)
        (mem/f:DI (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (const_int 56 [0x38])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 609 608 611 40 ./CStatUtilities.c:317 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 608 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 611 609 612 40 ./CStatUtilities.c:316 (parallel [
            (set (reg/v:SI 43 r14 [orig:273 col ] [273])
                (plus:SI (reg/v:SI 43 r14 [orig:273 col ] [273])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 612 611 613 40 ./CStatUtilities.c:316 (parallel [
            (set (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                (plus:DI (reg/f:DI 3 bx [orig:274 ivtmp.545 ] [274])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 613 612 614 40 ./CStatUtilities.c:316 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 43 r14 [orig:273 col ] [273])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 611 (nil))
    (nil))

(jump_insn:HI 614 613 619 40 ./CStatUtilities.c:316 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 279)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 613 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 40, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

;; Start of basic block 41, registers live: 3 [bx] 7 [sp] 42 [r13] 43 [r14]
(note:HI 619 614 1902 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 1902 619 1903 41 (set (pc)
        (label_ref 269)) 548 {jump} (nil)
    (nil))
;; End of basic block 41, registers live:
 3 [bx] 7 [sp] 42 [r13] 43 [r14]

(barrier:HI 1903 1902 1929)

;; Start of basic block 42, registers live: 6 [bp] 7 [sp] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1929 1903 259 42 611 "" [1 uses])

(note:HI 259 1929 1974 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 1974 259 261 42 ./CStatUtilities.c:311 (set (reg:DI 0 ax)
        (mem/f/c:DI (reg/f:DI 7 sp) [32 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 261 1974 1975 42 ./CStatUtilities.c:311 (set (reg:DI 5 di [orig:85 D.5401 ] [85])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:75 ivtmp.511 ] [75])
                    (const_int 8 [0x8]))
                (reg:DI 0 ax)) [25 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn 1975 261 262 42 ./CStatUtilities.c:311 (set (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:75 ivtmp.511 ] [75])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 262 1975 637 42 ./CStatUtilities.c:311 (parallel [
            (set (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
                (plus:DI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 637 262 2060 42 NOTE_INSN_DELETED)

(insn 2060 637 639 42 (set (reg:SI 4 si [125])
        (subreg:SI (plus:DI (reg:DI 6 bp [orig:93 nrows ] [93])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 639 2060 643 42 (parallel [
            (set (reg:SI 4 si [125])
                (and:SI (reg:SI 4 si [125])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 638 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 643 639 644 42 NOTE_INSN_DELETED)

(insn:HI 644 643 2061 42 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:272 <variable>.index ] [272])
        (sign_extend:DI (mem/s:SI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 262 (nil))
    (nil))

(insn 2061 644 2062 42 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:271 <variable>.signal ] [271])
        (mem/s:DI (plus:DI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2062 2061 648 42 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:272 <variable>.index ] [272])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:271 <variable>.signal ] [271])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:271 <variable>.signal ] [271])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:272 <variable>.index ] [272])
            (nil))))

(insn:HI 648 2062 2063 42 ./CStatUtilities.c:309 (set (reg/v:SI 37 r8 [orig:81 row ] [81])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn 2063 648 650 42 ./CStatUtilities.c:309 (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
        (plus:DI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 650 2063 651 42 ./CStatUtilities.c:309 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:81 row ] [81])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 648 (nil))
    (nil))

(jump_insn:HI 651 650 812 42 ./CStatUtilities.c:309 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 246)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 650 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 42, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 43, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 812 651 810 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:HI 810 812 811 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 811 810 790 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 234)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 810 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 43, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 44, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 790 811 788 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:HI 788 790 789 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 789 788 768 44 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1938)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 788 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 44, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 45, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 768 789 766 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:HI 766 768 767 45 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 767 766 746 45 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1939)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 766 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 45, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 46, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 746 767 744 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:HI 744 746 745 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 745 744 724 46 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1940)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 744 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 46, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 47, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 724 745 722 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:HI 722 724 723 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 723 722 702 47 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1941)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 722 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 47, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 48, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 702 723 700 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:HI 700 702 701 48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 701 700 680 48 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1942)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 700 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 48, registers live:
 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 49, registers live: 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 680 701 678 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:HI 678 680 679 49 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 4 si [125])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [125])
        (nil)))

(jump_insn:HI 679 678 670 49 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1943)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 678 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 49, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 50, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 670 679 661 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(note:HI 661 670 662 50 NOTE_INSN_DELETED)

(insn:HI 662 661 2057 50 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:291 <variable>.index ] [291])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
                    (const_int 16 [0x10])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2057 662 2058 50 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:290 <variable>.signal ] [290])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
        (nil)))

(insn 2058 2057 666 50 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:291 <variable>.index ] [291])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:290 <variable>.signal ] [290])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:290 <variable>.signal ] [290])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:291 <variable>.index ] [291])
            (nil))))

(insn:HI 666 2058 2059 50 ./CStatUtilities.c:309 (set (strict_low_part (reg:QI 37 r8))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn 2059 666 1943 50 ./CStatUtilities.c:309 (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
        (plus:DI (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
            (const_int 32 [0x20]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:269 ivtmp.507 ] [269])
        (nil)))
;; End of basic block 50, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 51, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1943 2059 692 51 623 "" [1 uses])

(note:HI 692 1943 683 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(note:HI 683 692 684 51 NOTE_INSN_DELETED)

(insn:HI 684 683 2055 51 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:294 <variable>.index ] [294])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2055 684 2056 51 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:293 <variable>.signal ] [293])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2056 2055 688 51 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:294 <variable>.index ] [294])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:293 <variable>.signal ] [293])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:293 <variable>.signal ] [293])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:294 <variable>.index ] [294])
            (nil))))

(insn:HI 688 2056 689 51 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 689 688 1942 51 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 51, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 52, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1942 689 714 52 622 "" [1 uses])

(note:HI 714 1942 705 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(note:HI 705 714 706 52 NOTE_INSN_DELETED)

(insn:HI 706 705 2053 52 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:297 <variable>.index ] [297])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2053 706 2054 52 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:296 <variable>.signal ] [296])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2054 2053 710 52 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:297 <variable>.index ] [297])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:296 <variable>.signal ] [296])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:296 <variable>.signal ] [296])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:297 <variable>.index ] [297])
            (nil))))

(insn:HI 710 2054 711 52 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 711 710 1941 52 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 52, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 53, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1941 711 736 53 621 "" [1 uses])

(note:HI 736 1941 727 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(note:HI 727 736 728 53 NOTE_INSN_DELETED)

(insn:HI 728 727 2051 53 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:300 <variable>.index ] [300])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2051 728 2052 53 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:299 <variable>.signal ] [299])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2052 2051 732 53 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:300 <variable>.index ] [300])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:299 <variable>.signal ] [299])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:299 <variable>.signal ] [299])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:300 <variable>.index ] [300])
            (nil))))

(insn:HI 732 2052 733 53 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 733 732 1940 53 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 53, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 54, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1940 733 758 54 620 "" [1 uses])

(note:HI 758 1940 749 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(note:HI 749 758 750 54 NOTE_INSN_DELETED)

(insn:HI 750 749 2049 54 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:303 <variable>.index ] [303])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2049 750 2050 54 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:302 <variable>.signal ] [302])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2050 2049 754 54 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:303 <variable>.index ] [303])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:302 <variable>.signal ] [302])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:302 <variable>.signal ] [302])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:303 <variable>.index ] [303])
            (nil))))

(insn:HI 754 2050 755 54 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 755 754 1939 54 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 54, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 55, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1939 755 780 55 619 "" [1 uses])

(note:HI 780 1939 771 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(note:HI 771 780 772 55 NOTE_INSN_DELETED)

(insn:HI 772 771 2047 55 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:306 <variable>.index ] [306])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2047 772 2048 55 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:305 <variable>.signal ] [305])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2048 2047 776 55 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:306 <variable>.index ] [306])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:305 <variable>.signal ] [305])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:305 <variable>.signal ] [305])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:306 <variable>.index ] [306])
            (nil))))

(insn:HI 776 2048 777 55 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 777 776 1938 55 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 55, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 56, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 1938 777 802 56 618 "" [1 uses])

(note:HI 802 1938 793 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(note:HI 793 802 794 56 NOTE_INSN_DELETED)

(insn:HI 794 793 2045 56 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:309 <variable>.index ] [309])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2045 794 2046 56 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:308 <variable>.signal ] [308])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2046 2045 798 56 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:309 <variable>.index ] [309])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:308 <variable>.signal ] [308])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:308 <variable>.signal ] [308])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:309 <variable>.index ] [309])
            (nil))))

(insn:HI 798 2046 799 56 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 799 798 800 56 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 800 799 801 56 ./CStatUtilities.c:309 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:81 row ] [81])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 798 (nil))
    (nil))

(jump_insn:HI 801 800 234 56 ./CStatUtilities.c:309 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 246)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 800 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 56, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 57, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(code_label:HI 234 801 235 57 471 "" [2 uses])

(note:HI 235 234 237 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(note:HI 237 235 238 57 NOTE_INSN_DELETED)

(insn:HI 238 237 2029 57 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:105 <variable>.index ] [105])
        (sign_extend:DI (mem/s:SI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76]) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2029 238 2030 57 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:107 <variable>.signal ] [107])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int -8 [0xfffffffffffffff8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2030 2029 933 57 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:105 <variable>.index ] [105])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:107 <variable>.signal ] [107])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:107 <variable>.signal ] [107])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:105 <variable>.index ] [105])
            (nil))))

(note:HI 933 2030 815 57 NOTE_INSN_DELETED)

(note:HI 815 933 816 57 NOTE_INSN_DELETED)

(insn:HI 816 815 2031 57 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:237 <variable>.index ] [237])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 16 [0x10])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2031 816 2032 57 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:236 <variable>.signal ] [236])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 8 [0x8])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2032 2031 821 57 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:237 <variable>.index ] [237])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:236 <variable>.signal ] [236])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:236 <variable>.signal ] [236])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:237 <variable>.index ] [237])
            (nil))))

(note:HI 821 2032 832 57 NOTE_INSN_DELETED)

(note:HI 832 821 833 57 NOTE_INSN_DELETED)

(insn:HI 833 832 2033 57 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:242 <variable>.index ] [242])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 32 [0x20])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2033 833 2034 57 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:241 <variable>.signal ] [241])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 24 [0x18])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2034 2033 838 57 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:242 <variable>.index ] [242])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:241 <variable>.signal ] [241])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:241 <variable>.signal ] [241])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:242 <variable>.index ] [242])
            (nil))))

(note:HI 838 2034 849 57 NOTE_INSN_DELETED)

(note:HI 849 838 850 57 NOTE_INSN_DELETED)

(insn:HI 850 849 2035 57 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:247 <variable>.index ] [247])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 48 [0x30])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2035 850 2036 57 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:246 <variable>.signal ] [246])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 40 [0x28])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2036 2035 855 57 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:247 <variable>.index ] [247])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:246 <variable>.signal ] [246])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:246 <variable>.signal ] [246])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:247 <variable>.index ] [247])
            (nil))))

(note:HI 855 2036 866 57 NOTE_INSN_DELETED)

(note:HI 866 855 867 57 NOTE_INSN_DELETED)

(insn:HI 867 866 2037 57 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:252 <variable>.index ] [252])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 64 [0x40])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2037 867 2038 57 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:251 <variable>.signal ] [251])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 56 [0x38])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2038 2037 872 57 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:252 <variable>.index ] [252])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:251 <variable>.signal ] [251])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:251 <variable>.signal ] [251])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:252 <variable>.index ] [252])
            (nil))))

(note:HI 872 2038 883 57 NOTE_INSN_DELETED)

(note:HI 883 872 884 57 NOTE_INSN_DELETED)

(insn:HI 884 883 2039 57 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:257 <variable>.index ] [257])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 80 [0x50])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2039 884 2040 57 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:256 <variable>.signal ] [256])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 72 [0x48])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2040 2039 889 57 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:257 <variable>.index ] [257])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:256 <variable>.signal ] [256])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:256 <variable>.signal ] [256])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:257 <variable>.index ] [257])
            (nil))))

(note:HI 889 2040 900 57 NOTE_INSN_DELETED)

(note:HI 900 889 901 57 NOTE_INSN_DELETED)

(insn:HI 901 900 2041 57 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:262 <variable>.index ] [262])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 96 [0x60])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2041 901 2042 57 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:261 <variable>.signal ] [261])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 88 [0x58])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2042 2041 906 57 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:262 <variable>.index ] [262])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:261 <variable>.signal ] [261])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:261 <variable>.signal ] [261])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:262 <variable>.index ] [262])
            (nil))))

(note:HI 906 2042 917 57 NOTE_INSN_DELETED)

(note:HI 917 906 918 57 NOTE_INSN_DELETED)

(insn:HI 918 917 2043 57 ./CStatUtilities.c:311 (set (reg:DI 1 dx [orig:267 <variable>.index ] [267])
        (sign_extend:DI (mem/s:SI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 112 [0x70])) [4 <variable>.index+0 S4 A8]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 2043 918 2044 57 ./CStatUtilities.c:311 (set (reg:DI 0 ax [orig:266 <variable>.signal ] [266])
        (mem/s:DI (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (const_int 104 [0x68])) [6 <variable>.signal+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2044 2043 922 57 ./CStatUtilities.c:311 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:267 <variable>.index ] [267])
                    (const_int 8 [0x8]))
                (reg:DI 5 di [orig:85 D.5401 ] [85])) [6 S8 A64])
        (reg:DI 0 ax [orig:266 <variable>.signal ] [266])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:266 <variable>.signal ] [266])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:267 <variable>.index ] [267])
            (nil))))

(insn:HI 922 2044 923 57 ./CStatUtilities.c:309 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 row ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 row ] [81])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 923 922 924 57 ./CStatUtilities.c:309 (parallel [
            (set (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                (plus:DI (reg:DI 2 cx [orig:76 ivtmp.507 ] [76])
                    (const_int 128 [0x80])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 924 923 925 57 ./CStatUtilities.c:309 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:81 row ] [81])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 922 (nil))
    (nil))

(jump_insn:HI 925 924 930 57 ./CStatUtilities.c:309 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 246)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 924 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 57, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

;; Start of basic block 58, registers live: 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]
(note:HI 930 925 1907 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 1907 930 1908 58 (set (pc)
        (label_ref 234)) 548 {jump} (nil)
    (nil))
;; End of basic block 58, registers live:
 2 [cx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 39 [r10] 40 [r11] 41 [r12] 42 [r13]

(barrier:HI 1908 1907 1914)

;; Start of basic block 59, registers live: 4 [si] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1914 1908 1228 59 608 "" [3 uses])

(note:HI 1228 1914 189 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn:HI 189 1228 190 59 ./CStatUtilities.c:300 (set (reg:DF 21 xmm0 [103])
        (float:DF (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn:HI 190 189 1976 59 ./CStatUtilities.c:300 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (div:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (reg:DF 21 xmm0 [103]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 189 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [103])
        (nil)))

(insn 1976 190 948 59 ./CStatUtilities.c:300 (set (reg/v:DF 21 xmm0 [orig:80 avg ] [80])
        (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (nil)))

(note:HI 948 1976 2027 59 NOTE_INSN_DELETED)

(insn 2027 948 950 59 (set (reg:SI 2 cx [130])
        (subreg:SI (plus:DI (reg:DI 42 r13 [orig:94 ncols ] [94])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 950 2027 954 59 (parallel [
            (set (reg:SI 2 cx [130])
                (and:SI (reg:SI 2 cx [130])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 949 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 954 950 955 59 ./CStatUtilities.c:303 (set (reg:DI 0 ax [104])
        (mem/f:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67]) [24 S8 A64])
        (nil)))

(insn:HI 955 954 957 59 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [104])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 190 (insn_list:REG_DEP_TRUE 954 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [104])
        (nil)))

(insn:HI 957 955 2028 59 ./CStatUtilities.c:302 (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn 2028 957 959 59 ./CStatUtilities.c:302 (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 959 2028 960 59 ./CStatUtilities.c:302 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:205 col.559 ] [205])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 957 (nil))
    (nil))

(jump_insn:HI 960 959 1107 59 ./CStatUtilities.c:302 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 203)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 959 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 59, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 60, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1107 960 1105 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1105 1107 1106 60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 1106 1105 1087 60 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 193)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1105 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 60, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 61, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1087 1106 1085 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1085 1087 1086 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1086 1085 1067 61 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1944)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1085 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 61, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 62, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1067 1086 1065 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1065 1067 1066 62 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1066 1065 1047 62 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1945)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1065 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 62, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 63, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1047 1066 1045 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1045 1047 1046 63 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1046 1045 1027 63 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1946)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1045 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 63, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 64, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1027 1046 1025 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1025 1027 1026 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1026 1025 1007 64 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1947)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1025 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 64, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 65, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1007 1026 1005 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1005 1007 1006 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1006 1005 987 65 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1948)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1005 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 65, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 66, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(note:HI 987 1006 985 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn:HI 985 987 986 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [130])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx [130])
        (nil)))

(jump_insn:HI 986 985 977 66 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1949)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 985 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 66, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 67, registers live: 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(note:HI 977 986 970 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn:HI 970 977 971 67 ./CStatUtilities.c:303 (set (reg:DI 0 ax [310])
        (mem/f:DI (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
                (const_int 8 [0x8])) [24 S8 A64])
        (nil)))

(insn:HI 971 970 973 67 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [310])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 970 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [310])
        (nil)))

(insn:HI 973 971 2026 67 ./CStatUtilities.c:302 (set (strict_low_part (reg:QI 5 di))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn 2026 973 1949 67 ./CStatUtilities.c:302 (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))
;; End of basic block 67, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 68, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1949 2026 997 68 629 "" [1 uses])

(note:HI 997 1949 990 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn:HI 990 997 991 68 ./CStatUtilities.c:303 (set (reg:DI 0 ax [311])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn:HI 991 990 993 68 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [311])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 990 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [311])
        (nil)))

(insn:HI 993 991 994 68 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 994 993 1948 68 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 68, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 69, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1948 994 1017 69 628 "" [1 uses])

(note:HI 1017 1948 1010 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1010 1017 1011 69 ./CStatUtilities.c:303 (set (reg:DI 0 ax [312])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn:HI 1011 1010 1013 69 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [312])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1010 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [312])
        (nil)))

(insn:HI 1013 1011 1014 69 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1014 1013 1947 69 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 69, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 70, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1947 1014 1037 70 627 "" [1 uses])

(note:HI 1037 1947 1030 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1030 1037 1031 70 ./CStatUtilities.c:303 (set (reg:DI 0 ax [313])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn:HI 1031 1030 1033 70 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [313])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1030 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [313])
        (nil)))

(insn:HI 1033 1031 1034 70 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1034 1033 1946 70 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 70, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 71, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1946 1034 1057 71 626 "" [1 uses])

(note:HI 1057 1946 1050 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1050 1057 1051 71 ./CStatUtilities.c:303 (set (reg:DI 0 ax [314])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn:HI 1051 1050 1053 71 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [314])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1050 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [314])
        (nil)))

(insn:HI 1053 1051 1054 71 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1054 1053 1945 71 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 71, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 72, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1945 1054 1077 72 625 "" [1 uses])

(note:HI 1077 1945 1070 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1070 1077 1071 72 ./CStatUtilities.c:303 (set (reg:DI 0 ax [315])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn:HI 1071 1070 1073 72 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [315])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1070 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [315])
        (nil)))

(insn:HI 1073 1071 1074 72 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1074 1073 1944 72 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 72, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 73, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1944 1074 1097 73 624 "" [1 uses])

(note:HI 1097 1944 1090 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1090 1097 1091 73 ./CStatUtilities.c:303 (set (reg:DI 0 ax [316])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn:HI 1091 1090 1093 73 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [316])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1090 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [316])
        (nil)))

(insn:HI 1093 1091 1094 73 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1094 1093 1095 73 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1095 1094 1096 73 ./CStatUtilities.c:302 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:205 col.559 ] [205])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1093 (nil))
    (nil))

(jump_insn:HI 1096 1095 193 73 ./CStatUtilities.c:302 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 203)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1095 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 73, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 74, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 193 1096 194 74 465 "" [2 uses])

(note:HI 194 193 196 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn:HI 196 194 197 74 ./CStatUtilities.c:303 (set (reg:DI 0 ax [207])
        (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206]) [24 S8 A64])
        (nil)))

(insn:HI 197 196 1110 74 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [207])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 196 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [207])
        (nil)))

(insn:HI 1110 197 1111 74 ./CStatUtilities.c:303 (set (reg:DI 0 ax [210])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 8 [0x8])) [24 S8 A64])
        (nil)))

(insn:HI 1111 1110 1125 74 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [210])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1110 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [210])
        (nil)))

(insn:HI 1125 1111 1126 74 ./CStatUtilities.c:303 (set (reg:DI 0 ax [213])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 16 [0x10])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 16 [0x10])) [24 S8 A64])
        (nil)))

(insn:HI 1126 1125 1140 74 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [213])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1125 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [213])
        (nil)))

(insn:HI 1140 1126 1141 74 ./CStatUtilities.c:303 (set (reg:DI 0 ax [216])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 24 [0x18])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 24 [0x18])) [24 S8 A64])
        (nil)))

(insn:HI 1141 1140 1155 74 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [216])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1140 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [216])
        (nil)))

(insn:HI 1155 1141 1156 74 ./CStatUtilities.c:303 (set (reg:DI 0 ax [219])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 32 [0x20])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 32 [0x20])) [24 S8 A64])
        (nil)))

(insn:HI 1156 1155 1170 74 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [219])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1155 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [219])
        (nil)))

(insn:HI 1170 1156 1171 74 ./CStatUtilities.c:303 (set (reg:DI 0 ax [222])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 40 [0x28])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 40 [0x28])) [24 S8 A64])
        (nil)))

(insn:HI 1171 1170 1185 74 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [222])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1170 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [222])
        (nil)))

(insn:HI 1185 1171 1186 74 ./CStatUtilities.c:303 (set (reg:DI 0 ax [225])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 48 [0x30])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 48 [0x30])) [24 S8 A64])
        (nil)))

(insn:HI 1186 1185 1200 74 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [225])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1185 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [225])
        (nil)))

(insn:HI 1200 1186 1201 74 ./CStatUtilities.c:303 (set (reg:DI 0 ax [228])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 56 [0x38])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (const_int 56 [0x38])) [24 S8 A64])
        (nil)))

(insn:HI 1201 1200 1203 74 ./CStatUtilities.c:303 (set (mem/s:DF (plus:DI (reg:DI 0 ax [228])
                (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64])
        (reg/v:DF 21 xmm0 [orig:80 avg ] [80])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 1200 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [228])
        (nil)))

(insn:HI 1203 1201 1204 74 ./CStatUtilities.c:302 (parallel [
            (set (reg/v:SI 5 di [orig:205 col.559 ] [205])
                (plus:SI (reg/v:SI 5 di [orig:205 col.559 ] [205])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1204 1203 1205 74 ./CStatUtilities.c:302 (parallel [
            (set (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                (plus:DI (reg/f:DI 1 dx [orig:206 ivtmp.524 ] [206])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1205 1204 1206 74 ./CStatUtilities.c:302 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:205 col.559 ] [205])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1203 (nil))
    (nil))

(jump_insn:HI 1206 1205 1211 74 ./CStatUtilities.c:302 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 203)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1205 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 74, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 75, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1211 1206 1912 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 1912 1211 1913 75 (set (pc)
        (label_ref 193)) 548 {jump} (nil)
    (nil))
;; End of basic block 75, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 37 [r8] 41 [r12] 42 [r13]

(barrier:HI 1913 1912 1925)

;; Start of basic block 76, registers live: 4 [si] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1925 1913 216 76 610 "" [1 uses])

(note:HI 216 1925 2023 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(insn 2023 216 1229 76 ./CStatUtilities.c:297 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(note:HI 1229 2023 2024 76 NOTE_INSN_DELETED)

(insn 2024 1229 1231 76 (set (reg:SI 2 cx [135])
        (subreg:SI (plus:DI (reg:DI 42 r13 [orig:94 ncols ] [94])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 1231 2024 1235 76 (parallel [
            (set (reg:SI 2 cx [135])
                (and:SI (reg:SI 2 cx [135])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1230 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1235 1231 1236 76 ./CStatUtilities.c:298 (set (reg:DI 0 ax [231])
        (mem/f:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67]) [24 S8 A64])
        (nil)))

(insn:HI 1236 1235 1238 76 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [231])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 220 (insn_list:REG_DEP_TRUE 1235 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [231])
        (nil)))

(insn:HI 1238 1236 2025 76 ./CStatUtilities.c:297 (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn 2025 1238 1240 76 ./CStatUtilities.c:297 (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 1240 2025 1241 76 ./CStatUtilities.c:297 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:61 col.560 ] [61])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1238 (nil))
    (nil))

(jump_insn:HI 1241 1240 1388 76 ./CStatUtilities.c:297 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1914)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1240 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 76, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 77, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1388 1241 1386 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1386 1388 1387 77 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 1387 1386 1368 77 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 176)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1386 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 77, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 78, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1368 1387 1366 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1366 1368 1367 78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1367 1366 1348 78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1950)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1366 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 78, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 79, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1348 1367 1346 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1346 1348 1347 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1347 1346 1328 79 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1951)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1346 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 79, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 80, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1328 1347 1326 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1326 1328 1327 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1327 1326 1308 80 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1952)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1326 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 80, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 81, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1308 1327 1306 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1306 1308 1307 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1307 1306 1288 81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1953)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1306 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 81, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 82, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1288 1307 1286 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1286 1288 1287 82 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1287 1286 1268 82 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1954)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1286 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 82, registers live:
 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 83, registers live: 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1268 1287 1266 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1266 1268 1267 83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [135])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx [135])
        (nil)))

(jump_insn:HI 1267 1266 1258 83 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1955)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1266 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 83, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 84, registers live: 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1258 1267 1251 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1251 1258 1252 84 ./CStatUtilities.c:298 (set (reg:DI 0 ax [317])
        (mem/f:DI (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
                (const_int 8 [0x8])) [24 S8 A64])
        (nil)))

(insn:HI 1252 1251 1254 84 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [317])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1251 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [317])
        (nil)))

(insn:HI 1254 1252 2022 84 ./CStatUtilities.c:297 (set (strict_low_part (reg:QI 5 di))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn 2022 1254 1955 84 ./CStatUtilities.c:297 (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
        (plus:DI (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))
;; End of basic block 84, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 85, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1955 2022 1278 85 635 "" [1 uses])

(note:HI 1278 1955 1271 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1271 1278 1272 85 ./CStatUtilities.c:298 (set (reg:DI 0 ax [318])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn:HI 1272 1271 1274 85 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [318])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1271 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [318])
        (nil)))

(insn:HI 1274 1272 1275 85 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1275 1274 1954 85 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 85, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 86, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1954 1275 1298 86 634 "" [1 uses])

(note:HI 1298 1954 1291 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1291 1298 1292 86 ./CStatUtilities.c:298 (set (reg:DI 0 ax [319])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn:HI 1292 1291 1294 86 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [319])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1291 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [319])
        (nil)))

(insn:HI 1294 1292 1295 86 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1295 1294 1953 86 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 86, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 87, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1953 1295 1318 87 633 "" [1 uses])

(note:HI 1318 1953 1311 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1311 1318 1312 87 ./CStatUtilities.c:298 (set (reg:DI 0 ax [320])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn:HI 1312 1311 1314 87 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [320])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1311 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [320])
        (nil)))

(insn:HI 1314 1312 1315 87 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1315 1314 1952 87 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 87, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 88, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1952 1315 1338 88 632 "" [1 uses])

(note:HI 1338 1952 1331 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1331 1338 1332 88 ./CStatUtilities.c:298 (set (reg:DI 0 ax [321])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn:HI 1332 1331 1334 88 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [321])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1331 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [321])
        (nil)))

(insn:HI 1334 1332 1335 88 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1335 1334 1951 88 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 88, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 89, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1951 1335 1358 89 631 "" [1 uses])

(note:HI 1358 1951 1351 89 [bb 89] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1351 1358 1352 89 ./CStatUtilities.c:298 (set (reg:DI 0 ax [322])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn:HI 1352 1351 1354 89 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [322])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1351 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [322])
        (nil)))

(insn:HI 1354 1352 1355 89 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1355 1354 1950 89 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 89, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 90, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 1950 1355 1378 90 630 "" [1 uses])

(note:HI 1378 1950 1371 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1371 1378 1372 90 ./CStatUtilities.c:298 (set (reg:DI 0 ax [323])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn:HI 1372 1371 1374 90 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [323])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1371 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [323])
        (nil)))

(insn:HI 1374 1372 1375 90 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1375 1374 1376 90 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1376 1375 1377 90 ./CStatUtilities.c:297 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:61 col.560 ] [61])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1374 (nil))
    (nil))

(jump_insn:HI 1377 1376 176 90 ./CStatUtilities.c:297 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1914)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1376 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 90, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 91, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(code_label:HI 176 1377 177 91 463 "" [2 uses])

(note:HI 177 176 179 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(insn:HI 179 177 180 91 ./CStatUtilities.c:298 (set (reg:DI 0 ax [102])
        (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66]) [24 S8 A64])
        (nil)))

(insn:HI 180 179 1391 91 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [102])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 179 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [102])
        (nil)))

(insn:HI 1391 180 1392 91 ./CStatUtilities.c:298 (set (reg:DI 0 ax [179])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 8 [0x8])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 8 [0x8])) [24 S8 A64])
        (nil)))

(insn:HI 1392 1391 1406 91 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [179])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 180 (insn_list:REG_DEP_TRUE 1391 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [179])
        (nil)))

(insn:HI 1406 1392 1407 91 ./CStatUtilities.c:298 (set (reg:DI 0 ax [183])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 16 [0x10])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 16 [0x10])) [24 S8 A64])
        (nil)))

(insn:HI 1407 1406 1421 91 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [183])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1392 (insn_list:REG_DEP_TRUE 1406 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [183])
        (nil)))

(insn:HI 1421 1407 1422 91 ./CStatUtilities.c:298 (set (reg:DI 0 ax [187])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 24 [0x18])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 24 [0x18])) [24 S8 A64])
        (nil)))

(insn:HI 1422 1421 1436 91 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [187])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1407 (insn_list:REG_DEP_TRUE 1421 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [187])
        (nil)))

(insn:HI 1436 1422 1437 91 ./CStatUtilities.c:298 (set (reg:DI 0 ax [191])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 32 [0x20])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 32 [0x20])) [24 S8 A64])
        (nil)))

(insn:HI 1437 1436 1451 91 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [191])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1422 (insn_list:REG_DEP_TRUE 1436 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [191])
        (nil)))

(insn:HI 1451 1437 1452 91 ./CStatUtilities.c:298 (set (reg:DI 0 ax [195])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 40 [0x28])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 40 [0x28])) [24 S8 A64])
        (nil)))

(insn:HI 1452 1451 1466 91 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [195])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1437 (insn_list:REG_DEP_TRUE 1451 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [195])
        (nil)))

(insn:HI 1466 1452 1467 91 ./CStatUtilities.c:298 (set (reg:DI 0 ax [199])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 48 [0x30])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 48 [0x30])) [24 S8 A64])
        (nil)))

(insn:HI 1467 1466 1481 91 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [199])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1452 (insn_list:REG_DEP_TRUE 1466 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [199])
        (nil)))

(insn:HI 1481 1467 1482 91 ./CStatUtilities.c:298 (set (reg:DI 0 ax [203])
        (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 56 [0x38])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (const_int 56 [0x38])) [24 S8 A64])
        (nil)))

(insn:HI 1482 1481 1484 91 ./CStatUtilities.c:298 (set (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
        (plus:DF (reg/v:DF 22 xmm1 [orig:59 avg.563 ] [59])
            (mem/s:DF (plus:DI (reg:DI 0 ax [203])
                    (reg:DI 4 si [orig:73 ivtmp.529 ] [73])) [6 <variable>.signal+0 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 1467 (insn_list:REG_DEP_TRUE 1481 (nil)))
    (expr_list:REG_DEAD (reg:DI 0 ax [203])
        (nil)))

(insn:HI 1484 1482 1485 91 ./CStatUtilities.c:297 (parallel [
            (set (reg/v:SI 5 di [orig:61 col.560 ] [61])
                (plus:SI (reg/v:SI 5 di [orig:61 col.560 ] [61])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1485 1484 1486 91 ./CStatUtilities.c:297 (parallel [
            (set (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                (plus:DI (reg/f:DI 1 dx [orig:66 ivtmp.546 ] [66])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1486 1485 1487 91 ./CStatUtilities.c:297 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 5 di [orig:61 col.560 ] [61])
            (reg/v:SI 42 r13 [orig:94 ncols ] [94]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1484 (nil))
    (nil))

(jump_insn:HI 1487 1486 1492 91 ./CStatUtilities.c:297 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1914)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1486 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 91, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

;; Start of basic block 92, registers live: 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]
(note:HI 1492 1487 1917 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 1917 1492 1918 92 (set (pc)
        (label_ref 176)) 548 {jump} (nil)
    (nil))
;; End of basic block 92, registers live:
 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 22 [xmm1] 37 [r8] 41 [r12] 42 [r13]

(barrier:HI 1918 1917 133)

;; Start of basic block 93, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 133 1918 134 93 457 "" [1 uses])

(note:HI 134 133 1977 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(insn 1977 134 135 93 ./CStatUtilities.c:278 (set (reg:DI 1 dx)
        (mem/f/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [31 m+0 S8 A8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 135 1977 136 93 ./CStatUtilities.c:278 (set (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 8 [0x8]))
                (reg:DI 1 dx)) [25 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (nil)))

(insn:HI 136 135 1510 93 ./CStatUtilities.c:278 (set (reg/f:DI 5 di [144])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 3 bx [orig:70 ivtmp.539 ] [70])
                    (const_int 8 [0x8]))
                (reg/f:DI 41 r12 [orig:67 ivtmp.545 ] [67])) [24 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 1510 136 2017 93 NOTE_INSN_DELETED)

(insn 2017 1510 1512 93 (set (reg:SI 1 dx [140])
        (subreg:SI (plus:DI (reg:DI 6 bp [orig:93 nrows ] [93])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 1512 2017 2018 93 (parallel [
            (set (reg:SI 1 dx [140])
                (and:SI (reg:SI 1 dx [140])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 1511 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 2018 1512 2019 93 ./CStatUtilities.c:282 (set (reg:DI 0 ax [100])
        (mem:DI (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2019 2018 1519 93 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 5 di [144]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [100])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [100])
        (nil)))

(insn:HI 1519 2019 1521 93 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 5 di [144])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 1521 1519 2020 93 ./CStatUtilities.c:280 (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn 2020 1521 2021 93 ./CStatUtilities.c:280 (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
        (plus:DI (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 2021 2020 1524 93 ./CStatUtilities.c:280 (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
        (plus:DI (reg/f:DI 5 di [144])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 1524 2021 1525 93 ./CStatUtilities.c:280 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1521 (nil))
    (nil))

(jump_insn:HI 1525 1524 1693 93 ./CStatUtilities.c:280 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 151)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1524 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 93, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 94, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1693 1525 1691 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1691 1693 1692 94 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 1692 1691 1670 94 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 138)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1691 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 94, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 95, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1670 1692 1668 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1668 1670 1669 95 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1669 1668 1647 95 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1956)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1668 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 95, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 96, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1647 1669 1645 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1645 1647 1646 96 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1646 1645 1624 96 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1957)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1645 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 96, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 97, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1624 1646 1622 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1622 1624 1623 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1623 1622 1601 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1958)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1622 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 97, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 98, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1601 1623 1599 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1599 1601 1600 98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1600 1599 1578 98 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1959)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1599 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 98, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 99, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1578 1600 1576 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1576 1578 1577 99 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 1577 1576 1555 99 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1960)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1576 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 99, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 100, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1555 1577 1553 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(insn:HI 1553 1555 1554 100 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [140])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [140])
        (nil)))

(jump_insn:HI 1554 1553 1545 100 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 1961)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1553 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 100, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 101, registers live: 2 [cx] 3 [bx] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1545 1554 2013 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(insn 2013 1545 2014 101 ./CStatUtilities.c:282 (set (reg:DI 0 ax [324])
        (mem:DI (plus:DI (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72])
                (const_int 8 [0x8])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2014 2013 1538 101 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 5 di [144])
                (const_int 16 [0x10])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [324])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [324])
        (nil)))

(insn:HI 1538 2014 1540 101 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
        (nil)))

(insn:HI 1540 1538 2015 101 ./CStatUtilities.c:280 (set (strict_low_part (reg:QI 37 r8))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn 2015 1540 2016 101 ./CStatUtilities.c:280 (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
        (plus:DI (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72])
            (const_int 16 [0x10]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:72 ivtmp.533 ] [72])
        (nil)))

(insn 2016 2015 1961 101 ./CStatUtilities.c:280 (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
        (plus:DI (reg/f:DI 5 di [144])
            (const_int 32 [0x20]))) 196 {*lea_2_rex64} (nil)
    (nil))
;; End of basic block 101, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 102, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1961 2016 1568 102 641 "" [1 uses])

(note:HI 1568 1961 2011 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(insn 2011 1568 2012 102 ./CStatUtilities.c:282 (set (reg:DI 0 ax [325])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2012 2011 1561 102 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [325])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [325])
        (nil)))

(insn:HI 1561 2012 1563 102 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 1563 1561 1564 102 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1564 1563 1565 102 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1565 1564 1960 102 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 102, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 103, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1960 1565 1591 103 640 "" [1 uses])

(note:HI 1591 1960 2009 103 [bb 103] NOTE_INSN_BASIC_BLOCK)

(insn 2009 1591 2010 103 ./CStatUtilities.c:282 (set (reg:DI 0 ax [326])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2010 2009 1584 103 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [326])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [326])
        (nil)))

(insn:HI 1584 2010 1586 103 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 1586 1584 1587 103 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1587 1586 1588 103 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1588 1587 1959 103 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 103, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 104, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1959 1588 1614 104 639 "" [1 uses])

(note:HI 1614 1959 2007 104 [bb 104] NOTE_INSN_BASIC_BLOCK)

(insn 2007 1614 2008 104 ./CStatUtilities.c:282 (set (reg:DI 0 ax [327])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2008 2007 1607 104 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [327])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [327])
        (nil)))

(insn:HI 1607 2008 1609 104 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 1609 1607 1610 104 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1610 1609 1611 104 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1611 1610 1958 104 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 104, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 105, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1958 1611 1637 105 638 "" [1 uses])

(note:HI 1637 1958 2005 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(insn 2005 1637 2006 105 ./CStatUtilities.c:282 (set (reg:DI 0 ax [328])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2006 2005 1630 105 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [328])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [328])
        (nil)))

(insn:HI 1630 2006 1632 105 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 1632 1630 1633 105 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1633 1632 1634 105 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1634 1633 1957 105 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 105, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 106, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1957 1634 1660 106 637 "" [1 uses])

(note:HI 1660 1957 2003 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(insn 2003 1660 2004 106 ./CStatUtilities.c:282 (set (reg:DI 0 ax [329])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2004 2003 1653 106 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [329])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [329])
        (nil)))

(insn:HI 1653 2004 1655 106 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 1655 1653 1656 106 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1656 1655 1657 106 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1657 1656 1956 106 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 106, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 107, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 1956 1657 1683 107 636 "" [1 uses])

(note:HI 1683 1956 2001 107 [bb 107] NOTE_INSN_BASIC_BLOCK)

(insn 2001 1683 2002 107 ./CStatUtilities.c:282 (set (reg:DI 0 ax [330])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2002 2001 1676 107 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [330])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [330])
        (nil)))

(insn:HI 1676 2002 1678 107 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 1678 1676 1679 107 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1679 1678 1680 107 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1680 1679 1681 107 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1681 1680 1682 107 ./CStatUtilities.c:280 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1678 (nil))
    (nil))

(jump_insn:HI 1682 1681 138 107 ./CStatUtilities.c:280 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 151)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1681 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 107, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 108, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(code_label:HI 138 1682 139 108 459 "" [2 uses])

(note:HI 139 138 1978 108 [bb 108] NOTE_INSN_BASIC_BLOCK)

(insn 1978 139 1979 108 ./CStatUtilities.c:282 (set (reg:DI 0 ax [147])
        (mem:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1979 1978 144 108 ./CStatUtilities.c:282 (set (mem/s:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148]) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [147])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [147])
        (nil)))

(insn:HI 144 1979 1980 108 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 8 [0x8])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 37 r8 [orig:145 row.551 ] [145])) 40 {*movsi_1} (nil)
    (nil))

(insn 1980 144 1822 108 ./CStatUtilities.c:280 (set (reg:SI 1 dx [143])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 1 [0x1])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 1822 1980 1981 108 NOTE_INSN_DELETED)

(insn 1981 1822 1982 108 ./CStatUtilities.c:282 (set (reg:DI 0 ax [151])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 8 [0x8])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1982 1981 1699 108 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 16 [0x10])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [151])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [151])
        (nil)))

(insn:HI 1699 1982 1983 108 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 24 [0x18])) [4 <variable>.index+0 S4 A8])
        (reg:SI 1 dx [143])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1820 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [143])
        (nil)))

(insn 1983 1699 1703 108 ./CStatUtilities.c:280 (set (reg/v:SI 1 dx [orig:153 row.551 ] [153])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 2 [0x2])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 1703 1983 1984 108 NOTE_INSN_DELETED)

(insn 1984 1703 1985 108 ./CStatUtilities.c:282 (set (reg:DI 0 ax [155])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 16 [0x10])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1985 1984 1717 108 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 32 [0x20])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [155])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [155])
        (nil)))

(insn:HI 1717 1985 1986 108 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 40 [0x28])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 1 dx [orig:153 row.551 ] [153])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1701 (nil))
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:153 row.551 ] [153])
        (nil)))

(insn 1986 1717 1721 108 ./CStatUtilities.c:280 (set (reg/v:SI 1 dx [orig:157 row.551 ] [157])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 3 [0x3])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 1721 1986 1987 108 NOTE_INSN_DELETED)

(insn 1987 1721 1988 108 ./CStatUtilities.c:282 (set (reg:DI 0 ax [159])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 24 [0x18])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1988 1987 1735 108 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 48 [0x30])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [159])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [159])
        (nil)))

(insn:HI 1735 1988 1989 108 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 56 [0x38])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 1 dx [orig:157 row.551 ] [157])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1719 (nil))
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:157 row.551 ] [157])
        (nil)))

(insn 1989 1735 1739 108 ./CStatUtilities.c:280 (set (reg/v:SI 1 dx [orig:161 row.551 ] [161])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 4 [0x4])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 1739 1989 1990 108 NOTE_INSN_DELETED)

(insn 1990 1739 1991 108 ./CStatUtilities.c:282 (set (reg:DI 0 ax [163])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 32 [0x20])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1991 1990 1753 108 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 64 [0x40])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [163])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [163])
        (nil)))

(insn:HI 1753 1991 1992 108 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 72 [0x48])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 1 dx [orig:161 row.551 ] [161])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1737 (nil))
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:161 row.551 ] [161])
        (nil)))

(insn 1992 1753 1757 108 ./CStatUtilities.c:280 (set (reg/v:SI 1 dx [orig:165 row.551 ] [165])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 5 [0x5])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 1757 1992 1993 108 NOTE_INSN_DELETED)

(insn 1993 1757 1994 108 ./CStatUtilities.c:282 (set (reg:DI 0 ax [167])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 40 [0x28])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1994 1993 1771 108 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 80 [0x50])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [167])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [167])
        (nil)))

(insn:HI 1771 1994 1995 108 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 88 [0x58])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 1 dx [orig:165 row.551 ] [165])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1755 (nil))
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:165 row.551 ] [165])
        (nil)))

(insn 1995 1771 1775 108 ./CStatUtilities.c:280 (set (reg/v:SI 1 dx [orig:169 row.551 ] [169])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 6 [0x6])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 1775 1995 1996 108 NOTE_INSN_DELETED)

(insn 1996 1775 1997 108 ./CStatUtilities.c:282 (set (reg:DI 0 ax [171])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 48 [0x30])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 1997 1996 1789 108 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 96 [0x60])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [171])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [171])
        (nil)))

(insn:HI 1789 1997 1998 108 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 104 [0x68])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 1 dx [orig:169 row.551 ] [169])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1773 (nil))
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:169 row.551 ] [169])
        (nil)))

(insn 1998 1789 1793 108 ./CStatUtilities.c:280 (set (reg/v:SI 1 dx [orig:173 row.551 ] [173])
        (subreg:SI (plus:DI (reg:DI 37 r8 [orig:145 row.551 ] [145])
                (const_int 7 [0x7])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(note:HI 1793 1998 1999 108 NOTE_INSN_DELETED)

(insn 1999 1793 2000 108 ./CStatUtilities.c:282 (set (reg:DI 0 ax [175])
        (mem:DI (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (const_int 56 [0x38])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 2000 1999 1807 108 ./CStatUtilities.c:282 (set (mem/s:DI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 112 [0x70])) [6 <variable>.signal+0 S8 A8])
        (reg:DI 0 ax [175])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [175])
        (nil)))

(insn:HI 1807 2000 1809 108 ./CStatUtilities.c:283 (set (mem/s:SI (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (const_int 120 [0x78])) [4 <variable>.index+0 S4 A8])
        (reg/v:SI 1 dx [orig:173 row.551 ] [173])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 1791 (nil))
    (expr_list:REG_DEAD (reg/v:SI 1 dx [orig:173 row.551 ] [173])
        (nil)))

(insn:HI 1809 1807 1810 108 ./CStatUtilities.c:280 (parallel [
            (set (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                (plus:SI (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1810 1809 1811 108 ./CStatUtilities.c:280 (parallel [
            (set (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                (plus:DI (reg:DI 4 si [orig:146 ivtmp.533 ] [146])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1811 1810 1812 108 ./CStatUtilities.c:280 (parallel [
            (set (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                (plus:DI (reg/f:DI 2 cx [orig:148 ivtmp.535 ] [148])
                    (const_int 128 [0x80])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 1812 1811 1813 108 ./CStatUtilities.c:280 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:145 row.551 ] [145])
            (reg/v:SI 6 bp [orig:93 nrows ] [93]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 1809 (nil))
    (nil))

(jump_insn:HI 1813 1812 1818 108 ./CStatUtilities.c:280 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 151)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 1812 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 108, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

;; Start of basic block 109, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
(note:HI 1818 1813 1922 109 [bb 109] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 1922 1818 1923 109 (set (pc)
        (label_ref 138)) 548 {jump} (nil)
    (nil))
;; End of basic block 109, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 41 [r12] 42 [r13] 43 [r14] 44 [r15]

(barrier:HI 1923 1922 1969)

(note 1969 1923 0 NOTE_INSN_DELETED)


;; Function medianInPlace (medianInPlace)


8 basic blocks, 11 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  2 [71.0%]  1 [29.0%]  (fallthru)
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 6 [bp] 7 [sp]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 2900, maybe hot.
Predecessors:  0 [29.0%]  (fallthru)
Successors:  7 [100.0%] 
Registers live at start: 6 [bp] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 7100, maybe hot.
Predecessors:  0 [71.0%] 
Successors:  4 [99.0%]  3 [1.0%]  (fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 6 [bp] 7 [sp]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 71, maybe hot.
Predecessors:  2 [1.0%]  (fallthru)
Successors: 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp]

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 7029, maybe hot.
Predecessors:  2 [99.0%] 
Successors:  6 [50.0%]  5 [50.0%]  (fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 3 [bx] 6 [bp] 7 [sp]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 3514, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
Successors:  7 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 3514, maybe hot.
Predecessors:  4 [50.0%] 
Successors:  7 [100.0%]  (fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp]
Registers live at end: 7 [sp] 21 [xmm0]

Basic block 7 prev 6, next -2, loop_depth 0, count 0, freq 9929, maybe hot.
Predecessors:  6 [100.0%]  (fallthru) 1 [100.0%]  5 [100.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 21 [xmm0]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0]



try_optimize_cfg iteration 1

(note:HI 1 0 7 ("./CStatUtilities.c") 164)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp]
(note:HI 7 1 98 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn/f 98 7 99 0 ./CStatUtilities.c:164 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -16 [0xfffffffffffffff0])) [0 S8 A8])
        (reg:DI 3 bx)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f 99 98 100 0 ./CStatUtilities.c:164 (set (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int -8 [0xfffffffffffffff8])) [0 S8 A8])
        (reg:DI 6 bp)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f 100 99 101 0 ./CStatUtilities.c:164 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 101 100 3 0 NOTE_INSN_PROLOGUE_END)

(insn:HI 3 101 4 0 ./CStatUtilities.c:164 (set (reg/v/f:DI 6 bp [orig:61 a ] [61])
        (reg:DI 5 di [ a ])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [ a ])
        (nil)))

(insn:HI 4 3 5 0 ./CStatUtilities.c:164 (set (reg/v:SI 3 bx [orig:62 n ] [62])
        (reg:SI 4 si [ n ])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (nil)))

(note:HI 5 4 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 10 0 ("./CStatUtilities.c") 167)

(insn:HI 10 9 11 0 ./CStatUtilities.c:167 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 3 bx [orig:62 n ] [62])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 4 (nil))
    (nil))

(jump_insn:HI 11 10 14 0 ./CStatUtilities.c:167 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 10 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp]

(note:HI 14 11 13 ("./CStatUtilities.c") 168)

;; Start of basic block 1, registers live: 6 [bp] 7 [sp]
(note:HI 13 14 15 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:HI 15 13 88 1 ./CStatUtilities.c:168 (set (reg/v:DF 21 xmm0 [orig:59 median ] [59])
        (mem:DF (reg/v/f:DI 6 bp [orig:61 a ] [61]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:61 a ] [61])
        (nil)))

(jump_insn:HI 88 15 89 1 (set (pc)
        (label_ref 70)) 548 {jump} (nil)
    (nil))
;; End of basic block 1, registers live:
 7 [sp] 21 [xmm0]

(barrier:HI 89 88 18)

;; Start of basic block 2, registers live: 3 [bx] 6 [bp] 7 [sp]
(code_label:HI 18 89 19 2 646 "" [1 uses])

(note:HI 19 18 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 20 19 21 2 ("./CStatUtilities.c") 169)

(insn:HI 21 20 22 2 ./CStatUtilities.c:169 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 3 bx [orig:62 n ] [62])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 22 21 25 2 ./CStatUtilities.c:169 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 21 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9900 [0x26ac])
            (nil))))
;; End of basic block 2, registers live:
 3 [bx] 6 [bp] 7 [sp]

(note:HI 25 22 24 ("./CStatUtilities.c") 171)

;; Start of basic block 3, registers live: 7 [sp]
(note:HI 24 25 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:HI 26 24 27 3 ./CStatUtilities.c:171 (set (reg:DI 2 cx [ stderr ])
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40] <var_decl 0x2b4e9c5c1e70 stderr>) [17 stderr+0 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 27 26 28 3 ./CStatUtilities.c:171 (set (reg:DI 1 dx)
        (const_int 54 [0x36])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 28 27 29 3 ./CStatUtilities.c:171 (set (reg:DI 4 si)
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 29 28 30 3 ./CStatUtilities.c:171 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2] <string_cst 0x2b4e9c8d5070>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 30 29 31 3 ./CStatUtilities.c:171 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fwrite") [flags 0x41] <function_decl 0x2b4e9c460400 __builtin_fwrite>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 26 (insn_list:REG_DEP_TRUE 27 (insn_list:REG_DEP_TRUE 28 (insn_list:REG_DEP_TRUE 29 (nil)))))
    (expr_list:REG_DEAD (reg:DI 2 cx [ stderr ])
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 5 di)
                    (expr_list:REG_UNUSED (reg:DI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx [ stderr ]))
                    (nil))))))

(note:HI 31 30 32 3 ("./CStatUtilities.c") 172)

(insn:HI 32 31 33 3 ./CStatUtilities.c:172 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(call_insn:HI 33 32 34 3 ./CStatUtilities.c:172 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41] <function_decl 0x2b4e9c475100 exit>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 32 (nil))
    (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (nil)))
;; End of basic block 3, registers live:
 7 [sp]

(barrier:HI 34 33 35)

;; Start of basic block 4, registers live: 3 [bx] 6 [bp] 7 [sp]
(code_label:HI 35 34 36 4 649 "" [1 uses])

(note:HI 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 37 36 38 4 ("./CStatUtilities.c") 175)

(insn:HI 38 37 39 4 ./CStatUtilities.c:175 (set (reg:DI 4 si [orig:63 n ] [63])
        (sign_extend:DI (reg/v:SI 3 bx [orig:62 n ] [62]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:HI 39 38 40 4 ./CStatUtilities.c:175 (set (reg:DI 2 cx)
        (symbol_ref:DI ("compareDouble") [flags 0x41] <function_decl 0x2b4e9c7ebc00 compareDouble>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 40 39 42 4 ./CStatUtilities.c:175 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 42 40 43 4 ./CStatUtilities.c:175 (set (reg:DI 5 di [ a ])
        (reg/v/f:DI 6 bp [orig:61 a ] [61])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 43 42 44 4 ./CStatUtilities.c:175 (call (mem:QI (symbol_ref:DI ("qsort") [flags 0x41] <function_decl 0x2b4e9c73d700 qsort>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 40 (insn_list:REG_DEP_TRUE 41 (insn_list:REG_DEP_TRUE 42 (nil)))))
    (expr_list:REG_DEAD (reg:DI 2 cx)
        (expr_list:REG_DEAD (reg:DI 1 dx)
            (expr_list:REG_DEAD (reg:DI 4 si [ n ])
                (expr_list:REG_DEAD (reg:DI 5 di [ a ])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ a ]))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si [ n ]))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(note:HI 44 43 45 4 ("./CStatUtilities.c") 177)

(note:HI 45 44 97 4 NOTE_INSN_DELETED)

(insn 97 45 47 4 ./CStatUtilities.c:177 (set (reg:CCZ 17 flags)
        (compare:CCZ (and:QI (reg:QI 3 bx [orig:62 n ] [62])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 289 {*testqi_1_maybe_si} (nil)
    (nil))

(jump_insn:HI 47 97 50 4 ./CStatUtilities.c:177 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 46 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4, registers live:
 3 [bx] 6 [bp] 7 [sp]

(note:HI 50 47 49 ("./CStatUtilities.c") 178)

;; Start of basic block 5, registers live: 3 [bx] 6 [bp] 7 [sp]
(note:HI 49 50 95 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 95 49 51 5 ./CStatUtilities.c:178 (set (reg:SI 0 ax [66])
        (reg/v:SI 3 bx [orig:62 n ] [62])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 51 95 52 5 ./CStatUtilities.c:178 (parallel [
            (set (reg:SI 0 ax [66])
                (lshiftrt:SI (reg:SI 0 ax [66])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 52 51 53 5 ./CStatUtilities.c:178 (parallel [
            (set (reg:SI 0 ax [67])
                (plus:SI (reg:SI 0 ax [66])
                    (reg/v:SI 3 bx [orig:62 n ] [62])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 51 (nil))
    (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:62 n ] [62])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 53 52 54 5 ./CStatUtilities.c:178 (parallel [
            (set (reg:SI 0 ax [67])
                (ashiftrt:SI (reg:SI 0 ax [67])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 52 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 3 bx [orig:62 n ] [62])
                (const_int 2 [0x2]))
            (nil))))

(insn:HI 54 53 55 5 ./CStatUtilities.c:178 (set (reg:DI 0 ax [69])
        (sign_extend:DI (reg:SI 0 ax [67]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 53 (nil))
    (nil))

(note:HI 55 54 56 5 NOTE_INSN_DELETED)

(insn:HI 56 55 57 5 ./CStatUtilities.c:178 (set (reg/v:DF 21 xmm0 [orig:59 median ] [59])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [69])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 6 bp [orig:61 a ] [61]))
                (const_int -8 [0xfffffffffffffff8])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 54 (nil))
    (nil))

(insn:HI 57 56 58 5 ./CStatUtilities.c:178 (set (reg/v:DF 21 xmm0 [orig:59 median ] [59])
        (plus:DF (reg/v:DF 21 xmm0 [orig:59 median ] [59])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [69])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 6 bp [orig:61 a ] [61])) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 56 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [69])
        (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:61 a ] [61])
            (nil))))

(note:HI 58 57 59 5 NOTE_INSN_DELETED)

(insn:HI 59 58 90 5 ./CStatUtilities.c:178 (set (reg/v:DF 21 xmm0 [orig:59 median ] [59])
        (mult:DF (reg/v:DF 21 xmm0 [orig:59 median ] [59])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 57 (nil))
    (nil))

(jump_insn:HI 90 59 91 5 (set (pc)
        (label_ref 70)) 548 {jump} (nil)
    (nil))
;; End of basic block 5, registers live:
 7 [sp] 21 [xmm0]

(barrier:HI 91 90 62)

;; Start of basic block 6, registers live: 3 [bx] 6 [bp] 7 [sp]
(code_label:HI 62 91 63 6 651 "" [1 uses])

(note:HI 63 62 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note:HI 64 63 96 6 ("./CStatUtilities.c") 180)

(insn 96 64 65 6 ./CStatUtilities.c:180 (set (reg:SI 0 ax [74])
        (reg/v:SI 3 bx [orig:62 n ] [62])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 65 96 66 6 ./CStatUtilities.c:180 (parallel [
            (set (reg:SI 0 ax [74])
                (lshiftrt:SI (reg:SI 0 ax [74])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 476 {*lshrsi3_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 66 65 67 6 ./CStatUtilities.c:180 (parallel [
            (set (reg:SI 0 ax [75])
                (plus:SI (reg:SI 0 ax [74])
                    (reg/v:SI 3 bx [orig:62 n ] [62])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (insn_list:REG_DEP_TRUE 65 (nil))
    (expr_list:REG_DEAD (reg/v:SI 3 bx [orig:62 n ] [62])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn:HI 67 66 68 6 ./CStatUtilities.c:180 (parallel [
            (set (reg:SI 0 ax [75])
                (ashiftrt:SI (reg:SI 0 ax [75])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 441 {*ashrsi3_1_one_bit} (insn_list:REG_DEP_TRUE 66 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (div:SI (reg/v:SI 3 bx [orig:62 n ] [62])
                (const_int 2 [0x2]))
            (nil))))

(insn:HI 68 67 69 6 ./CStatUtilities.c:180 (set (reg:DI 0 ax [77])
        (sign_extend:DI (reg:SI 0 ax [75]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 67 (nil))
    (nil))

(insn:HI 69 68 70 6 ./CStatUtilities.c:180 (set (reg/v:DF 21 xmm0 [orig:59 median ] [59])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [77])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:61 a ] [61])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 68 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [77])
        (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:61 a ] [61])
            (nil))))
;; End of basic block 6, registers live:
 7 [sp] 21 [xmm0]

;; Start of basic block 7, registers live: 7 [sp] 21 [xmm0]
(code_label:HI 70 69 71 7 648 "" [2 uses])

(note:HI 71 70 75 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 75 71 76 7 NOTE_INSN_FUNCTION_END)

(note:HI 76 75 84 7 ("./CStatUtilities.c") 183)

(insn 84 76 102 7 ./CStatUtilities.c:183 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 78 (nil))
    (nil))

(note 102 84 103 7 NOTE_INSN_EPILOGUE_BEG)

(insn 103 102 104 7 ./CStatUtilities.c:183 (set (reg:DI 3 bx)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) -1 (nil)
    (nil))

(insn 104 103 105 7 ./CStatUtilities.c:183 (set (reg:DI 6 bp)
        (mem:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [0 S8 A8])) -1 (nil)
    (nil))

(insn 105 104 106 7 ./CStatUtilities.c:183 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn 106 105 107 7 ./CStatUtilities.c:183 (return) -1 (nil)
    (nil))
;; End of basic block 7, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0]

(barrier 107 106 94)

(note 94 107 0 NOTE_INSN_DELETED)


;; Function TukeyBiweight (TukeyBiweight)


49 basic blocks, 76 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [10.0%]  (fallthru) 32 [90.0%] 
Registers live at start: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  0 [10.0%]  (fallthru)
Successors:  6 2 [100.0%]  (fallthru)
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
Registers live at end: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  1 [100.0%]  (fallthru)
Successors:  7 [100.0%] 
Registers live at start: 7 [sp]
Registers live at end: 7 [sp] 28 [xmm7] 45 [xmm8]

Basic block 3 prev 2, next 4, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  23 [100.0%]  31 [100.0%]  11 [25.0%] 
Successors:  24 [79.0%]  4 [21.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 2633, should be 2025

Basic block 4 prev 3, next 5, loop_depth 1, count 0, freq 425, maybe hot.
Predecessors:  3 [21.0%]  (fallthru)
Successors:  24 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  47 [10.0%]  (loop_exit) 32 [10.0%]  46 [10.0%] 
Successors:  8 [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 291, should be 1000

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 0.
Predecessors:  1
Successors:  8 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]
Registers live at end: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  2 [100.0%]  30 [10.0%]  (loop_exit) 10 [10.0%]  22 [10.0%] 
Successors:  EXIT [100.0%] 
Registers live at start: 7 [sp] 28 [xmm7] 45 [xmm8]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]
Invalid sum of incoming frequencies 504, should be 1111

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  5 [100.0%]  6 [100.0%] 
Successors:  9 [21.0%]  (fallthru) 10 [79.0%] 
Registers live at start: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 210, maybe hot.
Predecessors:  8 [21.0%]  (fallthru)
Successors:  10 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  8 [79.0%]  9 [100.0%]  (fallthru)
Successors:  11 [90.0%]  (fallthru,dfs_back) 7 [10.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  10 [90.0%]  (fallthru,dfs_back)
Successors:  12 [75.0%]  (fallthru) 3 [25.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 900, should be 600

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  11 [75.0%]  (fallthru)
Successors:  13 [66.7%]  (fallthru) 20 [33.3%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [66.7%]  (fallthru)
Successors:  14 [50.0%]  (fallthru) 17 [50.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 300, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [50.0%]  (fallthru)
Successors:  15 [21.0%]  (fallthru) 16 [79.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 450, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 189, maybe hot.
Predecessors:  14 [21.0%]  (fallthru)
Successors:  16 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [79.0%]  15 [100.0%]  (fallthru)
Successors:  17 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 17 prev 16, next 18, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 13 [50.0%] 
Successors:  18 [21.0%]  (fallthru) 19 [79.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 18 prev 17, next 19, loop_depth 0, count 0, freq 189, maybe hot.
Predecessors:  17 [21.0%]  (fallthru)
Successors:  19 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 19 prev 18, next 20, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  17 [79.0%]  18 [100.0%]  (fallthru)
Successors:  20 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 20 prev 19, next 21, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  19 [100.0%]  (fallthru) 12 [33.3%] 
Successors:  21 [21.0%]  (fallthru) 22 [79.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 21 prev 20, next 22, loop_depth 0, count 0, freq 189, maybe hot.
Predecessors:  20 [21.0%]  (fallthru)
Successors:  22 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 22 prev 21, next 23, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  20 [79.0%]  21 [100.0%]  (fallthru)
Successors:  23 [90.0%]  (fallthru,dfs_back) 7 [10.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 23 prev 22, next 24, loop_depth 0, count 0, freq 660, maybe hot.
Predecessors:  22 [90.0%]  (fallthru,dfs_back)
Successors:  3 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Invalid sum of incoming frequencies 810, should be 660

Basic block 24 prev 23, next 25, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  3 [79.0%]  4 [100.0%] 
Successors:  25 [21.0%]  (fallthru) 26 [79.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 25 prev 24, next 26, loop_depth 1, count 0, freq 425, maybe hot.
Predecessors:  24 [21.0%]  (fallthru)
Successors:  26 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 26 prev 25, next 27, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  24 [79.0%]  25 [100.0%]  (fallthru)
Successors:  27 [21.0%]  (fallthru) 28 [79.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 27 prev 26, next 28, loop_depth 1, count 0, freq 425, maybe hot.
Predecessors:  26 [21.0%]  (fallthru)
Successors:  28 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

Basic block 28 prev 27, next 29, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  26 [79.0%]  27 [100.0%]  (fallthru)
Successors:  29 [21.0%]  (fallthru) 30 [79.0%] 
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 29 prev 28, next 30, loop_depth 1, count 0, freq 425, maybe hot.
Predecessors:  28 [21.0%]  (fallthru)
Successors:  30 [100.0%]  (fallthru)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 30 prev 29, next 31, loop_depth 1, count 0, freq 2025, maybe hot.
Predecessors:  28 [79.0%]  29 [100.0%]  (fallthru)
Successors:  31 [90.0%]  (fallthru,dfs_back) 7 [10.0%]  (loop_exit)
Registers live at start: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 31 prev 30, next 32, loop_depth 1, count 0, freq 1823, maybe hot.
Predecessors:  30 [90.0%]  (fallthru,dfs_back)
Successors:  3 [100.0%] 
Registers live at start: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

Basic block 32 prev 31, next 33, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%] 
Successors:  33 [90.0%]  (fallthru,dfs_back) 5 [10.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 33 prev 32, next 34, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  32 [90.0%]  (fallthru,dfs_back)
Successors:  34 [87.5%]  (fallthru) 47 [12.5%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 900, should be 771

Basic block 34 prev 33, next 35, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  33 [87.5%]  (fallthru)
Successors:  35 [85.7%]  (fallthru) 46 [14.3%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 35 prev 34, next 36, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  34 [85.7%]  (fallthru)
Successors:  36 [83.3%]  (fallthru) 45 [16.7%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 36 prev 35, next 37, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  35 [83.3%]  (fallthru)
Successors:  37 [80.0%]  (fallthru) 44 [20.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 37 prev 36, next 38, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  36 [80.0%]  (fallthru)
Successors:  38 [75.0%]  (fallthru) 43 [25.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 38 prev 37, next 39, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  37 [75.0%]  (fallthru)
Successors:  39 [66.7%]  (fallthru) 42 [33.3%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

Basic block 39 prev 38, next 40, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  38 [66.7%]  (fallthru)
Successors:  40 [50.0%]  (fallthru) 41 [50.0%] 
Registers live at start: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 300, should be 900

Basic block 40 prev 39, next 41, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  39 [50.0%]  (fallthru)
Successors:  41 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 450, should be 900

Basic block 41 prev 40, next 42, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  40 [100.0%]  (fallthru) 39 [50.0%] 
Successors:  42 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 42 prev 41, next 43, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  41 [100.0%]  (fallthru) 38 [33.3%] 
Successors:  43 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 43 prev 42, next 44, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  42 [100.0%]  (fallthru) 37 [25.0%] 
Successors:  44 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 44 prev 43, next 45, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  43 [100.0%]  (fallthru) 36 [20.0%] 
Successors:  45 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 45 prev 44, next 46, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  44 [100.0%]  (fallthru) 35 [16.7%] 
Successors:  46 [100.0%]  (fallthru)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 46 prev 45, next 47, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  45 [100.0%]  (fallthru) 34 [14.3%] 
Successors:  47 [90.0%]  (fallthru,dfs_back) 5 [10.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 47 prev 46, next 48, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  46 [90.0%]  (fallthru,dfs_back) 48 [100.0%]  33 [12.5%] 
Successors:  48 [90.0%]  (fallthru,dfs_back) 5 [10.0%]  (loop_exit)
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Invalid sum of incoming frequencies 1817, should be 1013

Basic block 48 prev 47, next -2, loop_depth 1, count 0, freq 911, maybe hot.
Predecessors:  47 [90.0%]  (fallthru,dfs_back)
Successors:  47 [100.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]



try_optimize_cfg iteration 1

Conditionals in bb 22 and 30 match.
Forwarding edge 22->23 to 3 failed.
Forwarding edge 30->31 to 3 failed.
Forwarding edge 47->48 to 47 failed.
Conditionals in bb 47 and 46 match.
(note:HI 1 0 8 ("./CStatUtilities.c") 201)

;; Start of basic block 0, registers live: 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]
(note:HI 8 1 995 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn/f 995 8 996 0 ./CStatUtilities.c:201 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f 996 995 997 0 ./CStatUtilities.c:201 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f 997 996 998 0 ./CStatUtilities.c:201 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f 998 997 999 0 ./CStatUtilities.c:201 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 999 998 3 0 NOTE_INSN_PROLOGUE_END)

(insn:HI 3 999 4 0 ./CStatUtilities.c:201 (set (reg/v/f:DI 6 bp [orig:75 x ] [75])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [ x ])
        (nil)))

(insn:HI 4 3 5 0 ./CStatUtilities.c:201 (set (reg/v:SI 41 r12 [orig:76 len ] [76])
        (reg:SI 4 si [ len ])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [ len ])
        (nil)))

(insn:HI 5 4 6 0 ./CStatUtilities.c:201 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [34 c+0 S8 A8])
        (reg:DF 21 xmm0 [ c ])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [ c ])
        (nil)))

(note:HI 6 5 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 11 0 ("./CStatUtilities.c") 202)

(insn:HI 11 10 12 0 ./CStatUtilities.c:202 (set (reg:SI 4 si [ len ])
        (reg/v:SI 41 r12 [orig:76 len ] [76])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 4 (nil))
    (nil))

(insn:HI 12 11 13 0 ./CStatUtilities.c:202 (set (reg:DI 5 di [ x ])
        (reg/v/f:DI 6 bp [orig:75 x ] [75])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 3 (nil))
    (nil))

(call_insn:HI 13 12 14 0 ./CStatUtilities.c:202 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x3] <function_decl 0x2b4e9c504e00 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 11 (insn_list:REG_DEP_TRUE 12 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ len ])
        (expr_list:REG_DEAD (reg:DI 5 di [ x ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ len ]))
            (nil))))

(insn:HI 14 13 15 0 ./CStatUtilities.c:202 (set (reg/v:DF 26 xmm5 [orig:69 median ] [69])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 13 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note:HI 15 14 16 0 ("./CStatUtilities.c") 205)

(insn:HI 16 15 17 0 ./CStatUtilities.c:205 (set (reg:DI 5 di [orig:78 len ] [78])
        (sign_extend:DI (reg/v:SI 41 r12 [orig:76 len ] [76]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn:HI 17 16 884 0 ./CStatUtilities.c:205 (parallel [
            (set (reg:DI 5 di [79])
                (ashift:DI (reg:DI 5 di [orig:78 len ] [78])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 16 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 884 17 19 0 ./CStatUtilities.c:205 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 S8 A8])
        (reg:DF 26 xmm5)) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 26 xmm5)
        (nil)))

(call_insn:HI 19 884 20 0 ./CStatUtilities.c:205 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b4e9c47b400 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 18 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 20 19 23 0 ./CStatUtilities.c:205 (set (reg/f:DI 3 bx [80])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 19 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 3 bx [80])
            (nil))))

(note:HI 23 20 24 0 ("./CStatUtilities.c") 208)

(insn:HI 24 23 885 0 ./CStatUtilities.c:208 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:76 len ] [76])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(insn 885 24 25 0 ./CStatUtilities.c:208 (set (reg:DF 26 xmm5)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(jump_insn:HI 25 885 147 0 ./CStatUtilities.c:208 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 857)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 24 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]

(note:HI 147 25 148 NOTE_INSN_LOOP_BEG)

(note:HI 148 147 49 NOTE_INSN_LOOP_END)

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 41 [r12]
(note:HI 49 148 50 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 50 49 51 1 ("./CStatUtilities.c") 211)

(insn:HI 51 50 52 1 ./CStatUtilities.c:211 (set (reg:SI 4 si [ len ])
        (reg/v:SI 41 r12 [orig:76 len ] [76])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 52 51 53 1 ./CStatUtilities.c:211 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [80])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 53 52 54 1 ./CStatUtilities.c:211 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x3] <function_decl 0x2b4e9c504e00 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 51 (insn_list:REG_DEP_TRUE 52 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ len ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ len ]))
            (nil))))

(insn:HI 54 53 55 1 ./CStatUtilities.c:211 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [33 MAD+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 53 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note:HI 55 54 56 1 ("./CStatUtilities.c") 213)

(insn:HI 56 55 57 1 ./CStatUtilities.c:213 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [80])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 3 bx [80])
        (nil)))

(call_insn:HI 57 56 58 1 ./CStatUtilities.c:213 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 56 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ res ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (nil)))

(note:HI 58 57 59 1 ("./CStatUtilities.c") 221)

(insn:HI 59 58 887 1 ./CStatUtilities.c:221 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 41 r12 [orig:76 len ] [76])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(insn 887 59 60 1 ./CStatUtilities.c:221 (set (reg:DF 26 xmm5)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(jump_insn:HI 60 887 62 1 ./CStatUtilities.c:221 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 162)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 59 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 1, registers live:
 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]

;; Start of basic block 2, registers live: 7 [sp]
(note:HI 62 60 994 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 994 62 64 2 ./CStatUtilities.c:221 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 64 994 802 2 ./CStatUtilities.c:221 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (reg/v:DF 45 xmm8 [orig:64 sum ] [64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 63 (nil))
    (nil))

(jump_insn:HI 802 64 803 2 (set (pc)
        (label_ref 103)) 548 {jump} (nil)
    (nil))
;; End of basic block 2, registers live:
 7 [sp] 28 [xmm7] 45 [xmm8]

(barrier:HI 803 802 149)

(note:HI 149 803 67 NOTE_INSN_LOOP_BEG)

;; Start of basic block 3, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 67 149 68 3 664 "" [3 uses])

(note:HI 68 67 69 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 69 68 70 3 ("./CStatUtilities.c") 223)

(insn:HI 70 69 892 3 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:72 D.5324 ] [72])
        (mem:DF (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 892 70 71 3 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:63 y ] [63])
        (reg:DF 24 xmm3 [orig:72 D.5324 ] [72])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 71 892 72 3 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:63 y ] [63])
        (minus:DF (reg/v:DF 22 xmm1 [orig:63 y ] [63])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 70 (nil))
    (nil))

(insn:HI 72 71 73 3 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:63 y ] [63])
        (div:DF (reg/v:DF 22 xmm1 [orig:63 y ] [63])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 71 (nil))
    (nil))

(note:HI 73 72 893 3 ("./CStatUtilities.c") 226)

(insn 893 73 992 3 ./CStatUtilities.c:226 (set (reg:DF 21 xmm0 [86])
        (reg/v:DF 22 xmm1 [orig:63 y ] [63])) 94 {*movdf_integer} (nil)
    (nil))

(insn 992 893 993 3 ./CStatUtilities.c:226 (set (reg:V2DF 21 xmm0 [86])
        (and:V2DF (reg:V2DF 21 xmm0 [86])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn 993 992 895 3 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 895 993 77 3 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:62 w ] [62])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 77 895 78 3 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 21 xmm0 [86]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 75 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [86])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [86]))
            (nil))))

(jump_insn:HI 78 77 85 3 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 91)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 77 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 85 78 86 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 86 85 87 4 ("./CStatUtilities.c") 227)

(insn:HI 87 86 896 4 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:63 y ] [63])
        (mult:DF (reg/v:DF 22 xmm1 [orig:63 y ] [63])
            (reg/v:DF 22 xmm1 [orig:63 y ] [63]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 896 87 89 4 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:62 w ] [62])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 89 896 90 4 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:62 w ] [62])
        (minus:DF (reg/v:DF 23 xmm2 [orig:62 w ] [62])
            (reg/v:DF 22 xmm1 [orig:63 y ] [63]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 87 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:63 y ] [63])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 89))
            (nil))))

(insn:HI 90 89 870 4 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:62 w ] [62])
        (mult:DF (reg/v:DF 23 xmm2 [orig:62 w ] [62])
            (reg/v:DF 23 xmm2 [orig:62 w ] [62]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 89 (nil))
    (nil))

(jump_insn:HI 870 90 871 4 (set (pc)
        (label_ref 91)) 548 {jump} (nil)
    (nil))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(barrier:HI 871 870 150)

(note:HI 150 871 796 NOTE_INSN_LOOP_END)

;; Start of basic block 5, registers live: 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 796 150 110 5 712 "" [3 uses])

(note:HI 110 796 111 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 111 110 112 5 ("./CStatUtilities.c") 211)

(insn:HI 112 111 113 5 ./CStatUtilities.c:211 (set (reg:SI 4 si [ len ])
        (reg/v:SI 41 r12 [orig:76 len ] [76])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 113 112 888 5 ./CStatUtilities.c:211 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [80])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 888 113 889 5 ./CStatUtilities.c:211 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 S8 A8])
        (reg:DF 26 xmm5)) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 26 xmm5)
        (nil)))

(insn 889 888 114 5 ./CStatUtilities.c:211 (set (mem/c:V2DF (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [35 S16 A8])
        (reg:V2DF 47 xmm10)) 906 {*movv2df_internal} (nil)
    (expr_list:REG_DEAD (reg:V2DF 47 xmm10)
        (nil)))

(call_insn:HI 114 889 115 5 ./CStatUtilities.c:211 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("medianInPlace") [flags 0x3] <function_decl 0x2b4e9c504e00 medianInPlace>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 112 (insn_list:REG_DEP_TRUE 113 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ len ])
        (expr_list:REG_DEAD (reg:DI 5 di [ res ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ len ]))
            (nil))))

(insn:HI 115 114 116 5 ./CStatUtilities.c:211 (set (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 56 [0x38])) [33 MAD+0 S8 A8])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 114 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(note:HI 116 115 117 5 ("./CStatUtilities.c") 213)

(insn:HI 117 116 118 5 ./CStatUtilities.c:213 (set (reg:DI 5 di [ res ])
        (reg/f:DI 3 bx [80])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 3 bx [80])
        (nil)))

(call_insn:HI 118 117 890 5 ./CStatUtilities.c:213 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41] <function_decl 0x2b4e9c731f00 free>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 117 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di [ res ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ res ]))
        (nil)))

(insn 890 118 891 5 (set (reg:DF 26 xmm5)
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 32 [0x20])) [35 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn 891 890 813 5 (set (reg:V2DF 47 xmm10)
        (mem/c:V2DF (plus:DI (reg/f:DI 7 sp)
                (const_int 16 [0x10])) [35 S16 A8])) 906 {*movv2df_internal} (nil)
    (nil))

(jump_insn:HI 813 891 814 5 (set (pc)
        (label_ref 119)) 548 {jump} (nil)
    (nil))
;; End of basic block 5, registers live:
 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

(barrier:HI 814 813 162)

;; Start of basic block 6, registers live: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]
(code_label:HI 162 814 161 6 669 "" [1 uses])

(note:HI 161 162 991 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 991 161 860 6 (set (reg:V2DF 47 xmm10 [95])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [6 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(jump_insn:HI 860 991 861 6 (set (pc)
        (label_ref 119)) 548 {jump} (nil)
    (nil))
;; End of basic block 6, registers live:
 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

(barrier:HI 861 860 131)

(note:HI 131 861 132 NOTE_INSN_FUNCTION_END)

(note:HI 132 131 103 ("./CStatUtilities.c") 234)

;; Start of basic block 7, registers live: 7 [sp] 28 [xmm7] 45 [xmm8]
(code_label:HI 103 132 104 7 663 "" [4 uses])

(note:HI 104 103 105 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 105 104 897 7 NOTE_INSN_DELETED)

(insn 897 105 134 7 ./CStatUtilities.c:234 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (nil)))

(insn:HI 134 897 140 7 ./CStatUtilities.c:234 (set (reg/i:DF 21 xmm0 [ <result> ])
        (div:DF (reg/i:DF 21 xmm0 [ <result> ])
            (reg/v:DF 45 xmm8 [orig:64 sum ] [64]))) 619 {*fop_df_1_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (nil)))

(insn 140 134 121 7 ./CStatUtilities.c:234 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 134 (nil))
    (nil))

(note:HI 121 140 177 7 ("./CStatUtilities.c") 223)

(note:HI 177 121 181 7 ("./CStatUtilities.c") 223)

(note:HI 181 177 189 7 ("./CStatUtilities.c") 226)

(note:HI 189 181 198 7 ("./CStatUtilities.c") 227)

(note:HI 198 189 201 7 ("./CStatUtilities.c") 229)

(note:HI 201 198 203 7 ("./CStatUtilities.c") 230)

(note:HI 203 201 216 7 ("./CStatUtilities.c") 221)

(note:HI 216 203 220 7 ("./CStatUtilities.c") 223)

(note:HI 220 216 228 7 ("./CStatUtilities.c") 226)

(note:HI 228 220 237 7 ("./CStatUtilities.c") 227)

(note:HI 237 228 240 7 ("./CStatUtilities.c") 229)

(note:HI 240 237 242 7 ("./CStatUtilities.c") 230)

(note:HI 242 240 259 7 ("./CStatUtilities.c") 221)

(note:HI 259 242 263 7 ("./CStatUtilities.c") 223)

(note:HI 263 259 271 7 ("./CStatUtilities.c") 226)

(note:HI 271 263 280 7 ("./CStatUtilities.c") 227)

(note:HI 280 271 283 7 ("./CStatUtilities.c") 229)

(note:HI 283 280 285 7 ("./CStatUtilities.c") 230)

(note:HI 285 283 302 7 ("./CStatUtilities.c") 221)

(note:HI 302 285 306 7 ("./CStatUtilities.c") 223)

(note:HI 306 302 314 7 ("./CStatUtilities.c") 226)

(note:HI 314 306 323 7 ("./CStatUtilities.c") 227)

(note:HI 323 314 326 7 ("./CStatUtilities.c") 229)

(note:HI 326 323 328 7 ("./CStatUtilities.c") 230)

(note:HI 328 326 93 7 ("./CStatUtilities.c") 221)

(note:HI 93 328 96 7 ("./CStatUtilities.c") 229)

(note:HI 96 93 98 7 ("./CStatUtilities.c") 230)

(note:HI 98 96 345 7 ("./CStatUtilities.c") 221)

(note:HI 345 98 349 7 ("./CStatUtilities.c") 223)

(note:HI 349 345 357 7 ("./CStatUtilities.c") 226)

(note:HI 357 349 366 7 ("./CStatUtilities.c") 227)

(note:HI 366 357 369 7 ("./CStatUtilities.c") 229)

(note:HI 369 366 371 7 ("./CStatUtilities.c") 230)

(note:HI 371 369 383 7 ("./CStatUtilities.c") 221)

(note:HI 383 371 387 7 ("./CStatUtilities.c") 223)

(note:HI 387 383 395 7 ("./CStatUtilities.c") 226)

(note:HI 395 387 404 7 ("./CStatUtilities.c") 227)

(note:HI 404 395 407 7 ("./CStatUtilities.c") 229)

(note:HI 407 404 409 7 ("./CStatUtilities.c") 230)

(note:HI 409 407 421 7 ("./CStatUtilities.c") 221)

(note:HI 421 409 425 7 ("./CStatUtilities.c") 223)

(note:HI 425 421 433 7 ("./CStatUtilities.c") 226)

(note:HI 433 425 442 7 ("./CStatUtilities.c") 227)

(note:HI 442 433 445 7 ("./CStatUtilities.c") 229)

(note:HI 445 442 447 7 ("./CStatUtilities.c") 230)

(note:HI 447 445 471 7 ("./CStatUtilities.c") 221)

(note:HI 471 447 472 7 ("./CStatUtilities.c") 201)

(note:HI 472 471 477 7 ("./CStatUtilities.c") 209)

(note:HI 477 472 490 7 ("./CStatUtilities.c") 208)

(note:HI 490 477 491 7 ("./CStatUtilities.c") 201)

(note:HI 491 490 496 7 ("./CStatUtilities.c") 209)

(note:HI 496 491 513 7 ("./CStatUtilities.c") 208)

(note:HI 513 496 514 7 ("./CStatUtilities.c") 201)

(note:HI 514 513 519 7 ("./CStatUtilities.c") 209)

(note:HI 519 514 536 7 ("./CStatUtilities.c") 208)

(note:HI 536 519 537 7 ("./CStatUtilities.c") 201)

(note:HI 537 536 542 7 ("./CStatUtilities.c") 209)

(note:HI 542 537 559 7 ("./CStatUtilities.c") 208)

(note:HI 559 542 560 7 ("./CStatUtilities.c") 201)

(note:HI 560 559 565 7 ("./CStatUtilities.c") 209)

(note:HI 565 560 582 7 ("./CStatUtilities.c") 208)

(note:HI 582 565 583 7 ("./CStatUtilities.c") 201)

(note:HI 583 582 588 7 ("./CStatUtilities.c") 209)

(note:HI 588 583 605 7 ("./CStatUtilities.c") 208)

(note:HI 605 588 606 7 ("./CStatUtilities.c") 201)

(note:HI 606 605 611 7 ("./CStatUtilities.c") 209)

(note:HI 611 606 628 7 ("./CStatUtilities.c") 208)

(note:HI 628 611 629 7 ("./CStatUtilities.c") 201)

(note:HI 629 628 634 7 ("./CStatUtilities.c") 209)

(note:HI 634 629 32 7 ("./CStatUtilities.c") 208)

(note:HI 32 634 34 7 ("./CStatUtilities.c") 201)

(note:HI 34 32 40 7 ("./CStatUtilities.c") 209)

(note:HI 40 34 651 7 ("./CStatUtilities.c") 208)

(note:HI 651 40 652 7 ("./CStatUtilities.c") 201)

(note:HI 652 651 657 7 ("./CStatUtilities.c") 209)

(note:HI 657 652 669 7 ("./CStatUtilities.c") 208)

(note:HI 669 657 670 7 ("./CStatUtilities.c") 201)

(note:HI 670 669 675 7 ("./CStatUtilities.c") 209)

(note:HI 675 670 687 7 ("./CStatUtilities.c") 208)

(note:HI 687 675 688 7 ("./CStatUtilities.c") 201)

(note:HI 688 687 693 7 ("./CStatUtilities.c") 209)

(note:HI 693 688 705 7 ("./CStatUtilities.c") 208)

(note:HI 705 693 706 7 ("./CStatUtilities.c") 201)

(note:HI 706 705 711 7 ("./CStatUtilities.c") 209)

(note:HI 711 706 723 7 ("./CStatUtilities.c") 208)

(note:HI 723 711 724 7 ("./CStatUtilities.c") 201)

(note:HI 724 723 729 7 ("./CStatUtilities.c") 209)

(note:HI 729 724 741 7 ("./CStatUtilities.c") 208)

(note:HI 741 729 742 7 ("./CStatUtilities.c") 201)

(note:HI 742 741 747 7 ("./CStatUtilities.c") 209)

(note:HI 747 742 759 7 ("./CStatUtilities.c") 208)

(note:HI 759 747 760 7 ("./CStatUtilities.c") 201)

(note:HI 760 759 765 7 ("./CStatUtilities.c") 209)

(note:HI 765 760 1000 7 ("./CStatUtilities.c") 208)

(note 1000 765 1001 7 NOTE_INSN_EPILOGUE_BEG)

(insn 1001 1000 1002 7 ./CStatUtilities.c:234 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 1002 1001 1003 7 ./CStatUtilities.c:234 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 1003 1002 1004 7 ./CStatUtilities.c:234 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 1004 1003 1005 7 ./CStatUtilities.c:234 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(jump_insn 1005 1004 1006 7 ./CStatUtilities.c:234 (return) -1 (nil)
    (nil))
;; End of basic block 7, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]

(barrier 1006 1005 119)

;; Start of basic block 8, registers live: 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 119 1006 120 8 661 "" [2 uses])

(note:HI 120 119 898 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 898 120 122 8 ./CStatUtilities.c:223 (set (reg:DF 27 xmm6 [orig:71 D.5329 ] [71])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 48 [0x30])) [34 c+0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 122 898 123 8 ./CStatUtilities.c:223 (set (reg:DF 27 xmm6 [orig:71 D.5329 ] [71])
        (mult:DF (reg:DF 27 xmm6 [orig:71 D.5329 ] [71])
            (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                    (const_int 56 [0x38])) [33 MAD+0 S8 A8]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(note:HI 123 122 124 8 NOTE_INSN_DELETED)

(insn:HI 124 123 125 8 ./CStatUtilities.c:223 (set (reg:DF 27 xmm6 [orig:71 D.5329 ] [71])
        (plus:DF (reg:DF 27 xmm6 [orig:71 D.5329 ] [71])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [6 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 122 (nil))
    (nil))

(insn:HI 125 124 984 8 ./CStatUtilities.c:223 (set (reg/f:DI 5 di [orig:158 ivtmp.635 ] [158])
        (reg/v/f:DI 6 bp [orig:75 x ] [75])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 6 bp [orig:75 x ] [75])
        (nil)))

(insn 984 125 985 8 ./CStatUtilities.c:223 (set (reg:DI 4 si [orig:96 weightedsum ] [96])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 985 984 900 8 ./CStatUtilities.c:223 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 900 985 986 8 ./CStatUtilities.c:223 (set (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn 986 900 157 8 ./CStatUtilities.c:223 (set (reg:DI 0 ax [orig:168 sum ] [168])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (nil)
    (nil))

(note:HI 157 986 172 8 NOTE_INSN_DELETED)

(note:HI 172 157 987 8 NOTE_INSN_DELETED)

(insn 987 172 174 8 (set (reg:SI 2 cx [102])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:76 len ] [76])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 174 987 178 8 (parallel [
            (set (reg:SI 2 cx [102])
                (and:SI (reg:SI 2 cx [102])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 173 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 178 174 901 8 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:159 D.5324 ] [159])
        (mem:DF (reg/f:DI 5 di [orig:158 ivtmp.635 ] [158]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 901 178 179 8 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:161 y ] [161])
        (reg:DF 24 xmm3 [orig:159 D.5324 ] [159])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 179 901 180 8 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:161 y ] [161])
        (minus:DF (reg/v:DF 22 xmm1 [orig:161 y ] [161])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 178 (nil))
    (nil))

(insn:HI 180 179 902 8 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:161 y ] [161])
        (div:DF (reg/v:DF 22 xmm1 [orig:161 y ] [161])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 124 (insn_list:REG_DEP_TRUE 179 (nil)))
    (nil))

(insn 902 180 988 8 ./CStatUtilities.c:226 (set (reg:DF 21 xmm0 [162])
        (reg/v:DF 22 xmm1 [orig:161 y ] [161])) 94 {*movdf_integer} (nil)
    (nil))

(insn 988 902 184 8 ./CStatUtilities.c:226 (set (reg:V2DF 21 xmm0 [162])
        (and:V2DF (reg:V2DF 21 xmm0 [162])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 184 988 904 8 ./CStatUtilities.c:226 (set (reg:DF 46 xmm9 [97])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUIV (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [6 S8 A64])
        (nil)))

(insn 904 184 989 8 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:166 w ] [166])
        (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])) 94 {*movdf_integer} (nil)
    (nil))

(insn 989 904 990 8 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9)
            (reg:DF 21 xmm0 [162]))) 31 {*cmpfp_iu_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [162])
        (nil)))

(jump_insn 990 989 193 8 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 819)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]

;; Start of basic block 9, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]
(note:HI 193 990 190 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 190 193 905 9 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:161 y ] [161])
        (mult:DF (reg/v:DF 22 xmm1 [orig:161 y ] [161])
            (reg/v:DF 22 xmm1 [orig:161 y ] [161]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 905 190 191 9 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:166 w ] [166])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 191 905 192 9 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:166 w ] [166])
        (minus:DF (reg/v:DF 23 xmm2 [orig:166 w ] [166])
            (reg/v:DF 22 xmm1 [orig:161 y ] [161]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 190 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:161 y ] [161])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 163))
            (nil))))

(insn:HI 192 191 819 9 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:166 w ] [166])
        (mult:DF (reg/v:DF 23 xmm2 [orig:166 w ] [166])
            (reg/v:DF 23 xmm2 [orig:166 w ] [166]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 191 (nil))
    (nil))
;; End of basic block 9, registers live:
 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]

;; Start of basic block 10, registers live: 0 [ax] 2 [cx] 4 [si] 5 [di] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 46 [xmm9] 47 [xmm10]
(code_label:HI 819 192 208 10 717 "" [1 uses])

(note:HI 208 819 906 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 906 208 199 10 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (reg/v:DF 23 xmm2 [orig:166 w ] [166])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 199 906 200 10 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (mult:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg:DF 24 xmm3 [orig:159 D.5324 ] [159]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:159 D.5324 ] [159])
        (nil)))

(insn:HI 200 199 982 10 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (plus:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 199 (nil))
    (expr_list:REG_DEAD (reg/v:DF 25 xmm4 [orig:156 weightedsum ] [156])
        (nil)))

(insn 982 200 908 10 ./CStatUtilities.c:230 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 0 ax [orig:168 sum ] [168])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:168 sum ] [168])
        (nil)))

(insn 908 982 202 10 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 202 908 874 10 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (plus:DF (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
            (reg/v:DF 23 xmm2 [orig:166 w ] [166]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:166 w ] [166])
        (nil)))

(insn 874 202 204 10 ./CStatUtilities.c:221 (set (reg/v:SI 0 ax [orig:157 i ] [157])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:HI 204 874 983 10 ./CStatUtilities.c:221 (parallel [
            (set (reg/v:SI 0 ax [orig:67 i ] [67])
                (plus:SI (reg/v:SI 0 ax [orig:157 i ] [157])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 983 204 206 10 ./CStatUtilities.c:221 (set (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
        (plus:DI (reg/f:DI 5 di [orig:158 ivtmp.635 ] [158])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 206 983 207 10 ./CStatUtilities.c:221 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:67 i ] [67])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 204 (nil))
    (nil))

(jump_insn:HI 207 206 343 10 ./CStatUtilities.c:221 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 103)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 206 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 11, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 343 207 341 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 341 343 342 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [102])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 342 341 300 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 67)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 341 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 11, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 12, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 300 342 298 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 298 300 299 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [102])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 299 298 257 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 862)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 298 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 12, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 13, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 257 299 255 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 255 257 256 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [102])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx [102])
        (nil)))

(jump_insn:HI 256 255 225 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 863)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 255 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 14, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 225 256 217 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 217 225 909 14 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:169 D.5324 ] [169])
        (mem:DF (plus:DI (reg/f:DI 5 di [orig:158 ivtmp.635 ] [158])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/f:DI 5 di [orig:158 ivtmp.635 ] [158])
        (nil)))

(insn 909 217 218 14 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:171 y ] [171])
        (reg:DF 24 xmm3 [orig:169 D.5324 ] [169])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 218 909 219 14 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:171 y ] [171])
        (minus:DF (reg/v:DF 22 xmm1 [orig:171 y ] [171])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 217 (nil))
    (nil))

(insn:HI 219 218 910 14 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:171 y ] [171])
        (div:DF (reg/v:DF 22 xmm1 [orig:171 y ] [171])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 218 (nil))
    (nil))

(insn 910 219 980 14 ./CStatUtilities.c:226 (set (reg:DF 21 xmm0 [172])
        (reg/v:DF 22 xmm1 [orig:171 y ] [171])) 94 {*movdf_integer} (nil)
    (nil))

(insn 980 910 981 14 ./CStatUtilities.c:226 (set (reg:V2DF 21 xmm0 [172])
        (and:V2DF (reg:V2DF 21 xmm0 [172])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn 981 980 912 14 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 912 981 223 14 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:176 w ] [176])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 223 912 224 14 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 21 xmm0 [172]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 221 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [172])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [172]))
            (nil))))

(jump_insn:HI 224 223 232 14 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 824)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 223 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
            (nil))))
;; End of basic block 14, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 15, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 232 224 229 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 229 232 913 15 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:171 y ] [171])
        (mult:DF (reg/v:DF 22 xmm1 [orig:171 y ] [171])
            (reg/v:DF 22 xmm1 [orig:171 y ] [171]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 913 229 230 15 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:176 w ] [176])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 230 913 231 15 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:176 w ] [176])
        (minus:DF (reg/v:DF 23 xmm2 [orig:176 w ] [176])
            (reg/v:DF 22 xmm1 [orig:171 y ] [171]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 229 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:171 y ] [171])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 173))
            (nil))))

(insn:HI 231 230 824 15 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:176 w ] [176])
        (mult:DF (reg/v:DF 23 xmm2 [orig:176 w ] [176])
            (reg/v:DF 23 xmm2 [orig:176 w ] [176]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 230 (nil))
    (nil))
;; End of basic block 15, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 16, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 824 231 247 16 720 "" [1 uses])

(note:HI 247 824 238 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 238 247 239 16 ./CStatUtilities.c:229 (set (reg:DF 24 xmm3 [orig:169 D.5324 ] [169])
        (mult:DF (reg:DF 24 xmm3 [orig:169 D.5324 ] [169])
            (reg/v:DF 23 xmm2 [orig:176 w ] [176]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 239 238 241 16 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (plus:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg:DF 24 xmm3 [orig:169 D.5324 ] [169]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 238 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:169 D.5324 ] [169])
        (nil)))

(insn:HI 241 239 243 16 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (plus:DF (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
            (reg/v:DF 23 xmm2 [orig:176 w ] [176]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:176 w ] [176])
        (nil)))

(insn:HI 243 241 244 16 ./CStatUtilities.c:221 (parallel [
            (set (reg/v:SI 0 ax [orig:67 i ] [67])
                (plus:SI (reg/v:SI 0 ax [orig:67 i ] [67])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 244 243 863 16 ./CStatUtilities.c:221 (parallel [
            (set (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                (plus:DI (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 16, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 17, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 863 244 268 17 734 "" [1 uses])

(note:HI 268 863 260 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 260 268 914 17 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:178 D.5324 ] [178])
        (mem:DF (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 914 260 261 17 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:180 y ] [180])
        (reg:DF 24 xmm3 [orig:178 D.5324 ] [178])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 261 914 262 17 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:180 y ] [180])
        (minus:DF (reg/v:DF 22 xmm1 [orig:180 y ] [180])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 260 (nil))
    (nil))

(insn:HI 262 261 915 17 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:180 y ] [180])
        (div:DF (reg/v:DF 22 xmm1 [orig:180 y ] [180])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 261 (nil))
    (nil))

(insn 915 262 978 17 ./CStatUtilities.c:226 (set (reg:DF 21 xmm0 [181])
        (reg/v:DF 22 xmm1 [orig:180 y ] [180])) 94 {*movdf_integer} (nil)
    (nil))

(insn 978 915 979 17 ./CStatUtilities.c:226 (set (reg:V2DF 21 xmm0 [181])
        (and:V2DF (reg:V2DF 21 xmm0 [181])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn 979 978 917 17 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 917 979 266 17 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:185 w ] [185])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 266 917 267 17 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 21 xmm0 [181]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 264 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [181])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [181]))
            (nil))))

(jump_insn:HI 267 266 275 17 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 828)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 266 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
            (nil))))
;; End of basic block 17, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 18, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 275 267 272 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 272 275 918 18 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:180 y ] [180])
        (mult:DF (reg/v:DF 22 xmm1 [orig:180 y ] [180])
            (reg/v:DF 22 xmm1 [orig:180 y ] [180]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 918 272 273 18 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:185 w ] [185])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 273 918 274 18 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:185 w ] [185])
        (minus:DF (reg/v:DF 23 xmm2 [orig:185 w ] [185])
            (reg/v:DF 22 xmm1 [orig:180 y ] [180]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 272 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:180 y ] [180])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 182))
            (nil))))

(insn:HI 274 273 828 18 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:185 w ] [185])
        (mult:DF (reg/v:DF 23 xmm2 [orig:185 w ] [185])
            (reg/v:DF 23 xmm2 [orig:185 w ] [185]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 273 (nil))
    (nil))
;; End of basic block 18, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 19, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 828 274 290 19 722 "" [1 uses])

(note:HI 290 828 281 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:HI 281 290 282 19 ./CStatUtilities.c:229 (set (reg:DF 24 xmm3 [orig:178 D.5324 ] [178])
        (mult:DF (reg:DF 24 xmm3 [orig:178 D.5324 ] [178])
            (reg/v:DF 23 xmm2 [orig:185 w ] [185]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 282 281 284 19 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (plus:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg:DF 24 xmm3 [orig:178 D.5324 ] [178]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 281 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:178 D.5324 ] [178])
        (nil)))

(insn:HI 284 282 286 19 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (plus:DF (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
            (reg/v:DF 23 xmm2 [orig:185 w ] [185]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:185 w ] [185])
        (nil)))

(insn:HI 286 284 287 19 ./CStatUtilities.c:221 (parallel [
            (set (reg/v:SI 0 ax [orig:67 i ] [67])
                (plus:SI (reg/v:SI 0 ax [orig:67 i ] [67])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 287 286 862 19 ./CStatUtilities.c:221 (parallel [
            (set (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                (plus:DI (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 19, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 20, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 862 287 311 20 733 "" [1 uses])

(note:HI 311 862 303 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:HI 303 311 919 20 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:187 D.5324 ] [187])
        (mem:DF (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 919 303 304 20 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:189 y ] [189])
        (reg:DF 24 xmm3 [orig:187 D.5324 ] [187])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 304 919 305 20 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:189 y ] [189])
        (minus:DF (reg/v:DF 22 xmm1 [orig:189 y ] [189])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 303 (nil))
    (nil))

(insn:HI 305 304 920 20 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:189 y ] [189])
        (div:DF (reg/v:DF 22 xmm1 [orig:189 y ] [189])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 304 (nil))
    (nil))

(insn 920 305 976 20 ./CStatUtilities.c:226 (set (reg:DF 21 xmm0 [190])
        (reg/v:DF 22 xmm1 [orig:189 y ] [189])) 94 {*movdf_integer} (nil)
    (nil))

(insn 976 920 977 20 ./CStatUtilities.c:226 (set (reg:V2DF 21 xmm0 [190])
        (and:V2DF (reg:V2DF 21 xmm0 [190])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn 977 976 922 20 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 922 977 309 20 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:194 w ] [194])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 309 922 310 20 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 21 xmm0 [190]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 307 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [190])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [190]))
            (nil))))

(jump_insn:HI 310 309 318 20 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 832)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 309 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
            (nil))))
;; End of basic block 20, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 21, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 318 310 315 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:HI 315 318 923 21 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:189 y ] [189])
        (mult:DF (reg/v:DF 22 xmm1 [orig:189 y ] [189])
            (reg/v:DF 22 xmm1 [orig:189 y ] [189]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 923 315 316 21 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:194 w ] [194])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 316 923 317 21 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:194 w ] [194])
        (minus:DF (reg/v:DF 23 xmm2 [orig:194 w ] [194])
            (reg/v:DF 22 xmm1 [orig:189 y ] [189]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 315 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:189 y ] [189])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 191))
            (nil))))

(insn:HI 317 316 832 21 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:194 w ] [194])
        (mult:DF (reg/v:DF 23 xmm2 [orig:194 w ] [194])
            (reg/v:DF 23 xmm2 [orig:194 w ] [194]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 316 (nil))
    (nil))
;; End of basic block 21, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 22, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 832 317 333 22 724 "" [1 uses])

(note:HI 333 832 324 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:HI 324 333 325 22 ./CStatUtilities.c:229 (set (reg:DF 24 xmm3 [orig:187 D.5324 ] [187])
        (mult:DF (reg:DF 24 xmm3 [orig:187 D.5324 ] [187])
            (reg/v:DF 23 xmm2 [orig:194 w ] [194]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 325 324 327 22 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (plus:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg:DF 24 xmm3 [orig:187 D.5324 ] [187]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 324 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:187 D.5324 ] [187])
        (nil)))

(insn:HI 327 325 329 22 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (plus:DF (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
            (reg/v:DF 23 xmm2 [orig:194 w ] [194]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:194 w ] [194])
        (nil)))

(insn:HI 329 327 330 22 ./CStatUtilities.c:221 (parallel [
            (set (reg/v:SI 0 ax [orig:67 i ] [67])
                (plus:SI (reg/v:SI 0 ax [orig:67 i ] [67])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 330 329 331 22 ./CStatUtilities.c:221 (parallel [
            (set (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                (plus:DI (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 331 330 332 22 ./CStatUtilities.c:221 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:67 i ] [67])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 329 (nil))
    (nil))

(jump_insn:HI 332 331 339 22 ./CStatUtilities.c:221 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 103)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 331 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 22, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 23, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 339 332 835 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 835 339 836 23 (set (pc)
        (label_ref 67)) 548 {jump} (nil)
    (nil))
;; End of basic block 23, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(barrier:HI 836 835 91)

;; Start of basic block 24, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 91 836 92 24 667 "" [2 uses])

(note:HI 92 91 924 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 924 92 94 24 ./CStatUtilities.c:229 (set (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
        (reg/v:DF 23 xmm2 [orig:62 w ] [62])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 94 924 95 24 ./CStatUtilities.c:229 (set (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
        (mult:DF (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
            (reg:DF 24 xmm3 [orig:72 D.5324 ] [72]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:72 D.5324 ] [72])
        (nil)))

(insn:HI 95 94 925 24 ./CStatUtilities.c:229 (set (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
        (plus:DF (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
            (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 94 (nil))
    (expr_list:REG_DEAD (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (nil)))

(insn 925 95 97 24 ./CStatUtilities.c:230 (set (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
        (reg/v:DF 45 xmm8 [orig:64 sum ] [64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (nil)))

(insn:HI 97 925 458 24 ./CStatUtilities.c:230 (set (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
        (plus:DF (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
            (reg/v:DF 23 xmm2 [orig:62 w ] [62]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:62 w ] [62])
        (nil)))

(insn:HI 458 97 973 24 ./CStatUtilities.c:221 (parallel [
            (set (reg:SI 0 ax [103])
                (plus:SI (reg/v:SI 0 ax [orig:67 i ] [67])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 973 458 346 24 ./CStatUtilities.c:221 (set (reg/f:DI 2 cx [104])
        (plus:DI (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 346 973 926 24 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:152 D.5324 ] [152])
        (mem:DF (plus:DI (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
        (nil)))

(insn 926 346 347 24 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:154 y ] [154])
        (reg:DF 24 xmm3 [orig:152 D.5324 ] [152])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 347 926 348 24 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:154 y ] [154])
        (minus:DF (reg/v:DF 22 xmm1 [orig:154 y ] [154])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 346 (nil))
    (nil))

(insn:HI 348 347 927 24 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:154 y ] [154])
        (div:DF (reg/v:DF 22 xmm1 [orig:154 y ] [154])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 347 (nil))
    (nil))

(insn 927 348 974 24 ./CStatUtilities.c:226 (set (reg:DF 21 xmm0 [155])
        (reg/v:DF 22 xmm1 [orig:154 y ] [154])) 94 {*movdf_integer} (nil)
    (nil))

(insn 974 927 975 24 ./CStatUtilities.c:226 (set (reg:V2DF 21 xmm0 [155])
        (and:V2DF (reg:V2DF 21 xmm0 [155])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn 975 974 929 24 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 929 975 352 24 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:199 w ] [199])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 352 929 353 24 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 21 xmm0 [155]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 350 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [155])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [155]))
            (nil))))

(jump_insn:HI 353 352 361 24 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 838)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 352 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
            (nil))))
;; End of basic block 24, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

;; Start of basic block 25, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
(note:HI 361 353 358 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:HI 358 361 930 25 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:154 y ] [154])
        (mult:DF (reg/v:DF 22 xmm1 [orig:154 y ] [154])
            (reg/v:DF 22 xmm1 [orig:154 y ] [154]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 930 358 359 25 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:199 w ] [199])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 359 930 360 25 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:199 w ] [199])
        (minus:DF (reg/v:DF 23 xmm2 [orig:199 w ] [199])
            (reg/v:DF 22 xmm1 [orig:154 y ] [154]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 358 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:154 y ] [154])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 196))
            (nil))))

(insn:HI 360 359 838 25 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:199 w ] [199])
        (mult:DF (reg/v:DF 23 xmm2 [orig:199 w ] [199])
            (reg/v:DF 23 xmm2 [orig:199 w ] [199]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 359 (nil))
    (nil))
;; End of basic block 25, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

;; Start of basic block 26, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
(code_label:HI 838 360 376 26 726 "" [1 uses])

(note:HI 376 838 367 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:HI 367 376 368 26 ./CStatUtilities.c:229 (set (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
        (mult:DF (reg:DF 24 xmm3 [orig:152 D.5324 ] [152])
            (reg/v:DF 23 xmm2 [orig:199 w ] [199]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 368 367 370 26 ./CStatUtilities.c:229 (set (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
        (plus:DF (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
            (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 367 (nil))
    (expr_list:REG_DEAD (reg/v:DF 25 xmm4 [orig:201 weightedsum ] [201])
        (nil)))

(insn:HI 370 368 384 26 ./CStatUtilities.c:230 (set (reg/v:DF 28 xmm7 [orig:215 sum ] [215])
        (plus:DF (reg/v:DF 28 xmm7 [orig:202 sum ] [202])
            (reg/v:DF 23 xmm2 [orig:199 w ] [199]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:199 w ] [199])
        (nil)))

(insn:HI 384 370 931 26 ./CStatUtilities.c:223 (set (reg:DF 25 xmm4 [orig:205 D.5324 ] [205])
        (mem:DF (plus:DI (reg/f:DI 2 cx [104])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 931 384 385 26 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:207 y ] [207])
        (reg:DF 25 xmm4 [orig:205 D.5324 ] [205])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 385 931 386 26 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:207 y ] [207])
        (minus:DF (reg/v:DF 22 xmm1 [orig:207 y ] [207])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 384 (nil))
    (nil))

(insn:HI 386 385 932 26 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:207 y ] [207])
        (div:DF (reg/v:DF 22 xmm1 [orig:207 y ] [207])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 385 (nil))
    (nil))

(insn 932 386 971 26 ./CStatUtilities.c:226 (set (reg:DF 21 xmm0 [208])
        (reg/v:DF 22 xmm1 [orig:207 y ] [207])) 94 {*movdf_integer} (nil)
    (nil))

(insn 971 932 972 26 ./CStatUtilities.c:226 (set (reg:V2DF 21 xmm0 [208])
        (and:V2DF (reg:V2DF 21 xmm0 [208])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn 972 971 934 26 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 934 972 390 26 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:212 w ] [212])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 390 934 391 26 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 21 xmm0 [208]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 388 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [208])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [208]))
            (nil))))

(jump_insn:HI 391 390 399 26 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 842)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 390 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
            (nil))))
;; End of basic block 26, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

;; Start of basic block 27, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
(note:HI 399 391 396 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:HI 396 399 935 27 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:207 y ] [207])
        (mult:DF (reg/v:DF 22 xmm1 [orig:207 y ] [207])
            (reg/v:DF 22 xmm1 [orig:207 y ] [207]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 935 396 397 27 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:212 w ] [212])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 397 935 398 27 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:212 w ] [212])
        (minus:DF (reg/v:DF 23 xmm2 [orig:212 w ] [212])
            (reg/v:DF 22 xmm1 [orig:207 y ] [207]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 396 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:207 y ] [207])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 209))
            (nil))))

(insn:HI 398 397 842 27 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:212 w ] [212])
        (mult:DF (reg/v:DF 23 xmm2 [orig:212 w ] [212])
            (reg/v:DF 23 xmm2 [orig:212 w ] [212]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 397 (nil))
    (nil))
;; End of basic block 27, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]

;; Start of basic block 28, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 46 [xmm9] 47 [xmm10]
(code_label:HI 842 398 414 28 728 "" [1 uses])

(note:HI 414 842 405 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:HI 405 414 406 28 ./CStatUtilities.c:229 (set (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
        (mult:DF (reg:DF 25 xmm4 [orig:205 D.5324 ] [205])
            (reg/v:DF 23 xmm2 [orig:212 w ] [212]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn:HI 406 405 936 28 ./CStatUtilities.c:229 (set (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
        (plus:DF (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
            (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 405 (nil))
    (expr_list:REG_DEAD (reg/v:DF 24 xmm3 [orig:214 weightedsum ] [214])
        (nil)))

(insn 936 406 408 28 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
        (reg/v:DF 28 xmm7 [orig:215 sum ] [215])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 28 xmm7 [orig:215 sum ] [215])
        (nil)))

(insn:HI 408 936 422 28 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
        (plus:DF (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
            (reg/v:DF 23 xmm2 [orig:212 w ] [212]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:212 w ] [212])
        (nil)))

(insn:HI 422 408 937 28 ./CStatUtilities.c:223 (set (reg:DF 24 xmm3 [orig:218 D.5324 ] [218])
        (mem:DF (plus:DI (reg/f:DI 2 cx [104])
                (const_int 16 [0x10])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn 937 422 423 28 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:220 y ] [220])
        (reg:DF 24 xmm3 [orig:218 D.5324 ] [218])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 423 937 424 28 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:220 y ] [220])
        (minus:DF (reg/v:DF 22 xmm1 [orig:220 y ] [220])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 422 (nil))
    (nil))

(insn:HI 424 423 938 28 ./CStatUtilities.c:223 (set (reg/v:DF 22 xmm1 [orig:220 y ] [220])
        (div:DF (reg/v:DF 22 xmm1 [orig:220 y ] [220])
            (reg:DF 27 xmm6 [orig:71 D.5329 ] [71]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 423 (nil))
    (nil))

(insn 938 424 969 28 ./CStatUtilities.c:226 (set (reg:DF 21 xmm0 [221])
        (reg/v:DF 22 xmm1 [orig:220 y ] [220])) 94 {*movdf_integer} (nil)
    (nil))

(insn 969 938 970 28 ./CStatUtilities.c:226 (set (reg:V2DF 21 xmm0 [221])
        (and:V2DF (reg:V2DF 21 xmm0 [221])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn 970 969 940 28 ./CStatUtilities.c:226 (set (mem/c:DI (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])
        (reg:DI 4 si [orig:96 weightedsum ] [96])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 940 970 428 28 ./CStatUtilities.c:226 (set (reg/v:DF 23 xmm2 [orig:225 w ] [225])
        (mem/c:DF (plus:DI (reg/f:DI 7 sp)
                (const_int 8 [0x8])) [0 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 428 940 429 28 ./CStatUtilities.c:226 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:DF 46 xmm9 [97])
            (reg:DF 21 xmm0 [221]))) 31 {*cmpfp_iu_sse} (insn_list:REG_DEP_TRUE 426 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [221])
        (expr_list:REG_EQUAL (compare:CCFPU (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 21 xmm0 [221]))
            (nil))))

(jump_insn:HI 429 428 437 28 ./CStatUtilities.c:226 (set (pc)
        (if_then_else (unlt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 846)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 428 (nil))
    (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
            (nil))))
;; End of basic block 28, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 29, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 22 [xmm1] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 437 429 434 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:HI 434 437 941 29 ./CStatUtilities.c:227 (set (reg/v:DF 22 xmm1 [orig:220 y ] [220])
        (mult:DF (reg/v:DF 22 xmm1 [orig:220 y ] [220])
            (reg/v:DF 22 xmm1 [orig:220 y ] [220]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 941 434 435 29 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:225 w ] [225])
        (reg:DF 46 xmm9 [97])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 435 941 436 29 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:225 w ] [225])
        (minus:DF (reg/v:DF 23 xmm2 [orig:225 w ] [225])
            (reg/v:DF 22 xmm1 [orig:220 y ] [220]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 434 (nil))
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:220 y ] [220])
        (expr_list:REG_EQUAL (minus:DF (const_double:DF 1.0e+0 [0x0.8p+1])
                (reg:DF 222))
            (nil))))

(insn:HI 436 435 846 29 ./CStatUtilities.c:227 (set (reg/v:DF 23 xmm2 [orig:225 w ] [225])
        (mult:DF (reg/v:DF 23 xmm2 [orig:225 w ] [225])
            (reg/v:DF 23 xmm2 [orig:225 w ] [225]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 435 (nil))
    (nil))
;; End of basic block 29, registers live:
 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 30, registers live: 0 [ax] 2 [cx] 4 [si] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(code_label:HI 846 436 452 30 730 "" [1 uses])

(note:HI 452 846 942 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 942 452 443 30 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (reg/v:DF 23 xmm2 [orig:225 w ] [225])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 443 942 444 30 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (mult:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg:DF 24 xmm3 [orig:218 D.5324 ] [218]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [orig:218 D.5324 ] [218])
        (nil)))

(insn:HI 444 443 446 30 ./CStatUtilities.c:229 (set (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
        (plus:DF (reg/v:DF 28 xmm7 [orig:65 weightedsum ] [65])
            (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 443 (nil))
    (expr_list:REG_DEAD (reg/v:DF 25 xmm4 [orig:227 weightedsum ] [227])
        (nil)))

(insn:HI 446 444 448 30 ./CStatUtilities.c:230 (set (reg/v:DF 45 xmm8 [orig:64 sum ] [64])
        (plus:DF (reg/v:DF 45 xmm8 [orig:228 sum ] [228])
            (reg/v:DF 23 xmm2 [orig:225 w ] [225]))) 616 {*fop_df_comm_sse} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:225 w ] [225])
        (nil)))

(insn:HI 448 446 968 30 ./CStatUtilities.c:221 (parallel [
            (set (reg/v:SI 0 ax [orig:67 i ] [67])
                (plus:SI (reg:SI 0 ax [103])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 968 448 450 30 ./CStatUtilities.c:221 (set (reg/f:DI 1 dx [orig:61 ivtmp.635 ] [61])
        (plus:DI (reg/f:DI 2 cx [104])
            (const_int 24 [0x18]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 2 cx [104])
        (nil)))

(insn:HI 450 968 451 30 ./CStatUtilities.c:221 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 0 ax [orig:67 i ] [67])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 448 (nil))
    (nil))

(jump_insn:HI 451 450 455 30 ./CStatUtilities.c:221 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 103)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 450 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 30, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

;; Start of basic block 31, registers live: 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]
(note:HI 455 451 849 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 849 455 850 31 (set (pc)
        (label_ref 67)) 548 {jump} (nil)
    (nil))
;; End of basic block 31, registers live:
 0 [ax] 1 [dx] 4 [si] 7 [sp] 26 [xmm5] 27 [xmm6] 28 [xmm7] 41 [r12] 45 [xmm8] 46 [xmm9] 47 [xmm10]

(barrier:HI 850 849 857)

;; Start of basic block 32, registers live: 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12]
(code_label:HI 857 850 27 32 732 "" [1 uses])

(note:HI 27 857 965 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 965 27 466 32 (set (reg:V2DF 47 xmm10 [95])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [6 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(note:HI 466 965 966 32 NOTE_INSN_DELETED)

(insn 966 466 468 32 (set (reg:SI 0 ax [107])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:76 len ] [76])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 468 966 473 32 (parallel [
            (set (reg:SI 0 ax [107])
                (and:SI (reg:SI 0 ax [107])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 467 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 473 468 474 32 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [82])
        (mem:DF (reg/v/f:DI 6 bp [orig:75 x ] [75]) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 474 473 967 32 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [82])
        (minus:DF (reg:DF 21 xmm0 [82])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 473 (nil))
    (nil))

(insn 967 474 476 32 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [82])
        (and:V2DF (reg:V2DF 21 xmm0 [82])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 476 967 478 32 ./CStatUtilities.c:209 (set (mem:DF (reg/f:DI 3 bx [80]) [6 S8 A64])
        (reg:DF 21 xmm0 [82])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 475 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [82])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 81))
            (nil))))

(insn:HI 478 476 479 32 ./CStatUtilities.c:208 (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 479 478 480 32 ./CStatUtilities.c:208 (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 480 479 481 32 ./CStatUtilities.c:208 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:110 i.645 ] [110])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 478 (nil))
    (nil))

(jump_insn:HI 481 480 649 32 ./CStatUtilities.c:208 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 796)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 480 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 32, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 33, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 649 481 647 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:HI 647 649 648 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 648 647 626 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 30)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 647 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 33, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 34, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 626 648 624 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:HI 624 626 625 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 625 624 603 34 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 864)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 624 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 34, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 35, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 603 625 601 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:HI 601 603 602 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 602 601 580 35 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 865)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 601 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 35, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 36, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 580 602 578 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:HI 578 580 579 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 579 578 557 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 866)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 578 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 36, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 37, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 557 579 555 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:HI 555 557 556 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 556 555 534 37 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 867)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 555 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 37, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 38, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 534 556 532 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:HI 532 534 533 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 533 532 511 38 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 868)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 532 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 38, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 39, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 511 533 509 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn:HI 509 511 510 39 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [107])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [107])
        (nil)))

(jump_insn:HI 510 509 501 39 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 869)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 509 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 39, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 40, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 501 510 492 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:HI 492 501 493 40 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [229])
        (mem:DF (plus:DI (reg/v/f:DI 6 bp [orig:75 x ] [75])
                (const_int 8 [0x8])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 493 492 964 40 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [229])
        (minus:DF (reg:DF 21 xmm0 [229])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 492 (nil))
    (nil))

(insn 964 493 495 40 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [229])
        (and:V2DF (reg:V2DF 21 xmm0 [229])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 495 964 497 40 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (reg/f:DI 3 bx [80])
                (const_int 8 [0x8])) [6 S8 A64])
        (reg:DF 21 xmm0 [229])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 494 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [229])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 230))
            (nil))))

(insn:HI 497 495 498 40 ./CStatUtilities.c:208 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:HI 498 497 869 40 ./CStatUtilities.c:208 (set (strict_low_part (reg:QI 1 dx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 40, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 41, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 869 498 524 41 740 "" [1 uses])

(note:HI 524 869 515 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn:HI 515 524 516 41 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [232])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 516 515 963 41 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [232])
        (minus:DF (reg:DF 21 xmm0 [232])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 515 (nil))
    (nil))

(insn 963 516 518 41 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [232])
        (and:V2DF (reg:V2DF 21 xmm0 [232])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 518 963 520 41 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [232])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 517 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [232])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 233))
            (nil))))

(insn:HI 520 518 521 41 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 521 520 868 41 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 41, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 42, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 868 521 547 42 739 "" [1 uses])

(note:HI 547 868 538 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:HI 538 547 539 42 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [235])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 539 538 962 42 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [235])
        (minus:DF (reg:DF 21 xmm0 [235])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 538 (nil))
    (nil))

(insn 962 539 541 42 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [235])
        (and:V2DF (reg:V2DF 21 xmm0 [235])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 541 962 543 42 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [235])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 540 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [235])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 236))
            (nil))))

(insn:HI 543 541 544 42 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 544 543 867 42 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 42, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 43, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 867 544 570 43 738 "" [1 uses])

(note:HI 570 867 561 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn:HI 561 570 562 43 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [238])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 562 561 961 43 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [238])
        (minus:DF (reg:DF 21 xmm0 [238])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 561 (nil))
    (nil))

(insn 961 562 564 43 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [238])
        (and:V2DF (reg:V2DF 21 xmm0 [238])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 564 961 566 43 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [238])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 563 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [238])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 239))
            (nil))))

(insn:HI 566 564 567 43 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 567 566 866 43 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 43, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 44, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 866 567 593 44 737 "" [1 uses])

(note:HI 593 866 584 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:HI 584 593 585 44 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [241])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 585 584 960 44 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [241])
        (minus:DF (reg:DF 21 xmm0 [241])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 584 (nil))
    (nil))

(insn 960 585 587 44 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [241])
        (and:V2DF (reg:V2DF 21 xmm0 [241])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 587 960 589 44 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [241])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 586 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [241])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 242))
            (nil))))

(insn:HI 589 587 590 44 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 590 589 865 44 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 44, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 45, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 865 590 616 45 736 "" [1 uses])

(note:HI 616 865 607 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:HI 607 616 608 45 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [244])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 608 607 959 45 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [244])
        (minus:DF (reg:DF 21 xmm0 [244])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 607 (nil))
    (nil))

(insn 959 608 610 45 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [244])
        (and:V2DF (reg:V2DF 21 xmm0 [244])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 610 959 612 45 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [244])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 609 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [244])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 245))
            (nil))))

(insn:HI 612 610 613 45 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 613 612 864 45 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 45, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 46, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 864 613 639 46 735 "" [1 uses])

(note:HI 639 864 630 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:HI 630 639 631 46 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [247])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 631 630 958 46 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [247])
        (minus:DF (reg:DF 21 xmm0 [247])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 630 (nil))
    (nil))

(insn 958 631 633 46 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [247])
        (and:V2DF (reg:V2DF 21 xmm0 [247])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 633 958 635 46 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [247])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 632 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [247])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 248))
            (nil))))

(insn:HI 635 633 636 46 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 636 635 637 46 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 637 636 638 46 ./CStatUtilities.c:208 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:110 i.645 ] [110])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 635 (nil))
    (nil))

(jump_insn:HI 638 637 30 46 ./CStatUtilities.c:208 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 796)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 637 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 46, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 47, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(code_label:HI 30 638 31 47 659 "" [2 uses])

(note:HI 31 30 35 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn:HI 35 31 36 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [112])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 36 35 943 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [112])
        (minus:DF (reg:DF 21 xmm0 [112])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 35 (nil))
    (nil))

(insn 943 36 39 47 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [112])
        (and:V2DF (reg:V2DF 21 xmm0 [112])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 39 943 944 47 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [112])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 38 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [112])
        (expr_list:REG_EQUAL (abs:DF (reg:DF 113))
            (nil))))

(insn 944 39 653 47 ./CStatUtilities.c:208 (set (reg:DI 0 ax [108])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 653 944 654 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [117])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [108])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 777 (nil))
    (nil))

(insn:HI 654 653 945 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [117])
        (minus:DF (reg:DF 21 xmm0 [117])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 653 (nil))
    (nil))

(insn 945 654 656 47 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [117])
        (and:V2DF (reg:V2DF 21 xmm0 [117])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 656 945 946 47 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [108])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [117])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 655 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [117])
        (expr_list:REG_DEAD (reg:DI 0 ax [108])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 118))
                (nil)))))

(insn 946 656 671 47 ./CStatUtilities.c:208 (set (reg:DI 0 ax [orig:121 ivtmp.638 ] [121])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 671 946 672 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [122])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:121 ivtmp.638 ] [121])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 659 (nil))
    (nil))

(insn:HI 672 671 947 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [122])
        (minus:DF (reg:DF 21 xmm0 [122])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 671 (nil))
    (nil))

(insn 947 672 674 47 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [122])
        (and:V2DF (reg:V2DF 21 xmm0 [122])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 674 947 948 47 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:121 ivtmp.638 ] [121])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [122])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 673 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [122])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:121 ivtmp.638 ] [121])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 123))
                (nil)))))

(insn 948 674 689 47 ./CStatUtilities.c:208 (set (reg:DI 0 ax [orig:126 ivtmp.638 ] [126])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 689 948 690 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [127])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:126 ivtmp.638 ] [126])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 677 (nil))
    (nil))

(insn:HI 690 689 949 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [127])
        (minus:DF (reg:DF 21 xmm0 [127])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 689 (nil))
    (nil))

(insn 949 690 692 47 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [127])
        (and:V2DF (reg:V2DF 21 xmm0 [127])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 692 949 950 47 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:126 ivtmp.638 ] [126])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [127])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 691 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [127])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:126 ivtmp.638 ] [126])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 128))
                (nil)))))

(insn 950 692 707 47 ./CStatUtilities.c:208 (set (reg:DI 0 ax [orig:131 ivtmp.638 ] [131])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 707 950 708 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [132])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:131 ivtmp.638 ] [131])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 695 (nil))
    (nil))

(insn:HI 708 707 951 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [132])
        (minus:DF (reg:DF 21 xmm0 [132])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 707 (nil))
    (nil))

(insn 951 708 710 47 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [132])
        (and:V2DF (reg:V2DF 21 xmm0 [132])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 710 951 952 47 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:131 ivtmp.638 ] [131])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [132])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 709 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [132])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:131 ivtmp.638 ] [131])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 133))
                (nil)))))

(insn 952 710 725 47 ./CStatUtilities.c:208 (set (reg:DI 0 ax [orig:136 ivtmp.638 ] [136])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 725 952 726 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [137])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:136 ivtmp.638 ] [136])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 713 (nil))
    (nil))

(insn:HI 726 725 953 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [137])
        (minus:DF (reg:DF 21 xmm0 [137])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 725 (nil))
    (nil))

(insn 953 726 728 47 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [137])
        (and:V2DF (reg:V2DF 21 xmm0 [137])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 728 953 954 47 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:136 ivtmp.638 ] [136])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [137])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 727 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [137])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:136 ivtmp.638 ] [136])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 138))
                (nil)))))

(insn 954 728 743 47 ./CStatUtilities.c:208 (set (reg:DI 0 ax [orig:141 ivtmp.638 ] [141])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 743 954 744 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [142])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:141 ivtmp.638 ] [141])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 731 (nil))
    (nil))

(insn:HI 744 743 955 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [142])
        (minus:DF (reg:DF 21 xmm0 [142])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 743 (nil))
    (nil))

(insn 955 744 746 47 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [142])
        (and:V2DF (reg:V2DF 21 xmm0 [142])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 746 955 956 47 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:141 ivtmp.638 ] [141])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [142])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 745 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [142])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:141 ivtmp.638 ] [141])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 143))
                (nil)))))

(insn 956 746 761 47 ./CStatUtilities.c:208 (set (reg:DI 0 ax [orig:146 ivtmp.638 ] [146])
        (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 761 956 762 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [147])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:146 ivtmp.638 ] [146])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:75 x ] [75])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 749 (nil))
    (nil))

(insn:HI 762 761 957 47 ./CStatUtilities.c:209 (set (reg:DF 21 xmm0 [147])
        (minus:DF (reg:DF 21 xmm0 [147])
            (reg/v:DF 26 xmm5 [orig:69 median ] [69]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 761 (nil))
    (nil))

(insn 957 762 764 47 ./CStatUtilities.c:209 (set (reg:V2DF 21 xmm0 [147])
        (and:V2DF (reg:V2DF 21 xmm0 [147])
            (reg:V2DF 47 xmm10 [95]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 764 957 766 47 ./CStatUtilities.c:209 (set (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:146 ivtmp.638 ] [146])
                    (const_int 8 [0x8]))
                (reg/f:DI 3 bx [80])) [6 S8 A64])
        (reg:DF 21 xmm0 [147])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 763 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [147])
        (expr_list:REG_DEAD (reg:DI 0 ax [orig:146 ivtmp.638 ] [146])
            (expr_list:REG_EQUAL (abs:DF (reg:DF 148))
                (nil)))))

(insn:HI 766 764 767 47 ./CStatUtilities.c:208 (parallel [
            (set (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                (plus:SI (reg/v:SI 2 cx [orig:110 i.645 ] [110])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 767 766 768 47 ./CStatUtilities.c:208 (parallel [
            (set (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                (plus:DI (reg:DI 1 dx [orig:111 ivtmp.638 ] [111])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 768 767 769 47 ./CStatUtilities.c:208 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:110 i.645 ] [110])
            (reg/v:SI 41 r12 [orig:76 len ] [76]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 766 (nil))
    (nil))

(jump_insn:HI 769 768 774 47 ./CStatUtilities.c:208 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 796)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 768 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 47, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

;; Start of basic block 48, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]
(note:HI 774 769 854 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 854 774 855 48 (set (pc)
        (label_ref 30)) 548 {jump} (nil)
    (nil))
;; End of basic block 48, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 26 [xmm5] 41 [r12] 47 [xmm10]

(barrier:HI 855 854 875)

(note 875 855 0 NOTE_INSN_DELETED)


;; Function which_max2 (which_max2)


19 basic blocks, 31 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [10.0%]  (fallthru) 2 [90.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 1 prev 0, next 2, loop_depth 0, count 0, freq 1111, maybe hot.
Predecessors:  16 [10.0%]  17 [10.0%]  (loop_exit) 2 [10.0%]  0 [10.0%]  (fallthru)
Successors:  EXIT [100.0%] 
Registers live at start: 3 [bx] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 3 [bx] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 402, should be 1111

Basic block 2 prev 1, next 3, loop_depth 0, count 0, freq 1000, maybe hot.
Predecessors:  0 [90.0%] 
Successors:  3 [90.0%]  (fallthru,dfs_back) 1 [10.0%] 
Registers live at start: 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 3 prev 2, next 4, loop_depth 0, count 0, freq 771, maybe hot.
Predecessors:  2 [90.0%]  (fallthru,dfs_back)
Successors:  4 [87.5%]  (fallthru) 17 [12.5%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 900, should be 771

Basic block 4 prev 3, next 5, loop_depth 0, count 0, freq 750, maybe hot.
Predecessors:  3 [87.5%]  (fallthru)
Successors:  5 [85.7%]  (fallthru) 16 [14.3%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 5 prev 4, next 6, loop_depth 0, count 0, freq 720, maybe hot.
Predecessors:  4 [85.7%]  (fallthru)
Successors:  6 [83.3%]  (fallthru) 15 [16.7%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 6 prev 5, next 7, loop_depth 0, count 0, freq 675, maybe hot.
Predecessors:  5 [83.3%]  (fallthru)
Successors:  7 [80.0%]  (fallthru) 14 [20.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 7 prev 6, next 8, loop_depth 0, count 0, freq 600, maybe hot.
Predecessors:  6 [80.0%]  (fallthru)
Successors:  8 [75.0%]  (fallthru) 13 [25.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 8 prev 7, next 9, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  7 [75.0%]  (fallthru)
Successors:  9 [66.7%]  (fallthru) 12 [33.3%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

Basic block 9 prev 8, next 10, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  8 [66.7%]  (fallthru)
Successors:  10 [50.0%]  (fallthru) 11 [50.0%] 
Registers live at start: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 300, should be 900

Basic block 10 prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [50.0%]  (fallthru)
Successors:  11 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 450, should be 900

Basic block 11 prev 10, next 12, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  10 [100.0%]  (fallthru) 9 [50.0%] 
Successors:  12 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1350, should be 900

Basic block 12 prev 11, next 13, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 8 [33.3%] 
Successors:  13 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 13 prev 12, next 14, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  12 [100.0%]  (fallthru) 7 [25.0%] 
Successors:  14 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1050, should be 900

Basic block 14 prev 13, next 15, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 6 [20.0%] 
Successors:  15 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1035, should be 900

Basic block 15 prev 14, next 16, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  14 [100.0%]  (fallthru) 5 [16.7%] 
Successors:  16 [100.0%]  (fallthru)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1020, should be 900

Basic block 16 prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [100.0%]  (fallthru) 4 [14.3%] 
Successors:  17 [90.0%]  (fallthru,dfs_back) 1 [10.0%] 
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1007, should be 900

Basic block 17 prev 16, next 18, loop_depth 1, count 0, freq 1013, maybe hot.
Predecessors:  16 [90.0%]  (fallthru,dfs_back) 18 [100.0%]  3 [12.5%] 
Successors:  18 [90.0%]  (fallthru,dfs_back) 1 [10.0%]  (loop_exit)
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Invalid sum of incoming frequencies 1817, should be 1013

Basic block 18 prev 17, next -2, loop_depth 1, count 0, freq 911, maybe hot.
Predecessors:  17 [90.0%]  (fallthru,dfs_back)
Successors:  17 [100.0%] 
Registers live at start: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
Registers live at end: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]



try_optimize_cfg iteration 1

Forwarding edge 17->18 to 17 failed.
Conditionals in bb 17 and 16 match.
(note:HI 1 0 9 ("./CStatUtilities.c") 115)

;; Start of basic block 0, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 9 1 453 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn/f 453 9 454 0 ./CStatUtilities.c:115 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg/f:DI 6 bp)) -1 (nil)
    (nil))

(insn/f 454 453 455 0 ./CStatUtilities.c:115 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) -1 (nil)
    (nil))

(insn/f 455 454 456 0 ./CStatUtilities.c:115 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 43 r14)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 43 r14)
        (nil)))

(insn/f 456 455 457 0 ./CStatUtilities.c:115 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 42 r13)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 42 r13)
        (nil)))

(insn/f 457 456 458 0 ./CStatUtilities.c:115 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f 458 457 459 0 ./CStatUtilities.c:115 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) -1 (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 459 458 4 0 NOTE_INSN_PROLOGUE_END)

(insn:HI 4 459 5 0 ./CStatUtilities.c:115 (set (reg/v:SI 41 r12 [orig:68 n ] [68])
        (reg:SI 4 si [ n ])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (nil)))

(insn:HI 5 4 6 0 ./CStatUtilities.c:115 (set (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
        (reg:DI 1 dx [ i1 ])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [ i1 ])
        (nil)))

(insn:HI 6 5 7 0 ./CStatUtilities.c:115 (set (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
        (reg:DI 2 cx [ i2 ])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [ i2 ])
        (nil)))

(note:HI 7 6 11 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 11 7 12 0 ("./CStatUtilities.c") 116)

(insn:HI 12 11 13 0 ./CStatUtilities.c:116 (set (reg:DI 0 ax [orig:71 n ] [71])
        (sign_extend:DI (reg/v:SI 41 r12 [orig:68 n ] [68]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 4 (nil))
    (nil))

(note:HI 13 12 15 0 NOTE_INSN_DELETED)

(insn:HI 15 13 16 0 ./CStatUtilities.c:116 (set (reg:DI 0 ax [74])
        (plus:DI (mult:DI (reg:DI 0 ax [orig:71 n ] [71])
                (const_int 8 [0x8]))
            (const_int 30 [0x1e]))) 196 {*lea_2_rex64} (insn_list:REG_DEP_TRUE 12 (nil))
    (nil))

(note:HI 16 15 17 0 NOTE_INSN_DELETED)

(insn:HI 17 16 18 0 ./CStatUtilities.c:116 (parallel [
            (set (reg:DI 0 ax [74])
                (and:DI (reg:DI 0 ax [74])
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) 297 {*anddi_1_rex64} (insn_list:REG_DEP_TRUE 15 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 18 17 452 0 ./CStatUtilities.c:116 (parallel [
            (set (reg/f:DI 7 sp)
                (minus:DI (reg/f:DI 7 sp)
                    (reg:DI 0 ax [74])))
            (clobber (reg:CC 17 flags))
        ]) 235 {*subdi_1_rex64} (insn_list:REG_DEP_TRUE 17 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [74])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 452 18 21 0 ./CStatUtilities.c:116 (set (reg:DI 3 bx [79])
        (plus:DI (reg/f:DI 7 sp)
            (const_int 15 [0xf]))) 196 {*lea_2_rex64} (nil)
    (nil))

(note:HI 21 452 22 0 NOTE_INSN_DELETED)

(insn:HI 22 21 25 0 ./CStatUtilities.c:116 (parallel [
            (set (reg:DI 3 bx [79])
                (and:DI (reg:DI 3 bx [79])
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) 297 {*anddi_1_rex64} (insn_list:REG_DEP_TRUE 20 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note:HI 25 22 26 0 ("./CStatUtilities.c") 118)

(insn:HI 26 25 27 0 ./CStatUtilities.c:118 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:68 n ] [68])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 27 26 81 0 ./CStatUtilities.c:118 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 401)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 26 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

(note:HI 81 27 82 NOTE_INSN_LOOP_BEG)

(note:HI 82 81 44 NOTE_INSN_LOOP_END)

;; Start of basic block 1, registers live: 3 [bx] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 44 82 45 1 752 "" [3 uses])

(note:HI 45 44 46 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 46 45 48 1 ("./CStatUtilities.c") 121)

(insn:HI 48 46 49 1 ./CStatUtilities.c:121 (set (reg:SI 4 si [ n ])
        (reg/v:SI 41 r12 [orig:68 n ] [68])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 49 48 50 1 ./CStatUtilities.c:121 (set (reg:DI 5 di [ y.27 ])
        (reg:DI 3 bx [79])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 50 49 52 1 ./CStatUtilities.c:121 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("which_max") [flags 0x3] <function_decl 0x2b4e9c504a00 which_max>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 48 (insn_list:REG_DEP_TRUE 49 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ y.27 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y.27 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(insn:HI 52 50 53 1 ./CStatUtilities.c:121 (set (mem:SI (reg/v/f:DI 42 r13 [orig:69 i1 ] [69]) [4 S4 A32])
        (reg:SI 0 ax [orig:63 D.5235 ] [63])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 51 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:63 D.5235 ] [63])
        (nil)))

(note:HI 53 52 54 1 ("./CStatUtilities.c") 122)

(insn:HI 54 53 55 1 ./CStatUtilities.c:122 (set (reg:SI 4 si [ n ])
        (reg/v:SI 41 r12 [orig:68 n ] [68])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 55 54 56 1 ./CStatUtilities.c:122 (set (reg:DI 5 di [ y.27 ])
        (reg:DI 3 bx [79])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 56 55 58 1 ./CStatUtilities.c:122 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("which_min") [flags 0x3] <function_decl 0x2b4e9c504c00 which_min>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 54 (insn_list:REG_DEP_TRUE 55 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ y.27 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y.27 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(note:HI 58 56 59 1 ("./CStatUtilities.c") 123)

(note:HI 59 58 60 1 NOTE_INSN_DELETED)

(insn:HI 60 59 61 1 ./CStatUtilities.c:123 (set (reg:DI 1 dx [81])
        (sign_extend:DI (mem:SI (reg/v/f:DI 42 r13 [orig:69 i1 ] [69]) [4 S4 A32]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v/f:DI 42 r13 [orig:69 i1 ] [69])
        (nil)))

(insn:HI 61 60 62 1 ./CStatUtilities.c:123 (set (reg:DI 0 ax [orig:83 j ] [83])
        (sign_extend:DI (reg/v:SI 0 ax [orig:60 j ] [60]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 57 (nil))
    (nil))

(insn:HI 62 61 63 1 ./CStatUtilities.c:123 (set (reg:DF 21 xmm0 [84])
        (mem/s:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:83 j ] [83])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 61 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax [orig:83 j ] [83])
        (nil)))

(note:HI 63 62 64 1 NOTE_INSN_DELETED)

(insn:HI 64 63 65 1 ./CStatUtilities.c:123 (set (reg:DF 21 xmm0 [84])
        (minus:DF (reg:DF 21 xmm0 [84])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC18") [flags 0x2]) [6 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 62 (nil))
    (nil))

(insn:HI 65 64 66 1 ./CStatUtilities.c:123 (set (mem/s:DF (plus:DI (mult:DI (reg:DI 1 dx [81])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A64])
        (reg:DF 21 xmm0 [84])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_TRUE 64 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [84])
        (expr_list:REG_DEAD (reg:DI 1 dx [81])
            (nil))))

(note:HI 66 65 67 1 ("./CStatUtilities.c") 124)

(insn:HI 67 66 68 1 ./CStatUtilities.c:124 (set (reg:SI 4 si [ n ])
        (reg/v:SI 41 r12 [orig:68 n ] [68])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 41 r12 [orig:68 n ] [68])
        (nil)))

(insn:HI 68 67 69 1 ./CStatUtilities.c:124 (set (reg:DI 5 di [ y.27 ])
        (reg:DI 3 bx [79])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx [79])
        (nil)))

(call_insn:HI 69 68 71 1 ./CStatUtilities.c:124 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("which_max") [flags 0x3] <function_decl 0x2b4e9c504a00 which_max>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 67 (insn_list:REG_DEP_TRUE 68 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ y.27 ])
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y.27 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(insn:HI 71 69 95 1 ./CStatUtilities.c:124 (set (mem:SI (reg/v/f:DI 43 r14 [orig:70 i2 ] [70]) [4 S4 A32])
        (reg:SI 0 ax [orig:62 D.5241 ] [62])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 70 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [orig:62 D.5241 ] [62])
        (expr_list:REG_DEAD (reg/v/f:DI 43 r14 [orig:70 i2 ] [70])
            (nil))))

(note:HI 95 71 96 1 ("./CStatUtilities.c") 115)

(note:HI 96 95 99 1 ("./CStatUtilities.c") 119)

(note:HI 99 96 112 1 ("./CStatUtilities.c") 118)

(note:HI 112 99 113 1 ("./CStatUtilities.c") 115)

(note:HI 113 112 116 1 ("./CStatUtilities.c") 119)

(note:HI 116 113 133 1 ("./CStatUtilities.c") 118)

(note:HI 133 116 134 1 ("./CStatUtilities.c") 115)

(note:HI 134 133 137 1 ("./CStatUtilities.c") 119)

(note:HI 137 134 154 1 ("./CStatUtilities.c") 118)

(note:HI 154 137 155 1 ("./CStatUtilities.c") 115)

(note:HI 155 154 158 1 ("./CStatUtilities.c") 119)

(note:HI 158 155 175 1 ("./CStatUtilities.c") 118)

(note:HI 175 158 176 1 ("./CStatUtilities.c") 115)

(note:HI 176 175 179 1 ("./CStatUtilities.c") 119)

(note:HI 179 176 196 1 ("./CStatUtilities.c") 118)

(note:HI 196 179 197 1 ("./CStatUtilities.c") 115)

(note:HI 197 196 200 1 ("./CStatUtilities.c") 119)

(note:HI 200 197 217 1 ("./CStatUtilities.c") 118)

(note:HI 217 200 218 1 ("./CStatUtilities.c") 115)

(note:HI 218 217 221 1 ("./CStatUtilities.c") 119)

(note:HI 221 218 238 1 ("./CStatUtilities.c") 118)

(note:HI 238 221 239 1 ("./CStatUtilities.c") 115)

(note:HI 239 238 242 1 ("./CStatUtilities.c") 119)

(note:HI 242 239 34 1 ("./CStatUtilities.c") 118)

(note:HI 34 242 36 1 ("./CStatUtilities.c") 115)

(note:HI 36 34 39 1 ("./CStatUtilities.c") 119)

(note:HI 39 36 259 1 ("./CStatUtilities.c") 118)

(note:HI 259 39 260 1 ("./CStatUtilities.c") 115)

(note:HI 260 259 263 1 ("./CStatUtilities.c") 119)

(note:HI 263 260 275 1 ("./CStatUtilities.c") 118)

(note:HI 275 263 276 1 ("./CStatUtilities.c") 115)

(note:HI 276 275 279 1 ("./CStatUtilities.c") 119)

(note:HI 279 276 291 1 ("./CStatUtilities.c") 118)

(note:HI 291 279 292 1 ("./CStatUtilities.c") 115)

(note:HI 292 291 295 1 ("./CStatUtilities.c") 119)

(note:HI 295 292 307 1 ("./CStatUtilities.c") 118)

(note:HI 307 295 308 1 ("./CStatUtilities.c") 115)

(note:HI 308 307 311 1 ("./CStatUtilities.c") 119)

(note:HI 311 308 323 1 ("./CStatUtilities.c") 118)

(note:HI 323 311 324 1 ("./CStatUtilities.c") 115)

(note:HI 324 323 327 1 ("./CStatUtilities.c") 119)

(note:HI 327 324 339 1 ("./CStatUtilities.c") 118)

(note:HI 339 327 340 1 ("./CStatUtilities.c") 115)

(note:HI 340 339 343 1 ("./CStatUtilities.c") 119)

(note:HI 343 340 355 1 ("./CStatUtilities.c") 118)

(note:HI 355 343 356 1 ("./CStatUtilities.c") 115)

(note:HI 356 355 359 1 ("./CStatUtilities.c") 119)

(note:HI 359 356 72 1 ("./CStatUtilities.c") 118)

(note:HI 72 359 73 1 NOTE_INSN_FUNCTION_END)

(note:HI 73 72 460 1 ("./CStatUtilities.c") 136)

(note 460 73 461 1 NOTE_INSN_EPILOGUE_BEG)

(insn 461 460 462 1 ./CStatUtilities.c:136 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 462 461 463 1 ./CStatUtilities.c:136 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 463 462 464 1 ./CStatUtilities.c:136 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 464 463 465 1 ./CStatUtilities.c:136 (parallel [
            (set (reg:DI 42 r13)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 465 464 466 1 ./CStatUtilities.c:136 (parallel [
            (set (reg:DI 43 r14)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) -1 (nil)
    (nil))

(insn 466 465 467 1 ./CStatUtilities.c:136 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0 S8 A8]))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil)
    (nil))

(jump_insn 467 466 468 1 ./CStatUtilities.c:136 (return) -1 (nil)
    (nil))
;; End of basic block 1, registers live:
 3 [bx] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

(barrier 468 467 401)

;; Start of basic block 2, registers live: 3 [bx] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 401 468 29 2 782 "" [1 uses])

(note:HI 29 401 90 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 90 29 449 2 NOTE_INSN_DELETED)

(insn 449 90 92 2 (set (reg:SI 1 dx [91])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:68 n ] [68])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 92 449 450 2 (parallel [
            (set (reg:SI 1 dx [91])
                (and:SI (reg:SI 1 dx [91])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 91 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 450 92 451 2 ./CStatUtilities.c:119 (set (reg:DI 0 ax [80])
        (mem:DI (reg/v/f:DI 5 di [orig:67 x ] [67]) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 451 450 100 2 ./CStatUtilities.c:119 (set (mem/s:DI (reg:DI 3 bx [79]) [6 S8 A8])
        (reg:DI 0 ax [80])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [80])
        (nil)))

(insn:HI 100 451 101 2 ./CStatUtilities.c:118 (set (reg/v:SI 4 si [orig:94 i ] [94])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 101 100 102 2 ./CStatUtilities.c:118 (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 102 101 103 2 ./CStatUtilities.c:118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:94 i ] [94])
            (reg/v:SI 41 r12 [orig:68 n ] [68]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 100 (nil))
    (nil))

(jump_insn:HI 103 102 257 2 ./CStatUtilities.c:118 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 44)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 102 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 3, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 257 103 255 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:HI 255 257 256 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 256 255 236 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 32)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 255 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 4, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 236 256 234 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 234 236 235 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 235 234 215 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 404)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 234 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 5, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 215 235 213 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:HI 213 215 214 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 214 213 194 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 405)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 213 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 6, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 194 214 192 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 192 194 193 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 193 192 173 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 406)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 192 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 7, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 173 193 171 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 171 173 172 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 172 171 152 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 407)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 171 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 8, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 152 172 150 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 150 152 151 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 151 150 131 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 408)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 150 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 9, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 131 151 129 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 129 131 130 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [91])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [91])
        (nil)))

(jump_insn:HI 130 129 121 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 409)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 129 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 10, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 121 130 447 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 447 121 448 10 ./CStatUtilities.c:119 (set (reg:DI 0 ax [118])
        (mem:DI (plus:DI (reg/v/f:DI 5 di [orig:67 x ] [67])
                (const_int 8 [0x8])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 448 447 117 10 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (reg:DI 3 bx [79])
                (const_int 8 [0x8])) [6 S8 A8])
        (reg:DI 0 ax [118])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [118])
        (nil)))

(insn:HI 117 448 118 10 ./CStatUtilities.c:118 (set (strict_low_part (reg:QI 4 si))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:HI 118 117 409 10 ./CStatUtilities.c:118 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 10, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 11, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 409 118 142 11 788 "" [1 uses])

(note:HI 142 409 445 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 445 142 446 11 ./CStatUtilities.c:119 (set (reg:DI 0 ax [119])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 446 445 138 11 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [119])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [119])
        (nil)))

(insn:HI 138 446 139 11 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 139 138 408 11 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 12, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 408 139 163 12 787 "" [1 uses])

(note:HI 163 408 443 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 443 163 444 12 ./CStatUtilities.c:119 (set (reg:DI 0 ax [120])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 444 443 159 12 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [120])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [120])
        (nil)))

(insn:HI 159 444 160 12 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 160 159 407 12 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 13, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 407 160 184 13 786 "" [1 uses])

(note:HI 184 407 441 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 441 184 442 13 ./CStatUtilities.c:119 (set (reg:DI 0 ax [121])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 442 441 180 13 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [121])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [121])
        (nil)))

(insn:HI 180 442 181 13 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 181 180 406 13 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 14, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 406 181 205 14 785 "" [1 uses])

(note:HI 205 406 439 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 439 205 440 14 ./CStatUtilities.c:119 (set (reg:DI 0 ax [122])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 440 439 201 14 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [122])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [122])
        (nil)))

(insn:HI 201 440 202 14 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 202 201 405 14 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 15, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 405 202 226 15 784 "" [1 uses])

(note:HI 226 405 437 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 437 226 438 15 ./CStatUtilities.c:119 (set (reg:DI 0 ax [123])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 438 437 222 15 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [123])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [123])
        (nil)))

(insn:HI 222 438 223 15 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 223 222 404 15 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 16, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 404 223 247 16 783 "" [1 uses])

(note:HI 247 404 435 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 435 247 436 16 ./CStatUtilities.c:119 (set (reg:DI 0 ax [124])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 436 435 243 16 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [124])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [124])
        (nil)))

(insn:HI 243 436 244 16 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 244 243 245 16 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 245 244 246 16 ./CStatUtilities.c:118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:94 i ] [94])
            (reg/v:SI 41 r12 [orig:68 n ] [68]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 243 (nil))
    (nil))

(jump_insn:HI 246 245 32 16 ./CStatUtilities.c:118 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 44)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 245 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 16, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 17, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(code_label:HI 32 246 33 17 754 "" [2 uses])

(note:HI 33 32 412 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 412 33 413 17 ./CStatUtilities.c:119 (set (reg:DI 0 ax [96])
        (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 413 412 414 17 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [96])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [96])
        (nil)))

(insn 414 413 415 17 ./CStatUtilities.c:118 (set (reg:DI 1 dx [93])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 415 414 416 17 ./CStatUtilities.c:119 (set (reg:DI 0 ax [99])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [93])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 416 415 417 17 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 1 dx [93])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [99])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [99])
        (expr_list:REG_DEAD (reg:DI 1 dx [93])
            (nil))))

(insn 417 416 418 17 ./CStatUtilities.c:118 (set (reg:DI 1 dx [orig:101 ivtmp.682 ] [101])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 418 417 419 17 ./CStatUtilities.c:119 (set (reg:DI 0 ax [102])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:101 ivtmp.682 ] [101])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 419 418 420 17 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:101 ivtmp.682 ] [101])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [102])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [102])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:101 ivtmp.682 ] [101])
            (nil))))

(insn 420 419 421 17 ./CStatUtilities.c:118 (set (reg:DI 1 dx [orig:104 ivtmp.682 ] [104])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 421 420 422 17 ./CStatUtilities.c:119 (set (reg:DI 0 ax [105])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:104 ivtmp.682 ] [104])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 422 421 423 17 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:104 ivtmp.682 ] [104])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [105])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [105])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:104 ivtmp.682 ] [104])
            (nil))))

(insn 423 422 424 17 ./CStatUtilities.c:118 (set (reg:DI 1 dx [orig:107 ivtmp.682 ] [107])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 424 423 425 17 ./CStatUtilities.c:119 (set (reg:DI 0 ax [108])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:107 ivtmp.682 ] [107])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 425 424 426 17 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:107 ivtmp.682 ] [107])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [108])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [108])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:107 ivtmp.682 ] [107])
            (nil))))

(insn 426 425 427 17 ./CStatUtilities.c:118 (set (reg:DI 1 dx [orig:110 ivtmp.682 ] [110])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 427 426 428 17 ./CStatUtilities.c:119 (set (reg:DI 0 ax [111])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:110 ivtmp.682 ] [110])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 428 427 429 17 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:110 ivtmp.682 ] [110])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [111])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [111])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:110 ivtmp.682 ] [110])
            (nil))))

(insn 429 428 430 17 ./CStatUtilities.c:118 (set (reg:DI 1 dx [orig:113 ivtmp.682 ] [113])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 430 429 431 17 ./CStatUtilities.c:119 (set (reg:DI 0 ax [114])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:113 ivtmp.682 ] [113])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 431 430 432 17 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:113 ivtmp.682 ] [113])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [114])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [114])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:113 ivtmp.682 ] [113])
            (nil))))

(insn 432 431 433 17 ./CStatUtilities.c:118 (set (reg:DI 1 dx [orig:116 ivtmp.682 ] [116])
        (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn 433 432 434 17 ./CStatUtilities.c:119 (set (reg:DI 0 ax [117])
        (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:116 ivtmp.682 ] [116])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 x ] [67])) [6 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 434 433 360 17 ./CStatUtilities.c:119 (set (mem/s:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:116 ivtmp.682 ] [116])
                    (const_int 8 [0x8]))
                (reg:DI 3 bx [79])) [6 S8 A8])
        (reg:DI 0 ax [117])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [117])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:116 ivtmp.682 ] [116])
            (nil))))

(insn:HI 360 434 361 17 ./CStatUtilities.c:118 (parallel [
            (set (reg/v:SI 4 si [orig:94 i ] [94])
                (plus:SI (reg/v:SI 4 si [orig:94 i ] [94])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 361 360 362 17 ./CStatUtilities.c:118 (parallel [
            (set (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                (plus:DI (reg:DI 2 cx [orig:95 ivtmp.682 ] [95])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 362 361 363 17 ./CStatUtilities.c:118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:94 i ] [94])
            (reg/v:SI 41 r12 [orig:68 n ] [68]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 360 (nil))
    (nil))

(jump_insn:HI 363 362 368 17 ./CStatUtilities.c:118 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 44)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 362 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 17, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

;; Start of basic block 18, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]
(note:HI 368 363 398 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 398 368 399 18 (set (pc)
        (label_ref 32)) 548 {jump} (nil)
    (nil))
;; End of basic block 18, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 41 [r12] 42 [r13] 43 [r14]

(barrier:HI 399 398 411)

(note 411 399 0 NOTE_INSN_DELETED)

