 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : three_eight_decoder
Version: L-2016.03-SP5-2
Date   : Tue Apr 18 11:37:08 2017
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: k[2] (input port)
  Endpoint: s[6] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  k[2] (in)                                0.00       0.00 r
  U3/Y (INVX2)                             0.07       0.07 f
  U12/Y (NAND2X1)                          0.29       0.36 r
  U8/Y (OAI22X1)                           0.13       0.49 f
  s[6] (out)                               0.00       0.49 f
  data arrival time                                   0.49

  max_delay                               25.00      25.00
  output external delay                    0.00      25.00
  data required time                                 25.00
  -----------------------------------------------------------
  data required time                                 25.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                        24.51


1
