{
  "module_name": "thm_10_0_sh_mask.h",
  "hash_id": "ae7b3e71fce2d55770b57c673740f31d177b4a79cdb5a36c676cf4e9befe4336",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/thm/thm_10_0_sh_mask.h",
  "human_readable_source": " \n#ifndef _thm_10_0_SH_MASK_HEADER\n#define _thm_10_0_SH_MASK_HEADER\n\n\n\n\n#define THM_TCON_CUR_TMP__PER_STEP_TIME_UP__SHIFT                                                             0x0\n#define THM_TCON_CUR_TMP__TMP_MAX_DIFF_UP__SHIFT                                                              0x5\n#define THM_TCON_CUR_TMP__TMP_SLEW_DN_EN__SHIFT                                                               0x7\n#define THM_TCON_CUR_TMP__PER_STEP_TIME_DN__SHIFT                                                             0x8\n#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SEL__SHIFT                                                              0x10\n#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SLEW_SEL__SHIFT                                                         0x12\n#define THM_TCON_CUR_TMP__CUR_TEMP_RANGE_SEL__SHIFT                                                           0x13\n#define THM_TCON_CUR_TMP__MCM_EN__SHIFT                                                                       0x14\n#define THM_TCON_CUR_TMP__CUR_TEMP__SHIFT                                                                     0x15\n#define THM_TCON_CUR_TMP__PER_STEP_TIME_UP_MASK                                                               0x0000001FL\n#define THM_TCON_CUR_TMP__TMP_MAX_DIFF_UP_MASK                                                                0x00000060L\n#define THM_TCON_CUR_TMP__TMP_SLEW_DN_EN_MASK                                                                 0x00000080L\n#define THM_TCON_CUR_TMP__PER_STEP_TIME_DN_MASK                                                               0x00001F00L\n#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SEL_MASK                                                                0x00030000L\n#define THM_TCON_CUR_TMP__CUR_TEMP_TJ_SLEW_SEL_MASK                                                           0x00040000L\n#define THM_TCON_CUR_TMP__CUR_TEMP_RANGE_SEL_MASK                                                             0x00080000L\n#define THM_TCON_CUR_TMP__MCM_EN_MASK                                                                         0x00100000L\n#define THM_TCON_CUR_TMP__CUR_TEMP_MASK                                                                       0xFFE00000L\n\n#define THM_TCON_HTC__HTC_EN__SHIFT                                                                           0x0\n#define THM_TCON_HTC__EXTERNAL_PROCHOT__SHIFT                                                                 0x2\n#define THM_TCON_HTC__INTERNAL_PROCHOT__SHIFT                                                                 0x3\n#define THM_TCON_HTC__HTC_ACTIVE__SHIFT                                                                       0x4\n#define THM_TCON_HTC__HTC_ACTIVE_LOG__SHIFT                                                                   0x5\n#define THM_TCON_HTC__HTC_DIAG__SHIFT                                                                         0x8\n#define THM_TCON_HTC__DIS_PROCHOT_PIN__SHIFT                                                                  0x9\n#define THM_TCON_HTC__HTC_TO_IH_EN__SHIFT                                                                     0xa\n#define THM_TCON_HTC__PROCHOT_TO_IH_EN__SHIFT                                                                 0xb\n#define THM_TCON_HTC__PROCHOT_EVENT_SRC__SHIFT                                                                0xc\n#define THM_TCON_HTC__HTC_TMP_LMT__SHIFT                                                                      0x10\n#define THM_TCON_HTC__HTC_HYST_LMT__SHIFT                                                                     0x17\n#define THM_TCON_HTC__HTC_SLEW_SEL__SHIFT                                                                     0x1b\n#define THM_TCON_HTC__HTC_EN_MASK                                                                             0x00000001L\n#define THM_TCON_HTC__EXTERNAL_PROCHOT_MASK                                                                   0x00000004L\n#define THM_TCON_HTC__INTERNAL_PROCHOT_MASK                                                                   0x00000008L\n#define THM_TCON_HTC__HTC_ACTIVE_MASK                                                                         0x00000010L\n#define THM_TCON_HTC__HTC_ACTIVE_LOG_MASK                                                                     0x00000020L\n#define THM_TCON_HTC__HTC_DIAG_MASK                                                                           0x00000100L\n#define THM_TCON_HTC__DIS_PROCHOT_PIN_MASK                                                                    0x00000200L\n#define THM_TCON_HTC__HTC_TO_IH_EN_MASK                                                                       0x00000400L\n#define THM_TCON_HTC__PROCHOT_TO_IH_EN_MASK                                                                   0x00000800L\n#define THM_TCON_HTC__PROCHOT_EVENT_SRC_MASK                                                                  0x00007000L\n#define THM_TCON_HTC__HTC_TMP_LMT_MASK                                                                        0x007F0000L\n#define THM_TCON_HTC__HTC_HYST_LMT_MASK                                                                       0x07800000L\n#define THM_TCON_HTC__HTC_SLEW_SEL_MASK                                                                       0x18000000L\n\n#define THM_TCON_THERM_TRIP__CTF_PAD_POLARITY__SHIFT                                                          0x0\n#define THM_TCON_THERM_TRIP__THERM_TP__SHIFT                                                                  0x1\n#define THM_TCON_THERM_TRIP__CTF_THRESHOLD_EXCEEDED__SHIFT                                                    0x2\n#define THM_TCON_THERM_TRIP__THERM_TP_SENSE__SHIFT                                                            0x3\n#define THM_TCON_THERM_TRIP__RSVD2__SHIFT                                                                     0x4\n#define THM_TCON_THERM_TRIP__THERM_TP_EN__SHIFT                                                               0x5\n#define THM_TCON_THERM_TRIP__THERM_TP_LMT__SHIFT                                                              0x6\n#define THM_TCON_THERM_TRIP__RSVD3__SHIFT                                                                     0xe\n#define THM_TCON_THERM_TRIP__SW_THERM_TP__SHIFT                                                               0x1f\n#define THM_TCON_THERM_TRIP__CTF_PAD_POLARITY_MASK                                                            0x00000001L\n#define THM_TCON_THERM_TRIP__THERM_TP_MASK                                                                    0x00000002L\n#define THM_TCON_THERM_TRIP__CTF_THRESHOLD_EXCEEDED_MASK                                                      0x00000004L\n#define THM_TCON_THERM_TRIP__THERM_TP_SENSE_MASK                                                              0x00000008L\n#define THM_TCON_THERM_TRIP__RSVD2_MASK                                                                       0x00000010L\n#define THM_TCON_THERM_TRIP__THERM_TP_EN_MASK                                                                 0x00000020L\n#define THM_TCON_THERM_TRIP__THERM_TP_LMT_MASK                                                                0x00003FC0L\n#define THM_TCON_THERM_TRIP__RSVD3_MASK                                                                       0x7FFFC000L\n#define THM_TCON_THERM_TRIP__SW_THERM_TP_MASK                                                                 0x80000000L\n\n#define THM_CTF_DELAY__CTF_DELAY_CNT__SHIFT                                                                   0x0\n#define THM_CTF_DELAY__CTF_DELAY_CNT_MASK                                                                     0x000FFFFFL\n\n#define THM_GPIO_PROCHOT_CTRL__TXIMPSEL__SHIFT                                                                0x0\n#define THM_GPIO_PROCHOT_CTRL__PD__SHIFT                                                                      0x1\n#define THM_GPIO_PROCHOT_CTRL__PU__SHIFT                                                                      0x2\n#define THM_GPIO_PROCHOT_CTRL__SCHMEN__SHIFT                                                                  0x3\n#define THM_GPIO_PROCHOT_CTRL__S0__SHIFT                                                                      0x4\n#define THM_GPIO_PROCHOT_CTRL__S1__SHIFT                                                                      0x5\n#define THM_GPIO_PROCHOT_CTRL__RXEN__SHIFT                                                                    0x6\n#define THM_GPIO_PROCHOT_CTRL__RXSEL0__SHIFT                                                                  0x7\n#define THM_GPIO_PROCHOT_CTRL__RXSEL1__SHIFT                                                                  0x8\n#define THM_GPIO_PROCHOT_CTRL__OE_OVERRIDE__SHIFT                                                             0x10\n#define THM_GPIO_PROCHOT_CTRL__OE__SHIFT                                                                      0x11\n#define THM_GPIO_PROCHOT_CTRL__A_OVERRIDE__SHIFT                                                              0x12\n#define THM_GPIO_PROCHOT_CTRL__A__SHIFT                                                                       0x13\n#define THM_GPIO_PROCHOT_CTRL__Y__SHIFT                                                                       0x1f\n#define THM_GPIO_PROCHOT_CTRL__TXIMPSEL_MASK                                                                  0x00000001L\n#define THM_GPIO_PROCHOT_CTRL__PD_MASK                                                                        0x00000002L\n#define THM_GPIO_PROCHOT_CTRL__PU_MASK                                                                        0x00000004L\n#define THM_GPIO_PROCHOT_CTRL__SCHMEN_MASK                                                                    0x00000008L\n#define THM_GPIO_PROCHOT_CTRL__S0_MASK                                                                        0x00000010L\n#define THM_GPIO_PROCHOT_CTRL__S1_MASK                                                                        0x00000020L\n#define THM_GPIO_PROCHOT_CTRL__RXEN_MASK                                                                      0x00000040L\n#define THM_GPIO_PROCHOT_CTRL__RXSEL0_MASK                                                                    0x00000080L\n#define THM_GPIO_PROCHOT_CTRL__RXSEL1_MASK                                                                    0x00000100L\n#define THM_GPIO_PROCHOT_CTRL__OE_OVERRIDE_MASK                                                               0x00010000L\n#define THM_GPIO_PROCHOT_CTRL__OE_MASK                                                                        0x00020000L\n#define THM_GPIO_PROCHOT_CTRL__A_OVERRIDE_MASK                                                                0x00040000L\n#define THM_GPIO_PROCHOT_CTRL__A_MASK                                                                         0x00080000L\n#define THM_GPIO_PROCHOT_CTRL__Y_MASK                                                                         0x80000000L\n\n#define THM_THERMAL_INT_ENA__THERM_INTH_SET__SHIFT                                                            0x0\n#define THM_THERMAL_INT_ENA__THERM_INTL_SET__SHIFT                                                            0x1\n#define THM_THERMAL_INT_ENA__THERM_TRIGGER_SET__SHIFT                                                         0x2\n#define THM_THERMAL_INT_ENA__THERM_INTH_CLR__SHIFT                                                            0x3\n#define THM_THERMAL_INT_ENA__THERM_INTL_CLR__SHIFT                                                            0x4\n#define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT                                                         0x5\n#define THM_THERMAL_INT_ENA__THERM_INTH_SET_MASK                                                              0x00000001L\n#define THM_THERMAL_INT_ENA__THERM_INTL_SET_MASK                                                              0x00000002L\n#define THM_THERMAL_INT_ENA__THERM_TRIGGER_SET_MASK                                                           0x00000004L\n#define THM_THERMAL_INT_ENA__THERM_INTH_CLR_MASK                                                              0x00000008L\n#define THM_THERMAL_INT_ENA__THERM_INTL_CLR_MASK                                                              0x00000010L\n#define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR_MASK                                                           0x00000020L\n\n#define THM_THERMAL_INT_CTRL__DIG_THERM_INTH__SHIFT                                                           0x0\n#define THM_THERMAL_INT_CTRL__DIG_THERM_INTL__SHIFT                                                           0x8\n#define THM_THERMAL_INT_CTRL__TEMP_THRESHOLD__SHIFT                                                           0x10\n#define THM_THERMAL_INT_CTRL__THERM_INTH_MASK__SHIFT                                                          0x18\n#define THM_THERMAL_INT_CTRL__THERM_INTL_MASK__SHIFT                                                          0x19\n#define THM_THERMAL_INT_CTRL__THERM_TRIGGER_MASK__SHIFT                                                       0x1a\n#define THM_THERMAL_INT_CTRL__THERM_PROCHOT_MASK__SHIFT                                                       0x1b\n#define THM_THERMAL_INT_CTRL__THERM_IH_HW_ENA__SHIFT                                                          0x1c\n#define THM_THERMAL_INT_CTRL__MAX_IH_CREDIT__SHIFT                                                            0x1d\n#define THM_THERMAL_INT_CTRL__DIG_THERM_INTH_MASK                                                             0x000000FFL\n#define THM_THERMAL_INT_CTRL__DIG_THERM_INTL_MASK                                                             0x0000FF00L\n#define THM_THERMAL_INT_CTRL__TEMP_THRESHOLD_MASK                                                             0x00FF0000L\n#define THM_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK                                                            0x01000000L\n#define THM_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK                                                            0x02000000L\n#define THM_THERMAL_INT_CTRL__THERM_TRIGGER_MASK_MASK                                                         0x04000000L\n#define THM_THERMAL_INT_CTRL__THERM_PROCHOT_MASK_MASK                                                         0x08000000L\n#define THM_THERMAL_INT_CTRL__THERM_IH_HW_ENA_MASK                                                            0x10000000L\n#define THM_THERMAL_INT_CTRL__MAX_IH_CREDIT_MASK                                                              0xE0000000L\n\n#define THM_THERMAL_INT_STATUS__THERM_INTH_DETECT__SHIFT                                                      0x0\n#define THM_THERMAL_INT_STATUS__THERM_INTL_DETECT__SHIFT                                                      0x1\n#define THM_THERMAL_INT_STATUS__THERM_TRIGGER_DETECT__SHIFT                                                   0x2\n#define THM_THERMAL_INT_STATUS__THERM_PROCHOT_DETECT__SHIFT                                                   0x3\n#define THM_THERMAL_INT_STATUS__THERM_INTH_DETECT_MASK                                                        0x00000001L\n#define THM_THERMAL_INT_STATUS__THERM_INTL_DETECT_MASK                                                        0x00000002L\n#define THM_THERMAL_INT_STATUS__THERM_TRIGGER_DETECT_MASK                                                     0x00000004L\n#define THM_THERMAL_INT_STATUS__THERM_PROCHOT_DETECT_MASK                                                     0x00000008L\n\n#define THM_TMON0_RDIL0_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIL0_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIL0_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIL0_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIL0_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIL0_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIL1_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIL1_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIL1_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIL1_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIL1_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIL1_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIL2_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIL2_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIL2_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIL2_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIL2_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIL2_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIL3_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIL3_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIL3_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIL3_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIL3_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIL3_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIL4_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIL4_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIL4_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIL4_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIL4_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIL4_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIL5_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIL5_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIL5_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIL5_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIL5_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIL5_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIL6_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIL6_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIL6_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIL6_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIL6_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIL6_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIL7_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIL7_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIL7_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIL7_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIL7_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIL7_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIL8_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIL8_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIL8_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIL8_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIL8_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIL8_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIL9_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIL9_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIL9_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIL9_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIL9_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIL9_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIL10_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIL10_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIL10_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIL10_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIL10_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIL10_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIL11_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIL11_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIL11_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIL11_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIL11_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIL11_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIL12_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIL12_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIL12_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIL12_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIL12_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIL12_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIL13_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIL13_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIL13_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIL13_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIL13_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIL13_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIL14_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIL14_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIL14_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIL14_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIL14_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIL14_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIL15_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIL15_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIL15_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIL15_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIL15_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIL15_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIR0_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIR0_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIR0_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIR0_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIR0_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIR0_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIR1_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIR1_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIR1_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIR1_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIR1_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIR1_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIR2_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIR2_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIR2_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIR2_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIR2_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIR2_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIR3_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIR3_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIR3_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIR3_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIR3_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIR3_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIR4_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIR4_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIR4_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIR4_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIR4_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIR4_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIR5_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIR5_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIR5_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIR5_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIR5_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIR5_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIR6_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIR6_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIR6_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIR6_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIR6_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIR6_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIR7_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIR7_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIR7_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIR7_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIR7_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIR7_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIR8_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIR8_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIR8_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIR8_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIR8_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIR8_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIR9_DATA__Z__SHIFT                                                                        0x0\n#define THM_TMON0_RDIR9_DATA__VALID__SHIFT                                                                    0xb\n#define THM_TMON0_RDIR9_DATA__TEMP__SHIFT                                                                     0xc\n#define THM_TMON0_RDIR9_DATA__Z_MASK                                                                          0x000007FFL\n#define THM_TMON0_RDIR9_DATA__VALID_MASK                                                                      0x00000800L\n#define THM_TMON0_RDIR9_DATA__TEMP_MASK                                                                       0x00FFF000L\n\n#define THM_TMON0_RDIR10_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIR10_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIR10_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIR10_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIR10_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIR10_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIR11_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIR11_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIR11_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIR11_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIR11_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIR11_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIR12_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIR12_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIR12_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIR12_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIR12_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIR12_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIR13_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIR13_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIR13_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIR13_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIR13_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIR13_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIR14_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIR14_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIR14_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIR14_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIR14_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIR14_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_RDIR15_DATA__Z__SHIFT                                                                       0x0\n#define THM_TMON0_RDIR15_DATA__VALID__SHIFT                                                                   0xb\n#define THM_TMON0_RDIR15_DATA__TEMP__SHIFT                                                                    0xc\n#define THM_TMON0_RDIR15_DATA__Z_MASK                                                                         0x000007FFL\n#define THM_TMON0_RDIR15_DATA__VALID_MASK                                                                     0x00000800L\n#define THM_TMON0_RDIR15_DATA__TEMP_MASK                                                                      0x00FFF000L\n\n#define THM_TMON0_INT_DATA__Z__SHIFT                                                                          0x0\n#define THM_TMON0_INT_DATA__VALID__SHIFT                                                                      0xb\n#define THM_TMON0_INT_DATA__TEMP__SHIFT                                                                       0xc\n#define THM_TMON0_INT_DATA__Z_MASK                                                                            0x000007FFL\n#define THM_TMON0_INT_DATA__VALID_MASK                                                                        0x00000800L\n#define THM_TMON0_INT_DATA__TEMP_MASK                                                                         0x00FFF000L\n\n#define THM_TMON0_CTRL__POWER_DOWN__SHIFT                                                                     0x0\n#define THM_TMON0_CTRL__BGADJ__SHIFT                                                                          0x1\n#define THM_TMON0_CTRL__BGADJ_MODE__SHIFT                                                                     0x9\n#define THM_TMON0_CTRL__TMON_PAUSE__SHIFT                                                                     0xa\n#define THM_TMON0_CTRL__INT_MEAS_EN__SHIFT                                                                    0xb\n#define THM_TMON0_CTRL__DEBUG_MODE__SHIFT                                                                     0xc\n#define THM_TMON0_CTRL__EN_CFG_SERDES__SHIFT                                                                  0xd\n#define THM_TMON0_CTRL__POWER_DOWN_MASK                                                                       0x00000001L\n#define THM_TMON0_CTRL__BGADJ_MASK                                                                            0x000001FEL\n#define THM_TMON0_CTRL__BGADJ_MODE_MASK                                                                       0x00000200L\n#define THM_TMON0_CTRL__TMON_PAUSE_MASK                                                                       0x00000400L\n#define THM_TMON0_CTRL__INT_MEAS_EN_MASK                                                                      0x00000800L\n#define THM_TMON0_CTRL__DEBUG_MODE_MASK                                                                       0x00001000L\n#define THM_TMON0_CTRL__EN_CFG_SERDES_MASK                                                                    0x00002000L\n\n#define THM_TMON0_CTRL2__RDIL_PRESENT__SHIFT                                                                  0x0\n#define THM_TMON0_CTRL2__RDIR_PRESENT__SHIFT                                                                  0x10\n#define THM_TMON0_CTRL2__RDIL_PRESENT_MASK                                                                    0x0000FFFFL\n#define THM_TMON0_CTRL2__RDIR_PRESENT_MASK                                                                    0xFFFF0000L\n\n#define THM_TMON0_DEBUG__DEBUG_RDI__SHIFT                                                                     0x0\n#define THM_TMON0_DEBUG__DEBUG_Z__SHIFT                                                                       0x5\n#define THM_TMON0_DEBUG__DEBUG_RDI_MASK                                                                       0x0000001FL\n#define THM_TMON0_DEBUG__DEBUG_Z_MASK                                                                         0x0000FFE0L\n\n#define THM_DIE1_TEMP__TEMP__SHIFT                                                                            0x0\n#define THM_DIE1_TEMP__VALID__SHIFT                                                                           0xb\n#define THM_DIE1_TEMP__TEMP_MASK                                                                              0x000007FFL\n#define THM_DIE1_TEMP__VALID_MASK                                                                             0x00000800L\n\n#define THM_DIE2_TEMP__TEMP__SHIFT                                                                            0x0\n#define THM_DIE2_TEMP__VALID__SHIFT                                                                           0xb\n#define THM_DIE2_TEMP__TEMP_MASK                                                                              0x000007FFL\n#define THM_DIE2_TEMP__VALID_MASK                                                                             0x00000800L\n\n#define THM_DIE3_TEMP__TEMP__SHIFT                                                                            0x0\n#define THM_DIE3_TEMP__VALID__SHIFT                                                                           0xb\n#define THM_DIE3_TEMP__TEMP_MASK                                                                              0x000007FFL\n#define THM_DIE3_TEMP__VALID_MASK                                                                             0x00000800L\n\n#define THM_SW_TEMP__SW_TEMP__SHIFT                                                                           0x0\n#define THM_SW_TEMP__SW_TEMP_MASK                                                                             0x000001FFL\n\n#define CG_MULT_THERMAL_CTRL__TS_FILTER__SHIFT                                                                0x0\n#define CG_MULT_THERMAL_CTRL__UNUSED__SHIFT                                                                   0x4\n#define CG_MULT_THERMAL_CTRL__THERMAL_RANGE_RST__SHIFT                                                        0x9\n#define CG_MULT_THERMAL_CTRL__TEMP_SEL__SHIFT                                                                 0x14\n#define CG_MULT_THERMAL_CTRL__TS_FILTER_MASK                                                                  0x0000000FL\n#define CG_MULT_THERMAL_CTRL__UNUSED_MASK                                                                     0x000001F0L\n#define CG_MULT_THERMAL_CTRL__THERMAL_RANGE_RST_MASK                                                          0x00000200L\n#define CG_MULT_THERMAL_CTRL__TEMP_SEL_MASK                                                                   0x0FF00000L\n\n#define CG_MULT_THERMAL_STATUS__ASIC_MAX_TEMP__SHIFT                                                          0x0\n#define CG_MULT_THERMAL_STATUS__CTF_TEMP__SHIFT                                                               0x9\n#define CG_MULT_THERMAL_STATUS__ASIC_MAX_TEMP_MASK                                                            0x000001FFL\n#define CG_MULT_THERMAL_STATUS__CTF_TEMP_MASK                                                                 0x0003FE00L\n\n#define CG_THERMAL_RANGE__ASIC_T_MAX__SHIFT                                                                   0x0\n#define CG_THERMAL_RANGE__ASIC_T_MIN__SHIFT                                                                   0x10\n#define CG_THERMAL_RANGE__ASIC_T_MAX_MASK                                                                     0x000001FFL\n#define CG_THERMAL_RANGE__ASIC_T_MIN_MASK                                                                     0x01FF0000L\n\n#define THM_TMON_CONFIG__NUM_ACQ__SHIFT                                                                       0x0\n#define THM_TMON_CONFIG__FORCE_MAX_ACQ__SHIFT                                                                 0x3\n#define THM_TMON_CONFIG__RDI_INTERLEAVE__SHIFT                                                                0x4\n#define THM_TMON_CONFIG__CONFIG_SOURCE__SHIFT                                                                 0x5\n#define THM_TMON_CONFIG__RE_CALIB_EN__SHIFT                                                                   0x6\n#define THM_TMON_CONFIG__Z__SHIFT                                                                             0x15\n#define THM_TMON_CONFIG__NUM_ACQ_MASK                                                                         0x00000007L\n#define THM_TMON_CONFIG__FORCE_MAX_ACQ_MASK                                                                   0x00000008L\n#define THM_TMON_CONFIG__RDI_INTERLEAVE_MASK                                                                  0x00000010L\n#define THM_TMON_CONFIG__CONFIG_SOURCE_MASK                                                                   0x00000020L\n#define THM_TMON_CONFIG__RE_CALIB_EN_MASK                                                                     0x00000040L\n#define THM_TMON_CONFIG__Z_MASK                                                                               0xFFE00000L\n\n#define THM_TMON_CONFIG2__A__SHIFT                                                                            0x0\n#define THM_TMON_CONFIG2__B__SHIFT                                                                            0xc\n#define THM_TMON_CONFIG2__C__SHIFT                                                                            0x12\n#define THM_TMON_CONFIG2__K__SHIFT                                                                            0x1d\n#define THM_TMON_CONFIG2__A_MASK                                                                              0x00000FFFL\n#define THM_TMON_CONFIG2__B_MASK                                                                              0x0003F000L\n#define THM_TMON_CONFIG2__C_MASK                                                                              0x1FFC0000L\n#define THM_TMON_CONFIG2__K_MASK                                                                              0x20000000L\n\n#define THM_TMON0_COEFF__C_OFFSET__SHIFT                                                                      0x0\n#define THM_TMON0_COEFF__D__SHIFT                                                                             0xb\n#define THM_TMON0_COEFF__C_OFFSET_MASK                                                                        0x000007FFL\n#define THM_TMON0_COEFF__D_MASK                                                                               0x0003F800L\n\n#define THM_TCON_LOCAL0__TMON0_PwrDn_Dis__SHIFT                                                               0x1\n#define THM_TCON_LOCAL0__TMON1_PwrDn_Dis__SHIFT                                                               0x2\n#define THM_TCON_LOCAL0__TMON0_PwrDn_Dis_MASK                                                                 0x00000002L\n#define THM_TCON_LOCAL0__TMON1_PwrDn_Dis_MASK                                                                 0x00000004L\n\n#define THM_TCON_LOCAL1__Turn_Off_TMON0__SHIFT                                                                0x0\n#define THM_TCON_LOCAL1__Turn_Off_TMON1__SHIFT                                                                0x1\n#define THM_TCON_LOCAL1__PowerDownTmon0__SHIFT                                                                0x4\n#define THM_TCON_LOCAL1__PowerDownTmon1__SHIFT                                                                0x5\n#define THM_TCON_LOCAL1__Turn_Off_TMON0_MASK                                                                  0x00000001L\n#define THM_TCON_LOCAL1__Turn_Off_TMON1_MASK                                                                  0x00000002L\n#define THM_TCON_LOCAL1__PowerDownTmon0_MASK                                                                  0x00000010L\n#define THM_TCON_LOCAL1__PowerDownTmon1_MASK                                                                  0x00000020L\n\n#define THM_TCON_LOCAL2__TMON_init_delay__SHIFT                                                               0x0\n#define THM_TCON_LOCAL2__TMON_pwrup_stagger_time__SHIFT                                                       0x2\n#define THM_TCON_LOCAL2__short_stagger_count__SHIFT                                                           0x5\n#define THM_TCON_LOCAL2__sbtsi_use_corrected__SHIFT                                                           0x6\n#define THM_TCON_LOCAL2__temp_read_skip_scale__SHIFT                                                          0xa\n#define THM_TCON_LOCAL2__skip_scale_correction__SHIFT                                                         0xb\n#define THM_TCON_LOCAL2__TMON_init_delay_MASK                                                                 0x00000003L\n#define THM_TCON_LOCAL2__TMON_pwrup_stagger_time_MASK                                                         0x0000000CL\n#define THM_TCON_LOCAL2__short_stagger_count_MASK                                                             0x00000020L\n#define THM_TCON_LOCAL2__sbtsi_use_corrected_MASK                                                             0x00000040L\n#define THM_TCON_LOCAL2__temp_read_skip_scale_MASK                                                            0x00000400L\n#define THM_TCON_LOCAL2__skip_scale_correction_MASK                                                           0x00000800L\n\n#define THM_TCON_LOCAL3__Global_TMAX__SHIFT                                                                   0x0\n#define THM_TCON_LOCAL3__Global_TMAX_MASK                                                                     0x000007FFL\n\n#define THM_TCON_LOCAL4__Global_TMAX_ID__SHIFT                                                                0x0\n#define THM_TCON_LOCAL4__Global_TMAX_ID_MASK                                                                  0x000000FFL\n\n#define THM_TCON_LOCAL5__Global_TMIN__SHIFT                                                                   0x0\n#define THM_TCON_LOCAL5__Global_TMIN_MASK                                                                     0x000007FFL\n\n#define THM_TCON_LOCAL6__Global_TMIN_ID__SHIFT                                                                0x0\n#define THM_TCON_LOCAL6__Global_TMIN_ID_MASK                                                                  0x000000FFL\n\n#define THM_TCON_LOCAL7__THERMID__SHIFT                                                                       0x0\n#define THM_TCON_LOCAL7__THERMID_MASK                                                                         0x000000FFL\n\n#define THM_TCON_LOCAL8__THERMMAX__SHIFT                                                                      0x0\n#define THM_TCON_LOCAL8__THERMMAX_MASK                                                                        0x000007FFL\n\n#define THM_TCON_LOCAL9__Tj_Max_TMON0__SHIFT                                                                  0x0\n#define THM_TCON_LOCAL9__Tj_Max_TMON0_MASK                                                                    0x000007FFL\n\n#define THM_TCON_LOCAL10__TMON0_Tj_Max_RS_ID__SHIFT                                                           0x0\n#define THM_TCON_LOCAL10__TMON0_Tj_Max_RS_ID_MASK                                                             0x000000FFL\n\n#define THM_TCON_LOCAL11__Tj_Max_TMON1__SHIFT                                                                 0x0\n#define THM_TCON_LOCAL11__Tj_Max_TMON1_MASK                                                                   0x000007FFL\n\n#define THM_TCON_LOCAL12__TMON1_Tj_Max_RS_ID__SHIFT                                                           0x0\n#define THM_TCON_LOCAL12__TMON1_Tj_Max_RS_ID_MASK                                                             0x000000FFL\n\n#define THM_TCON_LOCAL13__boot_done__SHIFT                                                                    0x0\n#define THM_TCON_LOCAL13__boot_done_MASK                                                                      0x00000001L\n\n#define THM_PWRMGT__SBTSI_SBRMI_CLK_GATE_EN__SHIFT                                                            0x0\n#define THM_PWRMGT__SBAXI_CLK_GATE_EN__SHIFT                                                                  0x1\n#define THM_PWRMGT__SB_CLK_GATE_MAX_CNT__SHIFT                                                                0x8\n#define THM_PWRMGT__SBTSI_SBRMI_CLK_GATE_EN_MASK                                                              0x00000001L\n#define THM_PWRMGT__SBAXI_CLK_GATE_EN_MASK                                                                    0x00000002L\n#define THM_PWRMGT__SB_CLK_GATE_MAX_CNT_MASK                                                                  0x00FFFF00L\n\n#define SMUSBI_SBIREGADDR__SBI_REGADDR__SHIFT                                                                 0x0\n#define SMUSBI_SBIREGADDR__SBI_REGADDR_MASK                                                                   0x000007FFL\n\n#define SMUSBI_SBIREGDATA__SBI_REGDATA__SHIFT                                                                 0x0\n#define SMUSBI_SBIREGDATA__SBI_REGDATA_MASK                                                                   0xFFFFFFFFL\n\n#define SMUSBI_ERRATA_STAT_REG__ERRATA_STAT_REG__SHIFT                                                        0x0\n#define SMUSBI_ERRATA_STAT_REG__ERRATA_STAT_REG_MASK                                                          0xFFFFFFFFL\n\n#define SMUSBI_SBICTRL__CK_SPRSBIWRDONE__SHIFT                                                                0x0\n#define SMUSBI_SBICTRL__NB_SBISELECT__SHIFT                                                                   0x1\n#define SMUSBI_SBICTRL__NB_SBIADDR__SHIFT                                                                     0x2\n#define SMUSBI_SBICTRL__NB_SBIADDR_OVERRIDE__SHIFT                                                            0x5\n#define SMUSBI_SBICTRL__CK_SPRSBIWRDONE_MASK                                                                  0x00000001L\n#define SMUSBI_SBICTRL__NB_SBISELECT_MASK                                                                     0x00000002L\n#define SMUSBI_SBICTRL__NB_SBIADDR_MASK                                                                       0x0000001CL\n#define SMUSBI_SBICTRL__NB_SBIADDR_OVERRIDE_MASK                                                              0x00000020L\n\n#define SMUSBI_CKNBIRESET__CKNBIRESET__SHIFT                                                                  0x0\n#define SMUSBI_CKNBIRESET__CKNBIRESET_MASK                                                                    0x00000001L\n\n#define SMUSBI_TIMING__SETUP_TIME__SHIFT                                                                      0x0\n#define SMUSBI_TIMING__SETUP_TIME_OVERRIDE__SHIFT                                                             0x8\n#define SMUSBI_TIMING__HOLD_TIME__SHIFT                                                                       0x10\n#define SMUSBI_TIMING__HOLD_TIME_OVERRIDE__SHIFT                                                              0x18\n#define SMUSBI_TIMING__SETUP_TIME_MASK                                                                        0x0000003FL\n#define SMUSBI_TIMING__SETUP_TIME_OVERRIDE_MASK                                                               0x00000100L\n#define SMUSBI_TIMING__HOLD_TIME_MASK                                                                         0x00FF0000L\n#define SMUSBI_TIMING__HOLD_TIME_OVERRIDE_MASK                                                                0x01000000L\n\n#define SMUSBI_HS_TIMING__HS_SETUP_TIME__SHIFT                                                                0x0\n#define SMUSBI_HS_TIMING__HS_SETUP_TIME_OVERRIDE__SHIFT                                                       0x8\n#define SMUSBI_HS_TIMING__HS_HOLD_TIME__SHIFT                                                                 0x10\n#define SMUSBI_HS_TIMING__HS_HOLD_TIME_OVERRIDE__SHIFT                                                        0x18\n#define SMUSBI_HS_TIMING__HS_SETUP_TIME_MASK                                                                  0x0000003FL\n#define SMUSBI_HS_TIMING__HS_SETUP_TIME_OVERRIDE_MASK                                                         0x00000100L\n#define SMUSBI_HS_TIMING__HS_HOLD_TIME_MASK                                                                   0x00FF0000L\n#define SMUSBI_HS_TIMING__HS_HOLD_TIME_OVERRIDE_MASK                                                          0x01000000L\n\n#define SBTSI_REMOTE_TEMP__RemoteTcenSensor__SHIFT                                                            0x0\n#define SBTSI_REMOTE_TEMP__RemoteTcenSensorId__SHIFT                                                          0xb\n#define SBTSI_REMOTE_TEMP__RemoteTcenSensorValid__SHIFT                                                       0x13\n#define SBTSI_REMOTE_TEMP__RemoteTcenSensor_MASK                                                              0x000007FFL\n#define SBTSI_REMOTE_TEMP__RemoteTcenSensorId_MASK                                                            0x0007F800L\n#define SBTSI_REMOTE_TEMP__RemoteTcenSensorValid_MASK                                                         0x00080000L\n\n#define SBRMI_CONTROL__READ_CMD_INT_DIS__SHIFT                                                                0x0\n#define SBRMI_CONTROL__DPD__SHIFT                                                                             0x1\n#define SBRMI_CONTROL__DbrdySts__SHIFT                                                                        0x2\n#define SBRMI_CONTROL__READ_CMD_INT_DIS_MASK                                                                  0x00000001L\n#define SBRMI_CONTROL__DPD_MASK                                                                               0x00000002L\n#define SBRMI_CONTROL__DbrdySts_MASK                                                                          0x00000004L\n\n#define SBRMI_COMMAND__Command__SHIFT                                                                         0x0\n#define SBRMI_COMMAND__WrDataLen__SHIFT                                                                       0x8\n#define SBRMI_COMMAND__RdDataLen__SHIFT                                                                       0x10\n#define SBRMI_COMMAND__CommandSent__SHIFT                                                                     0x18\n#define SBRMI_COMMAND__CommandNotSupported__SHIFT                                                             0x19\n#define SBRMI_COMMAND__CommandAborted__SHIFT                                                                  0x1a\n#define SBRMI_COMMAND__Status__SHIFT                                                                          0x1c\n#define SBRMI_COMMAND__Command_MASK                                                                           0x000000FFL\n#define SBRMI_COMMAND__WrDataLen_MASK                                                                         0x0000FF00L\n#define SBRMI_COMMAND__RdDataLen_MASK                                                                         0x00FF0000L\n#define SBRMI_COMMAND__CommandSent_MASK                                                                       0x01000000L\n#define SBRMI_COMMAND__CommandNotSupported_MASK                                                               0x02000000L\n#define SBRMI_COMMAND__CommandAborted_MASK                                                                    0x04000000L\n#define SBRMI_COMMAND__Status_MASK                                                                            0xF0000000L\n\n#define SBRMI_WRITE_DATA0__WrByte0__SHIFT                                                                     0x0\n#define SBRMI_WRITE_DATA0__WrByte1__SHIFT                                                                     0x8\n#define SBRMI_WRITE_DATA0__WrByte2__SHIFT                                                                     0x10\n#define SBRMI_WRITE_DATA0__WrByte3__SHIFT                                                                     0x18\n#define SBRMI_WRITE_DATA0__WrByte0_MASK                                                                       0x000000FFL\n#define SBRMI_WRITE_DATA0__WrByte1_MASK                                                                       0x0000FF00L\n#define SBRMI_WRITE_DATA0__WrByte2_MASK                                                                       0x00FF0000L\n#define SBRMI_WRITE_DATA0__WrByte3_MASK                                                                       0xFF000000L\n\n#define SBRMI_WRITE_DATA1__WrByte4__SHIFT                                                                     0x0\n#define SBRMI_WRITE_DATA1__WrByte5__SHIFT                                                                     0x8\n#define SBRMI_WRITE_DATA1__WrByte6__SHIFT                                                                     0x10\n#define SBRMI_WRITE_DATA1__WrByte7__SHIFT                                                                     0x18\n#define SBRMI_WRITE_DATA1__WrByte4_MASK                                                                       0x000000FFL\n#define SBRMI_WRITE_DATA1__WrByte5_MASK                                                                       0x0000FF00L\n#define SBRMI_WRITE_DATA1__WrByte6_MASK                                                                       0x00FF0000L\n#define SBRMI_WRITE_DATA1__WrByte7_MASK                                                                       0xFF000000L\n\n#define SBRMI_WRITE_DATA2__WrByte8__SHIFT                                                                     0x0\n#define SBRMI_WRITE_DATA2__WrByte9__SHIFT                                                                     0x8\n#define SBRMI_WRITE_DATA2__WrByte10__SHIFT                                                                    0x10\n#define SBRMI_WRITE_DATA2__WrByte11__SHIFT                                                                    0x18\n#define SBRMI_WRITE_DATA2__WrByte8_MASK                                                                       0x000000FFL\n#define SBRMI_WRITE_DATA2__WrByte9_MASK                                                                       0x0000FF00L\n#define SBRMI_WRITE_DATA2__WrByte10_MASK                                                                      0x00FF0000L\n#define SBRMI_WRITE_DATA2__WrByte11_MASK                                                                      0xFF000000L\n\n#define SBRMI_READ_DATA0__RdByte0__SHIFT                                                                      0x0\n#define SBRMI_READ_DATA0__RdByte1__SHIFT                                                                      0x8\n#define SBRMI_READ_DATA0__RdByte2__SHIFT                                                                      0x10\n#define SBRMI_READ_DATA0__RdByte3__SHIFT                                                                      0x18\n#define SBRMI_READ_DATA0__RdByte0_MASK                                                                        0x000000FFL\n#define SBRMI_READ_DATA0__RdByte1_MASK                                                                        0x0000FF00L\n#define SBRMI_READ_DATA0__RdByte2_MASK                                                                        0x00FF0000L\n#define SBRMI_READ_DATA0__RdByte3_MASK                                                                        0xFF000000L\n\n#define SBRMI_READ_DATA1__RdByte4__SHIFT                                                                      0x0\n#define SBRMI_READ_DATA1__RdByte5__SHIFT                                                                      0x8\n#define SBRMI_READ_DATA1__RdByte6__SHIFT                                                                      0x10\n#define SBRMI_READ_DATA1__RdByte7__SHIFT                                                                      0x18\n#define SBRMI_READ_DATA1__RdByte4_MASK                                                                        0x000000FFL\n#define SBRMI_READ_DATA1__RdByte5_MASK                                                                        0x0000FF00L\n#define SBRMI_READ_DATA1__RdByte6_MASK                                                                        0x00FF0000L\n#define SBRMI_READ_DATA1__RdByte7_MASK                                                                        0xFF000000L\n\n#define SBRMI_CORE_EN_NUMBER__EnabledCoreNum__SHIFT                                                           0x0\n#define SBRMI_CORE_EN_NUMBER__EnabledCoreNum_MASK                                                             0x0000007FL\n\n#define SBRMI_CORE_EN_STATUS0__CoreEnStat0__SHIFT                                                             0x0\n#define SBRMI_CORE_EN_STATUS0__CoreEnStat0_MASK                                                               0xFFFFFFFFL\n\n#define SBRMI_CORE_EN_STATUS1__CoreEnStat1__SHIFT                                                             0x0\n#define SBRMI_CORE_EN_STATUS1__CoreEnStat1_MASK                                                               0xFFFFFFFFL\n\n#define SBRMI_APIC_STATUS0__APICStat0__SHIFT                                                                  0x0\n#define SBRMI_APIC_STATUS0__APICStat0_MASK                                                                    0xFFFFFFFFL\n\n#define SBRMI_APIC_STATUS1__APICStat1__SHIFT                                                                  0x0\n#define SBRMI_APIC_STATUS1__APICStat1_MASK                                                                    0xFFFFFFFFL\n\n#define SBRMI_MCE_STATUS0__MceStat0__SHIFT                                                                    0x0\n#define SBRMI_MCE_STATUS0__MceStat0_MASK                                                                      0xFFFFFFFFL\n\n#define SBRMI_MCE_STATUS1__MceStat1__SHIFT                                                                    0x0\n#define SBRMI_MCE_STATUS1__MceStat1_MASK                                                                      0xFFFFFFFFL\n\n#define SMBUS_CNTL0__SMB_DEFAULT_SLV_ADDR_OVERRIDE__SHIFT                                                     0x0\n#define SMBUS_CNTL0__SMB_DEFAULT_SLV_ADDR__SHIFT                                                              0x1\n#define SMBUS_CNTL0__SMB_CPL_DUMMY_BYTE__SHIFT                                                                0x8\n#define SMBUS_CNTL0__SMB_NOTIFY_ARP_MAX_TIMES__SHIFT                                                          0x10\n#define SMBUS_CNTL0__THM_READY__SHIFT                                                                         0x14\n#define SMBUS_CNTL0__SMB_DEFAULT_SLV_ADDR_OVERRIDE_MASK                                                       0x00000001L\n#define SMBUS_CNTL0__SMB_DEFAULT_SLV_ADDR_MASK                                                                0x000000FEL\n#define SMBUS_CNTL0__SMB_CPL_DUMMY_BYTE_MASK                                                                  0x0000FF00L\n#define SMBUS_CNTL0__SMB_NOTIFY_ARP_MAX_TIMES_MASK                                                            0x00070000L\n#define SMBUS_CNTL0__THM_READY_MASK                                                                           0x00100000L\n\n#define SMBUS_CNTL1__SMB_TIMEOUT_EN__SHIFT                                                                    0x0\n#define SMBUS_CNTL1__SMB_BLK_WR_CMD_EN__SHIFT                                                                 0x1\n#define SMBUS_CNTL1__SMB_BLK_RD_CMD_EN__SHIFT                                                                 0x9\n#define SMBUS_CNTL1__SMB_TIMEOUT_EN_MASK                                                                      0x00000001L\n#define SMBUS_CNTL1__SMB_BLK_WR_CMD_EN_MASK                                                                   0x000001FEL\n#define SMBUS_CNTL1__SMB_BLK_RD_CMD_EN_MASK                                                                   0x0001FE00L\n\n#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD0__SHIFT                                                         0x0\n#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD1__SHIFT                                                         0x8\n#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD2__SHIFT                                                         0x10\n#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD3__SHIFT                                                         0x18\n#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD0_MASK                                                           0x000000FFL\n#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD1_MASK                                                           0x0000FF00L\n#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD2_MASK                                                           0x00FF0000L\n#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD3_MASK                                                           0xFF000000L\n\n#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD4__SHIFT                                                         0x0\n#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD5__SHIFT                                                         0x8\n#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD6__SHIFT                                                         0x10\n#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD7__SHIFT                                                         0x18\n#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD4_MASK                                                           0x000000FFL\n#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD5_MASK                                                           0x0000FF00L\n#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD6_MASK                                                           0x00FF0000L\n#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD7_MASK                                                           0xFF000000L\n\n#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD0__SHIFT                                                         0x0\n#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD1__SHIFT                                                         0x8\n#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD2__SHIFT                                                         0x10\n#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD3__SHIFT                                                         0x18\n#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD0_MASK                                                           0x000000FFL\n#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD1_MASK                                                           0x0000FF00L\n#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD2_MASK                                                           0x00FF0000L\n#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD3_MASK                                                           0xFF000000L\n\n#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD4__SHIFT                                                         0x0\n#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD5__SHIFT                                                         0x8\n#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD6__SHIFT                                                         0x10\n#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD7__SHIFT                                                         0x18\n#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD4_MASK                                                           0x000000FFL\n#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD5_MASK                                                           0x0000FF00L\n#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD6_MASK                                                           0x00FF0000L\n#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD7_MASK                                                           0xFF000000L\n\n#define SMBUS_TIMING_CNTL0__SMB_TIMEOUT_MARGIN__SHIFT                                                         0x0\n#define SMBUS_TIMING_CNTL0__SMB_FILTER_LEVEL_CONVERT_MARGIN__SHIFT                                            0x16\n#define SMBUS_TIMING_CNTL0__SMB_TIMEOUT_MARGIN_MASK                                                           0x003FFFFFL\n#define SMBUS_TIMING_CNTL0__SMB_FILTER_LEVEL_CONVERT_MARGIN_MASK                                              0x3FC00000L\n\n#define SMBUS_TIMING_CNTL1__SMB_DAT_SETUP_TIME_MARGIN__SHIFT                                                  0x0\n#define SMBUS_TIMING_CNTL1__SMB_DAT_HOLD_TIME_MARGIN__SHIFT                                                   0x5\n#define SMBUS_TIMING_CNTL1__SMB_START_AND_STOP_TIMING_MARGIN__SHIFT                                           0xb\n#define SMBUS_TIMING_CNTL1__SMB_BUS_FREE_MARGIN__SHIFT                                                        0x14\n#define SMBUS_TIMING_CNTL1__SMB_DAT_SETUP_TIME_MARGIN_MASK                                                    0x0000001FL\n#define SMBUS_TIMING_CNTL1__SMB_DAT_HOLD_TIME_MARGIN_MASK                                                     0x000007E0L\n#define SMBUS_TIMING_CNTL1__SMB_START_AND_STOP_TIMING_MARGIN_MASK                                             0x000FF800L\n#define SMBUS_TIMING_CNTL1__SMB_BUS_FREE_MARGIN_MASK                                                          0x3FF00000L\n\n#define SMBUS_TIMING_CNTL2__SMB_SMBCLK_HIGHMAX_MARGIN__SHIFT                                                  0x0\n#define SMBUS_TIMING_CNTL2__SMBCLK_LEVEL_CTRL_MARGIN__SHIFT                                                   0xd\n#define SMBUS_TIMING_CNTL2__SMB_SMBCLK_HIGHMAX_MARGIN_MASK                                                    0x00001FFFL\n#define SMBUS_TIMING_CNTL2__SMBCLK_LEVEL_CTRL_MARGIN_MASK                                                     0x07FFE000L\n\n#define SMBUS_TRIGGER_CNTL__SMB_SOFT_RESET_TRIGGER__SHIFT                                                     0x0\n#define SMBUS_TRIGGER_CNTL__SMB_NOTIFY_ARP_TRIGGER__SHIFT                                                     0x8\n#define SMBUS_TRIGGER_CNTL__SMB_SOFT_RESET_TRIGGER_MASK                                                       0x00000001L\n#define SMBUS_TRIGGER_CNTL__SMB_NOTIFY_ARP_TRIGGER_MASK                                                       0x00000100L\n\n#define SMBUS_UDID_CNTL0__SMB_PRBS_INI_SEED__SHIFT                                                            0x0\n#define SMBUS_UDID_CNTL0__SMB_SRST_REGEN_UDID_EN__SHIFT                                                       0x1f\n#define SMBUS_UDID_CNTL0__SMB_PRBS_INI_SEED_MASK                                                              0x7FFFFFFFL\n#define SMBUS_UDID_CNTL0__SMB_SRST_REGEN_UDID_EN_MASK                                                         0x80000000L\n\n#define SMBUS_UDID_CNTL1__SMB_UDID_31_0__SHIFT                                                                0x0\n#define SMBUS_UDID_CNTL1__SMB_UDID_31_0_MASK                                                                  0xFFFFFFFFL\n\n#define SMBUS_UDID_CNTL2__PEC_SUPPORTED__SHIFT                                                                0x0\n#define SMBUS_UDID_CNTL2__UDID_VERSION__SHIFT                                                                 0x1\n#define SMBUS_UDID_CNTL2__SMBUS_VERSION__SHIFT                                                                0x4\n#define SMBUS_UDID_CNTL2__OEM__SHIFT                                                                          0x8\n#define SMBUS_UDID_CNTL2__ASF__SHIFT                                                                          0x9\n#define SMBUS_UDID_CNTL2__IPMI__SHIFT                                                                         0xa\n#define SMBUS_UDID_CNTL2__PEC_SUPPORTED_MASK                                                                  0x00000001L\n#define SMBUS_UDID_CNTL2__UDID_VERSION_MASK                                                                   0x0000000EL\n#define SMBUS_UDID_CNTL2__SMBUS_VERSION_MASK                                                                  0x000000F0L\n#define SMBUS_UDID_CNTL2__OEM_MASK                                                                            0x00000100L\n#define SMBUS_UDID_CNTL2__ASF_MASK                                                                            0x00000200L\n#define SMBUS_UDID_CNTL2__IPMI_MASK                                                                           0x00000400L\n\n#define SMUSBI_SMBUS__Spare0__SHIFT                                                                           0x0\n#define SMUSBI_SMBUS__Spare1__SHIFT                                                                           0x1\n#define SMUSBI_SMBUS__ResBiasEn__SHIFT                                                                        0x2\n#define SMUSBI_SMBUS__CompSel__SHIFT                                                                          0x3\n#define SMUSBI_SMBUS__NG__SHIFT                                                                               0x4\n#define SMUSBI_SMBUS__I2cRxSel__SHIFT                                                                         0x8\n#define SMUSBI_SMBUS__PdEn0__SHIFT                                                                            0xa\n#define SMUSBI_SMBUS__PdEn1__SHIFT                                                                            0xb\n#define SMUSBI_SMBUS__FallSlewSel__SHIFT                                                                      0xc\n#define SMUSBI_SMBUS__Slewn__SHIFT                                                                            0xe\n#define SMUSBI_SMBUS__SpikeRcEn__SHIFT                                                                        0xf\n#define SMUSBI_SMBUS__SpikeRcSel__SHIFT                                                                       0x10\n#define SMUSBI_SMBUS__CSel0p9__SHIFT                                                                          0x11\n#define SMUSBI_SMBUS__CSel1p1__SHIFT                                                                          0x12\n#define SMUSBI_SMBUS__RSel0p9__SHIFT                                                                          0x13\n#define SMUSBI_SMBUS__RSel1p1__SHIFT                                                                          0x14\n#define SMUSBI_SMBUS__BiasCrtEn__SHIFT                                                                        0x15\n#define SMUSBI_SMBUS__DI2C0__SHIFT                                                                            0x16\n#define SMUSBI_SMBUS__DI2C1__SHIFT                                                                            0x17\n#define SMUSBI_SMBUS__DI2C0_OVERRIDE__SHIFT                                                                   0x18\n#define SMUSBI_SMBUS__DI2C1_OVERRIDE__SHIFT                                                                   0x19\n#define SMUSBI_SMBUS__Y0__SHIFT                                                                               0x1e\n#define SMUSBI_SMBUS__Y1__SHIFT                                                                               0x1f\n#define SMUSBI_SMBUS__Spare0_MASK                                                                             0x00000001L\n#define SMUSBI_SMBUS__Spare1_MASK                                                                             0x00000002L\n#define SMUSBI_SMBUS__ResBiasEn_MASK                                                                          0x00000004L\n#define SMUSBI_SMBUS__CompSel_MASK                                                                            0x00000008L\n#define SMUSBI_SMBUS__NG_MASK                                                                                 0x000000F0L\n#define SMUSBI_SMBUS__I2cRxSel_MASK                                                                           0x00000300L\n#define SMUSBI_SMBUS__PdEn0_MASK                                                                              0x00000400L\n#define SMUSBI_SMBUS__PdEn1_MASK                                                                              0x00000800L\n#define SMUSBI_SMBUS__FallSlewSel_MASK                                                                        0x00003000L\n#define SMUSBI_SMBUS__Slewn_MASK                                                                              0x00004000L\n#define SMUSBI_SMBUS__SpikeRcEn_MASK                                                                          0x00008000L\n#define SMUSBI_SMBUS__SpikeRcSel_MASK                                                                         0x00010000L\n#define SMUSBI_SMBUS__CSel0p9_MASK                                                                            0x00020000L\n#define SMUSBI_SMBUS__CSel1p1_MASK                                                                            0x00040000L\n#define SMUSBI_SMBUS__RSel0p9_MASK                                                                            0x00080000L\n#define SMUSBI_SMBUS__RSel1p1_MASK                                                                            0x00100000L\n#define SMUSBI_SMBUS__BiasCrtEn_MASK                                                                          0x00200000L\n#define SMUSBI_SMBUS__DI2C0_MASK                                                                              0x00400000L\n#define SMUSBI_SMBUS__DI2C1_MASK                                                                              0x00800000L\n#define SMUSBI_SMBUS__DI2C0_OVERRIDE_MASK                                                                     0x01000000L\n#define SMUSBI_SMBUS__DI2C1_OVERRIDE_MASK                                                                     0x02000000L\n#define SMUSBI_SMBUS__Y0_MASK                                                                                 0x40000000L\n#define SMUSBI_SMBUS__Y1_MASK                                                                                 0x80000000L\n\n#define SMUSBI_ALERT__TXIMPSEL__SHIFT                                                                         0x0\n#define SMUSBI_ALERT__PD__SHIFT                                                                               0x1\n#define SMUSBI_ALERT__PU__SHIFT                                                                               0x2\n#define SMUSBI_ALERT__SCHMEN__SHIFT                                                                           0x3\n#define SMUSBI_ALERT__S0__SHIFT                                                                               0x4\n#define SMUSBI_ALERT__S1__SHIFT                                                                               0x5\n#define SMUSBI_ALERT__RXEN__SHIFT                                                                             0x6\n#define SMUSBI_ALERT__RXSEL0__SHIFT                                                                           0x7\n#define SMUSBI_ALERT__RXSEL1__SHIFT                                                                           0x8\n#define SMUSBI_ALERT__OE_OVERRIDE__SHIFT                                                                      0x10\n#define SMUSBI_ALERT__OE__SHIFT                                                                               0x11\n#define SMUSBI_ALERT__A_OVERRIDE__SHIFT                                                                       0x12\n#define SMUSBI_ALERT__A__SHIFT                                                                                0x13\n#define SMUSBI_ALERT__Y__SHIFT                                                                                0x1f\n#define SMUSBI_ALERT__TXIMPSEL_MASK                                                                           0x00000001L\n#define SMUSBI_ALERT__PD_MASK                                                                                 0x00000002L\n#define SMUSBI_ALERT__PU_MASK                                                                                 0x00000004L\n#define SMUSBI_ALERT__SCHMEN_MASK                                                                             0x00000008L\n#define SMUSBI_ALERT__S0_MASK                                                                                 0x00000010L\n#define SMUSBI_ALERT__S1_MASK                                                                                 0x00000020L\n#define SMUSBI_ALERT__RXEN_MASK                                                                               0x00000040L\n#define SMUSBI_ALERT__RXSEL0_MASK                                                                             0x00000080L\n#define SMUSBI_ALERT__RXSEL1_MASK                                                                             0x00000100L\n#define SMUSBI_ALERT__OE_OVERRIDE_MASK                                                                        0x00010000L\n#define SMUSBI_ALERT__OE_MASK                                                                                 0x00020000L\n#define SMUSBI_ALERT__A_OVERRIDE_MASK                                                                         0x00040000L\n#define SMUSBI_ALERT__A_MASK                                                                                  0x00080000L\n#define SMUSBI_ALERT__Y_MASK                                                                                  0x80000000L\n\n#define THM_TMON0_REMOTE_START__DATA__SHIFT                                                                   0x0\n#define THM_TMON0_REMOTE_START__DATA_MASK                                                                     0xFFFFFFFFL\n\n#define THM_TMON0_REMOTE_END__DATA__SHIFT                                                                     0x0\n#define THM_TMON0_REMOTE_END__DATA_MASK                                                                       0xFFFFFFFFL\n\n#define THM_TMON1_REMOTE_START__DATA__SHIFT                                                                   0x0\n#define THM_TMON1_REMOTE_START__DATA_MASK                                                                     0xFFFFFFFFL\n\n#define THM_TMON1_REMOTE_END__DATA__SHIFT                                                                     0x0\n#define THM_TMON1_REMOTE_END__DATA_MASK                                                                       0xFFFFFFFFL\n\n#define THM_TMON2_REMOTE_START__DATA__SHIFT                                                                   0x0\n#define THM_TMON2_REMOTE_START__DATA_MASK                                                                     0xFFFFFFFFL\n\n#define THM_TMON2_REMOTE_END__DATA__SHIFT                                                                     0x0\n#define THM_TMON2_REMOTE_END__DATA_MASK                                                                       0xFFFFFFFFL\n\n#define THM_TMON3_REMOTE_START__DATA__SHIFT                                                                   0x0\n#define THM_TMON3_REMOTE_START__DATA_MASK                                                                     0xFFFFFFFFL\n\n#define THM_TMON3_REMOTE_END__DATA__SHIFT                                                                     0x0\n#define THM_TMON3_REMOTE_END__DATA_MASK                                                                       0xFFFFFFFFL\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}