
---------- Begin Simulation Statistics ----------
final_tick                               109003185689                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134548                       # Simulator instruction rate (inst/s)
host_mem_usage                                4438044                       # Number of bytes of host memory used
host_op_rate                                   241971                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   384.30                       # Real time elapsed on the host
host_tick_rate                              283637230                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    51707269                       # Number of instructions simulated
sim_ops                                      92990664                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109003                       # Number of seconds simulated
sim_ticks                                109003185689                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  177                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               124                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               342                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             177                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              169                       # Number of indirect misses.
system.cpu.branchPred.lookups                     342                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    51707269                       # Number of instructions committed
system.cpu.committedOps                      92990664                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.160543                       # CPI: cycles per instruction
system.cpu.discardedOps                      20766761                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                    17036264                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         46575                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     6790999                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          8343                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                375                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        20449520                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316401                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    20239834                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           556                       # TLB misses on write requests
system.cpu.numCycles                        163423067                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              986817      1.06%      1.06% # Class of committed instruction
system.cpu.op_class_0::IntAlu                64421242     69.28%     70.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28338      0.03%     70.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                  180717      0.19%     70.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               2703968      2.91%     73.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1872      0.00%     73.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                  29218      0.03%     73.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                1980909      2.13%     75.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   7668      0.01%     75.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                 110828      0.12%     75.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                200015      0.22%     75.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                20595      0.02%     76.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            513465      0.55%     76.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp             44287      0.05%     76.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt           2032981      2.19%     78.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             77415      0.08%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult           630887      0.68%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                9355210     10.06%     89.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4635007      4.98%     94.59% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           3616225      3.89%     98.48% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          1413000      1.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 92990664                       # Class of committed instruction
system.cpu.process.numSyscalls                    125                       # Number of system calls
system.cpu.tickCycles                       142973547                       # Number of cycles that the object actually ticked
system.l2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests      1199578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          888                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        2400173                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              888                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        32148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         72488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22106                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15755                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16393                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18234                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22106                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       112828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       112828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 112828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      3590080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      3590080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3590080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40340                       # Request fanout histogram
system.membus.reqLayer2.occupancy            90383836                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          153627905                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              931127                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1018959                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            212774                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             269471                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            269471                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         931128                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       352679                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3248092                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3600771                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      7534720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    133508608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                141043328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             32159                       # Total snoops (count)
system.l2bus.snoopTraffic                     1008320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1232758                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000754                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.027456                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1231828     99.92%     99.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                      930      0.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1232758                       # Request fanout histogram
system.l2bus.respLayer1.occupancy          2166820200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy           2939189527                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           235680294                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           667                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    109003185689                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     20122103                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20122103                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20122103                       # number of overall hits
system.cpu.icache.overall_hits::total        20122103                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       117731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         117731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       117731                       # number of overall misses
system.cpu.icache.overall_misses::total        117731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2369155319                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2369155319                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2369155319                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2369155319                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20239834                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20239834                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20239834                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20239834                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005817                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005817                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005817                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005817                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20123.462121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20123.462121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20123.462121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20123.462121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst       117731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       117731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       117731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       117731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2290629409                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2290629409                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2290629409                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2290629409                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005817                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005817                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005817                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005817                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19456.467787                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19456.467787                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19456.467787                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19456.467787                       # average overall mshr miss latency
system.cpu.icache.replacements                 117218                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20122103                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20122103                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       117731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        117731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2369155319                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2369155319                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20239834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20239834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005817                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005817                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20123.462121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20123.462121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       117731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       117731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2290629409                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2290629409                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005817                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005817                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19456.467787                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19456.467787                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.795778                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20239833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            117730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            171.917379                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.795778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         162036402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        162036402                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          10672                       # Clock period in ticks
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     21447120                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21447120                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     21460535                       # number of overall hits
system.cpu.dcache.overall_hits::total        21460535                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1219336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1219336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1232725                       # number of overall misses
system.cpu.dcache.overall_misses::total       1232725                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24155115520                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24155115520                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24155115520                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24155115520                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     22666456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22666456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22693260                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22693260                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053795                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054321                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054321                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19810.056883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19810.056883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19594.893849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19594.893849                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1403                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.107143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1003204                       # number of writebacks
system.cpu.dcache.writebacks::total           1003204                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       148898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       148898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       148898                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       148898                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1070438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1070438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1082868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1082868                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19385341160                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19385341160                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19683253375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19683253375                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047226                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047226                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047718                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047718                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18109.728130                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18109.728130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18176.964667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18176.964667                       # average overall mshr miss latency
system.cpu.dcache.replacements                1082356                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     15796530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15796530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       819818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        819818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15279625328                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15279625328                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16616348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16616348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.049338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18637.826113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18637.826113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        18847                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18847                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       800971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       800971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13837256504                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13837256504                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17275.602368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17275.602368                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5650590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5650590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       399518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       399518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8875490192                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8875490192                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6050108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6050108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.066035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22215.495152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22215.495152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       130051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       130051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       269467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       269467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5548084656                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5548084656                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044539                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044539                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20589.106109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20589.106109                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        13415                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13415                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        13389                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13389                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        26804                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        26804                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.499515                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.499515                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        12430                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        12430                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    297912215                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    297912215                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.463737                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.463737                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 23967.193484                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 23967.193484                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.709748                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22543403                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1082868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.818237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            184092                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.709748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         182628948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        182628948                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.l2cache.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst          110749                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         1049509                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1160258                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst         110749                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        1049509                       # number of overall hits
system.l2cache.overall_hits::total            1160258                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          6982                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         33359                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             40341                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         6982                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        33359                       # number of overall misses
system.l2cache.overall_misses::total            40341                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    580359368                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2778395170                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3358754538                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    580359368                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2778395170                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3358754538                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       117731                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      1082868                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1200599                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       117731                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      1082868                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1200599                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.059305                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.030806                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.033601                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.059305                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.030806                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.033601                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 83122.224005                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 83287.723553                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83259.079795                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83122.224005                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 83287.723553                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83259.079795                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          15755                       # number of writebacks
system.l2cache.writebacks::total                15755                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         6982                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        33359                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        40341                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         6982                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        33359                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        40341                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    487232828                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2333386110                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2820618938                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    487232828                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2333386110                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2820618938                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.059305                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.030806                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.033601                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.059305                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.030806                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.033601                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 69784.134632                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 69947.723553                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69919.410476                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 69784.134632                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 69947.723553                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69919.410476                       # average overall mshr miss latency
system.l2cache.replacements                     32159                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      1003204                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1003204                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      1003204                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1003204                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          877                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          877                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data       251237                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           251237                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        18234                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          18234                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1478546904                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1478546904                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       269471                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       269471                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.067666                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.067666                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 81087.359000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81087.359000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        18234                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        18234                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1235305344                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1235305344                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.067666                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.067666                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67747.359000                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67747.359000                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst       110749                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       798272                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       909021                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         6982                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        15125                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        22107                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    580359368                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1299848266                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1880207634                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       117731                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       813397                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       931128                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.059305                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.018595                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.023742                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83122.224005                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 85940.381223                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85050.329488                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         6982                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        15125                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        22107                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    487232828                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1098080766                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1585313594                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.059305                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018595                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.023742                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69784.134632                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72600.381223                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71710.932917                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             8105.710480                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2399257                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                40351                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                59.459666                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                74704                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     1.117688                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1215.942431                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6888.650361                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000136                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.148430                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.840900                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.989467                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          438                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1209                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         6077                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             38442511                       # Number of tag accesses
system.l2cache.tags.data_accesses            38442511                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 109003185689                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          446784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2134976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2581760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       446784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         446784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1008320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1008320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             6981                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            33359                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                40340                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         15755                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               15755                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4098816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           19586363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               23685179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4098816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4098816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         9250372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9250372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         9250372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4098816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          19586363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              32935551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     15755.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      6981.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     33098.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.010053246446                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           923                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           923                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               123154                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               14813                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        40340                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       15755                       # Number of write requests accepted
system.mem_ctrl.readBursts                      40340                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     15755                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     261                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2998                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2433                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2082                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2536                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2518                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2319                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2603                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2439                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1984                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1774                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2904                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2628                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2649                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2564                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              3457                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1011                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1003                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                715                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1121                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1139                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                929                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                699                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1088                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                857                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                575                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               673                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1088                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1150                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1030                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1547                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.94                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     411723488                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   200395000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1163204738                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10272.80                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29022.80                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     26489                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     9608                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  66.09                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 60.98                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  40340                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 15755                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    38422                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1586                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       66                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     437                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     500                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     894                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     925                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     931                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     927                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     928                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     929                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     927                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     927                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     933                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     928                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     929                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     927                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     929                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     923                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     923                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     923                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        19706                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     181.214249                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    118.207657                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    223.375099                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         10725     54.43%     54.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         4951     25.12%     79.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1627      8.26%     87.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          703      3.57%     91.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          404      2.05%     93.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          275      1.40%     94.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          158      0.80%     95.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          125      0.63%     96.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          738      3.75%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         19706                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          923                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       43.398700                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      28.458267                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     244.813926                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            920     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            2      0.22%     99.89% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7168-7423            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            923                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          923                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.041170                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.012235                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.993709                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               419     45.40%     45.40% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                65      7.04%     52.44% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               421     45.61%     98.05% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                18      1.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            923                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2565056                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    16704                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1006656                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2581760                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1008320                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         23.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          9.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      23.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       9.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.18                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.07                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   109003101647                       # Total gap between requests
system.mem_ctrl.avgGap                     1943187.48                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       446784                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2118272                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1006656                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 4098815.985752304550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 19433120.111220423132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 9235106.236914195120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         6981                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        33359                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        15755                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    199717448                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    963487290                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 2516553718422                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28608.72                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28882.38                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 159730480.38                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     64.65                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              71007300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              37733685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            145648860                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            41885280                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      8604345360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        7666514820                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       35401211040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         51968346345                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         476.759886                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  91955683394                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   3639740000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  13407762295                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              69729240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              37050585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            140515200                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            40220100                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      8604345360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        8329086240                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       34843256160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         52064202885                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         477.639278                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  90498045299                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   3639740000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  14865400390                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
