INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Thu Aug  1 14:02:24 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[0].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fork11/generateBlocks[0].regblock/reg_value_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.513ns (15.688%)  route 2.757ns (84.312%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1390, unset)         0.537     0.537    fork0/generateBlocks[0].regblock/clk
                         FDPE                                         r  fork0/generateBlocks[0].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.175     0.712 r  fork0/generateBlocks[0].regblock/reg_value_reg/Q
                         net (fo=6, unplaced)         0.559     1.271    tehb22/reg_value_10
                         LUT6 (Prop_lut6_I0_O)        0.123     1.394 r  tehb22/data_reg[0]_i_3__0/O
                         net (fo=7, unplaced)         0.305     1.699    control_merge4/oehb1/data_reg_reg[0]_3
                         LUT2 (Prop_lut2_I1_O)        0.043     1.742 f  control_merge4/oehb1/full_reg_i_2__15/O
                         net (fo=12, unplaced)        0.318     2.060    control_merge5/oehb1/data_reg_reg[0]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.103 r  control_merge5/oehb1/full_reg_i_3__7/O
                         net (fo=19, unplaced)        0.466     2.569    tehb17/control_merge5_dataOutArray_1
                         LUT5 (Prop_lut5_I1_O)        0.043     2.612 r  tehb17/reg_value_i_2__1/O
                         net (fo=22, unplaced)        0.332     2.944    fork11/generateBlocks[3].regblock/mux9_validArray_0
                         LUT4 (Prop_lut4_I3_O)        0.043     2.987 f  fork11/generateBlocks[3].regblock/reg_value_i_3__6/O
                         net (fo=7, unplaced)         0.777     3.764    fork11/generateBlocks[2].regblock/reg_value_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     3.807 r  fork11/generateBlocks[2].regblock/reg_value_i_1__12/O
                         net (fo=1, unplaced)         0.000     3.807    fork11/generateBlocks[0].regblock/reg_in
                         FDPE                                         r  fork11/generateBlocks[0].regblock/reg_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1390, unset)         0.510     4.510    fork11/generateBlocks[0].regblock/clk
                         FDPE                                         r  fork11/generateBlocks[0].regblock/reg_value_reg/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDPE (Setup_fdpe_C_D)       -0.003     4.472    fork11/generateBlocks[0].regblock/reg_value_reg
  -------------------------------------------------------------------
                         required time                          4.472    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  0.665    




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2530.594 ; gain = 329.082 ; free physical = 187807 ; free virtual = 249524
