The authors would like to thank to Nanolab - UTN FRBA for their contributions and support and to the Centro de Micro y Nano Electronica del Bicentenario (CMNB-INTI) for the use of the testing facilities. 
We also thank MOSIS and Synopsys academic programs.
The integrated circuit was designed using Synopsys \cite{synopsys} tools under the Synopsys University Program. The chips were fabricated through the MOSIS foundry service supported by the MOSIS Educational Program (MEP).