#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed May 28 19:26:56 2025
# Process ID         : 1285726
# Current directory  : /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1
# Command line       : vivado -log ddr3_decay_sweep_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ddr3_decay_sweep_top.tcl -notrace
# Log file           : /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_sweep_top.vdi
# Journal file       : /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/vivado.jou
# Running On         : Heigke
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 3798.342 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16440 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18587 MB
# Available Virtual  : 8397 MB
#-----------------------------------------------------------
source ddr3_decay_sweep_top.tcl -notrace
Command: link_design -top ddr3_decay_sweep_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1526.910 ; gain = 0.000 ; free physical = 1931 ; free virtual = 7611
INFO: [Netlist 29-17] Analyzing 431 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:11]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:12]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:86]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:87]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:88]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:89]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:95]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:96]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:97]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:98]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:99]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:100]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:101]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:102]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:103]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:104]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:105]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:106]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:107]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:108]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:109]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:110]
CRITICAL WARNING: [Vivado 12-1449] IO Bank number '32' is not a valid IO Bank. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:115]
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc]
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk_wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.219 ; gain = 0.000 ; free physical = 1831 ; free virtual = 7511
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 183 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 164 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

8 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1780.219 ; gain = 341.715 ; free physical = 1831 ; free virtual = 7511
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1880.789 ; gain = 100.570 ; free physical = 1777 ; free virtual = 7458

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2d29e7ab2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2324.711 ; gain = 443.922 ; free physical = 1321 ; free virtual = 7041

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.266 ; gain = 0.000 ; free physical = 830 ; free virtual = 6565
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2701.266 ; gain = 0.000 ; free physical = 835 ; free virtual = 6571
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 291aabff3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.266 ; gain = 32.719 ; free physical = 835 ; free virtual = 6571
Phase 1.1 Core Generation And Design Setup | Checksum: 291aabff3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.266 ; gain = 32.719 ; free physical = 835 ; free virtual = 6571

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 291aabff3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.266 ; gain = 32.719 ; free physical = 835 ; free virtual = 6571
Phase 1 Initialization | Checksum: 291aabff3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.266 ; gain = 32.719 ; free physical = 835 ; free virtual = 6571

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 291aabff3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.266 ; gain = 32.719 ; free physical = 835 ; free virtual = 6571

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 291aabff3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.266 ; gain = 32.719 ; free physical = 834 ; free virtual = 6570
Phase 2 Timer Update And Timing Data Collection | Checksum: 291aabff3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.266 ; gain = 32.719 ; free physical = 834 ; free virtual = 6570

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 18 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 314acb56a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.266 ; gain = 32.719 ; free physical = 834 ; free virtual = 6570
Retarget | Checksum: 314acb56a
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Retarget, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2ab818703

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.266 ; gain = 32.719 ; free physical = 834 ; free virtual = 6570
Constant propagation | Checksum: 2ab818703
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.266 ; gain = 0.000 ; free physical = 834 ; free virtual = 6570
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.266 ; gain = 0.000 ; free physical = 834 ; free virtual = 6570
Phase 5 Sweep | Checksum: 2c525f778

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2701.266 ; gain = 32.719 ; free physical = 834 ; free virtual = 6570
Sweep | Checksum: 2c525f778
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Sweep, 1133 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2c525f778

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.281 ; gain = 64.734 ; free physical = 834 ; free virtual = 6570
BUFG optimization | Checksum: 2c525f778
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2c525f778

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.281 ; gain = 64.734 ; free physical = 836 ; free virtual = 6572
Shift Register Optimization | Checksum: 2c525f778
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2c525f778

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.281 ; gain = 64.734 ; free physical = 836 ; free virtual = 6572
Post Processing Netlist | Checksum: 2c525f778
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 33607b780

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.281 ; gain = 64.734 ; free physical = 836 ; free virtual = 6572

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.281 ; gain = 0.000 ; free physical = 836 ; free virtual = 6572
Phase 9.2 Verifying Netlist Connectivity | Checksum: 33607b780

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.281 ; gain = 64.734 ; free physical = 836 ; free virtual = 6572
Phase 9 Finalization | Checksum: 33607b780

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.281 ; gain = 64.734 ; free physical = 836 ; free virtual = 6572
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              14  |                                             71  |
|  Constant propagation         |               0  |              16  |                                             55  |
|  Sweep                        |               0  |              38  |                                           1133  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             62  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 33607b780

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.281 ; gain = 64.734 ; free physical = 836 ; free virtual = 6572

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 94 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 102 newly gated: 0 Total Ports: 188
Ending PowerOpt Patch Enables Task | Checksum: 22ffece66

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 587 ; free virtual = 6340
Ending Power Optimization Task | Checksum: 22ffece66

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3098.742 ; gain = 365.461 ; free physical = 587 ; free virtual = 6340

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 28db207da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 556 ; free virtual = 6285
Ending Final Cleanup Task | Checksum: 28db207da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 556 ; free virtual = 6285

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 556 ; free virtual = 6285
Ending Netlist Obfuscation Task | Checksum: 28db207da

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 556 ; free virtual = 6285
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 3098.742 ; gain = 1318.523 ; free physical = 556 ; free virtual = 6285
INFO: [Vivado 12-24828] Executing command : report_drc -file ddr3_decay_sweep_top_drc_opted.rpt -pb ddr3_decay_sweep_top_drc_opted.pb -rpx ddr3_decay_sweep_top_drc_opted.rpx
Command: report_drc -file ddr3_decay_sweep_top_drc_opted.rpt -pb ddr3_decay_sweep_top_drc_opted.pb -rpx ddr3_decay_sweep_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_sweep_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 555 ; free virtual = 6281
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 555 ; free virtual = 6281
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 555 ; free virtual = 6281
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 554 ; free virtual = 6280
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 554 ; free virtual = 6280
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 557 ; free virtual = 6284
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 557 ; free virtual = 6284
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_sweep_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 537 ; free virtual = 6286
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 233b3e6f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 537 ; free virtual = 6286
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 537 ; free virtual = 6286

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f8b6a2f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 538 ; free virtual = 6284

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a864cb42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 589 ; free virtual = 6285

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a864cb42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 589 ; free virtual = 6284
Phase 1 Placer Initialization | Checksum: 2a864cb42

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 605 ; free virtual = 6301

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b84d63f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 611 ; free virtual = 6306

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 29a671bba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 614 ; free virtual = 6310

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 29a671bba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 614 ; free virtual = 6310

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 21b1be4ce

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 654 ; free virtual = 6342

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2c8127215

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 655 ; free virtual = 6342

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 76 LUTNM shape to break, 166 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 24, two critical 52, total 76, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 146 nets or LUTs. Breaked 76 LUTs, combined 70 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[7]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[4]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[5]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[6]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[11]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[3]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[9]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[8]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 94 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 94 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 658 ; free virtual = 6346
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[13] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[13] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[12] to the instance has DONT_TOUCH
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[12]. Replicated 1 times.
INFO: [Physopt 32-571] Net u_ila/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][128] was not replicated.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 658 ; free virtual = 6346
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 658 ; free virtual = 6346

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           76  |             70  |                   146  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           94  |              0  |                    10  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            2  |              0  |                     2  |           3  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          172  |             70  |                   158  |           3  |          11  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 28ae16d0e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 658 ; free virtual = 6346
Phase 2.5 Global Place Phase2 | Checksum: 254672c27

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 657 ; free virtual = 6344
Phase 2 Global Placement | Checksum: 254672c27

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 656 ; free virtual = 6344

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23a5390e2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 660 ; free virtual = 6349

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c0cae7ad

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 666 ; free virtual = 6354

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26f4b1626

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 667 ; free virtual = 6355

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24a30b49c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 666 ; free virtual = 6355

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 25d83a506

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 642 ; free virtual = 6329

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 25025db27

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 601 ; free virtual = 6316

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2dd53f512

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 601 ; free virtual = 6316

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2e4973282

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 600 ; free virtual = 6315

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2b923da24

Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 612 ; free virtual = 6335
Phase 3 Detail Placement | Checksum: 2b923da24

Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 612 ; free virtual = 6335

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24453e928

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.612 | TNS=-432.451 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bca72d05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 614 ; free virtual = 6337
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21e8ab1be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 613 ; free virtual = 6336
Phase 4.1.1.1 BUFG Insertion | Checksum: 24453e928

Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 613 ; free virtual = 6336

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.628. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1febdb6ab

Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6178

Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6178
Phase 4.1 Post Commit Optimization | Checksum: 1febdb6ab

Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6178

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1febdb6ab

Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6178

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1febdb6ab

Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6178
Phase 4.3 Placer Reporting | Checksum: 1febdb6ab

Time (s): cpu = 00:01:34 ; elapsed = 00:00:46 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6178

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6178

Time (s): cpu = 00:01:34 ; elapsed = 00:00:46 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6178
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2134fadb0

Time (s): cpu = 00:01:34 ; elapsed = 00:00:46 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6178
Ending Placer Task | Checksum: 11ac22bae

Time (s): cpu = 00:01:34 ; elapsed = 00:00:46 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6178
114 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 440 ; free virtual = 6177
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file ddr3_decay_sweep_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 399 ; free virtual = 6137
INFO: [Vivado 12-24828] Executing command : report_utilization -file ddr3_decay_sweep_top_utilization_placed.rpt -pb ddr3_decay_sweep_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file ddr3_decay_sweep_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 361 ; free virtual = 6099
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 382 ; free virtual = 6121
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 385 ; free virtual = 6133
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 385 ; free virtual = 6133
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 385 ; free virtual = 6133
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 385 ; free virtual = 6133
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 385 ; free virtual = 6134
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 385 ; free virtual = 6134
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_sweep_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 381 ; free virtual = 6121
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.96s |  WALL: 1.29s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 380 ; free virtual = 6121

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.628 | TNS=-336.358 |
Phase 1 Physical Synthesis Initialization | Checksum: 23f04c923

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 483 ; free virtual = 6223
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.628 | TNS=-336.358 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 23f04c923

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 483 ; free virtual = 6223

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.628 | TNS=-336.358 |
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net ila_timer[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[24]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/decay_timer_target_q[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/decay_timer_target_q[27]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.600 | TNS=-335.462 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/decay_timer_target_q[27]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.557 | TNS=-334.086 |
INFO: [Physopt 32-702] Processed net u_uart_tx/decay_timer_target_q[27]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[4]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.554 | TNS=-333.990 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[37]_i_8_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[37]_i_8
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[37]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.550 | TNS=-333.748 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/decay_timer_target_q[27]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.539 | TNS=-333.396 |
INFO: [Physopt 32-702] Processed net u_uart_tx/decay_timer_target_q[27]_i_18_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[4]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[4]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[5]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[5]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[6]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[6]]
INFO: [Physopt 32-710] Processed net u_uart_tx/decay_timer_target_q[27]_i_18_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/decay_timer_target_q[27]_i_18_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.537 | TNS=-333.354 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_23_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[4]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[4]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[5]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[5]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[6]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[6]]
INFO: [Physopt 32-710] Processed net u_uart_tx/timer_q[0]_i_23_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[0]_i_23_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[24]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.518 | TNS=-332.862 |
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[37]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.512 | TNS=-327.718 |
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[13]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[13]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[14]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[14]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[15]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[15]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[16]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[16]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[17]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[17]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[20]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[20]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[23]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[23]]
INFO: [Physopt 32-710] Processed net u_uart_tx/FSM_onehot_current_state_q[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/FSM_onehot_current_state_q[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[4]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.453 | TNS=-325.830 |
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[4]_i_9_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_4_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[10]_i_4
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.438 | TNS=-325.404 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.431 | TNS=-325.126 |
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[25]_i_6_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[6]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[6]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[10]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[10]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[11]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[11]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[12]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[12]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[13]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[13]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[14]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[14]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[15]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[15]]
INFO: [Physopt 32-710] Processed net u_uart_tx/FSM_onehot_current_state_q[25]_i_6_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/FSM_onehot_current_state_q[25]_i_6_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.423 | TNS=-324.970 |
INFO: [Physopt 32-702] Processed net u_uart_tx/decay_timer_target_q[27]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/decay_timer_target_q[27]_i_35_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/decay_timer_target_q[27]_i_35_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.906 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/timer_q[0]_i_25_n_0.  Re-placed instance u_uart_tx/timer_q[0]_i_25
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[0]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.906 |
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[25]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net ila_timer[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[4]_i_4_n_0.  Re-placed instance u_uart_tx/tx_data_reg[4]_i_4
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.523 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[1]_i_2_n_0.  Re-placed instance u_uart_tx/tx_data_reg[1]_i_2
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.472 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.342 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/uart_tx_data[0]. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.314 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[6]_i_3_n_0.  Re-placed instance u_uart_tx/tx_data_reg[6]_i_3
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.265 |
INFO: [Physopt 32-710] Processed net u_uart_tx/uart_tx_data[0]. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.262 |
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[0]_i_5_n_0.  Re-placed instance u_uart_tx/tx_data_reg[0]_i_5_comp_1
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.237 |
INFO: [Physopt 32-702] Processed net ila_timer[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[25]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[25]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_timer[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.237 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 577 ; free virtual = 6262
Phase 3 Critical Path Optimization | Checksum: 23f04c923

Time (s): cpu = 00:00:56 ; elapsed = 00:00:12 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 577 ; free virtual = 6262

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-324.237 |
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net ila_timer[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[24]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/timer_q[0]_i_13_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[0]_i_13_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[0]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.418 | TNS=-324.172 |
INFO: [Physopt 32-702] Processed net u_uart_tx/decay_timer_target_q[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/decay_timer_target_q[27]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[4]_i_9_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net ila_timer[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_timer[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/decay_timer_target_q[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/decay_timer_target_q[27]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[4]_i_9_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_timer[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.418 | TNS=-324.172 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 590 ; free virtual = 6276
Phase 4 Critical Path Optimization | Checksum: 23f04c923

Time (s): cpu = 00:01:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 590 ; free virtual = 6276
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 590 ; free virtual = 6276
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.418 | TNS=-324.172 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.210  |         12.186  |            0  |              0  |                    22  |           0  |           2  |  00:00:13  |
|  Total          |          0.210  |         12.186  |            0  |              0  |                    22  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 590 ; free virtual = 6276
Ending Physical Synthesis Task | Checksum: 14ff12a75

Time (s): cpu = 00:01:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 590 ; free virtual = 6276
INFO: [Common 17-83] Releasing license: Implementation
304 Infos, 20 Warnings, 24 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 590 ; free virtual = 6276
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 590 ; free virtual = 6277
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 591 ; free virtual = 6286
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 591 ; free virtual = 6286
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 591 ; free virtual = 6286
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 591 ; free virtual = 6287
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 591 ; free virtual = 6287
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 591 ; free virtual = 6287
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_sweep_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 290ceea4 ConstDB: 0 ShapeSum: 533c3aac RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: a00ecc6a | NumContArr: 120254b7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23763165b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 578 ; free virtual = 6311

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23763165b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 578 ; free virtual = 6311

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23763165b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 578 ; free virtual = 6311
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1aa586280

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 554 ; free virtual = 6295
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.354 | TNS=-275.471| WHS=-0.193 | THS=-145.511|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1609cca54

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 563 ; free virtual = 6296
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.354 | TNS=-324.486| WHS=-0.143 | THS=-1.138 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 24b28bc80

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 563 ; free virtual = 6296

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6682
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6682
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 161639abe

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 547 ; free virtual = 6289

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 161639abe

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 547 ; free virtual = 6289

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c07f96b7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 497 ; free virtual = 6239
Phase 4 Initial Routing | Checksum: 1c07f96b7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 497 ; free virtual = 6239

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1695
 Number of Nodes with overlaps = 728
 Number of Nodes with overlaps = 397
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.402 | TNS=-1121.169| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 297bc4d56

Time (s): cpu = 00:01:30 ; elapsed = 00:00:46 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 466 ; free virtual = 6211

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.148 | TNS=-1118.437| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2be9f5439

Time (s): cpu = 00:01:33 ; elapsed = 00:00:48 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 468 ; free virtual = 6213

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.903 | TNS=-1103.353| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1e1c198b1

Time (s): cpu = 00:01:37 ; elapsed = 00:00:51 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 471 ; free virtual = 6217

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.277 | TNS=-1091.224| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 285578f75

Time (s): cpu = 00:01:45 ; elapsed = 00:00:57 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 455 ; free virtual = 6202
Phase 5 Rip-up And Reroute | Checksum: 285578f75

Time (s): cpu = 00:01:45 ; elapsed = 00:00:57 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 455 ; free virtual = 6202

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25449c893

Time (s): cpu = 00:01:47 ; elapsed = 00:00:58 . Memory (MB): peak = 3098.742 ; gain = 0.000 ; free physical = 455 ; free virtual = 6203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.807 | TNS=-1052.666| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1f997e0c0

Time (s): cpu = 00:03:17 ; elapsed = 00:01:10 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 239 ; free virtual = 5789

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f997e0c0

Time (s): cpu = 00:03:17 ; elapsed = 00:01:10 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 239 ; free virtual = 5789
Phase 6 Delay and Skew Optimization | Checksum: 1f997e0c0

Time (s): cpu = 00:03:17 ; elapsed = 00:01:10 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 239 ; free virtual = 5789

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.807 | TNS=-965.168| WHS=0.013  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2b3c6675c

Time (s): cpu = 00:03:19 ; elapsed = 00:01:11 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 247 ; free virtual = 5785
Phase 7 Post Hold Fix | Checksum: 2b3c6675c

Time (s): cpu = 00:03:19 ; elapsed = 00:01:11 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 247 ; free virtual = 5785

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.52814 %
  Global Horizontal Routing Utilization  = 2.26904 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2b3c6675c

Time (s): cpu = 00:03:19 ; elapsed = 00:01:11 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 249 ; free virtual = 5786

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2b3c6675c

Time (s): cpu = 00:03:19 ; elapsed = 00:01:11 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 247 ; free virtual = 5785

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22c539f88

Time (s): cpu = 00:03:21 ; elapsed = 00:01:11 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 240 ; free virtual = 5778

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22c539f88

Time (s): cpu = 00:03:21 ; elapsed = 00:01:11 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 240 ; free virtual = 5779

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.807 | TNS=-965.168| WHS=0.013  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 22c539f88

Time (s): cpu = 00:03:21 ; elapsed = 00:01:12 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 240 ; free virtual = 5779
Total Elapsed time in route_design: 71.5 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1ae741684

Time (s): cpu = 00:03:21 ; elapsed = 00:01:12 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 240 ; free virtual = 5780
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1ae741684

Time (s): cpu = 00:03:21 ; elapsed = 00:01:12 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 240 ; free virtual = 5780

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
322 Infos, 21 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:23 ; elapsed = 00:01:12 . Memory (MB): peak = 3461.777 ; gain = 363.035 ; free physical = 247 ; free virtual = 5773
INFO: [Vivado 12-24828] Executing command : report_drc -file ddr3_decay_sweep_top_drc_routed.rpt -pb ddr3_decay_sweep_top_drc_routed.pb -rpx ddr3_decay_sweep_top_drc_routed.rpx
Command: report_drc -file ddr3_decay_sweep_top_drc_routed.rpt -pb ddr3_decay_sweep_top_drc_routed.pb -rpx ddr3_decay_sweep_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_sweep_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file ddr3_decay_sweep_top_methodology_drc_routed.rpt -pb ddr3_decay_sweep_top_methodology_drc_routed.pb -rpx ddr3_decay_sweep_top_methodology_drc_routed.rpx
Command: report_methodology -file ddr3_decay_sweep_top_methodology_drc_routed.rpt -pb ddr3_decay_sweep_top_methodology_drc_routed.pb -rpx ddr3_decay_sweep_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_sweep_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file ddr3_decay_sweep_top_timing_summary_routed.rpt -pb ddr3_decay_sweep_top_timing_summary_routed.pb -rpx ddr3_decay_sweep_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file ddr3_decay_sweep_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file ddr3_decay_sweep_top_route_status.rpt -pb ddr3_decay_sweep_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file ddr3_decay_sweep_top_bus_skew_routed.rpt -pb ddr3_decay_sweep_top_bus_skew_routed.pb -rpx ddr3_decay_sweep_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file ddr3_decay_sweep_top_power_routed.rpt -pb ddr3_decay_sweep_top_power_summary_routed.pb -rpx ddr3_decay_sweep_top_power_routed.rpx
Command: report_power -file ddr3_decay_sweep_top_power_routed.rpt -pb ddr3_decay_sweep_top_power_summary_routed.pb -rpx ddr3_decay_sweep_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
342 Infos, 22 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file ddr3_decay_sweep_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:46 ; elapsed = 00:00:12 . Memory (MB): peak = 3517.805 ; gain = 56.027 ; free physical = 300 ; free virtual = 5811
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3517.805 ; gain = 0.000 ; free physical = 300 ; free virtual = 5811
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3517.805 ; gain = 0.000 ; free physical = 289 ; free virtual = 5818
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3517.805 ; gain = 0.000 ; free physical = 289 ; free virtual = 5818
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3517.805 ; gain = 0.000 ; free physical = 289 ; free virtual = 5820
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3517.805 ; gain = 0.000 ; free physical = 289 ; free virtual = 5821
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3517.805 ; gain = 0.000 ; free physical = 289 ; free virtual = 5821
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3517.805 ; gain = 0.000 ; free physical = 289 ; free virtual = 5821
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_sweep_top_routed.dcp' has been generated.
Command: write_bitstream -force ddr3_decay_sweep_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 17469344 bits.
Writing bitstream ./ddr3_decay_sweep_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
354 Infos, 22 Warnings, 25 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:00:18 . Memory (MB): peak = 3517.805 ; gain = 0.000 ; free physical = 238 ; free virtual = 5770
INFO: [Common 17-206] Exiting Vivado at Wed May 28 19:30:39 2025...
