var group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s =
[
    [ "Register : fpga2sdram1_axi32_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___c_o_r_e_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___c_o_r_e_i_d" ],
    [ "Register : fpga2sdram1_axi32_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___r_e_v_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___r_e_v_i_d" ],
    [ "Register : fpga2sdram1_axi32_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___p_r_i" ],
    [ "Register : fpga2sdram1_axi32_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___m_o_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___m_o_d" ],
    [ "Register : fpga2sdram1_axi32_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___b_w_d_t_h.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___b_w_d_t_h" ],
    [ "Register : fpga2sdram1_axi32_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___s_a_t.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___s_a_t" ],
    [ "Register : fpga2sdram1_axi32_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___e_x_t_c_t_l.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s___e_x_t_c_t_l" ],
    [ "ALT_NOC_MPU_F2SDR1_AXI32_QOS_s", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s__s", [
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#a654a7044f4dc225a8226861e488fa4be", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#a843d096ef08f3b62261048eaa107c5e0", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#a9fa9810b38832df9983484e6e3ee82e1", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#ac328c1883beaf8a00761e92bca0128a9", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#aeeb2716c4cad8bec481ab59faaed1218", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#a34ea7927b8ab9175ba14c87657723b23", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#a8f3a21a63b10344e5385734ff2e778e9", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#a02f589712753a2186c07c00d58fbe62f", null ]
    ] ],
    [ "ALT_NOC_MPU_F2SDR1_AXI32_QOS_raw_s", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s__raw__s", [
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#ad52f7f51065b7daf9fb379233b7dea40", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#a5163c59046f21098937aa9e314f65316", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#a8786608831f4425be8038e884efec901", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#a1ac4aff7f98f416a12dacb326818481f", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#abfce75255c3aeee5c6977485b4ed043c", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#af309a6086d8c44d39c6a2a1d72a38528", null ],
      [ "fpga2sdram1_axi32_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#aafdc700d4e79d4f6b751da95158fe6c7", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#a9bb38eb399bbdbc08a6cba751664181b", null ]
    ] ],
    [ "ALT_NOC_MPU_F2SDR1_AXI32_QOS_t", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#ga6d9a8aab47a3c2dd08a4a9b31b9f50ce", null ],
    [ "ALT_NOC_MPU_F2SDR1_AXI32_QOS_raw_t", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r1___a_x_i32___q_o_s.html#ga38b84b15f87d5233d091dc4afc56a8e2", null ]
];