Riviera-PRO 2023.04.112.8911(Linux64) 2024-08-08 13:13:57

Elaboration top modules:
Verilog Module                tb_full_adder


---------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------
tb_full_adder           | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
full_adder              | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------
work                    | None
---------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
