Analysis & Synthesis report for GECKO
Thu May 10 14:33:17 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for decoder:decoder_0
 17. Source assignments for CPU:inst|ALU:alu_0
 18. Source assignments for CPU:inst|mux2x32:mux_b
 19. Source assignments for CPU:inst|mux2x32:mux_mem1
 20. Source assignments for CPU:inst|mux2x32:mux_mem
 21. Source assignments for CPU:inst|mux2x5:mux_ra
 22. Source assignments for DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component|altsyncram_k7b1:auto_generated
 23. Source assignments for iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated
 24. Source assignments for sld_signaltap:auto_signaltap_0
 25. Source assignments for RAM:RAM_0|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0|altsyncram_vh41:auto_generated
 26. Parameter Settings for User Entity Instance: DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Parameter Settings for Inferred Entity Instance: RAM:RAM_0|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0
 30. altsyncram Parameter Settings by Entity Instance
 31. SignalTap II Logic Analyzer Settings
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 34. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 35. Elapsed Time Per Partition
 36. Connections to In-System Debugging Instance "auto_signaltap_0"
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 10 14:33:17 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; GECKO                                       ;
; Top-level Entity Name              ; GECKO                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,936                                       ;
;     Total combinational functions  ; 3,588                                       ;
;     Dedicated logic registers      ; 4,191                                       ;
; Total registers                    ; 4191                                        ;
; Total pins                         ; 102                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 124,288                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; GECKO              ; GECKO              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; ../vhdl/register_file2.vhd                                         ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/register_file2.vhd                                                    ;             ;
; ../vhdl/extend3.vhd                                                ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/extend3.vhd                                                           ;             ;
; ../vhdl/mux2x52.vhd                                                ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/mux2x52.vhd                                                           ;             ;
; ../vhdl/extend2.vhd                                                ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/extend2.vhd                                                           ;             ;
; ../vhdl/instruction_ROM_Block.vhd                                  ; yes             ; User Wizard-Generated File                   ; /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd                                             ;             ;
; ../vhdl/data_ROM_Block.vhd                                         ; yes             ; User Wizard-Generated File                   ; /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd                                                    ;             ;
; mux2x32.qxp                                                        ; yes             ; User File                                    ; /mnt/hgfs/ArchSoC/Lab07/quartus/mux2x32.qxp                                                        ;             ;
; mux2x5.qxp                                                         ; yes             ; User File                                    ; /mnt/hgfs/ArchSoC/Lab07/quartus/mux2x5.qxp                                                         ;             ;
; decoder.qxp                                                        ; yes             ; User File                                    ; /mnt/hgfs/ArchSoC/Lab07/quartus/decoder.qxp                                                        ;             ;
; ALU.qxp                                                            ; yes             ; User File                                    ; /mnt/hgfs/ArchSoC/Lab07/quartus/ALU.qxp                                                            ;             ;
; ../vhdl/instruction_ROM.vhd                                        ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd                                                   ;             ;
; ../vhdl/data_ROM.vhd                                               ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM.vhd                                                          ;             ;
; ../vhdl/pipeline_reg_MW.vhd                                        ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_MW.vhd                                                   ;             ;
; ../vhdl/pipeline_reg_FD.vhd                                        ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd                                                   ;             ;
; ../vhdl/pipeline_reg_EM.vhd                                        ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_EM.vhd                                                   ;             ;
; ../vhdl/pipeline_reg_DE.vhd                                        ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_DE.vhd                                                   ;             ;
; GECKO.bdf                                                          ; yes             ; User Block Diagram/Schematic File            ; /mnt/hgfs/ArchSoC/Lab07/quartus/GECKO.bdf                                                          ;             ;
; CPU.bdf                                                            ; yes             ; User Block Diagram/Schematic File            ; /mnt/hgfs/ArchSoC/Lab07/quartus/CPU.bdf                                                            ;             ;
; ../vhdl/buttons.vhd                                                ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/buttons.vhd                                                           ;             ;
; ../vhdl/controller.vhd                                             ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd                                                        ;             ;
; ../vhdl/LEDs.vhd                                                   ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/LEDs.vhd                                                              ;             ;
; ../vhdl/PC.vhd                                                     ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/PC.vhd                                                                ;             ;
; ../vhdl/RAM.vhd                                                    ; yes             ; User VHDL File                               ; /mnt/hgfs/ArchSoC/Lab07/vhdl/RAM.vhd                                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                       ;             ;
; db/altsyncram_k7b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_k7b1.tdf                                             ;             ;
; ../quartus/data_ROM.hex                                            ; yes             ; Auto-Found Memory Initialization File        ; /mnt/hgfs/ArchSoC/Lab07/quartus/data_ROM.hex                                                       ;             ;
; db/altsyncram_s0c1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_s0c1.tdf                                             ;             ;
; ../quartus/instruction_ROM.hex                                     ; yes             ; Auto-Found Memory Initialization File        ; /mnt/hgfs/ArchSoC/Lab07/quartus/instruction_ROM.hex                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;             ;
; db/altsyncram_0824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_0824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altshift.inc                       ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/declut.inc                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;             ;
; db/cntr_1ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/cntr_1ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                        ; altera_sld  ;
; db/ip/sldc735d533/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;             ;
; db/altsyncram_vh41.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_vh41.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6,936     ;
;                                             ;           ;
; Total combinational functions               ; 3588      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2393      ;
;     -- 3 input functions                    ; 836       ;
;     -- <=2 input functions                  ; 359       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3410      ;
;     -- arithmetic mode                      ; 178       ;
;                                             ;           ;
; Total registers                             ; 4191      ;
;     -- Dedicated logic registers            ; 4191      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 102       ;
; Total memory bits                           ; 124288    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3412      ;
; Total fan-out                               ; 29785     ;
; Average fan-out                             ; 3.59      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |GECKO                                                                                                                                  ; 3588 (115)          ; 4191 (0)                  ; 124288      ; 0            ; 0       ; 0         ; 102  ; 0            ; |GECKO                                                                                                                                                                                                                                                                                                                                            ; GECKO                             ; work         ;
;    |CPU:inst|                                                                                                                           ; 2229 (0)            ; 1263 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst                                                                                                                                                                                                                                                                                                                                   ; CPU                               ; work         ;
;       |ALU:alu_0|                                                                                                                       ; 638 (26)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|ALU:alu_0                                                                                                                                                                                                                                                                                                                         ; ALU                               ; work         ;
;          |add_sub:add_sub_0|                                                                                                            ; 76 (76)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|ALU:alu_0|add_sub:add_sub_0                                                                                                                                                                                                                                                                                                       ; add_sub                           ; work         ;
;          |comparator:comparator_0|                                                                                                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|ALU:alu_0|comparator:comparator_0                                                                                                                                                                                                                                                                                                 ; comparator                        ; work         ;
;          |logic_unit:logic_unit_0|                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0                                                                                                                                                                                                                                                                                                 ; logic_unit                        ; work         ;
;          |multiplexer:multiplexer_0|                                                                                                    ; 216 (216)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|ALU:alu_0|multiplexer:multiplexer_0                                                                                                                                                                                                                                                                                               ; multiplexer                       ; work         ;
;          |shift_unit:shift_unit_0|                                                                                                      ; 313 (313)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|ALU:alu_0|shift_unit:shift_unit_0                                                                                                                                                                                                                                                                                                 ; shift_unit                        ; work         ;
;       |PC:inst6|                                                                                                                        ; 92 (92)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|PC:inst6                                                                                                                                                                                                                                                                                                                          ; PC                                ; work         ;
;       |controller:inst7|                                                                                                                ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|controller:inst7                                                                                                                                                                                                                                                                                                                  ; controller                        ; work         ;
;       |extend3:inst13|                                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|extend3:inst13                                                                                                                                                                                                                                                                                                                    ; extend3                           ; work         ;
;       |mux2x32:mux_b|                                                                                                                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|mux2x32:mux_b                                                                                                                                                                                                                                                                                                                     ; mux2x32                           ; work         ;
;       |mux2x32:mux_mem1|                                                                                                                ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|mux2x32:mux_mem1                                                                                                                                                                                                                                                                                                                  ; mux2x32                           ; work         ;
;       |mux2x32:mux_mem|                                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|mux2x32:mux_mem                                                                                                                                                                                                                                                                                                                   ; mux2x32                           ; work         ;
;       |mux2x52:inst14|                                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|mux2x52:inst14                                                                                                                                                                                                                                                                                                                    ; mux2x52                           ; work         ;
;       |mux2x5:mux_ra|                                                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|mux2x5:mux_ra                                                                                                                                                                                                                                                                                                                     ; mux2x5                            ; work         ;
;       |pipeline_reg_DE:inst5|                                                                                                           ; 0 (0)               ; 130 (130)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|pipeline_reg_DE:inst5                                                                                                                                                                                                                                                                                                             ; pipeline_reg_DE                   ; work         ;
;       |pipeline_reg_EM:inst4|                                                                                                           ; 0 (0)               ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|pipeline_reg_EM:inst4                                                                                                                                                                                                                                                                                                             ; pipeline_reg_EM                   ; work         ;
;       |pipeline_reg_FD:inst3|                                                                                                           ; 0 (0)               ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|pipeline_reg_FD:inst3                                                                                                                                                                                                                                                                                                             ; pipeline_reg_FD                   ; work         ;
;       |pipeline_reg_MW:inst2|                                                                                                           ; 0 (0)               ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|pipeline_reg_MW:inst2                                                                                                                                                                                                                                                                                                             ; pipeline_reg_MW                   ; work         ;
;       |register_file2:inst|                                                                                                             ; 1334 (1334)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|CPU:inst|register_file2:inst                                                                                                                                                                                                                                                                                                               ; register_file2                    ; work         ;
;    |DATa_rOM:inst3|                                                                                                                     ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|DATa_rOM:inst3                                                                                                                                                                                                                                                                                                                             ; DATa_rOM                          ; work         ;
;       |data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e                                                                                                                                                                                                                                                                                     ; data_ROM_Block                    ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_k7b1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component|altsyncram_k7b1:auto_generated                                                                                                                                                                                                                      ; altsyncram_k7b1                   ; work         ;
;    |LEDs:LEDs_0|                                                                                                                        ; 122 (122)           ; 115 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|LEDs:LEDs_0                                                                                                                                                                                                                                                                                                                                ; LEDs                              ; work         ;
;    |RAM:RAM_0|                                                                                                                          ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|RAM:RAM_0                                                                                                                                                                                                                                                                                                                                  ; RAM                               ; work         ;
;       |altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0|                                                                                        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|RAM:RAM_0|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_vh41:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|RAM:RAM_0|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0|altsyncram_vh41:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_vh41                   ; work         ;
;    |buttons:buttons_0|                                                                                                                  ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|buttons:buttons_0                                                                                                                                                                                                                                                                                                                          ; buttons                           ; work         ;
;    |decoder:decoder_0|                                                                                                                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|decoder:decoder_0                                                                                                                                                                                                                                                                                                                          ; decoder                           ; work         ;
;    |iNStrUctiOn_RoM:inst4|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|iNStrUctiOn_RoM:inst4                                                                                                                                                                                                                                                                                                                      ; iNStrUctiOn_RoM                   ; work         ;
;       |instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|                                                                                  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E                                                                                                                                                                                                                                                                       ; instruction_ROM_Block             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_s0c1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated                                                                                                                                                                                                        ; altsyncram_s0c1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 972 (2)             ; 2711 (406)                ; 25984       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 970 (0)             ; 2305 (0)                  ; 25984       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 970 (88)            ; 2305 (886)                ; 25984       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 25984       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 25984       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0824:auto_generated                                                                                                                                                 ; altsyncram_0824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 476 (1)             ; 1031 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 406 (0)             ; 1015 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 609 (609)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 406 (0)             ; 406 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 69 (69)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 269 (10)            ; 253 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                             ; cntr_1ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 203 (203)           ; 203 (203)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+
; DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component|altsyncram_k7b1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; ../quartus/data_ROM.hex        ;
; RAM:RAM_0|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0|altsyncram_vh41:auto_generated|ALTSYNCRAM                                                                                                          ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None                           ;
; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; ../quartus/instruction_ROM.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 203          ; 128          ; 203          ; 25984 ; None                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                   ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |GECKO|DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e                                                                                                                                                                                                              ; ../vhdl/data_ROM_Block.vhd        ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |GECKO|iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E                                                                                                                                                                                                ; ../vhdl/instruction_ROM_Block.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; CPU:inst|controller:inst7|pc_sel_imm                ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|pc_sel_a                  ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|sel_rC                    ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|sel_ra                    ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|branch_op                 ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|sel_pc                    ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|imm_signed                ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|sel_b                     ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|write                     ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|read                      ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|sel_mem                   ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; CPU:inst|controller:inst7|rf_wren                   ; CPU:inst|controller:inst7|Mux23 ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iNStrUctiOn_RoM:inst4|iD_s_6F8bcbe_62e8365d_e                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][2]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][4]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][5]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][6]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][8]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][9]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][10]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][11]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][12]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][13]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][14]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][15]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][16]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][17]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][18]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][19]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][20]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][21]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][22]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][23]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][24]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][25]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][26]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][27]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][28]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][29]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][30]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; CPU:inst|register_file2:inst|reg[0][31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; buttons:buttons_0|read_reg                                                                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 34                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4191  ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 1336  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1973  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LEDs:LEDs_0|duty_cycle[3]                                                                                                                                                                                                                                                                                                       ; 2       ;
; LEDs:LEDs_0|duty_cycle[2]                                                                                                                                                                                                                                                                                                       ; 2       ;
; LEDs:LEDs_0|duty_cycle[1]                                                                                                                                                                                                                                                                                                       ; 2       ;
; LEDs:LEDs_0|duty_cycle[0]                                                                                                                                                                                                                                                                                                       ; 2       ;
; buttons:buttons_0|buttons_reg[0]                                                                                                                                                                                                                                                                                                ; 1       ;
; buttons:buttons_0|buttons_reg[1]                                                                                                                                                                                                                                                                                                ; 1       ;
; buttons:buttons_0|buttons_reg[2]                                                                                                                                                                                                                                                                                                ; 1       ;
; buttons:buttons_0|buttons_reg[3]                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 18                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+-----------------------------------------+-----------------------------------------+------+
; Register Name                           ; Megafunction                            ; Type ;
+-----------------------------------------+-----------------------------------------+------+
; RAM:RAM_0|ID_S_cC3eE48_281C1fb9_E[0..9] ; RAM:RAM_0|Id_S_B889004_7e48Ff67_e_rtl_0 ; RAM  ;
+-----------------------------------------+-----------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |GECKO|CPU:inst|PC:inst6|addr[1]                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |GECKO|CPU:inst|PC:inst6|addr[3]                                                                                                                                                                                                                                                                                                                                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |GECKO|CPU:inst|register_file2:inst|Mux30                                                                                                                                                                                                                                                                                                                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |GECKO|CPU:inst|register_file2:inst|Mux36                                                                                                                                                                                                                                                                                                                       ;
; 64:1               ; 6 bits    ; 252 LEs       ; 90 LEs               ; 162 LEs                ; No         ; |GECKO|CPU:inst|controller:inst7|Mux7                                                                                                                                                                                                                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |GECKO|CPU:inst|controller:inst7|Mux21                                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |GECKO|rddata[15]                                                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |GECKO|rddata[7]                                                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |GECKO|rddata[3]                                                                                                                                                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |GECKO|CPU:inst|controller:inst7|Mux17                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |GECKO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |GECKO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for decoder:decoder_0                                                                        ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:inst|ALU:alu_0                                                                       ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:inst|mux2x32:mux_b                                                                   ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:inst|mux2x32:mux_mem1                                                                ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:inst|mux2x32:mux_mem                                                                 ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:inst|mux2x5:mux_ra                                                                   ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;    ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;    ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component|altsyncram_k7b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM_0|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0|altsyncram_vh41:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                 ;
+------------------------------------+-------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                              ;
; WIDTH_A                            ; 32                      ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                              ;
; INIT_FILE                          ; ../quartus/data_ROM.hex ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_k7b1         ; Untyped                                                              ;
+------------------------------------+-------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                        ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                     ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                                     ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 10                             ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 1024                           ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                     ;
; WIDTH_B                            ; 1                              ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                     ;
; INIT_FILE                          ; ../quartus/instruction_ROM.hex ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_s0c1                ; Untyped                                                                     ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 203                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 203                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 630                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 203                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:RAM_0|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_vh41      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                    ;
; Entity Instance                           ; DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; RAM:RAM_0|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 203                 ; 203              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------------+---------------------------+
; Type                    ; Count                     ;
+-------------------------+---------------------------+
; blackbox                ; 6                         ;
;         LU:alu_0        ; 1                         ;
;         ux2x32:mux_b    ; 1                         ;
;         ux2x32:mux_mem  ; 1                         ;
;         ux2x32:mux_mem1 ; 1                         ;
;         ux2x5:mux_ra    ; 1                         ;
;     decoder:decoder_0   ; 1                         ;
; boundary_port           ; 305                       ;
; cycloneiii_ff           ; 1389                      ;
;     CLR                 ; 283                       ;
;     CLR SCLR            ; 8                         ;
;     ENA                 ; 992                       ;
;     ENA CLR             ; 104                       ;
;     plain               ; 2                         ;
; cycloneiii_lcell_comb   ; 1739                      ;
;     arith               ; 68                        ;
;         2 data inputs   ; 46                        ;
;         3 data inputs   ; 22                        ;
;     normal              ; 1671                      ;
;         0 data inputs   ; 2                         ;
;         1 data inputs   ; 12                        ;
;         2 data inputs   ; 113                       ;
;         3 data inputs   ; 85                        ;
;         4 data inputs   ; 1459                      ;
; cycloneiii_ram_block    ; 96                        ;
;                         ;                           ;
; Max LUT depth           ; 9.30                      ;
; Average LUT depth       ; 4.47                      ;
+-------------------------+---------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 1099                                                   ;
; cycloneiii_ff         ; 2711                                                   ;
;     CLR               ; 237                                                    ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 666                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 12                                                     ;
;     plain             ; 1649                                                   ;
; cycloneiii_lcell_comb ; 972                                                    ;
;     arith             ; 69                                                     ;
;         2 data inputs ; 68                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 903                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 22                                                     ;
;         3 data inputs ; 284                                                    ;
;         4 data inputs ; 586                                                    ;
; cycloneiii_ram_block  ; 203                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 1.48                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 127                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 119                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 56                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.81                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:06     ;
; Top                            ; 00:00:07     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                           ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                           ; Details ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU:inst|PC:inst6|addr[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[0]~1                                                                                                                 ; N/A     ;
; CPU:inst|PC:inst6|addr[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[0]~1                                                                                                                 ; N/A     ;
; CPU:inst|PC:inst6|addr[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[10]~5                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[10]~5                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[11]~7                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[11]~7                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[12]~9                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[12]~9                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[13]~11                                                                                                               ; N/A     ;
; CPU:inst|PC:inst6|addr[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[13]~11                                                                                                               ; N/A     ;
; CPU:inst|PC:inst6|addr[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[14]~13                                                                                                               ; N/A     ;
; CPU:inst|PC:inst6|addr[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[14]~13                                                                                                               ; N/A     ;
; CPU:inst|PC:inst6|addr[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[15]~15                                                                                                               ; N/A     ;
; CPU:inst|PC:inst6|addr[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[15]~15                                                                                                               ; N/A     ;
; CPU:inst|PC:inst6|addr[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[1]~17                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[1]~17                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[2]~19                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[2]~19                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[3]~21                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[3]~21                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[4]~23                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[4]~23                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[5]~25                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[5]~25                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[6]~27                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[6]~27                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[7]~29                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[7]~29                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[8]~31                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[8]~31                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[9]~33                                                                                                                ; N/A     ;
; CPU:inst|PC:inst6|addr[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|PC:inst6|addr[9]~33                                                                                                                ; N/A     ;
; CPU:inst|controller:inst7|op[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[0]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[0]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[1]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[1]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[3]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[3]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[4]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[4]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[5]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[5]                                                                                              ; N/A     ;
; CPU:inst|controller:inst7|op_alu[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux11~2                                                                                                           ; N/A     ;
; CPU:inst|controller:inst7|op_alu[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux11~2                                                                                                           ; N/A     ;
; CPU:inst|controller:inst7|op_alu[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux10~1                                                                                                           ; N/A     ;
; CPU:inst|controller:inst7|op_alu[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux10~1                                                                                                           ; N/A     ;
; CPU:inst|controller:inst7|op_alu[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux9~2                                                                                                            ; N/A     ;
; CPU:inst|controller:inst7|op_alu[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux9~2                                                                                                            ; N/A     ;
; CPU:inst|controller:inst7|op_alu[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux8~2                                                                                                            ; N/A     ;
; CPU:inst|controller:inst7|op_alu[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux8~2                                                                                                            ; N/A     ;
; CPU:inst|controller:inst7|op_alu[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux7~4                                                                                                            ; N/A     ;
; CPU:inst|controller:inst7|op_alu[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux7~4                                                                                                            ; N/A     ;
; CPU:inst|controller:inst7|op_alu[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux6~3                                                                                                            ; N/A     ;
; CPU:inst|controller:inst7|op_alu[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|controller:inst7|Mux6~3                                                                                                            ; N/A     ;
; CPU:inst|controller:inst7|opx[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[11]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[11]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[12]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[12]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[13]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[13]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[14]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[14]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[15]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[15]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[16]                                                                                             ; N/A     ;
; CPU:inst|controller:inst7|opx[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[16]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[6]                                                                                              ; N/A     ;
; CPU:inst|extend3:inst13|imm16[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[6]                                                                                              ; N/A     ;
; CPU:inst|extend3:inst13|imm16[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[16]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[16]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[17]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[17]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[18]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[18]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[19]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[19]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[20]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[20]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[21]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[21]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[7]                                                                                              ; N/A     ;
; CPU:inst|extend3:inst13|imm16[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[7]                                                                                              ; N/A     ;
; CPU:inst|extend3:inst13|imm16[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[8]                                                                                              ; N/A     ;
; CPU:inst|extend3:inst13|imm16[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[8]                                                                                              ; N/A     ;
; CPU:inst|extend3:inst13|imm16[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[9]                                                                                              ; N/A     ;
; CPU:inst|extend3:inst13|imm16[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[9]                                                                                              ; N/A     ;
; CPU:inst|extend3:inst13|imm16[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[10]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[10]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[11]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[11]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[12]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[12]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[13]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[13]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[14]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[14]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[15]                                                                                             ; N/A     ;
; CPU:inst|extend3:inst13|imm16[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[15]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i0[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[22]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i0[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[22]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i0[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[23]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i0[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[23]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i0[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[24]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i0[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[24]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i0[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[25]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i0[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[25]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i0[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[26]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i0[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[26]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i1[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[17]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i1[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[17]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i1[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[18]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i1[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[18]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i1[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[19]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i1[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[19]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i1[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[20]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i1[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[20]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i1[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[21]                                                                                             ; N/A     ;
; CPU:inst|mux2x52:inst14|i1[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[21]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[0]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[0]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[10] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[10] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[11] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[11] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[12] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[12] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[13] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[13] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[14] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[14] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[15] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[15] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[16] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[16] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[17] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[17] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[18] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[18] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[19] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[19] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[1]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[1]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[20] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[20] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[21] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[21] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[22] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[22] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[23] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[23] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[24] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[24] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[25] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[25] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[26] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[26] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[27] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[27] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[28] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[28] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[29] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[29] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[2]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[2]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[30] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[30] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[31] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[31] ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[3]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[3]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[4]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[4]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[5]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[5]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[6]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[6]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[7]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[7]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[8]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[8]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[9]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_in[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated|q_a[9]  ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[0]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[0]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[10]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[10]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[11]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[11]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[12]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[12]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[13]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[13]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[14]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[14]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[15]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[15]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[16]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[16]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[17]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[17]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[18]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[18]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[19]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[19]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[1]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[1]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[20]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[20]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[21]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[21]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[22]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[22]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[23]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[23]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[24]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[24]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[25]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[25]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[26]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[26]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[27]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[27]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[28]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[28]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[29]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[29]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[30]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[30]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[31]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[31]                                                                                             ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[3]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[3]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[4]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[4]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[5]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[5]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[6]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[6]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[7]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[7]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[8]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[8]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[9]                                                                                              ; N/A     ;
; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[9]                                                                                              ; N/A     ;
; CPU:inst|register_file2:inst|a[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux31~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux31~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux21~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux21~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux20~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux20~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux19~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux19~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux18~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux18~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux17~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux17~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux16~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux16~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux15~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux15~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux14~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux14~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux13~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux13~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux12~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux12~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux30~24                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux30~24                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux11~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux11~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux10~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux10~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux9~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux9~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux8~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux8~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux7~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux7~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux6~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux6~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux5~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux5~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux4~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux4~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux3~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux3~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux2~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux2~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux29~25                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux29~25                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux1~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux1~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux0~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux0~19                                                                                                        ; N/A     ;
; CPU:inst|register_file2:inst|a[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux28~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux28~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux27~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux27~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux26~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux26~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux25~25                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux25~25                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux24~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux24~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux23~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux23~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux22~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|a[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux22~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|aa[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[27]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|aa[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[27]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|aa[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[28]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|aa[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[28]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|aa[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[29]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|aa[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[29]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|aa[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[30]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|aa[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[30]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|aa[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[31]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|aa[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[31]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|ab[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[22]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|ab[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[22]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|ab[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[23]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|ab[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[23]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|ab[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[24]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|ab[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[24]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|ab[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[25]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|ab[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[25]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|ab[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[26]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|ab[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[26]                                                                                             ; N/A     ;
; CPU:inst|register_file2:inst|aw[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_MW:inst2|mux_2_out[0]                                                                                                 ; N/A     ;
; CPU:inst|register_file2:inst|aw[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_MW:inst2|mux_2_out[0]                                                                                                 ; N/A     ;
; CPU:inst|register_file2:inst|aw[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_MW:inst2|mux_2_out[1]                                                                                                 ; N/A     ;
; CPU:inst|register_file2:inst|aw[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_MW:inst2|mux_2_out[1]                                                                                                 ; N/A     ;
; CPU:inst|register_file2:inst|aw[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_MW:inst2|mux_2_out[2]                                                                                                 ; N/A     ;
; CPU:inst|register_file2:inst|aw[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_MW:inst2|mux_2_out[2]                                                                                                 ; N/A     ;
; CPU:inst|register_file2:inst|aw[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_MW:inst2|mux_2_out[3]                                                                                                 ; N/A     ;
; CPU:inst|register_file2:inst|aw[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_MW:inst2|mux_2_out[3]                                                                                                 ; N/A     ;
; CPU:inst|register_file2:inst|aw[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_MW:inst2|mux_2_out[4]                                                                                                 ; N/A     ;
; CPU:inst|register_file2:inst|aw[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|pipeline_reg_MW:inst2|mux_2_out[4]                                                                                                 ; N/A     ;
; CPU:inst|register_file2:inst|b[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux63~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux63~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux53~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux53~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux52~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux52~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux51~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux51~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux50~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux50~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux49~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux49~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux48~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux48~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux47~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux47~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux46~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux46~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux45~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux45~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux44~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux44~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux62~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux62~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux43~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux43~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux42~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux42~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux41~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux41~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux40~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux40~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux39~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux39~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux38~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux38~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux37~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux37~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux36~24                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux36~24                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux35~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux35~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux34~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux34~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux61~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux61~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux33~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux33~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux32~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux32~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux60~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux60~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux59~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux59~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux58~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux58~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux57~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux57~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux56~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux56~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux55~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux55~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux54~19                                                                                                       ; N/A     ;
; CPU:inst|register_file2:inst|b[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU:inst|register_file2:inst|Mux54~19                                                                                                       ; N/A     ;
; clk                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu May 10 14:32:00 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/register_file2.vhd
    Info (12022): Found design unit 1: register_file2-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/register_file2.vhd Line: 18
    Info (12023): Found entity 1: register_file2 File: /mnt/hgfs/ArchSoC/Lab07/vhdl/register_file2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/extend3.vhd
    Info (12022): Found design unit 1: extend3-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/extend3.vhd Line: 12
    Info (12023): Found entity 1: extend3 File: /mnt/hgfs/ArchSoC/Lab07/vhdl/extend3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/mux2x52.vhd
    Info (12022): Found design unit 1: mux2x52-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/mux2x52.vhd Line: 13
    Info (12023): Found entity 1: mux2x52 File: /mnt/hgfs/ArchSoC/Lab07/vhdl/mux2x52.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/extend2.vhd
    Info (12022): Found design unit 1: extend2-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/extend2.vhd Line: 11
    Info (12023): Found entity 1: extend2 File: /mnt/hgfs/ArchSoC/Lab07/vhdl/extend2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd
    Info (12022): Found design unit 1: instruction_rom_block-SYN File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd Line: 52
    Info (12023): Found entity 1: instruction_ROM_Block File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd
    Info (12022): Found design unit 1: data_rom_block-SYN File: /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd Line: 52
    Info (12023): Found entity 1: data_ROM_Block File: /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file register_file.qxp
    Info (12023): Found entity 1: register_file File: /mnt/hgfs/ArchSoC/Lab07/quartus/register_file.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x32.qxp
    Info (12023): Found entity 1: mux2x32 File: /mnt/hgfs/ArchSoC/Lab07/quartus/mux2x32.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x16.qxp
    Info (12023): Found entity 1: mux2x16 File: /mnt/hgfs/ArchSoC/Lab07/quartus/mux2x16.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5.qxp
    Info (12023): Found entity 1: mux2x5 File: /mnt/hgfs/ArchSoC/Lab07/quartus/mux2x5.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file IR.qxp
    Info (12023): Found entity 1: IR File: /mnt/hgfs/ArchSoC/Lab07/quartus/IR.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file extend.qxp
    Info (12023): Found entity 1: extend File: /mnt/hgfs/ArchSoC/Lab07/quartus/extend.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.qxp
    Info (12023): Found entity 1: decoder File: /mnt/hgfs/ArchSoC/Lab07/quartus/decoder.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file ALU.qxp
    Info (12023): Found entity 1: ALU File: /mnt/hgfs/ArchSoC/Lab07/quartus/ALU.qxp Line: -1
Info (12021): Found 4 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd
    Info (12022): Found design unit 1: pack File: /mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd Line: 12
    Info (12022): Found design unit 2: pack-body File: /mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd Line: 17
    Info (12022): Found design unit 3: rgb_led96-arch File: /mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd Line: 80
    Info (12023): Found entity 1: rgb_led96 File: /mnt/hgfs/ArchSoC/Lab07/vhdl/rgb_led96.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd
    Info (12022): Found design unit 1: InsTRUctIOn_rOM-id_S_10643F3b_2FC543EB_e File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Info (12023): Found entity 1: iNStrUctiOn_RoM File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM.vhd
    Info (12022): Found design unit 1: DATA_roM-id_S_10643F3b_2fc543EB_e File: /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM.vhd Line: 1
    Info (12023): Found entity 1: DATa_rOM File: /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_MW.vhd
    Info (12022): Found design unit 1: pipeline_reg_MW-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_MW.vhd Line: 19
    Info (12023): Found entity 1: pipeline_reg_MW File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_MW.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd
    Info (12022): Found design unit 1: pipeline_reg_FD-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 17
    Info (12023): Found entity 1: pipeline_reg_FD File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_EM.vhd
    Info (12022): Found design unit 1: pipeline_reg_EM-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_EM.vhd Line: 21
    Info (12023): Found entity 1: pipeline_reg_EM File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_EM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_DE.vhd
    Info (12022): Found design unit 1: pipeline_reg_DE-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_DE.vhd Line: 39
    Info (12023): Found entity 1: pipeline_reg_DE File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_DE.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file GECKO.bdf
    Info (12023): Found entity 1: GECKO
Info (12021): Found 1 design units, including 1 entities, in source file CPU.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/buttons.vhd
    Info (12022): Found design unit 1: buttons-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/buttons.vhd Line: 22
    Info (12023): Found entity 1: buttons File: /mnt/hgfs/ArchSoC/Lab07/vhdl/buttons.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd
    Info (12022): Found design unit 1: controller-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 25
    Info (12023): Found entity 1: controller File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/LEDs.vhd
    Info (12022): Found design unit 1: LEDs-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/LEDs.vhd Line: 22
    Info (12023): Found entity 1: LEDs File: /mnt/hgfs/ArchSoC/Lab07/vhdl/LEDs.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/PC.vhd
    Info (12022): Found design unit 1: PC-synth File: /mnt/hgfs/ArchSoC/Lab07/vhdl/PC.vhd Line: 21
    Info (12023): Found entity 1: PC File: /mnt/hgfs/ArchSoC/Lab07/vhdl/PC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /mnt/hgfs/ArchSoC/Lab07/vhdl/RAM.vhd
    Info (12022): Found design unit 1: RAM-ID_s_10643F3B_2fc543eB_E File: /mnt/hgfs/ArchSoC/Lab07/vhdl/RAM.vhd Line: 1
    Info (12023): Found entity 1: RAM File: /mnt/hgfs/ArchSoC/Lab07/vhdl/RAM.vhd Line: 1
Info (12127): Elaborating entity "GECKO" for the top level hierarchy
Info (12128): Elaborating entity "LEDs" for hierarchy "LEDs:LEDs_0"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:decoder_0"
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:inst"
Info (12128): Elaborating entity "pipeline_reg_DE" for hierarchy "CPU:inst|pipeline_reg_DE:inst5"
Info (12128): Elaborating entity "controller" for hierarchy "CPU:inst|controller:inst7"
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "branch_op", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "imm_signed", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "pc_sel_a", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "pc_sel_imm", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "rf_wren", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "sel_b", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "sel_mem", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "sel_pc", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "sel_ra", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "sel_rC", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "read", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Warning (10631): VHDL Process Statement warning at controller.vhd(137): inferring latch(es) for signal or variable "write", which holds its previous value in one or more paths through the process File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "write" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "read" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "sel_rC" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "sel_ra" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "sel_pc" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "sel_mem" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "sel_b" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "rf_wren" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "pc_sel_imm" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "pc_sel_a" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "imm_signed" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (10041): Inferred latch for "branch_op" at controller.vhd(137) File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 137
Info (12128): Elaborating entity "pipeline_reg_FD" for hierarchy "CPU:inst|pipeline_reg_FD:inst3"
Info (12128): Elaborating entity "PC" for hierarchy "CPU:inst|PC:inst6"
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:inst|ALU:alu_0"
Info (12128): Elaborating entity "mux2x32" for hierarchy "CPU:inst|mux2x32:mux_b"
Info (12128): Elaborating entity "register_file2" for hierarchy "CPU:inst|register_file2:inst"
Warning (10492): VHDL Process Statement warning at register_file2.vhd(32): signal "wren" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /mnt/hgfs/ArchSoC/Lab07/vhdl/register_file2.vhd Line: 32
Info (12128): Elaborating entity "pipeline_reg_MW" for hierarchy "CPU:inst|pipeline_reg_MW:inst2"
Info (12128): Elaborating entity "pipeline_reg_EM" for hierarchy "CPU:inst|pipeline_reg_EM:inst4"
Info (12128): Elaborating entity "extend2" for hierarchy "CPU:inst|extend2:inst10"
Info (12128): Elaborating entity "extend3" for hierarchy "CPU:inst|extend3:inst13"
Info (12128): Elaborating entity "mux2x5" for hierarchy "CPU:inst|mux2x5:mux_ra"
Info (12128): Elaborating entity "mux2x52" for hierarchy "CPU:inst|mux2x52:inst14"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM_0"
Info (12128): Elaborating entity "DATa_rOM" for hierarchy "DATa_rOM:inst3"
Info (12128): Elaborating entity "data_ROM_Block" for hierarchy "DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e" File: /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM.vhd Line: 1
Info (12128): Elaborating entity "altsyncram" for hierarchy "DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component" File: /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd Line: 85
Info (12130): Elaborated megafunction instantiation "DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component" File: /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd Line: 85
Info (12133): Instantiated megafunction "DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component" with the following parameter: File: /mnt/hgfs/ArchSoC/Lab07/vhdl/data_ROM_Block.vhd Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../quartus/data_ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k7b1.tdf
    Info (12023): Found entity 1: altsyncram_k7b1 File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_k7b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k7b1" for hierarchy "DATa_rOM:inst3|data_ROM_Block:iD_S_5C1c22e5_6Fcf72ff_e|altsyncram:altsyncram_component|altsyncram_k7b1:auto_generated" File: /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "buttons" for hierarchy "buttons:buttons_0"
Info (12128): Elaborating entity "iNStrUctiOn_RoM" for hierarchy "iNStrUctiOn_RoM:inst4"
Info (12128): Elaborating entity "instruction_ROM_Block" for hierarchy "iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E" File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
Info (12128): Elaborating entity "altsyncram" for hierarchy "iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component" File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd Line: 85
Info (12130): Elaborated megafunction instantiation "iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component" File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd Line: 85
Info (12133): Instantiated megafunction "iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component" with the following parameter: File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM_Block.vhd Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../quartus/instruction_ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_s0c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "iNStrUctiOn_RoM:inst4|instruction_ROM_Block:iD_S_36FDD56D_59c20fa9_E|altsyncram:altsyncram_component|altsyncram_s0c1:auto_generated" File: /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0824.tdf
    Info (12023): Found entity 1: altsyncram_0824 File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_0824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf
    Info (12023): Found entity 1: cntr_1ii File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/cntr_1ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.05.10.14:32:42 Progress: Loading sldc735d533/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc735d533/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/ip/sldc735d533/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "rddata[31]" into a selector
    Warning (13048): Converted tri-state node "rddata[30]" into a selector
    Warning (13048): Converted tri-state node "rddata[29]" into a selector
    Warning (13048): Converted tri-state node "rddata[28]" into a selector
    Warning (13048): Converted tri-state node "rddata[27]" into a selector
    Warning (13048): Converted tri-state node "rddata[26]" into a selector
    Warning (13048): Converted tri-state node "rddata[25]" into a selector
    Warning (13048): Converted tri-state node "rddata[24]" into a selector
    Warning (13048): Converted tri-state node "rddata[23]" into a selector
    Warning (13048): Converted tri-state node "rddata[22]" into a selector
    Warning (13048): Converted tri-state node "rddata[21]" into a selector
    Warning (13048): Converted tri-state node "rddata[20]" into a selector
    Warning (13048): Converted tri-state node "rddata[19]" into a selector
    Warning (13048): Converted tri-state node "rddata[18]" into a selector
    Warning (13048): Converted tri-state node "rddata[17]" into a selector
    Warning (13048): Converted tri-state node "rddata[16]" into a selector
    Warning (13048): Converted tri-state node "rddata[15]" into a selector
    Warning (13048): Converted tri-state node "rddata[14]" into a selector
    Warning (13048): Converted tri-state node "rddata[13]" into a selector
    Warning (13048): Converted tri-state node "rddata[12]" into a selector
    Warning (13048): Converted tri-state node "rddata[11]" into a selector
    Warning (13048): Converted tri-state node "rddata[10]" into a selector
    Warning (13048): Converted tri-state node "rddata[9]" into a selector
    Warning (13048): Converted tri-state node "rddata[8]" into a selector
    Warning (13048): Converted tri-state node "rddata[7]" into a selector
    Warning (13048): Converted tri-state node "rddata[6]" into a selector
    Warning (13048): Converted tri-state node "rddata[5]" into a selector
    Warning (13048): Converted tri-state node "rddata[4]" into a selector
    Warning (13048): Converted tri-state node "rddata[3]" into a selector
    Warning (13048): Converted tri-state node "rddata[2]" into a selector
    Warning (13048): Converted tri-state node "rddata[1]" into a selector
    Warning (13048): Converted tri-state node "rddata[0]" into a selector
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:RAM_0|Id_S_B889004_7e48Ff67_e_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "RAM:RAM_0|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0"
Info (12133): Instantiated megafunction "RAM:RAM_0|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vh41.tdf
    Info (12023): Found entity 1: altsyncram_vh41 File: /mnt/hgfs/ArchSoC/Lab07/quartus/db/altsyncram_vh41.tdf Line: 28
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[0]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_0_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[10]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_10_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[11]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_11_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[12]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_12_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[13]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_13_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[14]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_14_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[15]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_15_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[16]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_16_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[17]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_17_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[18]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_18_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[19]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_19_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[1]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_1_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[20]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_20_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[21]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_21_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[22]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_22_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[23]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_23_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[24]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_24_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[25]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_25_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[26]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_26_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[27]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_27_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[28]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_28_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[29]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_29_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[2]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_2_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[30]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_30_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[31]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_31_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[3]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_3_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[4]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_4_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[5]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_5_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[6]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_6_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[7]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_7_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[8]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_8_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[9]" to the node "pre_syn.bp.inst_inst3_I_rddata_in_9_" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[0]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[0]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[10]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[10]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[11]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[11]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[12]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[12]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[13]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[13]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[14]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[14]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[15]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[15]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[16]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[16]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[17]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[17]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[18]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[18]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[19]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[19]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[1]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[1]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[20]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[20]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[21]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[21]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[22]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[22]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[23]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[23]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[24]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[24]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[25]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[25]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[26]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[26]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[27]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[27]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[28]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[28]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[29]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[29]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[2]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[30]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[30]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[31]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[31]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[3]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[3]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[4]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[4]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[5]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[5]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[6]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[6]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[7]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[7]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[8]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[8]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "iNStrUctiOn_RoM:inst4|rddaTa[9]" to the node "CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[9]" into a wire File: /mnt/hgfs/ArchSoC/Lab07/vhdl/instruction_ROM.vhd Line: 1
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "CPU:inst|controller:inst7|sel_pc" merged with LATCH primitive "CPU:inst|controller:inst7|pc_sel_imm" File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 13
    Info (13026): Duplicate LATCH primitive "CPU:inst|controller:inst7|sel_ra" merged with LATCH primitive "CPU:inst|controller:inst7|pc_sel_imm" File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 19
    Info (13026): Duplicate LATCH primitive "CPU:inst|controller:inst7|sel_mem" merged with LATCH primitive "CPU:inst|controller:inst7|read" File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 15
Warning (13012): Latch CPU:inst|controller:inst7|pc_sel_imm has unsafe behavior File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2] File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 27
Warning (13012): Latch CPU:inst|controller:inst7|pc_sel_a has unsafe behavior File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[5] File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 27
Warning (13012): Latch CPU:inst|controller:inst7|sel_rC has unsafe behavior File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[5] File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 27
Warning (13012): Latch CPU:inst|controller:inst7|branch_op has unsafe behavior File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2] File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 27
Warning (13012): Latch CPU:inst|controller:inst7|imm_signed has unsafe behavior File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[0] File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 27
Warning (13012): Latch CPU:inst|controller:inst7|sel_b has unsafe behavior File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2] File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 27
Warning (13012): Latch CPU:inst|controller:inst7|write has unsafe behavior File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2] File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 27
Warning (13012): Latch CPU:inst|controller:inst7|read has unsafe behavior File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2] File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 27
Warning (13012): Latch CPU:inst|controller:inst7|rf_wren has unsafe behavior File: /mnt/hgfs/ArchSoC/Lab07/vhdl/controller.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:inst|pipeline_reg_FD:inst3|I_rddata_out[2] File: /mnt/hgfs/ArchSoC/Lab07/vhdl/pipeline_reg_FD.vhd Line: 27
Info (13000): Registers with preset signals will power-up high File: /mnt/hgfs/ArchSoC/Lab07/vhdl/LEDs.vhd Line: 79
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: /home/simon/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 439 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 8 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "decoder:decoder_0|cs_TIMER" File: /mnt/hgfs/ArchSoC/Lab07/quartus/decoder.qxp Line: -1
    Info (35004): Node: "decoder:decoder_0|cs_UART" File: /mnt/hgfs/ArchSoC/Lab07/quartus/decoder.qxp Line: -1
Info (21057): Implemented 7450 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 97 output pins
    Info (21061): Implemented 7044 logic cells
    Info (21064): Implemented 299 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 1086 megabytes
    Info: Processing ended: Thu May 10 14:33:17 2018
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:00:58


