<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/LiveIntervalCalc.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- LiveIntervalCalc.cpp - Calculate live interval --------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Implementation of the LiveIntervalCalc class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervalCalc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveInterval.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/SlotIndexes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/LaneBitmask.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;regalloc&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Reserve an address that indicates a value that is known to be &quot;undef&quot;.</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static VNInfo UndefVNI(0xbad, SlotIndex());</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void createDeadDef(SlotIndexes &amp;Indexes, VNInfo::Allocator &amp;Alloc,</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>                          LiveRange &amp;LR, const MachineOperand &amp;MO) {</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>  const MachineInstr &amp;MI = *MO.getParent();</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>  SlotIndex DefIdx =</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>      Indexes.getInstructionIndex(MI).getRegSlot(MO.isEarlyClobber());</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create the def in LR. This may find an existing def.</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>  LR.createDeadDef(DefIdx, Alloc);</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>8.77M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>void LiveIntervalCalc::calculate(LiveInterval &amp;LI, bool TrackSubRegs) {</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>  const MachineRegisterInfo *MRI = getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>  SlotIndexes *Indexes = getIndexes();</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>  VNInfo::Allocator *Alloc = getVNAlloc();</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>  assert(MRI &amp;&amp; Indexes &amp;&amp; &quot;call reset() first&quot;);</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Step 1: Create minimal live segments for every definition of Reg.</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Visit all def operands. If the same instruction has multiple defs of Reg,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // createDeadDef() will deduplicate.</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>  const TargetRegisterInfo &amp;TRI = *MRI-&gt;getTargetRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>  Register Reg = LI.reg();</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>15.8M</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : MRI-&gt;reg_nodbg_operands(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.8M</span>, <span class='None'>False</span>: <span class='covered-line'>6.36M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>15.8M</pre></td><td class='code'><pre>    if (!MO.isDef() &amp;&amp; <div class='tooltip'>!MO.readsReg()<span class='tooltip-content'>8.74M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L55' href='#L55'><span>55:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.74M</span>, <span class='None'>False</span>: <span class='covered-line'>7.12M</span>]
  Branch (<span class='line-number'><a name='L55' href='#L55'><span>55:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187k</span>, <span class='None'>False</span>: <span class='covered-line'>8.55M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L55'><span>55:9</span></a></span>) to (<span class='line-number'><a href='#L55'><span>55:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (55:9)
     Condition C2 --> (55:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>187k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>15.6M</pre></td><td class='code'><pre>    unsigned SubReg = MO.getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>15.6M</pre></td><td class='code'><pre>    if (LI.hasSubRanges() || <div class='tooltip'>(<span class='tooltip-content'>14.9M</span></div><div class='tooltip'>SubReg != 0<span class='tooltip-content'>14.9M</span></div> &amp;&amp; <div class='tooltip'>TrackSubRegs<span class='tooltip-content'>533k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L59' href='#L59'><span>59:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>702k</span>, <span class='None'>False</span>: <span class='covered-line'>14.9M</span>]
  Branch (<span class='line-number'><a name='L59' href='#L59'><span>59:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>533k</span>, <span class='None'>False</span>: <span class='covered-line'>14.4M</span>]
  Branch (<span class='line-number'><a name='L59' href='#L59'><span>59:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>267k</span>, <span class='None'>False</span>: <span class='covered-line'>266k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L59'><span>59:9</span></a></span>) to (<span class='line-number'><a href='#L59'><span>59:59</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (59:9)
     Condition C2 --> (59:31)
     Condition C3 --> (59:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>970k</pre></td><td class='code'><pre>      LaneBitmask SubMask = SubReg != 0 ? <div class='tooltip'>TRI.getSubRegIndexLaneMask(SubReg)<span class='tooltip-content'>772k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>772k</span>, <span class='None'>False</span>: <span class='covered-line'>198k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>970k</pre></td><td class='code'><pre>                                        : <div class='tooltip'>MRI-&gt;getMaxLaneMaskForVReg(Reg)<span class='tooltip-content'>198k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If this is the first time we see a subregister def, initialize</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // subranges by creating a copy of the main range.</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>970k</pre></td><td class='code'><pre>      if (!LI.hasSubRanges() &amp;&amp; <div class='tooltip'>!LI.empty()<span class='tooltip-content'>267k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>267k</span>, <span class='None'>False</span>: <span class='covered-line'>702k</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109k</span>, <span class='None'>False</span>: <span class='covered-line'>158k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:11</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (64:11)
     Condition C2 --> (64:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>        LaneBitmask ClassMask = MRI-&gt;getMaxLaneMaskForVReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>        LI.createSubRangeFrom(*Alloc, ClassMask, LI);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>970k</pre></td><td class='code'><pre>      LI.refineSubRanges(</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>970k</pre></td><td class='code'><pre>          *Alloc, SubMask,</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>1.34M</pre></td><td class='code'><pre>          [&amp;MO, Indexes, Alloc](LiveInterval::SubRange &amp;SR) {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>1.34M</pre></td><td class='code'><pre>            if (MO.isDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456k</span>, <span class='None'>False</span>: <span class='covered-line'>883k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>              createDeadDef(*Indexes, *Alloc, SR, MO);</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>1.34M</pre></td><td class='code'><pre>          },</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>970k</pre></td><td class='code'><pre>          *Indexes, TRI);</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>970k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create the def in the main liverange. We do not have to do this if</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // subranges are tracked as we recreate the main range later in this case.</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>15.6M</pre></td><td class='code'><pre>    if (MO.isDef() &amp;&amp; <div class='tooltip'>!LI.hasSubRanges()<span class='tooltip-content'>7.12M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.12M</span>, <span class='None'>False</span>: <span class='covered-line'>8.55M</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.67M</span>, <span class='None'>False</span>: <span class='covered-line'>456k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L80'><span>80:9</span></a></span>) to (<span class='line-number'><a href='#L80'><span>80:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (80:9)
     Condition C2 --> (80:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>6.67M</pre></td><td class='code'><pre>      createDeadDef(*Indexes, *Alloc, LI, MO);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>15.6M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We may have created empty live ranges for partially undefined uses, we</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can&apos;t keep them because we won&apos;t find defs in them later.</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>  LI.removeEmptySubRanges();</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>  const MachineFunction *MF = getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>  MachineDominatorTree *DomTree = getDomTree();</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Step 2: Extend live segments to all uses, constructing SSA form as</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // necessary.</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>  if (LI.hasSubRanges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>267k</span>, <span class='None'>False</span>: <span class='covered-line'>6.10M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>749k</pre></td><td class='code'><pre>    for (LiveInterval::SubRange &amp;S : LI.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>749k</span>, <span class='None'>False</span>: <span class='covered-line'>267k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>749k</pre></td><td class='code'><pre>      LiveIntervalCalc SubLIC;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>749k</pre></td><td class='code'><pre>      SubLIC.reset(MF, Indexes, DomTree, Alloc);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>749k</pre></td><td class='code'><pre>      SubLIC.extendToUses(S, Reg, S.LaneMask, &amp;LI);</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>749k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>267k</pre></td><td class='code'><pre>    LI.clear();</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>267k</pre></td><td class='code'><pre>    constructMainRangeFromSubranges(LI);</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>6.10M</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>6.10M</pre></td><td class='code'><pre>    resetLiveOutMap();</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>6.10M</pre></td><td class='code'><pre>    extendToUses(LI, Reg, LaneBitmask::getAll());</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>6.10M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>6.36M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>275k</pre></td><td class='code'><pre>void LiveIntervalCalc::constructMainRangeFromSubranges(LiveInterval &amp;LI) {</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First create dead defs at all defs found in subranges.</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>275k</pre></td><td class='code'><pre>  LiveRange &amp;MainRange = LI;</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>275k</pre></td><td class='code'><pre>  assert(MainRange.segments.empty() &amp;&amp; MainRange.valnos.empty() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>275k</pre></td><td class='code'><pre>         &quot;Expect empty main liverange&quot;);</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>275k</pre></td><td class='code'><pre>  VNInfo::Allocator *Alloc = getVNAlloc();</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>766k</pre></td><td class='code'><pre>  for (const LiveInterval::SubRange &amp;SR : LI.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>766k</span>, <span class='None'>False</span>: <span class='covered-line'>275k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>800k</pre></td><td class='code'><pre>    for (const VNInfo *VNI : SR.valnos) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>800k</span>, <span class='None'>False</span>: <span class='covered-line'>766k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>800k</pre></td><td class='code'><pre>      if (!VNI-&gt;isUnused() &amp;&amp; <div class='tooltip'>!VNI-&gt;isPHIDef()<span class='tooltip-content'>800k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>800k</span>, <span class='None'>False</span>: <span class='covered-line'>378</span>]
  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>797k</span>, <span class='None'>False</span>: <span class='covered-line'>2.84k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L115'><span>115:11</span></a></span>) to (<span class='line-number'><a href='#L115'><span>115:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (115:11)
     Condition C2 --> (115:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>797k</pre></td><td class='code'><pre>        MainRange.createDeadDef(VNI-&gt;def, *Alloc);</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>800k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>766k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>275k</pre></td><td class='code'><pre>  resetLiveOutMap();</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>275k</pre></td><td class='code'><pre>  extendToUses(MainRange, LI.reg(), LaneBitmask::getAll(), &amp;LI);</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>275k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>2.95M</pre></td><td class='code'><pre>void LiveIntervalCalc::createDeadDefs(LiveRange &amp;LR, Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>2.95M</pre></td><td class='code'><pre>  const MachineRegisterInfo *MRI = getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>2.95M</pre></td><td class='code'><pre>  SlotIndexes *Indexes = getIndexes();</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>2.95M</pre></td><td class='code'><pre>  VNInfo::Allocator *Alloc = getVNAlloc();</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>2.95M</pre></td><td class='code'><pre>  assert(MRI &amp;&amp; Indexes &amp;&amp; &quot;call reset() first&quot;);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Visit all def operands. If the same instruction has multiple defs of Reg,</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LR.createDeadDef() will deduplicate.</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>2.95M</pre></td><td class='code'><pre>  for (MachineOperand &amp;MO : MRI-&gt;def_operands(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.65M</span>, <span class='None'>False</span>: <span class='covered-line'>2.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>1.65M</pre></td><td class='code'><pre>    createDeadDef(*Indexes, *Alloc, LR, MO);</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>2.95M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveIntervalCalc::extendToUses(LiveRange &amp;LR, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>10.0M</pre></td><td class='code'><pre>                                    LaneBitmask Mask, LiveInterval *LI) {</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>10.0M</pre></td><td class='code'><pre>  const MachineRegisterInfo *MRI = getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>10.0M</pre></td><td class='code'><pre>  SlotIndexes *Indexes = getIndexes();</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>10.0M</pre></td><td class='code'><pre>  SmallVector&lt;SlotIndex, 4&gt; Undefs;</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>10.0M</pre></td><td class='code'><pre>  if (LI != nullptr)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02M</span>, <span class='None'>False</span>: <span class='covered-line'>9.04M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>    LI-&gt;computeSubRangeUndefs(Undefs, Mask, *MRI, *Indexes);</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Visit all operands that read Reg. This may include partial defs.</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>10.0M</pre></td><td class='code'><pre>  bool IsSubRange = !Mask.all();</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>10.0M</pre></td><td class='code'><pre>  const TargetRegisterInfo &amp;TRI = *MRI-&gt;getTargetRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>25.6M</pre></td><td class='code'><pre>  for (MachineOperand &amp;MO : MRI-&gt;reg_nodbg_operands(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L146' href='#L146'><span>146:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.6M</span>, <span class='None'>False</span>: <span class='covered-line'>10.0M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Clear all kill flags. They will be reinserted after register allocation</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // by LiveIntervals::addKillFlags().</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>25.6M</pre></td><td class='code'><pre>    if (MO.isUse())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.6M</span>, <span class='None'>False</span>: <span class='covered-line'>11.0M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>14.6M</pre></td><td class='code'><pre>      MO.setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // MO::readsReg returns &quot;true&quot; for subregister defs. This is for keeping</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // liveness of the entire register (i.e. for the main range of the live</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // interval). For subranges, definitions of non-overlapping subregisters</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // do not count as uses.</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>25.6M</pre></td><td class='code'><pre>    if (!MO.readsReg() || <div class='tooltip'>(<span class='tooltip-content'>16.2M</span></div><div class='tooltip'>IsSubRange<span class='tooltip-content'>16.2M</span></div> &amp;&amp; <div class='tooltip'>MO.isDef()<span class='tooltip-content'>3.54M</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.40M</span>, <span class='None'>False</span>: <span class='covered-line'>16.2M</span>]
  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.54M</span>, <span class='None'>False</span>: <span class='covered-line'>12.6M</span>]
  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49M</span>, <span class='None'>False</span>: <span class='covered-line'>2.04M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L155'><span>155:9</span></a></span>) to (<span class='line-number'><a href='#L155'><span>155:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (155:9)
     Condition C2 --> (155:28)
     Condition C3 --> (155:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>10.9M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>14.7M</pre></td><td class='code'><pre>    unsigned SubReg = MO.getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>14.7M</pre></td><td class='code'><pre>    if (SubReg != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.26M</span>, <span class='None'>False</span>: <span class='covered-line'>12.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>2.26M</pre></td><td class='code'><pre>      LaneBitmask SLM = TRI.getSubRegIndexLaneMask(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>2.26M</pre></td><td class='code'><pre>      if (MO.isDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>311k</span>, <span class='None'>False</span>: <span class='covered-line'>1.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>311k</pre></td><td class='code'><pre>        SLM = ~SLM;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Ignore uses not reading the current (sub)range.</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>2.26M</pre></td><td class='code'><pre>      if ((SLM &amp; Mask).none())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15M</span>, <span class='None'>False</span>: <span class='covered-line'>1.11M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>1.15M</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>2.26M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Determine the actual place of the use.</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>    const MachineInstr *MI = MO.getParent();</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>    unsigned OpNo = (&amp;MO - &amp;MI-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>    SlotIndex UseIdx;</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>    if (MI-&gt;isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.2k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>      assert(!MO.isDef() &amp;&amp; &quot;Cannot handle PHI def of partial register.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The actual place where a phi operand is used is the end of the pred</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // MBB. PHI operands are paired: (Reg, PredMBB).</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>      UseIdx = Indexes-&gt;getMBBEndIdx(MI-&gt;getOperand(OpNo + 1).getMBB());</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check for early-clobber redefs.</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>      bool isEarlyClobber = false;</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>      unsigned DefIdx;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>      if (MO.isDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>311k</span>, <span class='None'>False</span>: <span class='covered-line'>13.2M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>311k</pre></td><td class='code'><pre>        isEarlyClobber = MO.isEarlyClobber();</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>13.2M</pre></td><td class='code'><pre>      else if (MI-&gt;isRegTiedToDefOperand(OpNo, &amp;DefIdx)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L183' href='#L183'><span>183:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>466k</span>, <span class='None'>False</span>: <span class='covered-line'>12.7M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // FIXME: This would be a lot easier if tied early-clobber uses also</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // had an early-clobber flag.</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>466k</pre></td><td class='code'><pre>        isEarlyClobber = MI-&gt;getOperand(DefIdx).isEarlyClobber();</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>466k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>      UseIdx = Indexes-&gt;getInstructionIndex(*MI).getRegSlot(isEarlyClobber);</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // MI is reading Reg. We may have visited MI before if it happens to be</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // reading Reg multiple times. That is OK, extend() is idempotent.</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>    extend(LR, UseIdx, Reg, Undefs);</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>13.5M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>10.0M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>