[options]
isa rv32imc

[csrs]
mcycle
minstret

[depth]
insn           15
reg      15    20
pc_fwd   10    30
pc_bwd   10    30
liveness 1  10 30
unique   1  10 30
causal   10    20
csrw           30

[script-sources]
read_verilog -sv @basedir@/../wrapper.v
read_verilog -sv @basedir@/../../riscv.v
read_verilog -sv @basedir@/../../decoder.v
read_verilog -sv @basedir@/../../alu.v

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define RISCV_FORMAL_ALTOPS

[defines liveness]
`define RISCV_FAIRNESS
