Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 24 11:33:44 2024
| Host         : yannos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                        Violations  
---------  --------  ---------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay      135         
TIMING-46  Warning   Multicycle path with tied CE pins  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (134)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (134)
---------------------------------
 There are 134 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                 1023        0.035        0.000                      0                 1023        3.570        0.000                       0                   420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 4.820}        9.641           103.724         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.012        0.000                      0                 1023        0.035        0.000                      0                 1023        3.570        0.000                       0                   420  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.570ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/PC/d_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.641ns  (CLK rise@9.641ns - CLK rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.934ns (33.867%)  route 5.729ns (66.133%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 14.796 - 9.641 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.791     8.507 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/O[2]
                         net (fo=1, routed)           0.773     9.279    DataPath_MultiCycle/IRrg/SrcB_integer0[3]
    SLICE_X103Y77        LUT6 (Prop_lut6_I5_O)        0.302     9.581 r  DataPath_MultiCycle/IRrg/sum0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.581    DataPath_MultiCycle/ALUblock/AddSub/add/S[3]
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.982    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.204 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__0/O[0]
                         net (fo=1, routed)           0.698    10.903    DataPath_MultiCycle/IRrg/S_0[4]
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.299    11.202 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.713    11.915    DataPath_MultiCycle/IRrg/ALUResult_OBUF[4]_inst_i_3_n_0
    SLICE_X106Y73        LUT5 (Prop_lut5_I1_O)        0.124    12.039 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[4]_inst_i_1/O
                         net (fo=5, routed)           0.481    12.521    DataPath_MultiCycle/IRrg/d_out_reg[7]_rep_rep_0[4]
    SLICE_X111Y72        LUT6 (Prop_lut6_I0_O)        0.124    12.645 r  DataPath_MultiCycle/IRrg/d_out[4]_i_1__0/O
                         net (fo=2, routed)           1.549    14.194    DataPath_MultiCycle/PC/d_out_reg[31]_0[4]
    OLOGIC_X1Y34         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.641     9.641 r  
    Y9                                                0.000     9.641 r  CLK (IN)
                         net (fo=0)                   0.000     9.641    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.061 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.033    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.124 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.672    14.796    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y34         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[4]/C
                         clock pessimism              0.280    15.075    
                         clock uncertainty           -0.035    15.040    
    OLOGIC_X1Y34         FDRE (Setup_fdre_C_D)       -0.834    14.206    DataPath_MultiCycle/PC/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.206    
                         arrival time                         -14.194    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/PC/d_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.641ns  (CLK rise@9.641ns - CLK rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 2.853ns (33.515%)  route 5.660ns (66.485%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 14.796 - 9.641 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.689     8.405 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/O[0]
                         net (fo=1, routed)           0.528     8.933    DataPath_MultiCycle/IRrg/SrcB_integer0[1]
    SLICE_X103Y77        LUT6 (Prop_lut6_I5_O)        0.299     9.232 r  DataPath_MultiCycle/IRrg/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.232    DataPath_MultiCycle/ALUblock/AddSub/add/S[1]
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.872 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry/O[3]
                         net (fo=1, routed)           0.306    10.177    DataPath_MultiCycle/IRrg/S_0[3]
    SLICE_X102Y76        LUT6 (Prop_lut6_I3_O)        0.306    10.483 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.629    11.113    DataPath_MultiCycle/IRrg/ALUResult_OBUF[3]_inst_i_3_n_0
    SLICE_X101Y73        LUT5 (Prop_lut5_I1_O)        0.124    11.237 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.948    12.185    DataPath_MultiCycle/IRrg/d_out_reg[7]_rep_rep_0[3]
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.124    12.309 r  DataPath_MultiCycle/IRrg/d_out[3]_i_1__0/O
                         net (fo=2, routed)           1.734    14.043    DataPath_MultiCycle/PC/d_out_reg[31]_0[3]
    OLOGIC_X1Y33         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.641     9.641 r  
    Y9                                                0.000     9.641 r  CLK (IN)
                         net (fo=0)                   0.000     9.641    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.061 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.033    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.124 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.672    14.796    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y33         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[3]/C
                         clock pessimism              0.280    15.075    
                         clock uncertainty           -0.035    15.040    
    OLOGIC_X1Y33         FDRE (Setup_fdre_C_D)       -0.834    14.206    DataPath_MultiCycle/PC/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.206    
                         arrival time                         -14.043    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/PC/d_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.641ns  (CLK rise@9.641ns - CLK rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 3.050ns (36.128%)  route 5.392ns (63.872%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 14.797 - 9.641 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.791     8.507 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/O[2]
                         net (fo=1, routed)           0.773     9.279    DataPath_MultiCycle/IRrg/SrcB_integer0[3]
    SLICE_X103Y77        LUT6 (Prop_lut6_I5_O)        0.302     9.581 r  DataPath_MultiCycle/IRrg/sum0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.581    DataPath_MultiCycle/ALUblock/AddSub/add/S[3]
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.982    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__0/O[1]
                         net (fo=1, routed)           0.650    10.967    DataPath_MultiCycle/IRrg/S_0[5]
    SLICE_X104Y74        LUT6 (Prop_lut6_I3_O)        0.303    11.270 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.286    11.556    DataPath_MultiCycle/IRrg/ALUResult_OBUF[5]_inst_i_3_n_0
    SLICE_X104Y74        LUT5 (Prop_lut5_I1_O)        0.124    11.680 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.598    12.278    DataPath_MultiCycle/IRrg/d_out_reg[7]_rep_rep_0[5]
    SLICE_X110Y72        LUT6 (Prop_lut6_I0_O)        0.124    12.402 r  DataPath_MultiCycle/IRrg/d_out[5]_i_1__0/O
                         net (fo=2, routed)           1.570    13.973    DataPath_MultiCycle/PC/d_out_reg[31]_0[5]
    OLOGIC_X1Y35         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.641     9.641 r  
    Y9                                                0.000     9.641 r  CLK (IN)
                         net (fo=0)                   0.000     9.641    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.061 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.033    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.124 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.673    14.797    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y35         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[5]/C
                         clock pessimism              0.280    15.076    
                         clock uncertainty           -0.035    15.041    
    OLOGIC_X1Y35         FDRE (Setup_fdre_C_D)       -0.834    14.207    DataPath_MultiCycle/PC/d_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.207    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/PC/d_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.641ns  (CLK rise@9.641ns - CLK rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 2.954ns (35.081%)  route 5.466ns (64.919%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 14.797 - 9.641 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.791     8.507 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/O[2]
                         net (fo=1, routed)           0.773     9.279    DataPath_MultiCycle/IRrg/SrcB_integer0[3]
    SLICE_X103Y77        LUT6 (Prop_lut6_I5_O)        0.302     9.581 r  DataPath_MultiCycle/IRrg/sum0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.581    DataPath_MultiCycle/ALUblock/AddSub/add/S[3]
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.982    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.221 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__0/O[2]
                         net (fo=1, routed)           0.572    10.793    DataPath_MultiCycle/IRrg/S_0[6]
    SLICE_X104Y75        LUT6 (Prop_lut6_I3_O)        0.302    11.095 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.572    11.667    DataPath_MultiCycle/IRrg/ALUResult_OBUF[6]_inst_i_3_n_0
    SLICE_X106Y74        LUT5 (Prop_lut5_I1_O)        0.124    11.791 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.471    12.262    DataPath_MultiCycle/IRrg/d_out_reg[7]_rep_rep_0[6]
    SLICE_X111Y73        LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  DataPath_MultiCycle/IRrg/d_out[6]_i_1__0/O
                         net (fo=2, routed)           1.564    13.951    DataPath_MultiCycle/PC/d_out_reg[31]_0[6]
    OLOGIC_X1Y36         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.641     9.641 r  
    Y9                                                0.000     9.641 r  CLK (IN)
                         net (fo=0)                   0.000     9.641    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.061 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.033    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.124 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.673    14.797    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y36         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[6]/C
                         clock pessimism              0.280    15.076    
                         clock uncertainty           -0.035    15.041    
    OLOGIC_X1Y36         FDRE (Setup_fdre_C_D)       -0.834    14.207    DataPath_MultiCycle/PC/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.207    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/CPSR/d_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.641ns  (CLK rise@9.641ns - CLK rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 4.408ns (47.287%)  route 4.914ns (52.713%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 14.797 - 9.641 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.845    DataPath_MultiCycle/IRrg/sum0_carry__2_i_5_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.959    DataPath_MultiCycle/IRrg/sum0_carry__3_i_5_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.272 r  DataPath_MultiCycle/IRrg/sum0_carry__4_i_5/O[3]
                         net (fo=1, routed)           0.772    10.043    DataPath_MultiCycle/IRrg/SrcB_integer0[24]
    SLICE_X103Y83        LUT6 (Prop_lut6_I5_O)        0.306    10.349 r  DataPath_MultiCycle/IRrg/sum0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    10.349    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[24]_inst_i_3[0]
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.881 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.881    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.194 f  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.520    11.714    DataPath_MultiCycle/IRrg/S_0[31]
    SLICE_X104Y79        LUT6 (Prop_lut6_I3_O)        0.306    12.020 f  DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.663    12.684    DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_3_n_0
    SLICE_X104Y79        LUT3 (Prop_lut3_I1_O)        0.148    12.832 f  DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           0.584    13.415    DataPath_MultiCycle/IRrg/d_out_reg[7]_rep_rep_0[31]
    SLICE_X106Y77        LUT4 (Prop_lut4_I0_O)        0.328    13.743 r  DataPath_MultiCycle/IRrg/d_out[2]_i_8/O
                         net (fo=1, routed)           0.290    14.033    DataPath_MultiCycle/IRrg/d_out[2]_i_8_n_0
    SLICE_X107Y76        LUT6 (Prop_lut6_I5_O)        0.124    14.157 r  DataPath_MultiCycle/IRrg/d_out[2]_i_3/O
                         net (fo=1, routed)           0.571    14.728    DataPath_MultiCycle/IRrg/d_out[2]_i_3_n_0
    SLICE_X110Y76        LUT6 (Prop_lut6_I5_O)        0.124    14.852 r  DataPath_MultiCycle/IRrg/d_out[2]_i_1__1/O
                         net (fo=1, routed)           0.000    14.852    DataPath_MultiCycle/CPSR/D[2]
    SLICE_X110Y76        FDRE                                         r  DataPath_MultiCycle/CPSR/d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.641     9.641 r  
    Y9                                                0.000     9.641 r  CLK (IN)
                         net (fo=0)                   0.000     9.641    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.061 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.033    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.124 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.674    14.797    DataPath_MultiCycle/CPSR/CLK_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  DataPath_MultiCycle/CPSR/d_out_reg[2]/C
                         clock pessimism              0.394    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.029    15.185    DataPath_MultiCycle/CPSR/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -14.852    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/PC/d_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.641ns  (CLK rise@9.641ns - CLK rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 3.032ns (36.544%)  route 5.265ns (63.456%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 14.800 - 9.641 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.791     8.507 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/O[2]
                         net (fo=1, routed)           0.773     9.279    DataPath_MultiCycle/IRrg/SrcB_integer0[3]
    SLICE_X103Y77        LUT6 (Prop_lut6_I5_O)        0.302     9.581 r  DataPath_MultiCycle/IRrg/sum0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.581    DataPath_MultiCycle/ALUblock/AddSub/add/S[3]
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.982    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.295 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__0/O[3]
                         net (fo=1, routed)           0.701    10.996    DataPath_MultiCycle/IRrg/S_0[7]
    SLICE_X101Y74        LUT6 (Prop_lut6_I3_O)        0.306    11.302 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.149    11.451    DataPath_MultiCycle/IRrg/ALUResult_OBUF[7]_inst_i_3_n_0
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.124    11.575 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.743    12.318    DataPath_MultiCycle/IRrg/d_out_reg[7]_rep_rep_0[7]
    SLICE_X107Y72        LUT6 (Prop_lut6_I0_O)        0.124    12.442 r  DataPath_MultiCycle/IRrg/d_out[7]_i_1__0/O
                         net (fo=2, routed)           1.385    13.827    DataPath_MultiCycle/PC/d_out_reg[31]_0[7]
    OLOGIC_X1Y37         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.641     9.641 r  
    Y9                                                0.000     9.641 r  CLK (IN)
                         net (fo=0)                   0.000     9.641    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.061 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.033    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.124 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.676    14.800    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y37         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[7]/C
                         clock pessimism              0.280    15.079    
                         clock uncertainty           -0.035    15.044    
    OLOGIC_X1Y37         FDRE (Setup_fdre_C_D)       -0.834    14.210    DataPath_MultiCycle/PC/d_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/PC/d_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.641ns  (CLK rise@9.641ns - CLK rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 2.789ns (33.694%)  route 5.488ns (66.306%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 14.795 - 9.641 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.689     8.405 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/O[0]
                         net (fo=1, routed)           0.528     8.933    DataPath_MultiCycle/IRrg/SrcB_integer0[1]
    SLICE_X103Y77        LUT6 (Prop_lut6_I5_O)        0.299     9.232 r  DataPath_MultiCycle/IRrg/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.232    DataPath_MultiCycle/ALUblock/AddSub/add/S[1]
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.812 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry/O[2]
                         net (fo=1, routed)           0.447    10.259    DataPath_MultiCycle/IRrg/S_0[2]
    SLICE_X102Y75        LUT6 (Prop_lut6_I3_O)        0.302    10.561 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.502    11.063    DataPath_MultiCycle/IRrg/ALUResult_OBUF[2]_inst_i_3_n_0
    SLICE_X100Y74        LUT5 (Prop_lut5_I1_O)        0.124    11.187 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           0.906    12.094    DataPath_MultiCycle/IRrg/d_out_reg[7]_rep_rep_0[2]
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.124    12.218 r  DataPath_MultiCycle/IRrg/d_out[2]_i_1__0/O
                         net (fo=2, routed)           1.590    13.808    DataPath_MultiCycle/PC/d_out_reg[31]_0[2]
    OLOGIC_X1Y32         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.641     9.641 r  
    Y9                                                0.000     9.641 r  CLK (IN)
                         net (fo=0)                   0.000     9.641    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.061 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.033    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.124 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.671    14.795    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y32         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[2]/C
                         clock pessimism              0.280    15.074    
                         clock uncertainty           -0.035    15.039    
    OLOGIC_X1Y32         FDRE (Setup_fdre_C_D)       -0.834    14.205    DataPath_MultiCycle/PC/d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/CPSR/d_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.641ns  (CLK rise@9.641ns - CLK rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 3.832ns (46.413%)  route 4.424ns (53.587%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 14.794 - 9.641 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.845    DataPath_MultiCycle/IRrg/sum0_carry__2_i_5_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.959    DataPath_MultiCycle/IRrg/sum0_carry__3_i_5_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.272 r  DataPath_MultiCycle/IRrg/sum0_carry__4_i_5/O[3]
                         net (fo=1, routed)           0.772    10.043    DataPath_MultiCycle/IRrg/SrcB_integer0[24]
    SLICE_X103Y83        LUT6 (Prop_lut6_I5_O)        0.306    10.349 r  DataPath_MultiCycle/IRrg/sum0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    10.349    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[24]_inst_i_3[0]
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.881 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.881    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.194 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.520    11.714    DataPath_MultiCycle/IRrg/S_0[31]
    SLICE_X104Y79        LUT6 (Prop_lut6_I3_O)        0.306    12.020 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.663    12.684    DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_3_n_0
    SLICE_X104Y79        LUT3 (Prop_lut3_I1_O)        0.148    12.832 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           0.955    13.787    DataPath_MultiCycle/CPSR/D[3]
    SLICE_X109Y76        FDRE                                         r  DataPath_MultiCycle/CPSR/d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.641     9.641 r  
    Y9                                                0.000     9.641 r  CLK (IN)
                         net (fo=0)                   0.000     9.641    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.061 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.033    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.124 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.671    14.794    DataPath_MultiCycle/CPSR/CLK_IBUF_BUFG
    SLICE_X109Y76        FDRE                                         r  DataPath_MultiCycle/CPSR/d_out_reg[3]/C
                         clock pessimism              0.394    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X109Y76        FDRE (Setup_fdre_C_D)       -0.307    14.846    DataPath_MultiCycle/CPSR/d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/PC/d_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.641ns  (CLK rise@9.641ns - CLK rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 4.160ns (49.784%)  route 4.196ns (50.216%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 14.802 - 9.641 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.845    DataPath_MultiCycle/IRrg/sum0_carry__2_i_5_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.959    DataPath_MultiCycle/IRrg/sum0_carry__3_i_5_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.272 r  DataPath_MultiCycle/IRrg/sum0_carry__4_i_5/O[3]
                         net (fo=1, routed)           0.772    10.043    DataPath_MultiCycle/IRrg/SrcB_integer0[24]
    SLICE_X103Y83        LUT6 (Prop_lut6_I5_O)        0.306    10.349 r  DataPath_MultiCycle/IRrg/sum0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    10.349    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[24]_inst_i_3[0]
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.881 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.881    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.194 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.520    11.714    DataPath_MultiCycle/IRrg/S_0[31]
    SLICE_X104Y79        LUT6 (Prop_lut6_I3_O)        0.306    12.020 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.663    12.684    DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_3_n_0
    SLICE_X104Y79        LUT3 (Prop_lut3_I1_O)        0.148    12.832 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           0.727    13.558    DataPath_MultiCycle/IRrg/d_out_reg[7]_rep_rep_0[31]
    SLICE_X111Y81        LUT6 (Prop_lut6_I0_O)        0.328    13.886 r  DataPath_MultiCycle/IRrg/d_out[31]_i_2__0/O
                         net (fo=1, routed)           0.000    13.886    DataPath_MultiCycle/PC/d_out_reg[31]_0[31]
    SLICE_X111Y81        FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.641     9.641 r  
    Y9                                                0.000     9.641 r  CLK (IN)
                         net (fo=0)                   0.000     9.641    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.061 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.033    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.124 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.679    14.802    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[31]/C
                         clock pessimism              0.394    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X111Y81        FDRE (Setup_fdre_C_D)        0.029    15.190    DataPath_MultiCycle/PC/d_out_reg[31]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/Srg/d_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.641ns  (CLK rise@9.641ns - CLK rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 3.694ns (45.422%)  route 4.439ns (54.578%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 14.799 - 9.641 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.845    DataPath_MultiCycle/IRrg/sum0_carry__2_i_5_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.158 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_5/O[3]
                         net (fo=1, routed)           0.772     9.929    DataPath_MultiCycle/IRrg/SrcB_integer0[20]
    SLICE_X103Y82        LUT6 (Prop_lut6_I5_O)        0.306    10.235 r  DataPath_MultiCycle/IRrg/sum0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    10.235    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[20]_inst_i_3[0]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.767 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.767    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.080 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5/O[3]
                         net (fo=1, routed)           0.609    11.689    DataPath_MultiCycle/IRrg/S_0[27]
    SLICE_X102Y80        LUT2 (Prop_lut2_I1_O)        0.306    11.995 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[27]_inst_i_5/O
                         net (fo=1, routed)           0.584    12.579    DataPath_MultiCycle/IRrg/ALUResult_OBUF[27]_inst_i_5_n_0
    SLICE_X101Y79        LUT6 (Prop_lut6_I3_O)        0.124    12.703 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.960    13.663    DataPath_MultiCycle/Srg/ALUResult_OBUF[27]
    SLICE_X106Y81        FDRE                                         r  DataPath_MultiCycle/Srg/d_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.641     9.641 r  
    Y9                                                0.000     9.641 r  CLK (IN)
                         net (fo=0)                   0.000     9.641    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.061 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.033    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.124 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.676    14.799    DataPath_MultiCycle/Srg/CLK_IBUF_BUFG
    SLICE_X106Y81        FDRE                                         r  DataPath_MultiCycle/Srg/d_out_reg[27]/C
                         clock pessimism              0.394    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X106Y81        FDRE (Setup_fdre_C_D)       -0.081    15.077    DataPath_MultiCycle/Srg/d_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  1.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 DataPath_MultiCycle/WDrg/d_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/DataMemory/RAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.597     1.544    DataPath_MultiCycle/WDrg/CLK_IBUF_BUFG
    SLICE_X105Y75        FDRE                                         r  DataPath_MultiCycle/WDrg/d_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDRE (Prop_fdre_C_Q)         0.141     1.685 r  DataPath_MultiCycle/WDrg/d_out_reg[10]/Q
                         net (fo=1, routed)           0.109     1.794    DataPath_MultiCycle/DataMemory/RAM_reg_0[10]
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.911     2.106    DataPath_MultiCycle/DataMemory/CLK_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/CLKARDCLK
                         clock pessimism             -0.502     1.603    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.758    DataPath_MultiCycle/DataMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 DataPath_MultiCycle/WDrg/d_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/DataMemory/RAM_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.597     1.544    DataPath_MultiCycle/WDrg/CLK_IBUF_BUFG
    SLICE_X104Y75        FDRE                                         r  DataPath_MultiCycle/WDrg/d_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDRE (Prop_fdre_C_Q)         0.164     1.708 r  DataPath_MultiCycle/WDrg/d_out_reg[27]/Q
                         net (fo=1, routed)           0.108     1.816    DataPath_MultiCycle/DataMemory/RAM_reg_0[27]
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.908     2.103    DataPath_MultiCycle/DataMemory/CLK_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.502     1.600    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.755    DataPath_MultiCycle/DataMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 DataPath_MultiCycle/WDrg/d_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/DataMemory/RAM_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.598     1.545    DataPath_MultiCycle/WDrg/CLK_IBUF_BUFG
    SLICE_X104Y76        FDRE                                         r  DataPath_MultiCycle/WDrg/d_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDRE (Prop_fdre_C_Q)         0.164     1.709 r  DataPath_MultiCycle/WDrg/d_out_reg[22]/Q
                         net (fo=1, routed)           0.108     1.817    DataPath_MultiCycle/DataMemory/RAM_reg_0[22]
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.908     2.103    DataPath_MultiCycle/DataMemory/CLK_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.502     1.600    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.755    DataPath_MultiCycle/DataMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DataPath_MultiCycle/WDrg/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/DataMemory/RAM_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.239%)  route 0.112ns (46.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.597     1.544    DataPath_MultiCycle/WDrg/CLK_IBUF_BUFG
    SLICE_X105Y75        FDRE                                         r  DataPath_MultiCycle/WDrg/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDRE (Prop_fdre_C_Q)         0.128     1.672 r  DataPath_MultiCycle/WDrg/d_out_reg[3]/Q
                         net (fo=1, routed)           0.112     1.784    DataPath_MultiCycle/DataMemory/RAM_reg_0[3]
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.911     2.106    DataPath_MultiCycle/DataMemory/CLK_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/CLKARDCLK
                         clock pessimism             -0.502     1.603    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.101     1.704    DataPath_MultiCycle/DataMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DataPath_MultiCycle/WDrg/d_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/DataMemory/RAM_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.922%)  route 0.135ns (45.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.598     1.545    DataPath_MultiCycle/WDrg/CLK_IBUF_BUFG
    SLICE_X104Y76        FDRE                                         r  DataPath_MultiCycle/WDrg/d_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDRE (Prop_fdre_C_Q)         0.164     1.709 r  DataPath_MultiCycle/WDrg/d_out_reg[18]/Q
                         net (fo=1, routed)           0.135     1.844    DataPath_MultiCycle/DataMemory/RAM_reg_0[18]
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.908     2.103    DataPath_MultiCycle/DataMemory/CLK_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.502     1.600    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.755    DataPath_MultiCycle/DataMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DataPath_MultiCycle/WDrg/d_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/DataMemory/RAM_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.429%)  route 0.163ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.600     1.547    DataPath_MultiCycle/WDrg/CLK_IBUF_BUFG
    SLICE_X105Y77        FDRE                                         r  DataPath_MultiCycle/WDrg/d_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  DataPath_MultiCycle/WDrg/d_out_reg[25]/Q
                         net (fo=1, routed)           0.163     1.851    DataPath_MultiCycle/DataMemory/RAM_reg_0[25]
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.908     2.103    DataPath_MultiCycle/DataMemory/CLK_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.502     1.600    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.755    DataPath_MultiCycle/DataMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 DataPath_MultiCycle/WDrg/d_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/DataMemory/RAM_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.465%)  route 0.169ns (54.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.600     1.547    DataPath_MultiCycle/WDrg/CLK_IBUF_BUFG
    SLICE_X105Y77        FDRE                                         r  DataPath_MultiCycle/WDrg/d_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  DataPath_MultiCycle/WDrg/d_out_reg[15]/Q
                         net (fo=1, routed)           0.169     1.857    DataPath_MultiCycle/DataMemory/RAM_reg_0[15]
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.911     2.106    DataPath_MultiCycle/DataMemory/CLK_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/CLKARDCLK
                         clock pessimism             -0.502     1.603    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.758    DataPath_MultiCycle/DataMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DataPath_MultiCycle/WDrg/d_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/DataMemory/RAM_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.355%)  route 0.162ns (49.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.598     1.545    DataPath_MultiCycle/WDrg/CLK_IBUF_BUFG
    SLICE_X104Y76        FDRE                                         r  DataPath_MultiCycle/WDrg/d_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDRE (Prop_fdre_C_Q)         0.164     1.709 r  DataPath_MultiCycle/WDrg/d_out_reg[13]/Q
                         net (fo=1, routed)           0.162     1.871    DataPath_MultiCycle/DataMemory/RAM_reg_0[13]
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.911     2.106    DataPath_MultiCycle/DataMemory/CLK_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/CLKARDCLK
                         clock pessimism             -0.502     1.603    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.758    DataPath_MultiCycle/DataMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 DataPath_MultiCycle/WDrg/d_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/DataMemory/RAM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.939%)  route 0.187ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.598     1.545    DataPath_MultiCycle/WDrg/CLK_IBUF_BUFG
    SLICE_X105Y76        FDRE                                         r  DataPath_MultiCycle/WDrg/d_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDRE (Prop_fdre_C_Q)         0.141     1.686 r  DataPath_MultiCycle/WDrg/d_out_reg[0]/Q
                         net (fo=1, routed)           0.187     1.873    DataPath_MultiCycle/DataMemory/RAM_reg_0[0]
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.911     2.106    DataPath_MultiCycle/DataMemory/CLK_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/CLKARDCLK
                         clock pessimism             -0.502     1.603    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.758    DataPath_MultiCycle/DataMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DataPath_MultiCycle/WDrg/d_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            DataPath_MultiCycle/DataMemory/RAM_reg/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.116%)  route 0.202ns (58.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.600     1.547    DataPath_MultiCycle/WDrg/CLK_IBUF_BUFG
    SLICE_X105Y77        FDRE                                         r  DataPath_MultiCycle/WDrg/d_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y77        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  DataPath_MultiCycle/WDrg/d_out_reg[16]/Q
                         net (fo=1, routed)           0.202     1.890    DataPath_MultiCycle/DataMemory/RAM_reg_0[16]
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.911     2.106    DataPath_MultiCycle/DataMemory/CLK_IBUF_BUFG
    RAMB18_X5Y30         RAMB18E1                                     r  DataPath_MultiCycle/DataMemory/RAM_reg/CLKARDCLK
                         clock pessimism             -0.502     1.603    
    RAMB18_X5Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                      0.155     1.758    DataPath_MultiCycle/DataMemory/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.820 }
Period(ns):         9.641
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.641       6.697      RAMB18_X5Y30   DataPath_MultiCycle/DataMemory/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.641       6.697      RAMB18_X5Y30   DataPath_MultiCycle/DataMemory/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.641       7.486      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.474         9.641       8.167      OLOGIC_X1Y114  DataPath_MultiCycle/Brg/d_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         9.641       8.167      OLOGIC_X1Y124  DataPath_MultiCycle/Brg/d_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         9.641       8.167      OLOGIC_X1Y125  DataPath_MultiCycle/Brg/d_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         9.641       8.167      OLOGIC_X1Y126  DataPath_MultiCycle/Brg/d_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.474         9.641       8.167      OLOGIC_X1Y127  DataPath_MultiCycle/Brg/d_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.474         9.641       8.167      OLOGIC_X1Y128  DataPath_MultiCycle/Brg/d_out_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.474         9.641       8.167      OLOGIC_X1Y129  DataPath_MultiCycle/Brg/d_out_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.821       3.571      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.821       3.571      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.821       3.571      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.821       3.571      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.821       3.571      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.821       3.571      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.821       3.571      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.821       3.571      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.821       3.571      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.821       3.571      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.820       3.570      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.820       3.570      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.820       3.570      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.820       3.570      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.820       3.570      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.820       3.570      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.820       3.570      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.820       3.570      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.820       3.570      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.820       3.570      SLICE_X108Y74  DataPath_MultiCycle/RegisterFile/rf/RF_reg_r1_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            ALUResult[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.419ns  (logic 6.290ns (50.645%)  route 6.129ns (49.355%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.845    DataPath_MultiCycle/IRrg/sum0_carry__2_i_5_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.158 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_5/O[3]
                         net (fo=1, routed)           0.772     9.929    DataPath_MultiCycle/IRrg/SrcB_integer0[20]
    SLICE_X103Y82        LUT6 (Prop_lut6_I5_O)        0.306    10.235 r  DataPath_MultiCycle/IRrg/sum0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    10.235    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[20]_inst_i_3[0]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.767 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.767    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.080 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5/O[3]
                         net (fo=1, routed)           0.609    11.689    DataPath_MultiCycle/IRrg/S_0[27]
    SLICE_X102Y80        LUT2 (Prop_lut2_I1_O)        0.306    11.995 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[27]_inst_i_5/O
                         net (fo=1, routed)           0.584    12.579    DataPath_MultiCycle/IRrg/ALUResult_OBUF[27]_inst_i_5_n_0
    SLICE_X101Y79        LUT6 (Prop_lut6_I3_O)        0.124    12.703 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           2.651    15.354    ALUResult_OBUF[27]
    K20                  OBUF (Prop_obuf_I_O)         2.596    17.949 r  ALUResult_OBUF[27]_inst/O
                         net (fo=0)                   0.000    17.949    ALUResult[27]
    K20                                                               r  ALUResult[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            ALUResult[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.333ns  (logic 6.637ns (53.817%)  route 5.696ns (46.183%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.845    DataPath_MultiCycle/IRrg/sum0_carry__2_i_5_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.959    DataPath_MultiCycle/IRrg/sum0_carry__3_i_5_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.272 r  DataPath_MultiCycle/IRrg/sum0_carry__4_i_5/O[3]
                         net (fo=1, routed)           0.772    10.043    DataPath_MultiCycle/IRrg/SrcB_integer0[24]
    SLICE_X103Y83        LUT6 (Prop_lut6_I5_O)        0.306    10.349 r  DataPath_MultiCycle/IRrg/sum0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    10.349    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[24]_inst_i_3[0]
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.881 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.881    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.194 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__6/O[3]
                         net (fo=2, routed)           0.520    11.714    DataPath_MultiCycle/IRrg/S_0[31]
    SLICE_X104Y79        LUT6 (Prop_lut6_I3_O)        0.306    12.020 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.663    12.684    DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_3_n_0
    SLICE_X104Y79        LUT3 (Prop_lut3_I1_O)        0.148    12.832 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           2.226    15.058    ALUResult_OBUF[31]
    K21                  OBUF (Prop_obuf_I_O)         2.805    17.863 r  ALUResult_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.863    ALUResult[31]
    K21                                                               r  ALUResult[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            ALUResult[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.278ns  (logic 6.442ns (52.464%)  route 5.836ns (47.536%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.845    DataPath_MultiCycle/IRrg/sum0_carry__2_i_5_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.158 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_5/O[3]
                         net (fo=1, routed)           0.772     9.929    DataPath_MultiCycle/IRrg/SrcB_integer0[20]
    SLICE_X103Y82        LUT6 (Prop_lut6_I5_O)        0.306    10.235 r  DataPath_MultiCycle/IRrg/sum0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    10.235    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[20]_inst_i_3[0]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.767 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.767    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.101 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5/O[1]
                         net (fo=1, routed)           0.311    11.412    DataPath_MultiCycle/IRrg/S_0[25]
    SLICE_X104Y83        LUT3 (Prop_lut3_I0_O)        0.303    11.715 f  DataPath_MultiCycle/IRrg/ALUResult_OBUF[25]_inst_i_7/O
                         net (fo=1, routed)           0.439    12.154    DataPath_MultiCycle/IRrg/ALUResult_OBUF[25]_inst_i_7_n_0
    SLICE_X105Y80        LUT6 (Prop_lut6_I1_O)        0.124    12.278 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.416    12.695    DataPath_MultiCycle/IRrg/ALUResult_OBUF[25]_inst_i_3_n_0
    SLICE_X104Y79        LUT3 (Prop_lut3_I2_O)        0.124    12.819 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[25]_inst_i_1/O
                         net (fo=4, routed)           2.384    15.203    ALUResult_OBUF[25]
    L19                  OBUF (Prop_obuf_I_O)         2.606    17.808 r  ALUResult_OBUF[25]_inst/O
                         net (fo=0)                   0.000    17.808    ALUResult[25]
    L19                                                               r  ALUResult[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            ALUResult[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.028ns  (logic 6.424ns (53.412%)  route 5.604ns (46.588%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.845    DataPath_MultiCycle/IRrg/sum0_carry__2_i_5_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.959    DataPath_MultiCycle/IRrg/sum0_carry__3_i_5_n_0
    SLICE_X103Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.272 r  DataPath_MultiCycle/IRrg/sum0_carry__4_i_5/O[3]
                         net (fo=1, routed)           0.772    10.043    DataPath_MultiCycle/IRrg/SrcB_integer0[24]
    SLICE_X103Y83        LUT6 (Prop_lut6_I5_O)        0.306    10.349 r  DataPath_MultiCycle/IRrg/sum0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    10.349    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[24]_inst_i_3[0]
    SLICE_X103Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.881 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.881    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.215 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__6/O[1]
                         net (fo=1, routed)           0.632    11.848    DataPath_MultiCycle/IRrg/S_0[29]
    SLICE_X102Y79        LUT6 (Prop_lut6_I0_O)        0.303    12.151 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[29]_inst_i_4/O
                         net (fo=1, routed)           0.432    12.583    DataPath_MultiCycle/IRrg/ALUResult_OBUF[29]_inst_i_4_n_0
    SLICE_X102Y78        LUT3 (Prop_lut3_I2_O)        0.124    12.707 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[29]_inst_i_1/O
                         net (fo=4, routed)           2.254    14.960    ALUResult_OBUF[29]
    L22                  OBUF (Prop_obuf_I_O)         2.598    17.559 r  ALUResult_OBUF[29]_inst/O
                         net (fo=0)                   0.000    17.559    ALUResult[29]
    L22                                                               r  ALUResult[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            ALUResult[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.986ns  (logic 6.189ns (51.637%)  route 5.797ns (48.363%))
  Logic Levels:           11  (CARRY4=6 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.044 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/O[3]
                         net (fo=1, routed)           0.772     9.815    DataPath_MultiCycle/IRrg/SrcB_integer0[16]
    SLICE_X103Y81        LUT6 (Prop_lut6_I5_O)        0.306    10.121 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    10.121    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[16]_inst_i_3[0]
    SLICE_X103Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.653 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.653    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__3_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.987 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__4/O[1]
                         net (fo=1, routed)           0.582    11.570    DataPath_MultiCycle/IRrg/S_0[21]
    SLICE_X104Y80        LUT6 (Prop_lut6_I3_O)        0.303    11.873 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[21]_inst_i_4/O
                         net (fo=1, routed)           0.303    12.176    DataPath_MultiCycle/IRrg/ALUResult_OBUF[21]_inst_i_4_n_0
    SLICE_X104Y79        LUT5 (Prop_lut5_I2_O)        0.124    12.300 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[21]_inst_i_1/O
                         net (fo=4, routed)           2.625    14.925    ALUResult_OBUF[21]
    N20                  OBUF (Prop_obuf_I_O)         2.591    17.517 r  ALUResult_OBUF[21]_inst/O
                         net (fo=0)                   0.000    17.517    ALUResult[21]
    N20                                                               r  ALUResult[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            ALUResult[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.950ns  (logic 5.983ns (50.067%)  route 5.967ns (49.933%))
  Logic Levels:           9  (CARRY4=4 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.816 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.772     9.587    DataPath_MultiCycle/IRrg/SrcB_integer0[8]
    SLICE_X103Y79        LUT6 (Prop_lut6_I5_O)        0.306     9.893 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.893    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[8]_inst_i_3[0]
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.425 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.425    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__1_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.759 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__2/O[1]
                         net (fo=1, routed)           0.561    11.321    DataPath_MultiCycle/IRrg/S_0[13]
    SLICE_X102Y77        LUT6 (Prop_lut6_I3_O)        0.303    11.624 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.593    12.217    DataPath_MultiCycle/IRrg/ALUResult_OBUF[13]_inst_i_3_n_0
    SLICE_X102Y75        LUT5 (Prop_lut5_I1_O)        0.124    12.341 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[13]_inst_i_1/O
                         net (fo=4, routed)           2.526    14.867    ALUResult_OBUF[13]
    P21                  OBUF (Prop_obuf_I_O)         2.613    17.481 r  ALUResult_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.481    ALUResult[13]
    P21                                                               r  ALUResult[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            ALUResult[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.927ns  (logic 6.180ns (51.816%)  route 5.747ns (48.184%))
  Logic Levels:           12  (CARRY4=7 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.845    DataPath_MultiCycle/IRrg/sum0_carry__2_i_5_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.158 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_5/O[3]
                         net (fo=1, routed)           0.772     9.929    DataPath_MultiCycle/IRrg/SrcB_integer0[20]
    SLICE_X103Y82        LUT6 (Prop_lut6_I5_O)        0.306    10.235 r  DataPath_MultiCycle/IRrg/sum0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    10.235    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[20]_inst_i_3[0]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.767 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.767    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__4_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.989 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__5/O[0]
                         net (fo=1, routed)           0.527    11.516    DataPath_MultiCycle/IRrg/S_0[24]
    SLICE_X100Y80        LUT6 (Prop_lut6_I3_O)        0.299    11.815 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[24]_inst_i_3/O
                         net (fo=1, routed)           0.444    12.260    DataPath_MultiCycle/IRrg/ALUResult_OBUF[24]_inst_i_3_n_0
    SLICE_X100Y78        LUT5 (Prop_lut5_I1_O)        0.124    12.384 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[24]_inst_i_1/O
                         net (fo=4, routed)           2.490    14.873    ALUResult_OBUF[24]
    M19                  OBUF (Prop_obuf_I_O)         2.584    17.458 r  ALUResult_OBUF[24]_inst/O
                         net (fo=0)                   0.000    17.458    ALUResult[24]
    M19                                                               r  ALUResult[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            ALUResult[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.922ns  (logic 6.089ns (51.076%)  route 5.833ns (48.924%))
  Logic Levels:           11  (CARRY4=6 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.731    DataPath_MultiCycle/IRrg/sum0_carry__1_i_5_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.044 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_5/O[3]
                         net (fo=1, routed)           0.772     9.815    DataPath_MultiCycle/IRrg/SrcB_integer0[16]
    SLICE_X103Y81        LUT6 (Prop_lut6_I5_O)        0.306    10.121 r  DataPath_MultiCycle/IRrg/sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    10.121    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[16]_inst_i_3[0]
    SLICE_X103Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.653 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.653    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__3_n_0
    SLICE_X103Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.875 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__4/O[0]
                         net (fo=1, routed)           0.723    11.598    DataPath_MultiCycle/IRrg/S_0[20]
    SLICE_X98Y79         LUT6 (Prop_lut6_I5_O)        0.299    11.897 f  DataPath_MultiCycle/IRrg/ALUResult_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.305    12.202    DataPath_MultiCycle/IRrg/ALUResult_OBUF[20]_inst_i_3_n_0
    SLICE_X98Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.326 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           2.519    14.845    ALUResult_OBUF[20]
    M21                  OBUF (Prop_obuf_I_O)         2.607    17.452 r  ALUResult_OBUF[20]_inst/O
                         net (fo=0)                   0.000    17.452    ALUResult[20]
    M21                                                               r  ALUResult[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            ALUResult[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.909ns  (logic 6.098ns (51.203%)  route 5.811ns (48.797%))
  Logic Levels:           10  (CARRY4=5 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.930 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.772     9.701    DataPath_MultiCycle/IRrg/SrcB_integer0[12]
    SLICE_X103Y80        LUT6 (Prop_lut6_I5_O)        0.306    10.007 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.007    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[12]_inst_i_3[0]
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.539 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.539    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__2_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.873 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__3/O[1]
                         net (fo=1, routed)           0.320    11.193    DataPath_MultiCycle/IRrg/S_0[17]
    SLICE_X104Y81        LUT6 (Prop_lut6_I5_O)        0.303    11.496 f  DataPath_MultiCycle/IRrg/ALUResult_OBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.508    12.004    DataPath_MultiCycle/IRrg/ALUResult_OBUF[17]_inst_i_3_n_0
    SLICE_X101Y77        LUT6 (Prop_lut6_I1_O)        0.124    12.128 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[17]_inst_i_1/O
                         net (fo=4, routed)           2.697    14.826    ALUResult_OBUF[17]
    P22                  OBUF (Prop_obuf_I_O)         2.614    17.440 r  ALUResult_OBUF[17]_inst/O
                         net (fo=0)                   0.000    17.440    ALUResult[17]
    P22                                                               r  ALUResult[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            ALUResult[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.887ns  (logic 6.014ns (50.595%)  route 5.873ns (49.405%))
  Logic Levels:           10  (CARRY4=5 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.768     5.530    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    SLICE_X104Y74        FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y74        FDRE (Prop_fdre_C_Q)         0.518     6.048 r  DataPath_MultiCycle/IRrg/d_out_reg[25]_rep/Q
                         net (fo=76, routed)          1.177     7.225    DataPath_MultiCycle/IRrg/Instruction_OBUF[25]
    SLICE_X102Y71        LUT5 (Prop_lut5_I1_O)        0.153     7.378 r  DataPath_MultiCycle/IRrg/sum0_carry_i_8/O
                         net (fo=1, routed)           0.338     7.716    DataPath_MultiCycle/IRrg/p_0_in[0]
    SLICE_X103Y69        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.503 r  DataPath_MultiCycle/IRrg/sum0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.503    DataPath_MultiCycle/IRrg/sum0_carry_i_7_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  DataPath_MultiCycle/IRrg/sum0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.617    DataPath_MultiCycle/IRrg/sum0_carry__0_i_5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.930 r  DataPath_MultiCycle/IRrg/sum0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.772     9.701    DataPath_MultiCycle/IRrg/SrcB_integer0[12]
    SLICE_X103Y80        LUT6 (Prop_lut6_I5_O)        0.306    10.007 r  DataPath_MultiCycle/IRrg/sum0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    10.007    DataPath_MultiCycle/ALUblock/AddSub/add/ALUResult_OBUF[12]_inst_i_3[0]
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.539 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.539    DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__2_n_0
    SLICE_X103Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.761 r  DataPath_MultiCycle/ALUblock/AddSub/add/sum0_carry__3/O[0]
                         net (fo=1, routed)           0.654    11.415    DataPath_MultiCycle/IRrg/S_0[16]
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.299    11.714 f  DataPath_MultiCycle/IRrg/ALUResult_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.351    12.066    DataPath_MultiCycle/IRrg/ALUResult_OBUF[16]_inst_i_3_n_0
    SLICE_X100Y76        LUT6 (Prop_lut6_I1_O)        0.124    12.190 r  DataPath_MultiCycle/IRrg/ALUResult_OBUF[16]_inst_i_1/O
                         net (fo=4, routed)           2.582    14.771    ALUResult_OBUF[16]
    R20                  OBUF (Prop_obuf_I_O)         2.646    17.418 r  ALUResult_OBUF[16]_inst/O
                         net (fo=0)                   0.000    17.418    ALUResult[16]
    R20                                                               r  ALUResult[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            Instruction[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.294ns  (logic 1.293ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.627     1.574    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y17         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y17         FDRE (Prop_fdre_C_Q)         0.177     1.751 r  DataPath_MultiCycle/IRrg/d_out_reg[17]/Q
                         net (fo=1, routed)           0.001     1.752    DataPath_MultiCycle_n_89
    V17                  OBUF (Prop_obuf_I_O)         1.116     2.868 r  Instruction_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.868    Instruction[17]
    V17                                                               r  Instruction[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            Instruction[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 1.289ns (99.922%)  route 0.001ns (0.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.633     1.580    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y0          FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y0          FDRE (Prop_fdre_C_Q)         0.177     1.757 r  DataPath_MultiCycle/IRrg/d_out_reg[0]/Q
                         net (fo=1, routed)           0.001     1.758    DataPath_MultiCycle_n_103
    U14                  OBUF (Prop_obuf_I_O)         1.112     2.870 r  Instruction_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.870    Instruction[0]
    U14                                                               r  Instruction[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/PC/d_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            PC[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 1.298ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.631     1.578    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y37         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y37         FDRE (Prop_fdre_C_Q)         0.177     1.755 r  DataPath_MultiCycle/PC/d_out_reg[7]/Q
                         net (fo=1, routed)           0.001     1.756    DataPath_MultiCycle_n_107
    V19                  OBUF (Prop_obuf_I_O)         1.121     2.877 r  PC_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.877    PC[5]
    V19                                                               r  PC[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            Instruction[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 1.302ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.627     1.574    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y18         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         FDRE (Prop_fdre_C_Q)         0.177     1.751 r  DataPath_MultiCycle/IRrg/d_out_reg[18]/Q
                         net (fo=1, routed)           0.001     1.752    DataPath_MultiCycle_n_88
    U17                  OBUF (Prop_obuf_I_O)         1.125     2.877 r  Instruction_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.877    Instruction[18]
    U17                                                               r  Instruction[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            Instruction[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.306ns  (logic 1.305ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.631     1.578    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y11         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y11         FDRE (Prop_fdre_C_Q)         0.177     1.755 r  DataPath_MultiCycle/IRrg/d_out_reg[11]/Q
                         net (fo=1, routed)           0.001     1.756    DataPath_MultiCycle_n_95
    V15                  OBUF (Prop_obuf_I_O)         1.128     2.884 r  Instruction_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.884    Instruction[11]
    V15                                                               r  Instruction[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            Instruction[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.313ns  (logic 1.312ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.625     1.572    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y19         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y19         FDRE (Prop_fdre_C_Q)         0.177     1.749 r  DataPath_MultiCycle/IRrg/d_out_reg[19]/Q
                         net (fo=1, routed)           0.001     1.750    DataPath_MultiCycle_n_87
    U16                  OBUF (Prop_obuf_I_O)         1.135     2.884 r  Instruction_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.884    Instruction[19]
    U16                                                               r  Instruction[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            Instruction[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.317ns  (logic 1.316ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.624     1.571    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y23         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y23         FDRE (Prop_fdre_C_Q)         0.177     1.748 r  DataPath_MultiCycle/IRrg/d_out_reg[23]/Q
                         net (fo=1, routed)           0.001     1.749    DataPath_MultiCycle_n_83
    W18                  OBUF (Prop_obuf_I_O)         1.139     2.888 r  Instruction_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.888    Instruction[23]
    W18                                                               r  Instruction[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            Instruction[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.319ns  (logic 1.318ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.625     1.572    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y20         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y20         FDRE (Prop_fdre_C_Q)         0.177     1.749 r  DataPath_MultiCycle/IRrg/d_out_reg[20]/Q
                         net (fo=1, routed)           0.001     1.750    DataPath_MultiCycle_n_86
    U15                  OBUF (Prop_obuf_I_O)         1.141     2.891 r  Instruction_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.891    Instruction[20]
    U15                                                               r  Instruction[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/IRrg/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            Instruction[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.312ns  (logic 1.311ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.632     1.579    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y3          FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y3          FDRE (Prop_fdre_C_Q)         0.177     1.756 r  DataPath_MultiCycle/IRrg/d_out_reg[3]/Q
                         net (fo=1, routed)           0.001     1.757    DataPath_MultiCycle_n_100
    AA13                 OBUF (Prop_obuf_I_O)         1.134     2.891 r  Instruction_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.891    Instruction[3]
    AA13                                                              r  Instruction[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DataPath_MultiCycle/PC/d_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Destination:            PC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.319ns  (logic 1.318ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.627     1.574    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y32         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         FDRE (Prop_fdre_C_Q)         0.177     1.751 r  DataPath_MultiCycle/PC/d_out_reg[2]/Q
                         net (fo=1, routed)           0.001     1.752    DataPath_MultiCycle_n_112
    Y20                  OBUF (Prop_obuf_I_O)         1.141     2.893 r  PC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.893    PC[0]
    Y20                                                               r  PC[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           331 Endpoints
Min Delay           331 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/Brg/d_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.900ns  (logic 0.959ns (8.058%)  route 10.941ns (91.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  RESET_IBUF_inst/O
                         net (fo=331, routed)        10.941    11.900    DataPath_MultiCycle/Brg/RESET_IBUF
    OLOGIC_X1Y145        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.840     5.323    DataPath_MultiCycle/Brg/CLK_IBUF_BUFG
    OLOGIC_X1Y145        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/Brg/d_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.762ns  (logic 0.959ns (8.153%)  route 10.803ns (91.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  RESET_IBUF_inst/O
                         net (fo=331, routed)        10.803    11.762    DataPath_MultiCycle/Brg/RESET_IBUF
    OLOGIC_X1Y144        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.839     5.322    DataPath_MultiCycle/Brg/CLK_IBUF_BUFG
    OLOGIC_X1Y144        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/Brg/d_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 0.959ns (8.257%)  route 10.654ns (91.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  RESET_IBUF_inst/O
                         net (fo=331, routed)        10.654    11.613    DataPath_MultiCycle/Brg/RESET_IBUF
    OLOGIC_X1Y143        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.839     5.322    DataPath_MultiCycle/Brg/CLK_IBUF_BUFG
    OLOGIC_X1Y143        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[29]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/Brg/d_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.465ns  (logic 0.959ns (8.364%)  route 10.506ns (91.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  RESET_IBUF_inst/O
                         net (fo=331, routed)        10.506    11.465    DataPath_MultiCycle/Brg/RESET_IBUF
    OLOGIC_X1Y142        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.839     5.322    DataPath_MultiCycle/Brg/CLK_IBUF_BUFG
    OLOGIC_X1Y142        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[28]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/Brg/d_out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 0.959ns (8.474%)  route 10.358ns (91.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  RESET_IBUF_inst/O
                         net (fo=331, routed)        10.358    11.317    DataPath_MultiCycle/Brg/RESET_IBUF
    OLOGIC_X1Y141        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.839     5.322    DataPath_MultiCycle/Brg/CLK_IBUF_BUFG
    OLOGIC_X1Y141        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[27]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/Brg/d_out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.168ns  (logic 0.959ns (8.586%)  route 10.209ns (91.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  RESET_IBUF_inst/O
                         net (fo=331, routed)        10.209    11.168    DataPath_MultiCycle/Brg/RESET_IBUF
    OLOGIC_X1Y140        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.839     5.321    DataPath_MultiCycle/Brg/CLK_IBUF_BUFG
    OLOGIC_X1Y140        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[26]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/Brg/d_out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.020ns  (logic 0.959ns (8.702%)  route 10.061ns (91.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  RESET_IBUF_inst/O
                         net (fo=331, routed)        10.061    11.020    DataPath_MultiCycle/Brg/RESET_IBUF
    OLOGIC_X1Y139        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.839     5.321    DataPath_MultiCycle/Brg/CLK_IBUF_BUFG
    OLOGIC_X1Y139        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/Brg/d_out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.872ns  (logic 0.959ns (8.820%)  route 9.913ns (91.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         9.913    10.872    DataPath_MultiCycle/Brg/RESET_IBUF
    OLOGIC_X1Y138        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.839     5.321    DataPath_MultiCycle/Brg/CLK_IBUF_BUFG
    OLOGIC_X1Y138        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/Brg/d_out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.724ns  (logic 0.959ns (8.942%)  route 9.765ns (91.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         9.765    10.724    DataPath_MultiCycle/Brg/RESET_IBUF
    OLOGIC_X1Y137        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.839     5.321    DataPath_MultiCycle/Brg/CLK_IBUF_BUFG
    OLOGIC_X1Y137        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/Brg/d_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.575ns  (logic 0.959ns (9.068%)  route 9.616ns (90.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         9.616    10.575    DataPath_MultiCycle/Brg/RESET_IBUF
    OLOGIC_X1Y136        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.836     5.318    DataPath_MultiCycle/Brg/CLK_IBUF_BUFG
    OLOGIC_X1Y136        FDRE                                         r  DataPath_MultiCycle/Brg/d_out_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/PC/d_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.188ns (37.947%)  route 0.307ns (62.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         0.307     0.495    DataPath_MultiCycle/PC/RESET_IBUF
    OLOGIC_X1Y37         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.903     2.097    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y37         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/PC/d_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.188ns (37.527%)  route 0.313ns (62.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         0.313     0.501    DataPath_MultiCycle/PC/RESET_IBUF
    OLOGIC_X1Y36         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.901     2.095    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y36         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/PC/d_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.188ns (32.652%)  route 0.387ns (67.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         0.387     0.575    DataPath_MultiCycle/PC/RESET_IBUF
    OLOGIC_X1Y35         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.901     2.095    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y35         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/PC/d_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.188ns (32.341%)  route 0.393ns (67.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         0.393     0.581    DataPath_MultiCycle/PC/RESET_IBUF
    OLOGIC_X1Y34         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.901     2.095    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y34         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/PC/d_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.188ns (28.654%)  route 0.468ns (71.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         0.468     0.656    DataPath_MultiCycle/PC/RESET_IBUF
    OLOGIC_X1Y33         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.901     2.095    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y33         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/PC/d_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.188ns (28.414%)  route 0.473ns (71.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         0.473     0.661    DataPath_MultiCycle/PC/RESET_IBUF
    OLOGIC_X1Y32         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.899     2.093    DataPath_MultiCycle/PC/CLK_IBUF_BUFG
    OLOGIC_X1Y32         FDRE                                         r  DataPath_MultiCycle/PC/d_out_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/IRrg/d_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.188ns (25.528%)  route 0.548ns (74.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         0.548     0.736    DataPath_MultiCycle/IRrg/RESET_IBUF
    OLOGIC_X1Y31         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.899     2.093    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y31         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/IRrg/d_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.188ns (25.337%)  route 0.553ns (74.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         0.553     0.741    DataPath_MultiCycle/IRrg/RESET_IBUF
    OLOGIC_X1Y30         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.897     2.091    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y30         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/IRrg/d_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.188ns (23.017%)  route 0.628ns (76.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         0.628     0.816    DataPath_MultiCycle/IRrg/RESET_IBUF
    OLOGIC_X1Y29         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.897     2.091    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y29         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[29]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DataPath_MultiCycle/IRrg/d_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.820ns period=9.641ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.188ns (22.862%)  route 0.634ns (77.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V18                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RESET_IBUF_inst/O
                         net (fo=331, routed)         0.634     0.822    DataPath_MultiCycle/IRrg/RESET_IBUF
    OLOGIC_X1Y28         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.896     2.090    DataPath_MultiCycle/IRrg/CLK_IBUF_BUFG
    OLOGIC_X1Y28         FDRE                                         r  DataPath_MultiCycle/IRrg/d_out_reg[28]/C





