{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671141297401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671141297401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 18:54:57 2022 " "Processing started: Thu Dec 15 18:54:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671141297401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671141297401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_path -c Data_path " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_path -c Data_path" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671141297401 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671141297771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-arch " "Found design unit 1: lfsr-arch" {  } { { "lfsr.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/lfsr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298396 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/lfsr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_2_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_2_bits-arch " "Found design unit 1: Contador_2_bits-arch" {  } { { "Contador_2_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Contador_2_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298400 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_2_bits " "Found entity 1: Contador_2_bits" {  } { { "Contador_2_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Contador_2_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr18bits_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr18bits_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr18bits_dual-arch " "Found design unit 1: sr18bits_dual-arch" {  } { { "sr18bits_dual.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/sr18bits_dual.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298403 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr18bits_dual " "Found entity 1: sr18bits_dual" {  } { { "sr18bits_dual.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/sr18bits_dual.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg18bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg18bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg18bits-arch " "Found design unit 1: reg18bits-arch" {  } { { "reg18bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg18bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298407 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg18bits " "Found entity 1: reg18bits" {  } { { "reg18bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg18bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1bit-RTL " "Found design unit 1: reg_1bit-RTL" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298411 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1bit " "Found entity 1: reg_1bit" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_7_bits-arch " "Found design unit 1: Contador_7_bits-arch" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_7_bits " "Found entity 1: Contador_7_bits" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2bits-arch " "Found design unit 1: reg2bits-arch" {  } { { "reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg2bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298417 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2bits " "Found entity 1: reg2bits" {  } { { "reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_reg2bits-teste " "Found design unit 1: tb_reg2bits-teste" {  } { { "tb_reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/tb_reg2bits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298421 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_reg2bits " "Found entity 1: tb_reg2bits" {  } { { "tb_reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/tb_reg2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch " "Found design unit 1: Comparador-arch" {  } { { "Comparador.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298424 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_comparador_moeda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_comparador_moeda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Comparador_moeda-teste " "Found design unit 1: tb_Comparador_moeda-teste" {  } { { "tb_Comparador_moeda.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/tb_Comparador_moeda.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298428 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Comparador_moeda " "Found entity 1: tb_Comparador_moeda" {  } { { "tb_Comparador_moeda.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/tb_Comparador_moeda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-estrutural " "Found design unit 1: Data_path-estrutural" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298432 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_7_bits-arch " "Found design unit 1: comparador_7_bits-arch" {  } { { "comparador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/comparador_7_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298435 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_7_bits " "Found entity 1: comparador_7_bits" {  } { { "comparador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/comparador_7_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141298435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141298435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_path " "Elaborating entity \"Data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671141298477 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_frame_timer Data_path.vhd(26) " "VHDL Signal Declaration warning at Data_path.vhd(26): used implicit default value for signal \"dt_frame_timer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671141298479 "|Data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_cmp_Q Data_path.vhd(29) " "VHDL Signal Declaration warning at Data_path.vhd(29): used implicit default value for signal \"dt_cmp_Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671141298480 "|Data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_cnt_Q Data_path.vhd(30) " "VHDL Signal Declaration warning at Data_path.vhd(30): used implicit default value for signal \"dt_cnt_Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671141298480 "|Data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_reg_Q Data_path.vhd(31) " "VHDL Signal Declaration warning at Data_path.vhd(31): used implicit default value for signal \"dt_reg_Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671141298480 "|Data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sq0_moedas Data_path.vhd(120) " "Verilog HDL or VHDL warning at Data_path.vhd(120): object \"sq0_moedas\" assigned a value but never read" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671141298480 "|Data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sq0_obstaculos Data_path.vhd(120) " "Verilog HDL or VHDL warning at Data_path.vhd(120): object \"sq0_obstaculos\" assigned a value but never read" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671141298481 "|Data_path"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "17 18 Data_path.vhd(152) " "VHDL expression error at Data_path.vhd(152): expression has 17 elements, but must have 18 elements" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 152 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1671141298482 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "17 18 Data_path.vhd(153) " "VHDL expression error at Data_path.vhd(153): expression has 17 elements, but must have 18 elements" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 153 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1671141298482 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1671141298482 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671141298657 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 15 18:54:58 2022 " "Processing ended: Thu Dec 15 18:54:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671141298657 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671141298657 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671141298657 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671141298657 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671141299278 ""}
