Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Wed Dec  7 17:24:46 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i5_3_lut/A	->	NES_inst/digital_7__I_0_i5_3_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop3
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z

++++ Loop4
NES_inst/digital_7__I_0_i7_3_lut/A	->	NES_inst/digital_7__I_0_i7_3_lut/Z

++++ Loop5
NES_inst/digital_7__I_0_i2_3_lut/A	->	NES_inst/digital_7__I_0_i2_3_lut/Z

++++ Loop6
NES_inst/digital_7__I_0_i3_3_lut/A	->	NES_inst/digital_7__I_0_i3_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 9.82889%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/apple_id_i4/SP                |    3.257 ns 
board_inst/apple_id_i0/SP                |    3.257 ns 
board_inst/game_State_i0/SP              |    3.681 ns 
board_inst/apple_id_i5/D                 |    4.118 ns 
board_inst/apple_id_i6/D                 |    4.118 ns 
board_inst/game_State_i0/D               |    4.714 ns 
board_inst/apple_id_i2/D                 |    4.714 ns 
board_inst/apple_id_i8/D                 |    4.714 ns 
board_inst/game_State_i0/SR              |    5.336 ns 
board_inst/apple_id_i0/D                 |    6.674 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/snakePos_inst/counter_11961_12084__i14/D              
                                         |    1.887 ns 
board_inst/snakePos_inst/counter_11961_12084__i15/D              
                                         |    1.887 ns 
board_inst/snakePos_inst/counter_11961_12084__i16/D              
                                         |    1.887 ns 
board_inst/snakePos_inst/counter_11961_12084__i17/D              
                                         |    1.887 ns 
board_inst/snakePos_inst/counter_11961_12084__i18/D              
                                         |    1.887 ns 
board_inst/snakePos_inst/counter_11961_12084__i19/D              
                                         |    1.887 ns 
board_inst/snakePos_inst/counter_11961_12084__i20/D              
                                         |    1.887 ns 
board_inst/snakePos_inst/counter_11961_12084__i21/D              
                                         |    1.887 ns 
board_inst/snakePos_inst/counter_11961_12084__i22/D              
                                         |    1.887 ns 
board_inst/snakePos_inst/counter_11961_12084__i23/D              
                                         |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/counter_11961_12084__i24/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_arr_i98/Q|          No required time
board_inst/snakePos_inst/snake_arr_i97/Q|          No required time
board_inst/snakePos_inst/snake_arr_i96/Q|          No required time
board_inst/snakePos_inst/snake_arr_i95/Q|          No required time
board_inst/snakePos_inst/snake_arr_i94/Q|          No required time
board_inst/snakePos_inst/snake_arr_i93/Q|          No required time
board_inst/snakePos_inst/snake_arr_i92/Q|          No required time
board_inst/snakePos_inst/snake_arr_i91/Q|          No required time
board_inst/snakePos_inst/snake_arr_i90/Q|          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       102
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/y_pos_11962__i9/D |    No arrival or required
display_inst/vga_init/y_pos_11962__i9/SP|    No arrival or required
display_inst/vga_init/y_pos_11962__i9/SR|    No arrival or required
display_inst/vga_init/y_pos_11962__i8/D |    No arrival or required
display_inst/vga_init/y_pos_11962__i7/D |    No arrival or required
{display_inst/vga_init/y_pos_11962__i7/SP   display_inst/vga_init/y_pos_11962__i8/SP}                           
                                        |    No arrival or required
{display_inst/vga_init/y_pos_11962__i7/SR   display_inst/vga_init/y_pos_11962__i8/SR}                           
                                        |    No arrival or required
display_inst/vga_init/y_pos_11962__i6/D |    No arrival or required
display_inst/vga_init/y_pos_11962__i5/D |    No arrival or required
{display_inst/vga_init/y_pos_11962__i5/SP   display_inst/vga_init/y_pos_11962__i6/SP}                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       142
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
VSYNC                                   |                    output
HSYNC                                   |                    output
continCLK                               |                    output
latch                                   |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 7 Instance(s)          |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/dir_arr[0]_i0  |                  No Clock
NES_inst/output_i0_i5                   |                  No Clock
NES_inst/output_i0_i3                   |                  No Clock
NES_inst/output_i0_i1                   |                  No Clock
board_inst/snakePos_inst/dir_arr[3]_i1  |                  No Clock
board_inst/snakePos_inst/arr_length_i2  |                  No Clock
NES_inst/output_i0_i0                   |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         7
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_11960_12085__i18/Q  (SLICE_R4C24B)
Path End         : board_inst/apple_id_i4/SP  (SLICE_R5C22C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.257 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  80      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  80      



NES_inst/count_11960_12085__i18/CK->NES_inst/count_11960_12085__i18/Q
                                          SLICE_R4C24B    CLK_TO_Q0_DELAY  1.391         6.901  3       
NES_inst/NEScount[9]                                      NET DELAY        2.146         9.047  3       
NES_inst/i2_3_lut_adj_10244/B->NES_inst/i2_3_lut_adj_10244/Z
                                          SLICE_R5C24A    A0_TO_F0_DELAY   0.477         9.524  1       
NES_inst/n21                                              NET DELAY        0.305         9.829  1       
NES_inst/i1_4_lut/A->NES_inst/i1_4_lut/Z  SLICE_R5C24A    C1_TO_F1_DELAY   0.450        10.279  2       
NES_inst/n86496                                           NET DELAY        2.490        12.769  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R5C23B    B0_TO_F0_DELAY   0.450        13.219  6       
NES_inst/n172705                                          NET DELAY        2.172        15.391  6       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R5C22C    D0_TO_F0_DELAY   0.450        15.841  4       
NES_inst/digital[2]                                       NET DELAY        2.490        18.331  4       
board_inst/i2_2_lut_3_lut/A->board_inst/i2_2_lut_3_lut/Z
                                          SLICE_R5C23C    B0_TO_F0_DELAY   0.477        18.808  6       
board_inst/n172678                                        NET DELAY        0.305        19.113  6       
board_inst/i168658_2_lut_3_lut/B->board_inst/i168658_2_lut_3_lut/Z
                                          SLICE_R5C23C    C1_TO_F1_DELAY   0.450        19.563  2       
board_inst/n174229 ( CE )                                 NET DELAY        3.324        22.887  2       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  80      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  80      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -22.886  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      3.257  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_11960_12085__i18/Q  (SLICE_R4C24B)
Path End         : board_inst/apple_id_i0/SP  (SLICE_R5C22B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.257 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  80      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  80      



NES_inst/count_11960_12085__i18/CK->NES_inst/count_11960_12085__i18/Q
                                          SLICE_R4C24B    CLK_TO_Q0_DELAY  1.391         6.901  3       
NES_inst/NEScount[9]                                      NET DELAY        2.146         9.047  3       
NES_inst/i2_3_lut_adj_10244/B->NES_inst/i2_3_lut_adj_10244/Z
                                          SLICE_R5C24A    A0_TO_F0_DELAY   0.477         9.524  1       
NES_inst/n21                                              NET DELAY        0.305         9.829  1       
NES_inst/i1_4_lut/A->NES_inst/i1_4_lut/Z  SLICE_R5C24A    C1_TO_F1_DELAY   0.450        10.279  2       
NES_inst/n86496                                           NET DELAY        2.490        12.769  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R5C23B    B0_TO_F0_DELAY   0.450        13.219  6       
NES_inst/n172705                                          NET DELAY        2.172        15.391  6       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R5C22C    D0_TO_F0_DELAY   0.450        15.841  4       
NES_inst/digital[2]                                       NET DELAY        2.490        18.331  4       
board_inst/i2_2_lut_3_lut/A->board_inst/i2_2_lut_3_lut/Z
                                          SLICE_R5C23C    B0_TO_F0_DELAY   0.477        18.808  6       
board_inst/n172678                                        NET DELAY        0.305        19.113  6       
board_inst/i168658_2_lut_3_lut/B->board_inst/i168658_2_lut_3_lut/Z
                                          SLICE_R5C23C    C1_TO_F1_DELAY   0.450        19.563  2       
board_inst/n174229 ( CE )                                 NET DELAY        3.324        22.887  2       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  80      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  80      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -22.886  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      3.257  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_11960_12085__i18/Q  (SLICE_R4C24B)
Path End         : board_inst/game_State_i0/SP  (SLICE_R6C23C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.681 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  80      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  80      



NES_inst/count_11960_12085__i18/CK->NES_inst/count_11960_12085__i18/Q
                                          SLICE_R4C24B    CLK_TO_Q0_DELAY  1.391         6.901  3       
NES_inst/NEScount[9]                                      NET DELAY        2.146         9.047  3       
NES_inst/i2_3_lut_adj_10244/B->NES_inst/i2_3_lut_adj_10244/Z
                                          SLICE_R5C24A    A0_TO_F0_DELAY   0.477         9.524  1       
NES_inst/n21                                              NET DELAY        0.305         9.829  1       
NES_inst/i1_4_lut/A->NES_inst/i1_4_lut/Z  SLICE_R5C24A    C1_TO_F1_DELAY   0.450        10.279  2       
NES_inst/n86496                                           NET DELAY        2.490        12.769  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R5C23B    B0_TO_F0_DELAY   0.450        13.219  6       
NES_inst/n172705                                          NET DELAY        2.172        15.391  6       
NES_inst/digital_7__I_0_i5_3_lut/C->NES_inst/digital_7__I_0_i5_3_lut/Z
                                          SLICE_R6C23D    D0_TO_F0_DELAY   0.450        15.841  3       
NES_inst/digital[4]                                       NET DELAY        2.172        18.013  3       
board_inst/i1_2_lut/A->board_inst/i1_2_lut/Z
                                          SLICE_R6C23C    D0_TO_F0_DELAY   0.450        18.463  1       
board_inst/n86579 ( CE )                                  NET DELAY        4.000        22.463  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  80      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  80      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -22.462  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      3.681  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_11960_12085__i18/Q  (SLICE_R4C24B)
Path End         : board_inst/apple_id_i5/D  (SLICE_R5C21A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.118 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  80      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  80      



NES_inst/count_11960_12085__i18/CK->NES_inst/count_11960_12085__i18/Q
                                          SLICE_R4C24B    CLK_TO_Q0_DELAY  1.391         6.901  3       
NES_inst/NEScount[9]                                      NET DELAY        2.146         9.047  3       
NES_inst/i2_3_lut_adj_10244/B->NES_inst/i2_3_lut_adj_10244/Z
                                          SLICE_R5C24A    A0_TO_F0_DELAY   0.477         9.524  1       
NES_inst/n21                                              NET DELAY        0.305         9.829  1       
NES_inst/i1_4_lut/A->NES_inst/i1_4_lut/Z  SLICE_R5C24A    C1_TO_F1_DELAY   0.450        10.279  2       
NES_inst/n86496                                           NET DELAY        2.490        12.769  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R5C23B    B0_TO_F0_DELAY   0.450        13.219  6       
NES_inst/n172705                                          NET DELAY        2.172        15.391  6       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R5C22C    D0_TO_F0_DELAY   0.450        15.841  4       
NES_inst/digital[2]                                       NET DELAY        2.490        18.331  4       
board_inst/i2_2_lut_3_lut/A->board_inst/i2_2_lut_3_lut/Z
                                          SLICE_R5C23C    B0_TO_F0_DELAY   0.450        18.781  6       
board_inst/n172678                                        NET DELAY        2.768        21.549  6       
board_inst/i157328_3_lut_4_lut_4_lut/B->board_inst/i157328_3_lut_4_lut_4_lut/Z
                                          SLICE_R5C21A    D0_TO_F0_DELAY   0.477        22.026  1       
board_inst/n174214 ( DI0 )                                NET DELAY        0.000        22.026  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  80      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  80      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -22.025  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      4.118  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_11960_12085__i18/Q  (SLICE_R4C24B)
Path End         : board_inst/apple_id_i6/D  (SLICE_R5C21A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.118 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  80      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  80      



NES_inst/count_11960_12085__i18/CK->NES_inst/count_11960_12085__i18/Q
                                          SLICE_R4C24B    CLK_TO_Q0_DELAY  1.391         6.901  3       
NES_inst/NEScount[9]                                      NET DELAY        2.146         9.047  3       
NES_inst/i2_3_lut_adj_10244/B->NES_inst/i2_3_lut_adj_10244/Z
                                          SLICE_R5C24A    A0_TO_F0_DELAY   0.477         9.524  1       
NES_inst/n21                                              NET DELAY        0.305         9.829  1       
NES_inst/i1_4_lut/A->NES_inst/i1_4_lut/Z  SLICE_R5C24A    C1_TO_F1_DELAY   0.450        10.279  2       
NES_inst/n86496                                           NET DELAY        2.490        12.769  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R5C23B    B0_TO_F0_DELAY   0.450        13.219  6       
NES_inst/n172705                                          NET DELAY        2.172        15.391  6       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R5C22C    D0_TO_F0_DELAY   0.450        15.841  4       
NES_inst/digital[2]                                       NET DELAY        2.490        18.331  4       
board_inst/i2_2_lut_3_lut/A->board_inst/i2_2_lut_3_lut/Z
                                          SLICE_R5C23C    B0_TO_F0_DELAY   0.450        18.781  6       
board_inst/n172678                                        NET DELAY        2.768        21.549  6       
board_inst/i168685_2_lut_4_lut/A->board_inst/i168685_2_lut_4_lut/Z
                                          SLICE_R5C21A    D1_TO_F1_DELAY   0.477        22.026  1       
board_inst/n172596 ( DI1 )                                NET DELAY        0.000        22.026  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  80      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  80      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -22.025  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      4.118  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_11960_12085__i18/Q  (SLICE_R4C24B)
Path End         : board_inst/game_State_i0/D  (SLICE_R6C23C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.714 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  80      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  80      



NES_inst/count_11960_12085__i18/CK->NES_inst/count_11960_12085__i18/Q
                                          SLICE_R4C24B    CLK_TO_Q0_DELAY  1.391         6.901  3       
NES_inst/NEScount[9]                                      NET DELAY        2.146         9.047  3       
NES_inst/i2_3_lut_adj_10244/B->NES_inst/i2_3_lut_adj_10244/Z
                                          SLICE_R5C24A    A0_TO_F0_DELAY   0.477         9.524  1       
NES_inst/n21                                              NET DELAY        0.305         9.829  1       
NES_inst/i1_4_lut/A->NES_inst/i1_4_lut/Z  SLICE_R5C24A    C1_TO_F1_DELAY   0.450        10.279  2       
NES_inst/n86496                                           NET DELAY        2.490        12.769  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R5C23B    B0_TO_F0_DELAY   0.450        13.219  6       
NES_inst/n172705                                          NET DELAY        2.172        15.391  6       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R5C22C    D0_TO_F0_DELAY   0.450        15.841  4       
NES_inst/digital[2]                                       NET DELAY        2.490        18.331  4       
board_inst/i2_2_lut_3_lut/A->board_inst/i2_2_lut_3_lut/Z
                                          SLICE_R5C23C    B0_TO_F0_DELAY   0.450        18.781  6       
board_inst/n172678                                        NET DELAY        2.172        20.953  6       
board_inst/i71619_3_lut_4_lut/B->board_inst/i71619_3_lut_4_lut/Z
                                          SLICE_R6C23C    D1_TO_F1_DELAY   0.477        21.430  1       
board_inst/game_State_1__N_57[0] ( DI1 )                  NET DELAY        0.000        21.430  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  80      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  80      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -21.429  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      4.714  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_11960_12085__i18/Q  (SLICE_R4C24B)
Path End         : board_inst/apple_id_i2/D  (SLICE_R6C22B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.714 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  80      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  80      



NES_inst/count_11960_12085__i18/CK->NES_inst/count_11960_12085__i18/Q
                                          SLICE_R4C24B    CLK_TO_Q0_DELAY  1.391         6.901  3       
NES_inst/NEScount[9]                                      NET DELAY        2.146         9.047  3       
NES_inst/i2_3_lut_adj_10244/B->NES_inst/i2_3_lut_adj_10244/Z
                                          SLICE_R5C24A    A0_TO_F0_DELAY   0.477         9.524  1       
NES_inst/n21                                              NET DELAY        0.305         9.829  1       
NES_inst/i1_4_lut/A->NES_inst/i1_4_lut/Z  SLICE_R5C24A    C1_TO_F1_DELAY   0.450        10.279  2       
NES_inst/n86496                                           NET DELAY        2.490        12.769  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R5C23B    B0_TO_F0_DELAY   0.450        13.219  6       
NES_inst/n172705                                          NET DELAY        2.172        15.391  6       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R5C22C    D0_TO_F0_DELAY   0.450        15.841  4       
NES_inst/digital[2]                                       NET DELAY        2.490        18.331  4       
board_inst/i2_2_lut_3_lut/A->board_inst/i2_2_lut_3_lut/Z
                                          SLICE_R5C23C    B0_TO_F0_DELAY   0.450        18.781  6       
board_inst/n172678                                        NET DELAY        2.172        20.953  6       
board_inst/i168683_2_lut_4_lut/A->board_inst/i168683_2_lut_4_lut/Z
                                          SLICE_R6C22B    D0_TO_F0_DELAY   0.477        21.430  1       
board_inst/n172595 ( DI0 )                                NET DELAY        0.000        21.430  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  80      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  80      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -21.429  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      4.714  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_11960_12085__i18/Q  (SLICE_R4C24B)
Path End         : board_inst/apple_id_i8/D  (SLICE_R6C22B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.714 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  80      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  80      



NES_inst/count_11960_12085__i18/CK->NES_inst/count_11960_12085__i18/Q
                                          SLICE_R4C24B    CLK_TO_Q0_DELAY  1.391         6.901  3       
NES_inst/NEScount[9]                                      NET DELAY        2.146         9.047  3       
NES_inst/i2_3_lut_adj_10244/B->NES_inst/i2_3_lut_adj_10244/Z
                                          SLICE_R5C24A    A0_TO_F0_DELAY   0.477         9.524  1       
NES_inst/n21                                              NET DELAY        0.305         9.829  1       
NES_inst/i1_4_lut/A->NES_inst/i1_4_lut/Z  SLICE_R5C24A    C1_TO_F1_DELAY   0.450        10.279  2       
NES_inst/n86496                                           NET DELAY        2.490        12.769  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R5C23B    B0_TO_F0_DELAY   0.450        13.219  6       
NES_inst/n172705                                          NET DELAY        2.172        15.391  6       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R5C22C    D0_TO_F0_DELAY   0.450        15.841  4       
NES_inst/digital[2]                                       NET DELAY        2.490        18.331  4       
board_inst/i2_2_lut_3_lut/A->board_inst/i2_2_lut_3_lut/Z
                                          SLICE_R5C23C    B0_TO_F0_DELAY   0.450        18.781  6       
board_inst/n172678                                        NET DELAY        2.172        20.953  6       
board_inst/i168681_2_lut_4_lut/A->board_inst/i168681_2_lut_4_lut/Z
                                          SLICE_R6C22B    D1_TO_F1_DELAY   0.477        21.430  1       
board_inst/n172597 ( DI1 )                                NET DELAY        0.000        21.430  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  80      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  80      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -21.429  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      4.714  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_11960_12085__i18/Q  (SLICE_R4C24B)
Path End         : board_inst/game_State_i0/SR  (SLICE_R6C23C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.336 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  80      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  80      



NES_inst/count_11960_12085__i18/CK->NES_inst/count_11960_12085__i18/Q
                                          SLICE_R4C24B    CLK_TO_Q0_DELAY  1.391         6.901  3       
NES_inst/NEScount[9]                                      NET DELAY        2.146         9.047  3       
NES_inst/i2_3_lut_adj_10244/B->NES_inst/i2_3_lut_adj_10244/Z
                                          SLICE_R5C24A    A0_TO_F0_DELAY   0.477         9.524  1       
NES_inst/n21                                              NET DELAY        0.305         9.829  1       
NES_inst/i1_4_lut/A->NES_inst/i1_4_lut/Z  SLICE_R5C24A    C1_TO_F1_DELAY   0.450        10.279  2       
NES_inst/n86496                                           NET DELAY        2.490        12.769  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R5C23B    B0_TO_F0_DELAY   0.450        13.219  6       
NES_inst/n172705                                          NET DELAY        2.172        15.391  6       
NES_inst/digital_7__I_0_i5_3_lut/C->NES_inst/digital_7__I_0_i5_3_lut/Z
                                          SLICE_R6C23D    D0_TO_F0_DELAY   0.477        15.868  3       
NES_inst/digital[4]                                       NET DELAY        0.305        16.173  3       
board_inst/i168661_2_lut/A->board_inst/i168661_2_lut/Z
                                          SLICE_R6C23D    C1_TO_F1_DELAY   0.450        16.623  1       
board_inst/n174231 ( LSR )                                NET DELAY        3.854        20.477  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  80      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  80      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.530        25.813  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            25.813  
Arrival Time                                                                            -20.476  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      5.336  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_11960_12085__i18/Q  (SLICE_R4C24B)
Path End         : board_inst/apple_id_i0/D  (SLICE_R5C22B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.674 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  80      
NES_inst/CLK                                                 NET DELAY      5.510         5.510  80      



NES_inst/count_11960_12085__i18/CK->NES_inst/count_11960_12085__i18/Q
                                          SLICE_R4C24B    CLK_TO_Q0_DELAY  1.391         6.901  3       
NES_inst/NEScount[9]                                      NET DELAY        2.146         9.047  3       
NES_inst/i2_3_lut_adj_10244/B->NES_inst/i2_3_lut_adj_10244/Z
                                          SLICE_R5C24A    A0_TO_F0_DELAY   0.477         9.524  1       
NES_inst/n21                                              NET DELAY        0.305         9.829  1       
NES_inst/i1_4_lut/A->NES_inst/i1_4_lut/Z  SLICE_R5C24A    C1_TO_F1_DELAY   0.450        10.279  2       
NES_inst/n86496                                           NET DELAY        2.490        12.769  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R5C23B    B0_TO_F0_DELAY   0.450        13.219  6       
NES_inst/n172705                                          NET DELAY        2.172        15.391  6       
NES_inst/digital_7__I_0_i2_3_lut/C->NES_inst/digital_7__I_0_i2_3_lut/Z
                                          SLICE_R6C23A    D1_TO_F1_DELAY   0.450        15.841  4       
NES_inst/digital[1]                                       NET DELAY        3.152        18.993  4       
board_inst/i96288_4_lut/C->board_inst/i96288_4_lut/Z
                                          SLICE_R5C22B    A1_TO_F1_DELAY   0.477        19.470  1       
board_inst/n14212[0] ( DI1 )                              NET DELAY        0.000        19.470  1       


                                                             CONSTRAINT     0.000        20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  80      
NES_inst/CLK ( CLK )                                         NET DELAY      5.510        26.343  80      
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.469  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.674  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_11961_12084__i14/Q  (SLICE_R18C22D)
Path End         : board_inst/snakePos_inst/counter_11961_12084__i14/D  (SLICE_R18C22D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      



board_inst/snakePos_inst/counter_11961_12084__i14/CK->board_inst/snakePos_inst/counter_11961_12084__i14/Q
                                          SLICE_R18C22D   CLK_TO_Q0_DELAY  0.768         3.809  1       
board_inst/snakePos_inst/n11_adj_20931                    NET DELAY        0.870         4.679  1       
board_inst/snakePos_inst/counter_11961_12084_add_4_15/C0->board_inst/snakePos_inst/counter_11961_12084_add_4_15/S0
                                          SLICE_R18C22D   C0_TO_F0_DELAY   0.249         4.928  1       
board_inst/snakePos_inst/n101[13] ( DI0 )
                                                          NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_11961_12084__i15/Q  (SLICE_R18C22D)
Path End         : board_inst/snakePos_inst/counter_11961_12084__i15/D  (SLICE_R18C22D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      



board_inst/snakePos_inst/counter_11961_12084__i15/CK->board_inst/snakePos_inst/counter_11961_12084__i15/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  0.768         3.809  1       
board_inst/snakePos_inst/n10_adj_20932                    NET DELAY        0.870         4.679  1       
board_inst/snakePos_inst/counter_11961_12084_add_4_15/C1->board_inst/snakePos_inst/counter_11961_12084_add_4_15/S1
                                          SLICE_R18C22D   C1_TO_F1_DELAY   0.249         4.928  1       
board_inst/snakePos_inst/n101[14] ( DI1 )
                                                          NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_11961_12084__i16/Q  (SLICE_R18C23A)
Path End         : board_inst/snakePos_inst/counter_11961_12084__i16/D  (SLICE_R18C23A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      



board_inst/snakePos_inst/counter_11961_12084__i16/CK->board_inst/snakePos_inst/counter_11961_12084__i16/Q
                                          SLICE_R18C23A   CLK_TO_Q0_DELAY  0.768         3.809  1       
board_inst/snakePos_inst/n9_adj_20930                     NET DELAY        0.870         4.679  1       
board_inst/snakePos_inst/counter_11961_12084_add_4_17/C0->board_inst/snakePos_inst/counter_11961_12084_add_4_17/S0
                                          SLICE_R18C23A   C0_TO_F0_DELAY   0.249         4.928  1       
board_inst/snakePos_inst/n101[15] ( DI0 )
                                                          NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_11961_12084__i17/Q  (SLICE_R18C23A)
Path End         : board_inst/snakePos_inst/counter_11961_12084__i17/D  (SLICE_R18C23A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      



board_inst/snakePos_inst/counter_11961_12084__i17/CK->board_inst/snakePos_inst/counter_11961_12084__i17/Q
                                          SLICE_R18C23A   CLK_TO_Q1_DELAY  0.768         3.809  1       
board_inst/snakePos_inst/n8                               NET DELAY        0.870         4.679  1       
board_inst/snakePos_inst/counter_11961_12084_add_4_17/C1->board_inst/snakePos_inst/counter_11961_12084_add_4_17/S1
                                          SLICE_R18C23A   C1_TO_F1_DELAY   0.249         4.928  1       
board_inst/snakePos_inst/n101[16] ( DI1 )
                                                          NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_11961_12084__i18/Q  (SLICE_R18C23B)
Path End         : board_inst/snakePos_inst/counter_11961_12084__i18/D  (SLICE_R18C23B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      



board_inst/snakePos_inst/counter_11961_12084__i18/CK->board_inst/snakePos_inst/counter_11961_12084__i18/Q
                                          SLICE_R18C23B   CLK_TO_Q0_DELAY  0.768         3.809  1       
board_inst/snakePos_inst/n7                               NET DELAY        0.870         4.679  1       
board_inst/snakePos_inst/counter_11961_12084_add_4_19/C0->board_inst/snakePos_inst/counter_11961_12084_add_4_19/S0
                                          SLICE_R18C23B   C0_TO_F0_DELAY   0.249         4.928  1       
board_inst/snakePos_inst/n101[17] ( DI0 )
                                                          NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_11961_12084__i19/Q  (SLICE_R18C23B)
Path End         : board_inst/snakePos_inst/counter_11961_12084__i19/D  (SLICE_R18C23B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      



board_inst/snakePos_inst/counter_11961_12084__i19/CK->board_inst/snakePos_inst/counter_11961_12084__i19/Q
                                          SLICE_R18C23B   CLK_TO_Q1_DELAY  0.768         3.809  1       
board_inst/snakePos_inst/n6                               NET DELAY        0.870         4.679  1       
board_inst/snakePos_inst/counter_11961_12084_add_4_19/C1->board_inst/snakePos_inst/counter_11961_12084_add_4_19/S1
                                          SLICE_R18C23B   C1_TO_F1_DELAY   0.249         4.928  1       
board_inst/snakePos_inst/n101[18] ( DI1 )
                                                          NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_11961_12084__i20/Q  (SLICE_R18C23C)
Path End         : board_inst/snakePos_inst/counter_11961_12084__i20/D  (SLICE_R18C23C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      



board_inst/snakePos_inst/counter_11961_12084__i20/CK->board_inst/snakePos_inst/counter_11961_12084__i20/Q
                                          SLICE_R18C23C   CLK_TO_Q0_DELAY  0.768         3.809  1       
board_inst/snakePos_inst/n5                               NET DELAY        0.870         4.679  1       
board_inst/snakePos_inst/counter_11961_12084_add_4_21/C0->board_inst/snakePos_inst/counter_11961_12084_add_4_21/S0
                                          SLICE_R18C23C   C0_TO_F0_DELAY   0.249         4.928  1       
board_inst/snakePos_inst/n101[19] ( DI0 )
                                                          NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_11961_12084__i21/Q  (SLICE_R18C23C)
Path End         : board_inst/snakePos_inst/counter_11961_12084__i21/D  (SLICE_R18C23C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      



board_inst/snakePos_inst/counter_11961_12084__i21/CK->board_inst/snakePos_inst/counter_11961_12084__i21/Q
                                          SLICE_R18C23C   CLK_TO_Q1_DELAY  0.768         3.809  1       
board_inst/snakePos_inst/n4                               NET DELAY        0.870         4.679  1       
board_inst/snakePos_inst/counter_11961_12084_add_4_21/C1->board_inst/snakePos_inst/counter_11961_12084_add_4_21/S1
                                          SLICE_R18C23C   C1_TO_F1_DELAY   0.249         4.928  1       
board_inst/snakePos_inst/n101[20] ( DI1 )
                                                          NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_11961_12084__i22/Q  (SLICE_R18C23D)
Path End         : board_inst/snakePos_inst/counter_11961_12084__i22/D  (SLICE_R18C23D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      



board_inst/snakePos_inst/counter_11961_12084__i22/CK->board_inst/snakePos_inst/counter_11961_12084__i22/Q
                                          SLICE_R18C23D   CLK_TO_Q0_DELAY  0.768         3.809  1       
board_inst/snakePos_inst/n3                               NET DELAY        0.870         4.679  1       
board_inst/snakePos_inst/counter_11961_12084_add_4_23/C0->board_inst/snakePos_inst/counter_11961_12084_add_4_23/S0
                                          SLICE_R18C23D   C0_TO_F0_DELAY   0.249         4.928  1       
board_inst/snakePos_inst/n101[21] ( DI0 )
                                                          NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_11961_12084__i23/Q  (SLICE_R18C23D)
Path End         : board_inst/snakePos_inst/counter_11961_12084__i23/D  (SLICE_R18C23D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      



board_inst/snakePos_inst/counter_11961_12084__i23/CK->board_inst/snakePos_inst/counter_11961_12084__i23/Q
                                          SLICE_R18C23D   CLK_TO_Q1_DELAY  0.768         3.809  1       
board_inst/snakePos_inst/n2                               NET DELAY        0.870         4.679  1       
board_inst/snakePos_inst/counter_11961_12084_add_4_23/C1->board_inst/snakePos_inst/counter_11961_12084_add_4_23/S1
                                          SLICE_R18C23D   C1_TO_F1_DELAY   0.249         4.928  1       
board_inst/snakePos_inst/n101[22] ( DI1 )
                                                          NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  81      
NES_inst/CLK ( CLK )                                         NET DELAY      3.041         3.041  81      
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

