--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml full_adder.twx full_adder.ncd -o full_adder.twr
full_adder.pcf -ucf pins.ucf

Design file:              full_adder.ncd
Physical constraint file: full_adder.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1627 paths analyzed, 180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.009ns.
--------------------------------------------------------------------------------

Paths for end point addr_0 (SLICE_X53Y40.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_15 (FF)
  Destination:          addr_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      10.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.096 - 0.101)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_15 to addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.YQ      Tcko                  0.587   addr_counter<14>
                                                       addr_counter_15
    SLICE_X51Y74.G3      net (fanout=2)        1.267   addr_counter<15>
    SLICE_X51Y74.COUT    Topcyg                1.001   addr_counter_cmp_eq0000_wg_cy<3>
                                                       addr_counter_cmp_eq0000_wg_lut<3>
                                                       addr_counter_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.COUT    Tbyp                  0.118   addr_counter_cmp_eq0000_wg_cy<5>
                                                       addr_counter_cmp_eq0000_wg_cy<4>
                                                       addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.XB      Tcinxb                0.404   addr_counter_cmp_eq0000
                                                       addr_counter_cmp_eq0000_wg_cy<6>
    SLICE_X52Y40.F1      net (fanout=17)       3.805   addr_counter_cmp_eq0000
    SLICE_X52Y40.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y40.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y40.CLK     Tsrck                 0.910   addr<0>
                                                       addr_0
    -------------------------------------------------  ---------------------------
    Total                                     10.004ns (3.779ns logic, 6.225ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_21 (FF)
  Destination:          addr_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.096 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_21 to addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.YQ      Tcko                  0.587   addr_counter<20>
                                                       addr_counter_21
    SLICE_X51Y75.G2      net (fanout=2)        1.281   addr_counter<21>
    SLICE_X51Y75.COUT    Topcyg                1.001   addr_counter_cmp_eq0000_wg_cy<5>
                                                       addr_counter_cmp_eq0000_wg_lut<5>
                                                       addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.XB      Tcinxb                0.404   addr_counter_cmp_eq0000
                                                       addr_counter_cmp_eq0000_wg_cy<6>
    SLICE_X52Y40.F1      net (fanout=17)       3.805   addr_counter_cmp_eq0000
    SLICE_X52Y40.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y40.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y40.CLK     Tsrck                 0.910   addr<0>
                                                       addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.900ns (3.661ns logic, 6.239ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_18 (FF)
  Destination:          addr_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.096 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_18 to addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.591   addr_counter<18>
                                                       addr_counter_18
    SLICE_X51Y75.F1      net (fanout=2)        1.079   addr_counter<18>
    SLICE_X51Y75.COUT    Topcyf                1.162   addr_counter_cmp_eq0000_wg_cy<5>
                                                       addr_counter_cmp_eq0000_wg_lut<4>
                                                       addr_counter_cmp_eq0000_wg_cy<4>
                                                       addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.XB      Tcinxb                0.404   addr_counter_cmp_eq0000
                                                       addr_counter_cmp_eq0000_wg_cy<6>
    SLICE_X52Y40.F1      net (fanout=17)       3.805   addr_counter_cmp_eq0000
    SLICE_X52Y40.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y40.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y40.CLK     Tsrck                 0.910   addr<0>
                                                       addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.863ns (3.826ns logic, 6.037ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point addr_1 (SLICE_X53Y40.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_15 (FF)
  Destination:          addr_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      10.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.096 - 0.101)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_15 to addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.YQ      Tcko                  0.587   addr_counter<14>
                                                       addr_counter_15
    SLICE_X51Y74.G3      net (fanout=2)        1.267   addr_counter<15>
    SLICE_X51Y74.COUT    Topcyg                1.001   addr_counter_cmp_eq0000_wg_cy<3>
                                                       addr_counter_cmp_eq0000_wg_lut<3>
                                                       addr_counter_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.COUT    Tbyp                  0.118   addr_counter_cmp_eq0000_wg_cy<5>
                                                       addr_counter_cmp_eq0000_wg_cy<4>
                                                       addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.XB      Tcinxb                0.404   addr_counter_cmp_eq0000
                                                       addr_counter_cmp_eq0000_wg_cy<6>
    SLICE_X52Y40.F1      net (fanout=17)       3.805   addr_counter_cmp_eq0000
    SLICE_X52Y40.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y40.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y40.CLK     Tsrck                 0.910   addr<0>
                                                       addr_1
    -------------------------------------------------  ---------------------------
    Total                                     10.004ns (3.779ns logic, 6.225ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_21 (FF)
  Destination:          addr_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.096 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_21 to addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.YQ      Tcko                  0.587   addr_counter<20>
                                                       addr_counter_21
    SLICE_X51Y75.G2      net (fanout=2)        1.281   addr_counter<21>
    SLICE_X51Y75.COUT    Topcyg                1.001   addr_counter_cmp_eq0000_wg_cy<5>
                                                       addr_counter_cmp_eq0000_wg_lut<5>
                                                       addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.XB      Tcinxb                0.404   addr_counter_cmp_eq0000
                                                       addr_counter_cmp_eq0000_wg_cy<6>
    SLICE_X52Y40.F1      net (fanout=17)       3.805   addr_counter_cmp_eq0000
    SLICE_X52Y40.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y40.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y40.CLK     Tsrck                 0.910   addr<0>
                                                       addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.900ns (3.661ns logic, 6.239ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_18 (FF)
  Destination:          addr_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.096 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_18 to addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.591   addr_counter<18>
                                                       addr_counter_18
    SLICE_X51Y75.F1      net (fanout=2)        1.079   addr_counter<18>
    SLICE_X51Y75.COUT    Topcyf                1.162   addr_counter_cmp_eq0000_wg_cy<5>
                                                       addr_counter_cmp_eq0000_wg_lut<4>
                                                       addr_counter_cmp_eq0000_wg_cy<4>
                                                       addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.XB      Tcinxb                0.404   addr_counter_cmp_eq0000
                                                       addr_counter_cmp_eq0000_wg_cy<6>
    SLICE_X52Y40.F1      net (fanout=17)       3.805   addr_counter_cmp_eq0000
    SLICE_X52Y40.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y40.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y40.CLK     Tsrck                 0.910   addr<0>
                                                       addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.863ns (3.826ns logic, 6.037ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point addr_2 (SLICE_X52Y40.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_15 (FF)
  Destination:          addr_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.977ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.096 - 0.101)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_15 to addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.YQ      Tcko                  0.587   addr_counter<14>
                                                       addr_counter_15
    SLICE_X51Y74.G3      net (fanout=2)        1.267   addr_counter<15>
    SLICE_X51Y74.COUT    Topcyg                1.001   addr_counter_cmp_eq0000_wg_cy<3>
                                                       addr_counter_cmp_eq0000_wg_lut<3>
                                                       addr_counter_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<3>
    SLICE_X51Y75.COUT    Tbyp                  0.118   addr_counter_cmp_eq0000_wg_cy<5>
                                                       addr_counter_cmp_eq0000_wg_cy<4>
                                                       addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.XB      Tcinxb                0.404   addr_counter_cmp_eq0000
                                                       addr_counter_cmp_eq0000_wg_cy<6>
    SLICE_X52Y40.F1      net (fanout=17)       3.805   addr_counter_cmp_eq0000
    SLICE_X52Y40.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X52Y40.SR      net (fanout=2)        1.126   addr_and0000
    SLICE_X52Y40.CLK     Tsrck                 0.910   addr<2>
                                                       addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.977ns (3.779ns logic, 6.198ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_21 (FF)
  Destination:          addr_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.096 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_21 to addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.YQ      Tcko                  0.587   addr_counter<20>
                                                       addr_counter_21
    SLICE_X51Y75.G2      net (fanout=2)        1.281   addr_counter<21>
    SLICE_X51Y75.COUT    Topcyg                1.001   addr_counter_cmp_eq0000_wg_cy<5>
                                                       addr_counter_cmp_eq0000_wg_lut<5>
                                                       addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.XB      Tcinxb                0.404   addr_counter_cmp_eq0000
                                                       addr_counter_cmp_eq0000_wg_cy<6>
    SLICE_X52Y40.F1      net (fanout=17)       3.805   addr_counter_cmp_eq0000
    SLICE_X52Y40.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X52Y40.SR      net (fanout=2)        1.126   addr_and0000
    SLICE_X52Y40.CLK     Tsrck                 0.910   addr<2>
                                                       addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.873ns (3.661ns logic, 6.212ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_18 (FF)
  Destination:          addr_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.836ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.096 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_18 to addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.591   addr_counter<18>
                                                       addr_counter_18
    SLICE_X51Y75.F1      net (fanout=2)        1.079   addr_counter<18>
    SLICE_X51Y75.COUT    Topcyf                1.162   addr_counter_cmp_eq0000_wg_cy<5>
                                                       addr_counter_cmp_eq0000_wg_lut<4>
                                                       addr_counter_cmp_eq0000_wg_cy<4>
                                                       addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.CIN     net (fanout=1)        0.000   addr_counter_cmp_eq0000_wg_cy<5>
    SLICE_X51Y76.XB      Tcinxb                0.404   addr_counter_cmp_eq0000
                                                       addr_counter_cmp_eq0000_wg_cy<6>
    SLICE_X52Y40.F1      net (fanout=17)       3.805   addr_counter_cmp_eq0000
    SLICE_X52Y40.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X52Y40.SR      net (fanout=2)        1.126   addr_and0000
    SLICE_X52Y40.CLK     Tsrck                 0.910   addr<2>
                                                       addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.836ns (3.826ns logic, 6.010ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point data_in_0 (SLICE_X55Y37.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_in_0 (FF)
  Destination:          data_in_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: data_in_0 to data_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.XQ      Tcko                  0.473   data_in<0>
                                                       data_in_0
    SLICE_X55Y37.BX      net (fanout=4)        0.503   data_in<0>
    SLICE_X55Y37.CLK     Tckdi       (-Th)    -0.093   data_in<0>
                                                       data_in_0
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.566ns logic, 0.503ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point we_toggle (SLICE_X55Y38.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               we_toggle (FF)
  Destination:          we_toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: we_toggle to we_toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y38.YQ      Tcko                  0.470   we_toggle
                                                       we_toggle
    SLICE_X55Y38.BY      net (fanout=5)        0.472   we_toggle
    SLICE_X55Y38.CLK     Tckdi       (-Th)    -0.135   we_toggle
                                                       we_toggle
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.605ns logic, 0.472ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A (RAMB16_X1Y5.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_in_0 (FF)
  Destination:          RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.119 - 0.099)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: data_in_0 to RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.XQ      Tcko                  0.473   data_in<0>
                                                       data_in_0
    RAMB16_X1Y5.DIA0     net (fanout=4)        0.798   data_in<0>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram
                                                       RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.347ns logic, 0.798ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram/CLKA
  Logical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram/CLKA
  Logical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram/CLKA
  Logical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   10.009|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1627 paths, 0 nets, and 206 connections

Design statistics:
   Minimum period:  10.009ns{1}   (Maximum frequency:  99.910MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 28 11:17:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



