{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/ddr4_0_c0_ddr4_ui_clk:true|/aurora_64b66b_0_sys_reset_out1:true|/util_ds_buf_0_IBUF_DS_ODIV2:true|/PCIE_ENDPOINT_axi_aresetn:true|/MASTER_BOARD_user_clk_out:true|/ddr4_0_c0_ddr4_ui_clk_sync_rst:true|/sys_rst_n_1:true|/util_ds_buf_0_IBUF_OUT:true|/ddr4_0_addn_ui_clkout1:true|/PCIE_ENDPOINT_axi_aclk:true|",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-520,-277",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/ddr4_0_c0_ddr4_ui_clk:false|/aurora_64b66b_0_sys_reset_out1:false|/util_ds_buf_0_IBUF_DS_ODIV2:false|/PCIE_ENDPOINT_axi_aresetn:false|/MASTER_BOARD_user_clk_out:false|/ddr4_0_c0_ddr4_ui_clk_sync_rst:false|/sys_rst_n_1:false|/util_ds_buf_0_IBUF_OUT:false|/ddr4_0_addn_ui_clkout1:false|/PCIE_ENDPOINT_axi_aclk:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GT_DIFF_REFCLK1 -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port GT_SERIAL_RX -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port GT_SERIAL_TX -pg 1 -lvl 7 -x 1990 -y 430 -defaultsOSRD
preplace port ddr4_rtl_0 -pg 1 -lvl 7 -x 1990 -y 250 -defaultsOSRD
preplace port diff_clock_rtl_0 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace portBus pcie_rxn -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus pcie_rxp -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace portBus pcie_txn -pg 1 -lvl 7 -x 1990 -y 20 -defaultsOSRD
preplace portBus pcie_txp -pg 1 -lvl 7 -x 1990 -y 40 -defaultsOSRD
preplace inst DMA_ENGINE -pg 1 -lvl 4 -x 1260 -y 320 -defaultsOSRD
preplace inst CORE -pg 1 -lvl 3 -x 970 -y 340 -defaultsOSRD
preplace inst AURORA -pg 1 -lvl 2 -x 630 -y 360 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 4 -x 1260 -y 80 -defaultsOSRD
preplace inst axi_clock_converter_1 -pg 1 -lvl 2 -x 630 -y 140 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 6 -x 1830 -y 250 -defaultsOSRD
preplace inst MIG_XBAR -pg 1 -lvl 5 -x 1550 -y 70 -defaultsOSRD
preplace inst refclk_ibuf -pg 1 -lvl 1 -x 220 -y 300 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 1 -x 220 -y 130 -defaultsOSRD
preplace netloc AURORA_0_USER_DATA_M_AXIS_RX 1 2 1 N 320
preplace netloc AURORA_0_USER_K_M_AXIS_RX 1 2 1 N 340
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 300
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 2 NJ 360 NJ
preplace netloc GT_SERIAL_RX_0_1 1 0 2 NJ 400 NJ
preplace netloc PCIE_ENDPOINT_M_AXI 1 1 3 NJ 80 NJ 80 NJ
preplace netloc PCIE_ENDPOINT_M_AXI_LITE 1 1 1 420J 100n
preplace netloc XNEXT_MASTER_CORE_0_DC_AXIS_0 1 1 3 420 250 NJ 250 1100
preplace netloc XNEXT_MASTER_CORE_0_DMA_AXIL 1 3 1 1110 310n
preplace netloc XNEXT_MASTER_CORE_0_DMA_AXIS 1 3 1 N 330
preplace netloc XNEXT_MASTER_CORE_0_SC_AXIS_0 1 1 3 420 460 NJ 460 1100
preplace netloc aurora_64b66b_0_GT_SERIAL_TX 1 2 5 840J 430 NJ 430 NJ 430 NJ 430 NJ
preplace netloc axi_clock_converter_0_M_AXI 1 4 1 1410 60n
preplace netloc axi_clock_converter_0_M_AXI1 1 4 1 N 80
preplace netloc axi_clock_converter_1_M_AXI 1 2 1 840 140n
preplace netloc ddr4_0_C0_DDR4 1 6 1 NJ 250
preplace netloc default_sysclk1_300_0_1 1 0 6 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ
preplace netloc smartconnect_0_M00_AXI 1 5 1 1690 70n
levelinfo -pg 1 0 220 630 970 1260 1550 1830 1990
pagesize -pg 1 -db -bbox -sgen -180 0 2150 470
",
   "Interfaces View_ScaleFactor":"0.876777",
   "Interfaces View_TopLeft":"-179,-72",
   "Reduced Jogs_Layers":"/ddr4_0_c0_ddr4_ui_clk:true|/aurora_64b66b_0_sys_reset_out1:true|/util_ds_buf_0_IBUF_DS_ODIV2:true|/PCIE_ENDPOINT_axi_aresetn:true|/MASTER_BOARD_user_clk_out:true|/ddr4_0_c0_ddr4_ui_clk_sync_rst:true|/sys_rst_n_1:true|/util_ds_buf_0_IBUF_OUT:true|/ddr4_0_addn_ui_clkout1:true|/PCIE_ENDPOINT_axi_aclk:true|",
   "Reduced Jogs_ScaleFactor":"0.378873",
   "Reduced Jogs_TopLeft":"-478,0",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 4 -x 800 -y 200 -defaultsOSRD
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_sys_clk_gt -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace inst XDMA_HWICAP_HIER -pg 1 -lvl 1 -x 140 -y 220 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 430 -y 90 -defaultsOSRD
preplace inst USER_HIER -pg 1 -lvl 3 -x 680 -y 110 -defaultsOSRD
preplace netloc sys_clk_0_1 1 0 1 NJ 200
preplace netloc sys_clk_gt_0_1 1 0 1 NJ 220
preplace netloc sys_rst_n_1 1 0 1 NJ 240
preplace netloc xdma_0_axi_aclk 1 1 2 280 180 570
preplace netloc xdma_0_axi_aresetn 1 1 2 290 190 580
preplace netloc xdma_0_pcie_mgt 1 1 3 NJ 200 NJ 200 NJ
preplace netloc XDMA_HWICAP_HIER_M_AXI_FULL 1 1 1 260 60n
preplace netloc XDMA_HWICAP_HIER_M_AXI_LITE 1 1 1 270 80n
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 70
preplace netloc smartconnect_0_M01_AXI 1 2 1 N 90
preplace netloc smartconnect_0_M02_AXI 1 2 1 N 110
levelinfo -pg 1 0 140 430 680 800
pagesize -pg 1 -db -bbox -sgen -130 0 920 310
"
}
{
   "da_axi4_cnt":"11",
   "da_axi4_s2mm_cnt":"1",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"10",
   "da_mb_cnt":"1"
}
