{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1662931776835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1662931776835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 18:29:36 2022 " "Processing started: Sun Sep 11 18:29:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1662931776835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1662931776835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testes -c testes " "Command: quartus_map --read_settings_files=on --write_settings_files=off testes -c testes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1662931776835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1662931777272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testes " "Found entity 1: testes" {  } { { "testes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/testes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod1x2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod1x2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod1x2 " "Found entity 1: decod1x2" {  } { { "decod1x2.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod1x2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cond_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cond_test " "Found entity 1: cond_test" {  } { { "cond_test.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/cond_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahmes_uc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ahmes_uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ahmes_uc " "Found entity 1: Ahmes_uc" {  } { { "Ahmes_uc.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/shr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/rol.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ror.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ror.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander.bdf 1 1 " "Found 1 design units, including 1 entities, in source file neander.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Neander " "Found entity 1: Neander" {  } { { "Neander.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Neander.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_check_ahmes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carry_check_ahmes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carry_check_ahmes " "Found entity 1: carry_check_ahmes" {  } { { "carry_check_ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/carry_check_ahmes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "borrow_check_ahmes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file borrow_check_ahmes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 borrow_check_ahmes " "Found entity 1: borrow_check_ahmes" {  } { { "borrow_check_ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/borrow_check_ahmes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_check_ahmes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflow_check_ahmes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_check_ahmes " "Found entity 1: overflow_check_ahmes" {  } { { "overflow_check_ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/overflow_check_ahmes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahmes_board.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ahmes_board.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ahmes_board " "Found entity 1: Ahmes_board" {  } { { "Ahmes_board.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_board.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-circ1 " "Found design unit 1: memoria-circ1" {  } { { "Vhdl1.vhd" "" { Text "D:/Github/digital_circuits_processor1/Vhdl1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777779 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "Vhdl1.vhd" "" { Text "D:/Github/digital_circuits_processor1/Vhdl1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block14.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block14.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block14 " "Found entity 1: Block14" {  } { { "Block14.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Block14.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_inst_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_inst_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m_inst_counter " "Found entity 1: m_inst_counter" {  } { { "m_inst_counter.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/m_inst_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria2-circ1 " "Found design unit 1: memoria2-circ1" {  } { { "Vhdl12.vhd" "" { Text "D:/Github/digital_circuits_processor1/Vhdl12.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777793 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria2 " "Found entity 1: memoria2" {  } { { "Vhdl12.vhd" "" { Text "D:/Github/digital_circuits_processor1/Vhdl12.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/add_sub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662931777798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testes " "Elaborating entity \"testes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1662931777863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ahmes.bdf 1 1 " "Using design file ahmes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ahmes " "Found entity 1: Ahmes" {  } { { "ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931777891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ahmes Ahmes:inst " "Elaborating entity \"Ahmes\" for hierarchy \"Ahmes:inst\"" {  } { { "testes.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/testes.bdf" { { 288 560 696 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931777893 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "c_fl " "Pin \"c_fl\" is missing source" {  } { { "ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes.bdf" { { 776 432 608 792 "c_fl" "" } { 667 767 784 693 "c_fl" "" } { 288 544 592 304 "c_fl" "" } { 416 1088 1104 464 "c_fl" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1662931777899 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst12 " "Primitive \"DFFE\" of instance \"inst12\" not used" {  } { { "ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes.bdf" { { 600 728 808 664 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1662931777899 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst29 " "Primitive \"VCC\" of instance \"inst29\" not used" {  } { { "ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes.bdf" { { 616 808 824 648 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1662931777899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ahmes_alu.bdf 1 1 " "Using design file ahmes_alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ahmes_alu " "Found entity 1: ahmes_alu" {  } { { "ahmes_alu.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931777922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahmes_alu Ahmes:inst\|ahmes_alu:inst7 " "Elaborating entity \"ahmes_alu\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\"" {  } { { "ahmes.bdf" "inst7" { Schematic "D:/Github/digital_circuits_processor1/ahmes.bdf" { { 336 512 672 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931777924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_check_ahmes Ahmes:inst\|ahmes_alu:inst7\|carry_check_ahmes:inst7 " "Elaborating entity \"carry_check_ahmes\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|carry_check_ahmes:inst7\"" {  } { { "ahmes_alu.bdf" "inst7" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 400 512 632 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931777926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shl.bdf 1 1 " "Using design file shl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/shl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931777943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl Ahmes:inst\|ahmes_alu:inst7\|shl:inst13 " "Elaborating entity \"shl\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|shl:inst13\"" {  } { { "ahmes_alu.bdf" "inst13" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 664 224 352 760 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931777944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4x1.bdf 1 1 " "Using design file mux4x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931777961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 Ahmes:inst\|ahmes_alu:inst7\|mux4x1:inst6 " "Elaborating entity \"mux4x1\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|mux4x1:inst6\"" {  } { { "ahmes_alu.bdf" "inst6" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 744 800 896 904 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931777962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1.bdf 1 1 " "Using design file mux2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931777979 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931777979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Ahmes:inst\|ahmes_alu:inst7\|mux4x1:inst6\|mux2x1:inst2 " "Elaborating entity \"mux2x1\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|mux4x1:inst6\|mux2x1:inst2\"" {  } { { "mux4x1.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/mux4x1.bdf" { { 208 640 736 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931777980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr Ahmes:inst\|ahmes_alu:inst7\|shr:inst23 " "Elaborating entity \"shr\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|shr:inst23\"" {  } { { "ahmes_alu.bdf" "inst23" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 560 224 352 656 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931777987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror Ahmes:inst\|ahmes_alu:inst7\|ror:inst72 " "Elaborating entity \"ror\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|ror:inst72\"" {  } { { "ahmes_alu.bdf" "inst72" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 768 224 352 864 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931777989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol Ahmes:inst\|ahmes_alu:inst7\|rol:inst84 " "Elaborating entity \"rol\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|rol:inst84\"" {  } { { "ahmes_alu.bdf" "inst84" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 872 224 352 968 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931777991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "borrow_check_ahmes Ahmes:inst\|ahmes_alu:inst7\|borrow_check_ahmes:inst8 " "Elaborating entity \"borrow_check_ahmes\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|borrow_check_ahmes:inst8\"" {  } { { "ahmes_alu.bdf" "inst8" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 504 512 640 600 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931777994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "zero_check.bdf 1 1 " "Using design file zero_check.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 zero_check " "Found entity 1: zero_check" {  } { { "zero_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/zero_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778011 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_check Ahmes:inst\|ahmes_alu:inst7\|zero_check:inst24 " "Elaborating entity \"zero_check\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|zero_check:inst24\"" {  } { { "ahmes_alu.bdf" "inst24" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 608 512 608 704 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778012 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux16x1_8bitsa.bdf 1 1 " "Using design file mux16x1_8bitsa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x1_8bitsa " "Found entity 1: mux16x1_8bitsa" {  } { { "mux16x1_8bitsa.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux16x1_8bitsa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778029 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x1_8bitsa Ahmes:inst\|ahmes_alu:inst7\|mux16x1_8bitsa:inst " "Elaborating entity \"mux16x1_8bitsa\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|mux16x1_8bitsa:inst\"" {  } { { "ahmes_alu.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 72 504 640 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778030 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux16x1.bdf 1 1 " "Using design file mux16x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "mux16x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux16x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x1 Ahmes:inst\|ahmes_alu:inst7\|mux16x1_8bitsa:inst\|mux16x1:inst " "Elaborating entity \"mux16x1\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|mux16x1_8bitsa:inst\|mux16x1:inst\"" {  } { { "mux16x1_8bitsa.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/mux16x1_8bitsa.bdf" { { 128 384 480 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10 " "Elaborating entity \"add_sub\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\"" {  } { { "ahmes_alu.bdf" "inst10" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 136 224 352 232 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778289 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8_bits_adder.bdf 1 1 " "Using design file 8_bits_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_bits_adder " "Found entity 1: 8_bits_adder" {  } { { "8_bits_adder.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/8_bits_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778305 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_bits_adder Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46 " "Elaborating entity \"8_bits_adder\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46\"" {  } { { "add_sub.bdf" "inst46" { Schematic "D:/Github/digital_circuits_processor1/add_sub.bdf" { { 256 624 752 352 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778306 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46\|full_adder:inst7 " "Elaborating entity \"full_adder\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46\|full_adder:inst7\"" {  } { { "8_bits_adder.bdf" "inst7" { Schematic "D:/Github/digital_circuits_processor1/8_bits_adder.bdf" { { 16 536 632 112 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.bdf 1 1 " "Using design file half_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46\|full_adder:inst7\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|8_bits_adder:inst46\|full_adder:inst7\|half_adder:inst1\"" {  } { { "full_adder.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/full_adder.bdf" { { 288 512 608 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1_8bits.bdf 1 1 " "Using design file mux2x1_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8bits " "Found entity 1: mux2x1_8bits" {  } { { "mux2x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778394 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8bits Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|mux2x1_8bits:inst10 " "Elaborating entity \"mux2x1_8bits\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|add_sub:inst10\|mux2x1_8bits:inst10\"" {  } { { "add_sub.bdf" "inst10" { Schematic "D:/Github/digital_circuits_processor1/add_sub.bdf" { { 272 432 560 368 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778395 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or_8bits.bdf 1 1 " "Using design file or_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bits " "Found entity 1: or_8bits" {  } { { "or_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/or_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778423 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8bits Ahmes:inst\|ahmes_alu:inst7\|or_8bits:inst2 " "Elaborating entity \"or_8bits\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|or_8bits:inst2\"" {  } { { "ahmes_alu.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 248 224 352 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778425 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and_8bits.bdf 1 1 " "Using design file and_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bits " "Found entity 1: and_8bits" {  } { { "and_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/and_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_8bits Ahmes:inst\|ahmes_alu:inst7\|and_8bits:inst1 " "Elaborating entity \"and_8bits\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|and_8bits:inst1\"" {  } { { "ahmes_alu.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 456 224 352 552 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778443 ""}
{ "Warning" "WSGN_SEARCH_FILE" "not_8bits.bdf 1 1 " "Using design file not_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not_8bits " "Found entity 1: not_8bits" {  } { { "not_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/not_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_8bits Ahmes:inst\|ahmes_alu:inst7\|not_8bits:inst3 " "Elaborating entity \"not_8bits\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|not_8bits:inst3\"" {  } { { "ahmes_alu.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 352 224 352 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4x1_8bits.bdf 1 1 " "Using design file mux4x1_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_8bits " "Found entity 1: mux4x1_8bits" {  } { { "mux4x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux4x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_8bits Ahmes:inst\|ahmes_alu:inst7\|mux4x1_8bits:inst5 " "Elaborating entity \"mux4x1_8bits\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|mux4x1_8bits:inst5\"" {  } { { "ahmes_alu.bdf" "inst5" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 736 528 656 896 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "negative_check.bdf 1 1 " "Using design file negative_check.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 negative_check " "Found entity 1: negative_check" {  } { { "negative_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/negative_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778542 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negative_check Ahmes:inst\|ahmes_alu:inst7\|negative_check:inst4 " "Elaborating entity \"negative_check\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|negative_check:inst4\"" {  } { { "ahmes_alu.bdf" "inst4" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 440 760 880 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow_check_ahmes Ahmes:inst\|ahmes_alu:inst7\|overflow_check_ahmes:inst9 " "Elaborating entity \"overflow_check_ahmes\" for hierarchy \"Ahmes:inst\|ahmes_alu:inst7\|overflow_check_ahmes:inst9\"" {  } { { "ahmes_alu.bdf" "inst9" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { { 544 760 896 672 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778545 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_8_bits.bdf 1 1 " "Using design file reg_8_bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bits " "Found entity 1: reg_8_bits" {  } { { "reg_8_bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/reg_8_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778562 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bits Ahmes:inst\|reg_8_bits:AC " "Elaborating entity \"reg_8_bits\" for hierarchy \"Ahmes:inst\|reg_8_bits:AC\"" {  } { { "ahmes.bdf" "AC" { Schematic "D:/Github/digital_circuits_processor1/ahmes.bdf" { { 296 344 472 424 "AC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ahmes_uc Ahmes:inst\|Ahmes_uc:inst " "Elaborating entity \"Ahmes_uc\" for hierarchy \"Ahmes:inst\|Ahmes_uc:inst\"" {  } { { "ahmes.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/ahmes.bdf" { { 464 896 1184 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_inst_counter Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1 " "Elaborating entity \"m_inst_counter\" for hierarchy \"Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\"" {  } { { "Ahmes_uc.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_uc.bdf" { { 328 -208 -112 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod3x8.bdf 1 1 " "Using design file decod3x8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod3x8 " "Found entity 1: decod3x8" {  } { { "decod3x8.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod3x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778587 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod3x8 Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|decod3x8:inst1 " "Elaborating entity \"decod3x8\" for hierarchy \"Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|decod3x8:inst1\"" {  } { { "m_inst_counter.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/m_inst_counter.bdf" { { 216 680 776 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_8_bits.bdf 1 1 " "Using design file counter_8_bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bits " "Found entity 1: counter_8_bits" {  } { { "counter_8_bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/counter_8_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8_bits Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|counter_8_bits:inst2 " "Elaborating entity \"counter_8_bits\" for hierarchy \"Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|counter_8_bits:inst2\"" {  } { { "m_inst_counter.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/m_inst_counter.bdf" { { 288 464 592 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778606 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generic_counter.bdf 1 1 " "Using design file generic_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "generic_counter.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/generic_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|counter_8_bits:inst2\|generic_counter:inst3 " "Elaborating entity \"generic_counter\" for hierarchy \"Ahmes:inst\|Ahmes_uc:inst\|m_inst_counter:inst1\|counter_8_bits:inst2\|generic_counter:inst3\"" {  } { { "counter_8_bits.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/counter_8_bits.bdf" { { 192 480 592 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ahmes_instr_decod.bdf 1 1 " "Using design file ahmes_instr_decod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ahmes_instr_decod " "Found entity 1: Ahmes_instr_decod" {  } { { "ahmes_instr_decod.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes_instr_decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778700 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ahmes_instr_decod Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst " "Elaborating entity \"Ahmes_instr_decod\" for hierarchy \"Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst\"" {  } { { "Ahmes_uc.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_uc.bdf" { { 56 16 152 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778701 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod4x16.bdf 1 1 " "Using design file decod4x16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod4x16 " "Found entity 1: decod4x16" {  } { { "decod4x16.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4x16 Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst\|decod4x16:inst " "Elaborating entity \"decod4x16\" for hierarchy \"Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst\|decod4x16:inst\"" {  } { { "ahmes_instr_decod.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/ahmes_instr_decod.bdf" { { 296 120 216 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778719 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod2x4.bdf 1 1 " "Using design file decod2x4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod2x4 " "Found entity 1: decod2x4" {  } { { "decod2x4.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662931778737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662931778737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod2x4 Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst\|decod2x4:inst4 " "Elaborating entity \"decod2x4\" for hierarchy \"Ahmes:inst\|Ahmes_uc:inst\|Ahmes_instr_decod:inst\|decod2x4:inst4\"" {  } { { "ahmes_instr_decod.bdf" "inst4" { Schematic "D:/Github/digital_circuits_processor1/ahmes_instr_decod.bdf" { { 288 472 568 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_test Ahmes:inst\|Ahmes_uc:inst\|cond_test:inst15 " "Elaborating entity \"cond_test\" for hierarchy \"Ahmes:inst\|Ahmes_uc:inst\|cond_test:inst15\"" {  } { { "Ahmes_uc.bdf" "inst15" { Schematic "D:/Github/digital_circuits_processor1/Ahmes_uc.bdf" { { 688 56 152 784 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod1x2 Ahmes:inst\|Ahmes_uc:inst\|cond_test:inst15\|decod1x2:inst3 " "Elaborating entity \"decod1x2\" for hierarchy \"Ahmes:inst\|Ahmes_uc:inst\|cond_test:inst15\|decod1x2:inst3\"" {  } { { "cond_test.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/cond_test.bdf" { { 168 464 560 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria Ahmes:inst\|memoria:inst4 " "Elaborating entity \"memoria\" for hierarchy \"Ahmes:inst\|memoria:inst4\"" {  } { { "ahmes.bdf" "inst4" { Schematic "D:/Github/digital_circuits_processor1/ahmes.bdf" { { -56 864 1056 24 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662931778772 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "carry GND " "Pin \"carry\" is stuck at GND" {  } { { "testes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/testes.bdf" { { 424 704 880 440 "carry" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662931779718 "|testes|carry"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1662931779718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1662931779841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1662931781179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662931781179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1662931781242 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1662931781242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Implemented 203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1662931781242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1662931781242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1662931781264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 18:29:41 2022 " "Processing ended: Sun Sep 11 18:29:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1662931781264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1662931781264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1662931781264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1662931781264 ""}
