/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [5:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [27:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [27:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_1z[0] | celloutsig_1_14z[1]) & (celloutsig_1_6z[1] | celloutsig_1_9z[1]));
  assign celloutsig_0_10z = ~((_00_ | _00_) & (celloutsig_0_6z | celloutsig_0_9z));
  assign celloutsig_0_15z = ~((celloutsig_0_11z | _01_) & (celloutsig_0_13z | celloutsig_0_1z));
  assign celloutsig_0_21z = ~((celloutsig_0_16z[21] | celloutsig_0_5z) & (celloutsig_0_9z | celloutsig_0_12z[0]));
  assign celloutsig_0_23z = ~((celloutsig_0_2z[0] | celloutsig_0_22z[3]) & (celloutsig_0_1z | celloutsig_0_2z[4]));
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_2z[5]) & (celloutsig_0_2z[0] | celloutsig_0_1z));
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { in_data[110:106], celloutsig_1_8z };
  reg [3:0] _11_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 4'h0;
    else _11_ <= { celloutsig_0_2z[5], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z };
  assign { _03_[3], _00_, _01_, _03_[0] } = _11_;
  assign celloutsig_1_13z = { celloutsig_1_1z[4:3], celloutsig_1_3z, celloutsig_1_9z } < celloutsig_1_0z[8:3];
  assign celloutsig_1_17z = { _02_[3:1], celloutsig_1_13z } < celloutsig_1_11z[3:0];
  assign celloutsig_0_9z = in_data[27:23] < { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_4z, _03_[3], _00_, _01_, _03_[0] } < celloutsig_0_2z[5:0];
  assign celloutsig_0_14z = { _00_, celloutsig_0_1z, celloutsig_0_13z } < { _01_, _03_[0], celloutsig_0_10z };
  assign celloutsig_1_4z = { celloutsig_1_1z[20:15], celloutsig_1_2z } % { 1'h1, in_data[175:170] };
  assign celloutsig_1_6z = { celloutsig_1_1z[22:20], celloutsig_1_2z } % { 1'h1, celloutsig_1_5z[17:15] };
  assign celloutsig_1_10z = celloutsig_1_1z[20:16] % { 1'h1, celloutsig_1_7z[3:0] };
  assign celloutsig_1_11z = celloutsig_1_1z[20:11] % { 1'h1, celloutsig_1_1z[14:7], celloutsig_1_2z };
  assign celloutsig_1_14z = { _02_[5:4], celloutsig_1_8z } % { 1'h1, celloutsig_1_1z[8:7] };
  assign celloutsig_0_12z = { celloutsig_0_2z[6:2], celloutsig_0_10z, celloutsig_0_11z } % { 1'h1, _03_[0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[94:88] % { 1'h1, in_data[10:5] };
  assign celloutsig_0_26z = { celloutsig_0_12z[5], celloutsig_0_4z, celloutsig_0_23z } % { 1'h1, celloutsig_0_9z, celloutsig_0_21z };
  assign celloutsig_1_7z = { in_data[171:169], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } * { celloutsig_1_5z[6:2], celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_0z[6:5], celloutsig_1_11z } * { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_16z = { in_data[24:4], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_9z } * { in_data[36:16], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_18z = { _01_, _03_[0], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_12z } * { in_data[46:43], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_0z = ^ in_data[54:48];
  assign celloutsig_1_8z = ^ celloutsig_1_5z[27:18];
  assign celloutsig_0_4z = ^ { in_data[83:81], celloutsig_0_3z };
  assign celloutsig_0_5z = ^ celloutsig_0_2z[5:1];
  assign celloutsig_0_6z = ^ { in_data[44:42], celloutsig_0_1z };
  assign celloutsig_0_1z = ^ in_data[76:72];
  assign celloutsig_0_13z = ^ { celloutsig_0_4z, _03_[3], _00_, _01_, _03_[0], celloutsig_0_7z };
  assign celloutsig_0_25z = ^ { celloutsig_0_18z[11:3], celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_23z };
  assign celloutsig_1_2z = ^ in_data[159:149];
  assign celloutsig_1_3z = ^ { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_0z[8:5], celloutsig_1_1z } ~^ in_data[169:142];
  assign celloutsig_1_9z = celloutsig_1_4z[5:3] ~^ in_data[113:111];
  assign celloutsig_1_15z = { celloutsig_1_10z[4:2], celloutsig_1_13z, celloutsig_1_8z } ~^ { celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_15z[3:0], celloutsig_1_17z } ~^ celloutsig_1_16z[4:0];
  assign celloutsig_0_7z = { in_data[44:43], celloutsig_0_3z } ~^ { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_22z = celloutsig_0_18z[9:4] ~^ celloutsig_0_12z[5:0];
  assign celloutsig_1_0z = in_data[115:107] ~^ in_data[170:162];
  assign celloutsig_1_1z = in_data[135:112] ~^ in_data[183:160];
  assign _03_[2:1] = { _00_, _01_ };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
