Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu Jan 16 19:42:14 2025
| Host         : J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  280         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (280)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1875)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (280)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 245 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1875)
---------------------------------------------------
 There are 1875 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1902          inf        0.000                      0                 1902           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1902 Endpoints
Min Delay          1902 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/OTTER_MEMORY/memory_reg_bram_7/DIADI[28]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.222ns  (logic 4.863ns (18.545%)  route 21.359ns (81.455%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  CPU/OTTER_MEMORY/memory_reg_bram_5/DOBDO[0]
                         net (fo=1, routed)           2.473     4.927    CPU/OTTER_MEMORY/memory_reg_bram_5_n_67
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  CPU/OTTER_MEMORY/OUT[31]_i_30/O
                         net (fo=1, routed)           0.000     5.051    CPU/OTTER_MEMORY/OUT[31]_i_30_n_0
    SLICE_X53Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     5.296 r  CPU/OTTER_MEMORY/OUT_reg[31]_i_13/O
                         net (fo=2, routed)           0.671     5.967    CPU/OTTER_MEMORY/OUT_reg[31]_i_13_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.298     6.265 f  CPU/OTTER_MEMORY/OUT[31]_i_3/O
                         net (fo=9, routed)           1.493     7.758    CPU/OTTER_MEMORY/OUT[31]_i_3_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.882 r  CPU/OTTER_MEMORY/RESULT0_carry_i_10/O
                         net (fo=9, routed)           0.826     8.708    CPU/OTTER_MEMORY/alu_src_b[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.832 r  CPU/OTTER_MEMORY/RESULT0_carry_i_4/O
                         net (fo=66, routed)          4.367    13.198    CPU/OTTER_MEMORY/OUT_reg[11][0]
    SLICE_X13Y17         LUT5 (Prop_lut5_I2_O)        0.124    13.322 r  CPU/OTTER_MEMORY/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.322    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__0_1[0]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.854 r  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.854    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.968    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__0_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.082    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 f  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    15.593    CPU/OTTER_MEMORY/CO[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.717 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.665    16.383    CPU/OTTER_MEMORY/memory_reg_bram_0_i_151_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_80/O
                         net (fo=58, routed)          2.835    19.342    CPU/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3_0[0]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124    19.466 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=18, routed)          1.706    21.172    CPU/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    21.296 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_16/O
                         net (fo=16, routed)          4.926    26.222    CPU/OTTER_MEMORY/memory_reg_bram_0_i_16_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  CPU/OTTER_MEMORY/memory_reg_bram_7/DIADI[28]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/OTTER_MEMORY/memory_reg_bram_12/DIADI[28]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.880ns  (logic 4.863ns (18.791%)  route 21.017ns (81.209%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  CPU/OTTER_MEMORY/memory_reg_bram_5/DOBDO[0]
                         net (fo=1, routed)           2.473     4.927    CPU/OTTER_MEMORY/memory_reg_bram_5_n_67
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  CPU/OTTER_MEMORY/OUT[31]_i_30/O
                         net (fo=1, routed)           0.000     5.051    CPU/OTTER_MEMORY/OUT[31]_i_30_n_0
    SLICE_X53Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     5.296 r  CPU/OTTER_MEMORY/OUT_reg[31]_i_13/O
                         net (fo=2, routed)           0.671     5.967    CPU/OTTER_MEMORY/OUT_reg[31]_i_13_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.298     6.265 f  CPU/OTTER_MEMORY/OUT[31]_i_3/O
                         net (fo=9, routed)           1.493     7.758    CPU/OTTER_MEMORY/OUT[31]_i_3_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.882 r  CPU/OTTER_MEMORY/RESULT0_carry_i_10/O
                         net (fo=9, routed)           0.826     8.708    CPU/OTTER_MEMORY/alu_src_b[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.832 r  CPU/OTTER_MEMORY/RESULT0_carry_i_4/O
                         net (fo=66, routed)          4.367    13.198    CPU/OTTER_MEMORY/OUT_reg[11][0]
    SLICE_X13Y17         LUT5 (Prop_lut5_I2_O)        0.124    13.322 r  CPU/OTTER_MEMORY/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.322    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__0_1[0]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.854 r  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.854    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.968    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__0_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.082    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 f  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    15.593    CPU/OTTER_MEMORY/CO[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.717 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.665    16.383    CPU/OTTER_MEMORY/memory_reg_bram_0_i_151_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_80/O
                         net (fo=58, routed)          2.835    19.342    CPU/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3_0[0]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124    19.466 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=18, routed)          1.706    21.172    CPU/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    21.296 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_16/O
                         net (fo=16, routed)          4.584    25.880    CPU/OTTER_MEMORY/memory_reg_bram_0_i_16_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  CPU/OTTER_MEMORY/memory_reg_bram_12/DIADI[28]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/OTTER_MEMORY/memory_reg_bram_11/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.659ns  (logic 3.541ns (13.800%)  route 22.118ns (86.200%))
  Logic Levels:           18  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         3.504     4.022    CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.146 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.176     5.322    CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25_n_0
    SLICE_X52Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.446 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.751     7.197    CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/ADDRA0
    SLICE_X38Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.321 r  CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=27, routed)          1.272     8.593    CPU/OTTER_MEMORY/DIADI[1]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.717 r  CPU/OTTER_MEMORY/RESULT0_carry_i_3/O
                         net (fo=107, routed)         4.432    13.149    CPU/OTTER_MEMORY/OUT_reg[11][1]
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.273 r  CPU/OTTER_MEMORY/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    13.273    CPU/OTTER_ALU/memory_reg_bram_0_i_194[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.937    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.051    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.165    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.279    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.518 f  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           1.376    15.894    CPU/OTTER_MEMORY/data1[22]
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.302    16.196 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82/O
                         net (fo=1, routed)           0.835    17.031    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.155 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44/O
                         net (fo=1, routed)           0.938    18.094    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.218 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_17/O
                         net (fo=3, routed)           1.145    19.362    CPU/OTTER_MEMORY/IOBUS_addr[22]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.153    19.515 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_158/O
                         net (fo=22, routed)          1.730    21.245    CPU/OTTER_MEMORY/memory_reg_bram_0_i_158_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.331    21.576 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=16, routed)          3.429    25.005    CPU/OTTER_MEMORY/p_0_in_0[8]
    SLICE_X48Y7          LUT5 (Prop_lut5_I4_O)        0.124    25.129 r  CPU/OTTER_MEMORY/memory_reg_bram_11_i_5/O
                         net (fo=1, routed)           0.531    25.659    CPU/OTTER_MEMORY/memory_reg_bram_11_i_5_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  CPU/OTTER_MEMORY/memory_reg_bram_11/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/OTTER_MEMORY/memory_reg_bram_6/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.582ns  (logic 3.541ns (13.842%)  route 22.041ns (86.158%))
  Logic Levels:           18  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         3.504     4.022    CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.146 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.176     5.322    CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25_n_0
    SLICE_X52Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.446 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.751     7.197    CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/ADDRA0
    SLICE_X38Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.321 r  CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=27, routed)          1.272     8.593    CPU/OTTER_MEMORY/DIADI[1]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.717 r  CPU/OTTER_MEMORY/RESULT0_carry_i_3/O
                         net (fo=107, routed)         4.432    13.149    CPU/OTTER_MEMORY/OUT_reg[11][1]
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.273 r  CPU/OTTER_MEMORY/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    13.273    CPU/OTTER_ALU/memory_reg_bram_0_i_194[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.937    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.051    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.165    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.279    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.518 f  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           1.376    15.894    CPU/OTTER_MEMORY/data1[22]
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.302    16.196 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82/O
                         net (fo=1, routed)           0.835    17.031    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.155 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44/O
                         net (fo=1, routed)           0.938    18.094    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.218 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_17/O
                         net (fo=3, routed)           1.145    19.362    CPU/OTTER_MEMORY/IOBUS_addr[22]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.153    19.515 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_158/O
                         net (fo=22, routed)          1.634    21.149    CPU/OTTER_MEMORY/memory_reg_bram_0_i_158_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.331    21.480 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_84/O
                         net (fo=16, routed)          3.481    24.961    CPU/OTTER_MEMORY/p_0_in_0[16]
    SLICE_X48Y5          LUT5 (Prop_lut5_I4_O)        0.124    25.085 r  CPU/OTTER_MEMORY/memory_reg_bram_6_i_4/O
                         net (fo=1, routed)           0.496    25.582    CPU/OTTER_MEMORY/memory_reg_bram_6_i_4_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  CPU/OTTER_MEMORY/memory_reg_bram_6/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/OTTER_MEMORY/memory_reg_bram_12/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.372ns  (logic 3.541ns (13.957%)  route 21.831ns (86.043%))
  Logic Levels:           18  (CARRY4=6 FDRE=1 LUT3=1 LUT4=3 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         3.504     4.022    CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.146 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.176     5.322    CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25_n_0
    SLICE_X52Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.446 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.751     7.197    CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/ADDRA0
    SLICE_X38Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.321 r  CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=27, routed)          1.272     8.593    CPU/OTTER_MEMORY/DIADI[1]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.717 r  CPU/OTTER_MEMORY/RESULT0_carry_i_3/O
                         net (fo=107, routed)         4.432    13.149    CPU/OTTER_MEMORY/OUT_reg[11][1]
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.273 r  CPU/OTTER_MEMORY/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    13.273    CPU/OTTER_ALU/memory_reg_bram_0_i_194[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.937    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.051    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.165    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.279    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.518 f  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           1.376    15.894    CPU/OTTER_MEMORY/data1[22]
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.302    16.196 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82/O
                         net (fo=1, routed)           0.835    17.031    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.155 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44/O
                         net (fo=1, routed)           0.938    18.094    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.218 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_17/O
                         net (fo=3, routed)           1.145    19.362    CPU/OTTER_MEMORY/IOBUS_addr[22]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.153    19.515 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_158/O
                         net (fo=22, routed)          1.634    21.149    CPU/OTTER_MEMORY/memory_reg_bram_0_i_158_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.331    21.480 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_84/O
                         net (fo=16, routed)          3.029    24.509    CPU/OTTER_MEMORY/p_0_in_0[16]
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.633 r  CPU/OTTER_MEMORY/memory_reg_bram_12_i_4/O
                         net (fo=1, routed)           0.739    25.372    CPU/OTTER_MEMORY/memory_reg_bram_12_i_4_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  CPU/OTTER_MEMORY/memory_reg_bram_12/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/OTTER_MEMORY/memory_reg_bram_12/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.342ns  (logic 3.541ns (13.973%)  route 21.801ns (86.027%))
  Logic Levels:           18  (CARRY4=6 FDRE=1 LUT3=1 LUT4=3 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         3.504     4.022    CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.146 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.176     5.322    CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25_n_0
    SLICE_X52Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.446 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.751     7.197    CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/ADDRA0
    SLICE_X38Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.321 r  CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=27, routed)          1.272     8.593    CPU/OTTER_MEMORY/DIADI[1]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.717 r  CPU/OTTER_MEMORY/RESULT0_carry_i_3/O
                         net (fo=107, routed)         4.432    13.149    CPU/OTTER_MEMORY/OUT_reg[11][1]
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.273 r  CPU/OTTER_MEMORY/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    13.273    CPU/OTTER_ALU/memory_reg_bram_0_i_194[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.937    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.051    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.165    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.279    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.518 f  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           1.376    15.894    CPU/OTTER_MEMORY/data1[22]
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.302    16.196 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82/O
                         net (fo=1, routed)           0.835    17.031    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.155 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44/O
                         net (fo=1, routed)           0.938    18.094    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.218 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_17/O
                         net (fo=3, routed)           1.145    19.362    CPU/OTTER_MEMORY/IOBUS_addr[22]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.153    19.515 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_158/O
                         net (fo=22, routed)          1.730    21.245    CPU/OTTER_MEMORY/memory_reg_bram_0_i_158_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.331    21.576 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=16, routed)          2.900    24.476    CPU/OTTER_MEMORY/p_0_in_0[8]
    SLICE_X51Y8          LUT4 (Prop_lut4_I3_O)        0.124    24.600 r  CPU/OTTER_MEMORY/memory_reg_bram_12_i_5/O
                         net (fo=1, routed)           0.741    25.342    CPU/OTTER_MEMORY/memory_reg_bram_12_i_5_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  CPU/OTTER_MEMORY/memory_reg_bram_12/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/OTTER_MEMORY/memory_reg_bram_13/DIADI[28]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.339ns  (logic 4.863ns (19.192%)  route 20.476ns (80.808%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  CPU/OTTER_MEMORY/memory_reg_bram_5/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  CPU/OTTER_MEMORY/memory_reg_bram_5/DOBDO[0]
                         net (fo=1, routed)           2.473     4.927    CPU/OTTER_MEMORY/memory_reg_bram_5_n_67
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.051 r  CPU/OTTER_MEMORY/OUT[31]_i_30/O
                         net (fo=1, routed)           0.000     5.051    CPU/OTTER_MEMORY/OUT[31]_i_30_n_0
    SLICE_X53Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     5.296 r  CPU/OTTER_MEMORY/OUT_reg[31]_i_13/O
                         net (fo=2, routed)           0.671     5.967    CPU/OTTER_MEMORY/OUT_reg[31]_i_13_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I2_O)        0.298     6.265 f  CPU/OTTER_MEMORY/OUT[31]_i_3/O
                         net (fo=9, routed)           1.493     7.758    CPU/OTTER_MEMORY/OUT[31]_i_3_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.882 r  CPU/OTTER_MEMORY/RESULT0_carry_i_10/O
                         net (fo=9, routed)           0.826     8.708    CPU/OTTER_MEMORY/alu_src_b[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.832 r  CPU/OTTER_MEMORY/RESULT0_carry_i_4/O
                         net (fo=66, routed)          4.367    13.198    CPU/OTTER_MEMORY/OUT_reg[11][0]
    SLICE_X13Y17         LUT5 (Prop_lut5_I2_O)        0.124    13.322 r  CPU/OTTER_MEMORY/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.322    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__0_1[0]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.854 r  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.854    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.968    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__0_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.082    CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 f  CPU/OTTER_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.397    15.593    CPU/OTTER_MEMORY/CO[0]
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.717 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.665    16.383    CPU/OTTER_MEMORY/memory_reg_bram_0_i_151_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124    16.507 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_80/O
                         net (fo=58, routed)          2.835    19.342    CPU/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_3_0[0]
    SLICE_X39Y23         LUT2 (Prop_lut2_I0_O)        0.124    19.466 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_81/O
                         net (fo=18, routed)          1.706    21.172    CPU/OTTER_MEMORY/memory_reg_bram_0_i_81_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    21.296 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_16/O
                         net (fo=16, routed)          4.043    25.339    CPU/OTTER_MEMORY/memory_reg_bram_0_i_16_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  CPU/OTTER_MEMORY/memory_reg_bram_13/DIADI[28]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/OTTER_MEMORY/memory_reg_bram_6/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.299ns  (logic 3.541ns (13.996%)  route 21.758ns (86.004%))
  Logic Levels:           18  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         3.504     4.022    CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.146 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.176     5.322    CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25_n_0
    SLICE_X52Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.446 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.751     7.197    CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/ADDRA0
    SLICE_X38Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.321 r  CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=27, routed)          1.272     8.593    CPU/OTTER_MEMORY/DIADI[1]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.717 r  CPU/OTTER_MEMORY/RESULT0_carry_i_3/O
                         net (fo=107, routed)         4.432    13.149    CPU/OTTER_MEMORY/OUT_reg[11][1]
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.273 r  CPU/OTTER_MEMORY/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    13.273    CPU/OTTER_ALU/memory_reg_bram_0_i_194[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.937    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.051    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.165    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.279    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.518 f  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           1.376    15.894    CPU/OTTER_MEMORY/data1[22]
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.302    16.196 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82/O
                         net (fo=1, routed)           0.835    17.031    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.155 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44/O
                         net (fo=1, routed)           0.938    18.094    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.218 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_17/O
                         net (fo=3, routed)           1.145    19.362    CPU/OTTER_MEMORY/IOBUS_addr[22]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.153    19.515 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_158/O
                         net (fo=22, routed)          1.730    21.245    CPU/OTTER_MEMORY/memory_reg_bram_0_i_158_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.331    21.576 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=16, routed)          2.916    24.492    CPU/OTTER_MEMORY/p_0_in_0[8]
    SLICE_X49Y7          LUT5 (Prop_lut5_I4_O)        0.124    24.616 r  CPU/OTTER_MEMORY/memory_reg_bram_6_i_5/O
                         net (fo=1, routed)           0.683    25.299    CPU/OTTER_MEMORY/memory_reg_bram_6_i_5_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  CPU/OTTER_MEMORY/memory_reg_bram_6/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/OTTER_MEMORY/memory_reg_bram_15/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.274ns  (logic 3.541ns (14.011%)  route 21.733ns (85.989%))
  Logic Levels:           18  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         3.504     4.022    CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.146 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.176     5.322    CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25_n_0
    SLICE_X52Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.446 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.751     7.197    CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/ADDRA0
    SLICE_X38Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.321 r  CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=27, routed)          1.272     8.593    CPU/OTTER_MEMORY/DIADI[1]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.717 r  CPU/OTTER_MEMORY/RESULT0_carry_i_3/O
                         net (fo=107, routed)         4.432    13.149    CPU/OTTER_MEMORY/OUT_reg[11][1]
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.273 r  CPU/OTTER_MEMORY/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    13.273    CPU/OTTER_ALU/memory_reg_bram_0_i_194[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.937    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.051    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.165    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.279    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.518 f  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           1.376    15.894    CPU/OTTER_MEMORY/data1[22]
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.302    16.196 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82/O
                         net (fo=1, routed)           0.835    17.031    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.155 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44/O
                         net (fo=1, routed)           0.938    18.094    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.218 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_17/O
                         net (fo=3, routed)           1.145    19.362    CPU/OTTER_MEMORY/IOBUS_addr[22]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.153    19.515 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_158/O
                         net (fo=22, routed)          1.634    21.149    CPU/OTTER_MEMORY/memory_reg_bram_0_i_158_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.331    21.480 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_84/O
                         net (fo=16, routed)          3.122    24.602    CPU/OTTER_MEMORY/p_0_in_0[16]
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.726 r  CPU/OTTER_MEMORY/memory_reg_bram_15_i_4/O
                         net (fo=1, routed)           0.548    25.274    CPU/OTTER_MEMORY/memory_reg_bram_15_i_4_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  CPU/OTTER_MEMORY/memory_reg_bram_15/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/OTTER_MEMORY/memory_reg_bram_15/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.155ns  (logic 3.541ns (14.077%)  route 21.614ns (85.923%))
  Logic Levels:           18  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q
                         net (fo=128, routed)         3.504     4.022    CPU/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.146 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.176     5.322    CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_25_n_0
    SLICE_X52Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.446 r  CPU/OTTER_MEMORY/ram_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.751     7.197    CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/ADDRA0
    SLICE_X38Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.321 r  CPU/OTTER_REG_FILE/ram_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=27, routed)          1.272     8.593    CPU/OTTER_MEMORY/DIADI[1]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.124     8.717 r  CPU/OTTER_MEMORY/RESULT0_carry_i_3/O
                         net (fo=107, routed)         4.432    13.149    CPU/OTTER_MEMORY/OUT_reg[11][1]
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124    13.273 r  CPU/OTTER_MEMORY/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    13.273    CPU/OTTER_ALU/memory_reg_bram_0_i_194[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.823 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.823    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.937    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.051    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.165    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.279    CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__3_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.518 f  CPU/OTTER_ALU/RESULT0_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           1.376    15.894    CPU/OTTER_MEMORY/data1[22]
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.302    16.196 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82/O
                         net (fo=1, routed)           0.835    17.031    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_82_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.155 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44/O
                         net (fo=1, routed)           0.938    18.094    CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.218 f  CPU/OTTER_MEMORY/ram_reg_r1_0_31_18_23_i_17/O
                         net (fo=3, routed)           1.145    19.362    CPU/OTTER_MEMORY/IOBUS_addr[22]
    SLICE_X30Y25         LUT4 (Prop_lut4_I2_O)        0.153    19.515 f  CPU/OTTER_MEMORY/memory_reg_bram_0_i_158/O
                         net (fo=22, routed)          1.730    21.245    CPU/OTTER_MEMORY/memory_reg_bram_0_i_158_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.331    21.576 r  CPU/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=16, routed)          2.903    24.479    CPU/OTTER_MEMORY/p_0_in_0[8]
    SLICE_X50Y12         LUT5 (Prop_lut5_I4_O)        0.124    24.603 r  CPU/OTTER_MEMORY/memory_reg_bram_15_i_5/O
                         net (fo=1, routed)           0.552    25.155    CPU/OTTER_MEMORY/memory_reg_bram_15_i_5_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  CPU/OTTER_MEMORY/memory_reg_bram_15/WEA[1]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/OTTER_FSM/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/OTTER_FSM/FSM_onehot_PS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.409%)  route 0.092ns (39.591%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE                         0.000     0.000 r  CPU/OTTER_FSM/FSM_onehot_PS_reg[1]/C
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/OTTER_FSM/FSM_onehot_PS_reg[1]/Q
                         net (fo=21, routed)          0.092     0.233    CPU/OTTER_FSM/Q[1]
    SLICE_X32Y15         FDRE                                         r  CPU/OTTER_FSM/FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/ANODES_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.004%)  route 0.159ns (52.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/Q
                         net (fo=18, routed)          0.159     0.300    SSG_DISP/CathMod/r_disp_digit[1]
    SLICE_X0Y24          FDSE                                         r  SSG_DISP/CathMod/ANODES_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_FSM/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CPU/OTTER_PC/PCREG/OUT_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.613%)  route 0.182ns (56.387%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDSE                         0.000     0.000 r  CPU/OTTER_FSM/FSM_onehot_PS_reg[0]/C
    SLICE_X31Y21         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  CPU/OTTER_FSM/FSM_onehot_PS_reg[0]/Q
                         net (fo=33, routed)          0.182     0.323    CPU/OTTER_PC/PCREG/memory_reg_bram_12[0]
    SLICE_X30Y19         FDRE                                         r  CPU/OTTER_PC/PCREG/OUT_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_SSEG_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/CATHODES_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.259ns (77.465%)  route 0.075ns (22.535%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  r_SSEG_reg[11]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_SSEG_reg[11]/Q
                         net (fo=7, routed)           0.075     0.216    SSG_DISP/CathMod/CATHODES_reg[0]_0[11]
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  SSG_DISP/CathMod/CATHODES[5]_i_2/O
                         net (fo=1, routed)           0.000     0.261    SSG_DISP/CathMod/CATHODES[5]_i_2_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I0_O)      0.073     0.334 r  SSG_DISP/CathMod/CATHODES_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.334    SSG_DISP/CathMod/CATHODES_reg[5]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  SSG_DISP/CathMod/CATHODES_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_FSM/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/OTTER_FSM/FSM_onehot_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.227ns (67.807%)  route 0.108ns (32.193%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE                         0.000     0.000 r  CPU/OTTER_FSM/FSM_onehot_PS_reg[2]/C
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CPU/OTTER_FSM/FSM_onehot_PS_reg[2]/Q
                         net (fo=5, routed)           0.108     0.236    CPU/OTTER_FSM/Q[2]
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.099     0.335 r  CPU/OTTER_FSM/FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    CPU/OTTER_FSM/NS[1]
    SLICE_X32Y15         FDRE                                         r  CPU/OTTER_FSM/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/OTTER_PC/PCREG/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/OTTER_PC/PCREG/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE                         0.000     0.000 r  CPU/OTTER_PC/PCREG/OUT_reg[0]/C
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/OTTER_PC/PCREG/OUT_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    CPU/OTTER_MEMORY/RESULT0_carry__6[0]
    SLICE_X33Y16         LUT4 (Prop_lut4_I2_O)        0.042     0.350 r  CPU/OTTER_MEMORY/OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    CPU/OTTER_PC/PCREG/D[0]
    SLICE_X33Y16         FDRE                                         r  CPU/OTTER_PC/PCREG/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg_r1_0_31_0_5_i_121/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg_r1_0_31_6_11_i_42/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.253%)  route 0.209ns (59.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  ram_reg_r1_0_31_0_5_i_121/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_reg_r1_0_31_0_5_i_121/Q
                         net (fo=64, routed)          0.209     0.350    ram_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X41Y19         FDRE                                         r  ram_reg_r1_0_31_6_11_i_42/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg_r1_0_31_0_5_i_121/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg_r1_0_31_6_11_i_46/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.253%)  route 0.209ns (59.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  ram_reg_r1_0_31_0_5_i_121/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_reg_r1_0_31_0_5_i_121/Q
                         net (fo=64, routed)          0.209     0.350    ram_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X41Y19         FDRE                                         r  ram_reg_r1_0_31_6_11_i_46/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg_r1_0_31_0_5_i_121/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg_r1_0_31_0_5_i_130/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.661%)  route 0.224ns (61.339%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  ram_reg_r1_0_31_0_5_i_121/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_reg_r1_0_31_0_5_i_121/Q
                         net (fo=64, routed)          0.224     0.365    ram_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X44Y18         FDRE                                         r  ram_reg_r1_0_31_0_5_i_130/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg_r1_0_31_0_5_i_121/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg_r1_0_31_0_5_i_134/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.661%)  route 0.224ns (61.339%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  ram_reg_r1_0_31_0_5_i_121/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_reg_r1_0_31_0_5_i_121/Q
                         net (fo=64, routed)          0.224     0.365    ram_reg_r1_0_31_0_5_i_121_n_0
    SLICE_X44Y18         FDRE                                         r  ram_reg_r1_0_31_0_5_i_134/CE
  -------------------------------------------------------------------    -------------------





