-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--cntr[24] is cntr[24] at FF_X35_Y8_N43
--register power-up is low

cntr[24] = DFFEAS(A1L2, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L2 is Add0~1 at LABCELL_X35_Y8_N42
A1L2_adder_eqn = ( cntr[24] ) + ( GND ) + ( A1L7 );
A1L2 = SUM(A1L2_adder_eqn);


--AB1_currCount[25] is nios_system:u0|servo_controller:servo_controller_0|currCount[25] at FF_X53_Y9_N17
--register power-up is low

AB1_currCount[25] = DFFEAS(AB1L2, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[28] is nios_system:u0|servo_controller:servo_controller_0|currCount[28] at FF_X53_Y9_N26
--register power-up is low

AB1_currCount[28] = DFFEAS(AB1L6, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[27] is nios_system:u0|servo_controller:servo_controller_0|currCount[27] at FF_X53_Y9_N23
--register power-up is low

AB1_currCount[27] = DFFEAS(AB1L10, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[26] is nios_system:u0|servo_controller:servo_controller_0|currCount[26] at FF_X53_Y9_N19
--register power-up is low

AB1_currCount[26] = DFFEAS(AB1L14, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[23] is nios_system:u0|servo_controller:servo_controller_0|currCount[23] at FF_X53_Y9_N10
--register power-up is low

AB1_currCount[23] = DFFEAS(AB1L18, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[24] is nios_system:u0|servo_controller:servo_controller_0|currCount[24] at FF_X53_Y9_N14
--register power-up is low

AB1_currCount[24] = DFFEAS(AB1L22, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[22] is nios_system:u0|servo_controller:servo_controller_0|currCount[22] at FF_X53_Y9_N8
--register power-up is low

AB1_currCount[22] = DFFEAS(AB1L26, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[11] is nios_system:u0|servo_controller:servo_controller_0|currCount[11] at FF_X53_Y10_N34
--register power-up is low

AB1_currCount[11] = DFFEAS(AB1L30, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[14] is nios_system:u0|servo_controller:servo_controller_0|currCount[14] at FF_X53_Y10_N43
--register power-up is low

AB1_currCount[14] = DFFEAS(AB1L34, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[13] is nios_system:u0|servo_controller:servo_controller_0|currCount[13] at FF_X53_Y10_N40
--register power-up is low

AB1_currCount[13] = DFFEAS(AB1L38, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[12] is nios_system:u0|servo_controller:servo_controller_0|currCount[12] at FF_X53_Y10_N37
--register power-up is low

AB1_currCount[12] = DFFEAS(AB1L42, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[10] is nios_system:u0|servo_controller:servo_controller_0|currCount[10] at FF_X53_Y10_N31
--register power-up is low

AB1_currCount[10] = DFFEAS(AB1L46, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[9] is nios_system:u0|servo_controller:servo_controller_0|currCount[9] at FF_X53_Y10_N28
--register power-up is low

AB1_currCount[9] = DFFEAS(AB1L50, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[8] is nios_system:u0|servo_controller:servo_controller_0|currCount[8] at FF_X53_Y10_N25
--register power-up is low

AB1_currCount[8] = DFFEAS(AB1L54, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[3] is nios_system:u0|servo_controller:servo_controller_0|currCount[3] at FF_X53_Y10_N11
--register power-up is low

AB1_currCount[3] = DFFEAS(AB1L58, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[2] is nios_system:u0|servo_controller:servo_controller_0|currCount[2] at FF_X53_Y10_N7
--register power-up is low

AB1_currCount[2] = DFFEAS(AB1L62, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[1] is nios_system:u0|servo_controller:servo_controller_0|currCount[1] at FF_X53_Y10_N5
--register power-up is low

AB1_currCount[1] = DFFEAS(AB1L66, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[0] is nios_system:u0|servo_controller:servo_controller_0|currCount[0] at FF_X53_Y10_N1
--register power-up is low

AB1_currCount[0] = DFFEAS(AB1L70, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[5] is nios_system:u0|servo_controller:servo_controller_0|currCount[5] at FF_X53_Y10_N17
--register power-up is low

AB1_currCount[5] = DFFEAS(AB1L74, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[7] is nios_system:u0|servo_controller:servo_controller_0|currCount[7] at FF_X53_Y10_N22
--register power-up is low

AB1_currCount[7] = DFFEAS(AB1L78, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[6] is nios_system:u0|servo_controller:servo_controller_0|currCount[6] at FF_X53_Y10_N20
--register power-up is low

AB1_currCount[6] = DFFEAS(AB1L82, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[4] is nios_system:u0|servo_controller:servo_controller_0|currCount[4] at FF_X53_Y10_N13
--register power-up is low

AB1_currCount[4] = DFFEAS(AB1L86, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[21] is nios_system:u0|servo_controller:servo_controller_0|currCount[21] at FF_X53_Y9_N4
--register power-up is low

AB1_currCount[21] = DFFEAS(AB1L90, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[20] is nios_system:u0|servo_controller:servo_controller_0|currCount[20] at FF_X53_Y9_N2
--register power-up is low

AB1_currCount[20] = DFFEAS(AB1L94, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[19] is nios_system:u0|servo_controller:servo_controller_0|currCount[19] at FF_X53_Y10_N59
--register power-up is low

AB1_currCount[19] = DFFEAS(AB1L98, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[18] is nios_system:u0|servo_controller:servo_controller_0|currCount[18] at FF_X53_Y10_N56
--register power-up is low

AB1_currCount[18] = DFFEAS(AB1L102, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[16] is nios_system:u0|servo_controller:servo_controller_0|currCount[16] at FF_X53_Y10_N49
--register power-up is low

AB1_currCount[16] = DFFEAS(AB1L106, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[17] is nios_system:u0|servo_controller:servo_controller_0|currCount[17] at FF_X53_Y10_N53
--register power-up is low

AB1_currCount[17] = DFFEAS(AB1L110, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[15] is nios_system:u0|servo_controller:servo_controller_0|currCount[15] at FF_X53_Y10_N46
--register power-up is low

AB1_currCount[15] = DFFEAS(AB1L114, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[31] is nios_system:u0|servo_controller:servo_controller_0|currCount[31] at FF_X53_Y9_N35
--register power-up is low

AB1_currCount[31] = DFFEAS(AB1L118, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[30] is nios_system:u0|servo_controller:servo_controller_0|currCount[30] at FF_X53_Y9_N32
--register power-up is low

AB1_currCount[30] = DFFEAS(AB1L122, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1_currCount[29] is nios_system:u0|servo_controller:servo_controller_0|currCount[29] at FF_X53_Y9_N29
--register power-up is low

AB1_currCount[29] = DFFEAS(AB1L126, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--SC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X67_Y4_N13
--register power-up is low

SC1_W_alu_result[2] = DFFEAS(SC1L316, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X67_Y4_N10
--register power-up is low

SC1_W_alu_result[3] = DFFEAS(SC1L317, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X71_Y6_N50
--register power-up is low

SC1_W_alu_result[4] = DFFEAS(SC1L318, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X71_Y6_N22
--register power-up is low

SC1_W_alu_result[7] = DFFEAS(SC1L321, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X72_Y5_N37
--register power-up is low

SC1_W_alu_result[13] = DFFEAS(SC1L327, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X72_Y5_N58
--register power-up is low

SC1_W_alu_result[14] = DFFEAS(SC1L328, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X72_Y5_N56
--register power-up is low

SC1_W_alu_result[15] = DFFEAS(SC1L329, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X72_Y5_N29
--register power-up is low

SC1_W_alu_result[16] = DFFEAS(SC1L330, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X71_Y6_N2
--register power-up is low

SC1_W_alu_result[8] = DFFEAS(SC1L322, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X71_Y6_N34
--register power-up is low

SC1_W_alu_result[9] = DFFEAS(SC1L323, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X66_Y4_N25
--register power-up is low

SC1_W_alu_result[10] = DFFEAS(SC1L324, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X72_Y5_N23
--register power-up is low

SC1_W_alu_result[12] = DFFEAS(SC1L326, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X72_Y5_N19
--register power-up is low

SC1_W_alu_result[11] = DFFEAS(SC1L325, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X71_Y6_N16
--register power-up is low

SC1_W_alu_result[5] = DFFEAS(SC1L319, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X71_Y6_N7
--register power-up is low

SC1_W_alu_result[6] = DFFEAS(SC1L320, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--DB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X1_Y4_N38
--register power-up is low

DB1_td_shift[0] = AMPP_FUNCTION(A1L105, DB1L75, !N1_clr_reg, !Q1_state[4], DB1L63);


--PD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X1_Y2_N23
--register power-up is low

PD1_sr[1] = DFFEAS(PD1L61, A1L105,  ,  , PD1L24,  ,  , PD1L23,  );


--A1L6 is Add0~5 at LABCELL_X35_Y8_N39
A1L6_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add0~6 at LABCELL_X35_Y8_N39
A1L7_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L7 = CARRY(A1L7_adder_eqn);


--AB1L2 is nios_system:u0|servo_controller:servo_controller_0|Add0~1 at LABCELL_X53_Y9_N15
AB1L2_adder_eqn = ( AB1_currCount[25] ) + ( GND ) + ( AB1L23 );
AB1L2 = SUM(AB1L2_adder_eqn);

--AB1L3 is nios_system:u0|servo_controller:servo_controller_0|Add0~2 at LABCELL_X53_Y9_N15
AB1L3_adder_eqn = ( AB1_currCount[25] ) + ( GND ) + ( AB1L23 );
AB1L3 = CARRY(AB1L3_adder_eqn);


--AB1L6 is nios_system:u0|servo_controller:servo_controller_0|Add0~5 at LABCELL_X53_Y9_N24
AB1L6_adder_eqn = ( AB1_currCount[28] ) + ( GND ) + ( AB1L11 );
AB1L6 = SUM(AB1L6_adder_eqn);

--AB1L7 is nios_system:u0|servo_controller:servo_controller_0|Add0~6 at LABCELL_X53_Y9_N24
AB1L7_adder_eqn = ( AB1_currCount[28] ) + ( GND ) + ( AB1L11 );
AB1L7 = CARRY(AB1L7_adder_eqn);


--AB1L10 is nios_system:u0|servo_controller:servo_controller_0|Add0~9 at LABCELL_X53_Y9_N21
AB1L10_adder_eqn = ( AB1_currCount[27] ) + ( GND ) + ( AB1L15 );
AB1L10 = SUM(AB1L10_adder_eqn);

--AB1L11 is nios_system:u0|servo_controller:servo_controller_0|Add0~10 at LABCELL_X53_Y9_N21
AB1L11_adder_eqn = ( AB1_currCount[27] ) + ( GND ) + ( AB1L15 );
AB1L11 = CARRY(AB1L11_adder_eqn);


--AB1L14 is nios_system:u0|servo_controller:servo_controller_0|Add0~13 at LABCELL_X53_Y9_N18
AB1L14_adder_eqn = ( AB1_currCount[26] ) + ( GND ) + ( AB1L3 );
AB1L14 = SUM(AB1L14_adder_eqn);

--AB1L15 is nios_system:u0|servo_controller:servo_controller_0|Add0~14 at LABCELL_X53_Y9_N18
AB1L15_adder_eqn = ( AB1_currCount[26] ) + ( GND ) + ( AB1L3 );
AB1L15 = CARRY(AB1L15_adder_eqn);


--AB1L18 is nios_system:u0|servo_controller:servo_controller_0|Add0~17 at LABCELL_X53_Y9_N9
AB1L18_adder_eqn = ( AB1_currCount[23] ) + ( GND ) + ( AB1L27 );
AB1L18 = SUM(AB1L18_adder_eqn);

--AB1L19 is nios_system:u0|servo_controller:servo_controller_0|Add0~18 at LABCELL_X53_Y9_N9
AB1L19_adder_eqn = ( AB1_currCount[23] ) + ( GND ) + ( AB1L27 );
AB1L19 = CARRY(AB1L19_adder_eqn);


--AB1L22 is nios_system:u0|servo_controller:servo_controller_0|Add0~21 at LABCELL_X53_Y9_N12
AB1L22_adder_eqn = ( AB1_currCount[24] ) + ( GND ) + ( AB1L19 );
AB1L22 = SUM(AB1L22_adder_eqn);

--AB1L23 is nios_system:u0|servo_controller:servo_controller_0|Add0~22 at LABCELL_X53_Y9_N12
AB1L23_adder_eqn = ( AB1_currCount[24] ) + ( GND ) + ( AB1L19 );
AB1L23 = CARRY(AB1L23_adder_eqn);


--AB1L26 is nios_system:u0|servo_controller:servo_controller_0|Add0~25 at LABCELL_X53_Y9_N6
AB1L26_adder_eqn = ( AB1_currCount[22] ) + ( GND ) + ( AB1L91 );
AB1L26 = SUM(AB1L26_adder_eqn);

--AB1L27 is nios_system:u0|servo_controller:servo_controller_0|Add0~26 at LABCELL_X53_Y9_N6
AB1L27_adder_eqn = ( AB1_currCount[22] ) + ( GND ) + ( AB1L91 );
AB1L27 = CARRY(AB1L27_adder_eqn);


--AB1L30 is nios_system:u0|servo_controller:servo_controller_0|Add0~29 at LABCELL_X53_Y10_N33
AB1L30_adder_eqn = ( AB1_currCount[11] ) + ( GND ) + ( AB1L47 );
AB1L30 = SUM(AB1L30_adder_eqn);

--AB1L31 is nios_system:u0|servo_controller:servo_controller_0|Add0~30 at LABCELL_X53_Y10_N33
AB1L31_adder_eqn = ( AB1_currCount[11] ) + ( GND ) + ( AB1L47 );
AB1L31 = CARRY(AB1L31_adder_eqn);


--AB1L34 is nios_system:u0|servo_controller:servo_controller_0|Add0~33 at LABCELL_X53_Y10_N42
AB1L34_adder_eqn = ( AB1_currCount[14] ) + ( GND ) + ( AB1L39 );
AB1L34 = SUM(AB1L34_adder_eqn);

--AB1L35 is nios_system:u0|servo_controller:servo_controller_0|Add0~34 at LABCELL_X53_Y10_N42
AB1L35_adder_eqn = ( AB1_currCount[14] ) + ( GND ) + ( AB1L39 );
AB1L35 = CARRY(AB1L35_adder_eqn);


--AB1L38 is nios_system:u0|servo_controller:servo_controller_0|Add0~37 at LABCELL_X53_Y10_N39
AB1L38_adder_eqn = ( AB1_currCount[13] ) + ( GND ) + ( AB1L43 );
AB1L38 = SUM(AB1L38_adder_eqn);

--AB1L39 is nios_system:u0|servo_controller:servo_controller_0|Add0~38 at LABCELL_X53_Y10_N39
AB1L39_adder_eqn = ( AB1_currCount[13] ) + ( GND ) + ( AB1L43 );
AB1L39 = CARRY(AB1L39_adder_eqn);


--AB1L42 is nios_system:u0|servo_controller:servo_controller_0|Add0~41 at LABCELL_X53_Y10_N36
AB1L42_adder_eqn = ( AB1_currCount[12] ) + ( GND ) + ( AB1L31 );
AB1L42 = SUM(AB1L42_adder_eqn);

--AB1L43 is nios_system:u0|servo_controller:servo_controller_0|Add0~42 at LABCELL_X53_Y10_N36
AB1L43_adder_eqn = ( AB1_currCount[12] ) + ( GND ) + ( AB1L31 );
AB1L43 = CARRY(AB1L43_adder_eqn);


--AB1L46 is nios_system:u0|servo_controller:servo_controller_0|Add0~45 at LABCELL_X53_Y10_N30
AB1L46_adder_eqn = ( AB1_currCount[10] ) + ( GND ) + ( AB1L51 );
AB1L46 = SUM(AB1L46_adder_eqn);

--AB1L47 is nios_system:u0|servo_controller:servo_controller_0|Add0~46 at LABCELL_X53_Y10_N30
AB1L47_adder_eqn = ( AB1_currCount[10] ) + ( GND ) + ( AB1L51 );
AB1L47 = CARRY(AB1L47_adder_eqn);


--AB1L50 is nios_system:u0|servo_controller:servo_controller_0|Add0~49 at LABCELL_X53_Y10_N27
AB1L50_adder_eqn = ( AB1_currCount[9] ) + ( GND ) + ( AB1L55 );
AB1L50 = SUM(AB1L50_adder_eqn);

--AB1L51 is nios_system:u0|servo_controller:servo_controller_0|Add0~50 at LABCELL_X53_Y10_N27
AB1L51_adder_eqn = ( AB1_currCount[9] ) + ( GND ) + ( AB1L55 );
AB1L51 = CARRY(AB1L51_adder_eqn);


--AB1L54 is nios_system:u0|servo_controller:servo_controller_0|Add0~53 at LABCELL_X53_Y10_N24
AB1L54_adder_eqn = ( AB1_currCount[8] ) + ( GND ) + ( AB1L79 );
AB1L54 = SUM(AB1L54_adder_eqn);

--AB1L55 is nios_system:u0|servo_controller:servo_controller_0|Add0~54 at LABCELL_X53_Y10_N24
AB1L55_adder_eqn = ( AB1_currCount[8] ) + ( GND ) + ( AB1L79 );
AB1L55 = CARRY(AB1L55_adder_eqn);


--AB1L58 is nios_system:u0|servo_controller:servo_controller_0|Add0~57 at LABCELL_X53_Y10_N9
AB1L58_adder_eqn = ( AB1_currCount[3] ) + ( GND ) + ( AB1L63 );
AB1L58 = SUM(AB1L58_adder_eqn);

--AB1L59 is nios_system:u0|servo_controller:servo_controller_0|Add0~58 at LABCELL_X53_Y10_N9
AB1L59_adder_eqn = ( AB1_currCount[3] ) + ( GND ) + ( AB1L63 );
AB1L59 = CARRY(AB1L59_adder_eqn);


--AB1L62 is nios_system:u0|servo_controller:servo_controller_0|Add0~61 at LABCELL_X53_Y10_N6
AB1L62_adder_eqn = ( AB1_currCount[2] ) + ( GND ) + ( AB1L67 );
AB1L62 = SUM(AB1L62_adder_eqn);

--AB1L63 is nios_system:u0|servo_controller:servo_controller_0|Add0~62 at LABCELL_X53_Y10_N6
AB1L63_adder_eqn = ( AB1_currCount[2] ) + ( GND ) + ( AB1L67 );
AB1L63 = CARRY(AB1L63_adder_eqn);


--AB1L66 is nios_system:u0|servo_controller:servo_controller_0|Add0~65 at LABCELL_X53_Y10_N3
AB1L66_adder_eqn = ( AB1_currCount[1] ) + ( GND ) + ( AB1L71 );
AB1L66 = SUM(AB1L66_adder_eqn);

--AB1L67 is nios_system:u0|servo_controller:servo_controller_0|Add0~66 at LABCELL_X53_Y10_N3
AB1L67_adder_eqn = ( AB1_currCount[1] ) + ( GND ) + ( AB1L71 );
AB1L67 = CARRY(AB1L67_adder_eqn);


--AB1L70 is nios_system:u0|servo_controller:servo_controller_0|Add0~69 at LABCELL_X53_Y10_N0
AB1L70_adder_eqn = ( AB1_currCount[0] ) + ( VCC ) + ( !VCC );
AB1L70 = SUM(AB1L70_adder_eqn);

--AB1L71 is nios_system:u0|servo_controller:servo_controller_0|Add0~70 at LABCELL_X53_Y10_N0
AB1L71_adder_eqn = ( AB1_currCount[0] ) + ( VCC ) + ( !VCC );
AB1L71 = CARRY(AB1L71_adder_eqn);


--AB1L74 is nios_system:u0|servo_controller:servo_controller_0|Add0~73 at LABCELL_X53_Y10_N15
AB1L74_adder_eqn = ( AB1_currCount[5] ) + ( GND ) + ( AB1L87 );
AB1L74 = SUM(AB1L74_adder_eqn);

--AB1L75 is nios_system:u0|servo_controller:servo_controller_0|Add0~74 at LABCELL_X53_Y10_N15
AB1L75_adder_eqn = ( AB1_currCount[5] ) + ( GND ) + ( AB1L87 );
AB1L75 = CARRY(AB1L75_adder_eqn);


--AB1L78 is nios_system:u0|servo_controller:servo_controller_0|Add0~77 at LABCELL_X53_Y10_N21
AB1L78_adder_eqn = ( AB1_currCount[7] ) + ( GND ) + ( AB1L83 );
AB1L78 = SUM(AB1L78_adder_eqn);

--AB1L79 is nios_system:u0|servo_controller:servo_controller_0|Add0~78 at LABCELL_X53_Y10_N21
AB1L79_adder_eqn = ( AB1_currCount[7] ) + ( GND ) + ( AB1L83 );
AB1L79 = CARRY(AB1L79_adder_eqn);


--AB1L82 is nios_system:u0|servo_controller:servo_controller_0|Add0~81 at LABCELL_X53_Y10_N18
AB1L82_adder_eqn = ( AB1_currCount[6] ) + ( GND ) + ( AB1L75 );
AB1L82 = SUM(AB1L82_adder_eqn);

--AB1L83 is nios_system:u0|servo_controller:servo_controller_0|Add0~82 at LABCELL_X53_Y10_N18
AB1L83_adder_eqn = ( AB1_currCount[6] ) + ( GND ) + ( AB1L75 );
AB1L83 = CARRY(AB1L83_adder_eqn);


--AB1L86 is nios_system:u0|servo_controller:servo_controller_0|Add0~85 at LABCELL_X53_Y10_N12
AB1L86_adder_eqn = ( AB1_currCount[4] ) + ( GND ) + ( AB1L59 );
AB1L86 = SUM(AB1L86_adder_eqn);

--AB1L87 is nios_system:u0|servo_controller:servo_controller_0|Add0~86 at LABCELL_X53_Y10_N12
AB1L87_adder_eqn = ( AB1_currCount[4] ) + ( GND ) + ( AB1L59 );
AB1L87 = CARRY(AB1L87_adder_eqn);


--AB1L90 is nios_system:u0|servo_controller:servo_controller_0|Add0~89 at LABCELL_X53_Y9_N3
AB1L90_adder_eqn = ( AB1_currCount[21] ) + ( GND ) + ( AB1L95 );
AB1L90 = SUM(AB1L90_adder_eqn);

--AB1L91 is nios_system:u0|servo_controller:servo_controller_0|Add0~90 at LABCELL_X53_Y9_N3
AB1L91_adder_eqn = ( AB1_currCount[21] ) + ( GND ) + ( AB1L95 );
AB1L91 = CARRY(AB1L91_adder_eqn);


--AB1L94 is nios_system:u0|servo_controller:servo_controller_0|Add0~93 at LABCELL_X53_Y9_N0
AB1L94_adder_eqn = ( AB1L521Q ) + ( GND ) + ( AB1L99 );
AB1L94 = SUM(AB1L94_adder_eqn);

--AB1L95 is nios_system:u0|servo_controller:servo_controller_0|Add0~94 at LABCELL_X53_Y9_N0
AB1L95_adder_eqn = ( AB1L521Q ) + ( GND ) + ( AB1L99 );
AB1L95 = CARRY(AB1L95_adder_eqn);


--AB1L98 is nios_system:u0|servo_controller:servo_controller_0|Add0~97 at LABCELL_X53_Y10_N57
AB1L98_adder_eqn = ( AB1_currCount[19] ) + ( GND ) + ( AB1L103 );
AB1L98 = SUM(AB1L98_adder_eqn);

--AB1L99 is nios_system:u0|servo_controller:servo_controller_0|Add0~98 at LABCELL_X53_Y10_N57
AB1L99_adder_eqn = ( AB1_currCount[19] ) + ( GND ) + ( AB1L103 );
AB1L99 = CARRY(AB1L99_adder_eqn);


--AB1L102 is nios_system:u0|servo_controller:servo_controller_0|Add0~101 at LABCELL_X53_Y10_N54
AB1L102_adder_eqn = ( AB1_currCount[18] ) + ( GND ) + ( AB1L111 );
AB1L102 = SUM(AB1L102_adder_eqn);

--AB1L103 is nios_system:u0|servo_controller:servo_controller_0|Add0~102 at LABCELL_X53_Y10_N54
AB1L103_adder_eqn = ( AB1_currCount[18] ) + ( GND ) + ( AB1L111 );
AB1L103 = CARRY(AB1L103_adder_eqn);


--AB1L106 is nios_system:u0|servo_controller:servo_controller_0|Add0~105 at LABCELL_X53_Y10_N48
AB1L106_adder_eqn = ( AB1_currCount[16] ) + ( GND ) + ( AB1L115 );
AB1L106 = SUM(AB1L106_adder_eqn);

--AB1L107 is nios_system:u0|servo_controller:servo_controller_0|Add0~106 at LABCELL_X53_Y10_N48
AB1L107_adder_eqn = ( AB1_currCount[16] ) + ( GND ) + ( AB1L115 );
AB1L107 = CARRY(AB1L107_adder_eqn);


--AB1L110 is nios_system:u0|servo_controller:servo_controller_0|Add0~109 at LABCELL_X53_Y10_N51
AB1L110_adder_eqn = ( AB1_currCount[17] ) + ( GND ) + ( AB1L107 );
AB1L110 = SUM(AB1L110_adder_eqn);

--AB1L111 is nios_system:u0|servo_controller:servo_controller_0|Add0~110 at LABCELL_X53_Y10_N51
AB1L111_adder_eqn = ( AB1_currCount[17] ) + ( GND ) + ( AB1L107 );
AB1L111 = CARRY(AB1L111_adder_eqn);


--AB1L114 is nios_system:u0|servo_controller:servo_controller_0|Add0~113 at LABCELL_X53_Y10_N45
AB1L114_adder_eqn = ( AB1_currCount[15] ) + ( GND ) + ( AB1L35 );
AB1L114 = SUM(AB1L114_adder_eqn);

--AB1L115 is nios_system:u0|servo_controller:servo_controller_0|Add0~114 at LABCELL_X53_Y10_N45
AB1L115_adder_eqn = ( AB1_currCount[15] ) + ( GND ) + ( AB1L35 );
AB1L115 = CARRY(AB1L115_adder_eqn);


--AB1L246 is nios_system:u0|servo_controller:servo_controller_0|Add2~1 at LABCELL_X50_Y7_N54
AB1L246_adder_eqn = ( AB1_angleCount[31] ) + ( VCC ) + ( AB1L355 );
AB1L246 = SUM(AB1L246_adder_eqn);


--AB1L130 is nios_system:u0|servo_controller:servo_controller_0|Add1~1 at LABCELL_X48_Y7_N54
AB1L130_adder_eqn = ( AB1_angleCount[31] ) + ( GND ) + ( AB1L239 );
AB1L130 = SUM(AB1L130_adder_eqn);


--AB1L118 is nios_system:u0|servo_controller:servo_controller_0|Add0~117 at LABCELL_X53_Y9_N33
AB1L118_adder_eqn = ( AB1_currCount[31] ) + ( GND ) + ( AB1L123 );
AB1L118 = SUM(AB1L118_adder_eqn);


--AB1L122 is nios_system:u0|servo_controller:servo_controller_0|Add0~121 at LABCELL_X53_Y9_N30
AB1L122_adder_eqn = ( AB1_currCount[30] ) + ( GND ) + ( AB1L127 );
AB1L122 = SUM(AB1L122_adder_eqn);

--AB1L123 is nios_system:u0|servo_controller:servo_controller_0|Add0~122 at LABCELL_X53_Y9_N30
AB1L123_adder_eqn = ( AB1_currCount[30] ) + ( GND ) + ( AB1L127 );
AB1L123 = CARRY(AB1L123_adder_eqn);


--AB1L126 is nios_system:u0|servo_controller:servo_controller_0|Add0~125 at LABCELL_X53_Y9_N27
AB1L126_adder_eqn = ( AB1_currCount[29] ) + ( GND ) + ( AB1L7 );
AB1L126 = SUM(AB1L126_adder_eqn);

--AB1L127 is nios_system:u0|servo_controller:servo_controller_0|Add0~126 at LABCELL_X53_Y9_N27
AB1L127_adder_eqn = ( AB1_currCount[29] ) + ( GND ) + ( AB1L7 );
AB1L127 = CARRY(AB1L127_adder_eqn);


--YC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X69_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[0] = YC2_q_b[0]_PORT_B_data_out[0];

--YC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[31] = YC2_q_b[0]_PORT_B_data_out[31];

--YC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[30] = YC2_q_b[0]_PORT_B_data_out[30];

--YC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[29] = YC2_q_b[0]_PORT_B_data_out[29];

--YC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[28] = YC2_q_b[0]_PORT_B_data_out[28];

--YC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[27] = YC2_q_b[0]_PORT_B_data_out[27];

--YC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[26] = YC2_q_b[0]_PORT_B_data_out[26];

--YC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[25] = YC2_q_b[0]_PORT_B_data_out[25];

--YC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[24] = YC2_q_b[0]_PORT_B_data_out[24];

--YC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[23] = YC2_q_b[0]_PORT_B_data_out[23];

--YC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[22] = YC2_q_b[0]_PORT_B_data_out[22];

--YC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[21] = YC2_q_b[0]_PORT_B_data_out[21];

--YC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[20] = YC2_q_b[0]_PORT_B_data_out[20];

--YC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[19] = YC2_q_b[0]_PORT_B_data_out[19];

--YC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[18] = YC2_q_b[0]_PORT_B_data_out[18];

--YC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[17] = YC2_q_b[0]_PORT_B_data_out[17];

--YC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[16] = YC2_q_b[0]_PORT_B_data_out[16];

--YC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[15] = YC2_q_b[0]_PORT_B_data_out[15];

--YC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[14] = YC2_q_b[0]_PORT_B_data_out[14];

--YC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[13] = YC2_q_b[0]_PORT_B_data_out[13];

--YC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[12] = YC2_q_b[0]_PORT_B_data_out[12];

--YC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[11] = YC2_q_b[0]_PORT_B_data_out[11];

--YC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[10] = YC2_q_b[0]_PORT_B_data_out[10];

--YC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[9] = YC2_q_b[0]_PORT_B_data_out[9];

--YC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[8] = YC2_q_b[0]_PORT_B_data_out[8];

--YC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[7] = YC2_q_b[0]_PORT_B_data_out[7];

--YC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[6] = YC2_q_b[0]_PORT_B_data_out[6];

--YC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[5] = YC2_q_b[0]_PORT_B_data_out[5];

--YC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[4] = YC2_q_b[0]_PORT_B_data_out[4];

--YC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[3] = YC2_q_b[0]_PORT_B_data_out[3];

--YC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[2] = YC2_q_b[0]_PORT_B_data_out[2];

--YC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X69_Y5_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[1] = YC2_q_b[0]_PORT_B_data_out[1];


--SC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X63_Y5_N29
--register power-up is low

SC1_R_ctrl_st = DFFEAS(SC1L254, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , !SC1_D_iw[2],  );


--SC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X72_Y4_N5
--register power-up is low

SC1_E_shift_rot_result[2] = DFFEAS(SC1L447, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[2],  ,  , SC1_E_new_inst);


--SC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X71_Y5_N9
SC1L62_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[2]) ) + ( SC1_E_src1[2] ) + ( SC1L123 );
SC1L62 = SUM(SC1L62_adder_eqn);

--SC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X71_Y5_N9
SC1L63_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[2]) ) + ( SC1_E_src1[2] ) + ( SC1L123 );
SC1L63 = CARRY(SC1L63_adder_eqn);


--SC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X72_Y6_N25
--register power-up is low

SC1_E_shift_rot_result[3] = DFFEAS(SC1L448, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[3],  ,  , SC1_E_new_inst);


--SC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X71_Y5_N12
SC1L66_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[3]) ) + ( SC1_E_src1[3] ) + ( SC1L63 );
SC1L66 = SUM(SC1L66_adder_eqn);

--SC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X71_Y5_N12
SC1L67_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[3]) ) + ( SC1_E_src1[3] ) + ( SC1L63 );
SC1L67 = CARRY(SC1L67_adder_eqn);


--SC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X72_Y6_N47
--register power-up is low

SC1_E_shift_rot_result[4] = DFFEAS(SC1L449, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[4],  ,  , SC1_E_new_inst);


--SC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X71_Y5_N15
SC1L70_adder_eqn = ( SC1_E_src1[4] ) + ( !SC1_E_src2[4] $ (!SC1_E_alu_sub) ) + ( SC1L67 );
SC1L70 = SUM(SC1L70_adder_eqn);

--SC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X71_Y5_N15
SC1L71_adder_eqn = ( SC1_E_src1[4] ) + ( !SC1_E_src2[4] $ (!SC1_E_alu_sub) ) + ( SC1L67 );
SC1L71 = CARRY(SC1L71_adder_eqn);


--SC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X72_Y6_N41
--register power-up is low

SC1_E_shift_rot_result[7] = DFFEAS(SC1L452, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[7],  ,  , SC1_E_new_inst);


--SC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X70_Y5_N40
--register power-up is low

SC1_E_src2[7] = DFFEAS(SC1L528, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[7],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X71_Y5_N24
SC1L74_adder_eqn = ( SC1_E_src1[7] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[7]) ) + ( SC1L119 );
SC1L74 = SUM(SC1L74_adder_eqn);

--SC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X71_Y5_N24
SC1L75_adder_eqn = ( SC1_E_src1[7] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[7]) ) + ( SC1L119 );
SC1L75 = CARRY(SC1L75_adder_eqn);


--SC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X73_Y5_N1
--register power-up is low

SC1_E_shift_rot_result[13] = DFFEAS(SC1L458, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[13],  ,  , SC1_E_new_inst);


--SC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X70_Y5_N7
--register power-up is low

SC1_E_src2[13] = DFFEAS(SC1L540, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[13],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X71_Y5_N42
SC1L78_adder_eqn = ( SC1_E_src1[13] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[13]) ) + ( SC1L107 );
SC1L78 = SUM(SC1L78_adder_eqn);

--SC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X71_Y5_N42
SC1L79_adder_eqn = ( SC1_E_src1[13] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[13]) ) + ( SC1L107 );
SC1L79 = CARRY(SC1L79_adder_eqn);


--SC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X73_Y5_N5
--register power-up is low

SC1_E_shift_rot_result[14] = DFFEAS(SC1L459, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[14],  ,  , SC1_E_new_inst);


--SC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X70_Y5_N16
--register power-up is low

SC1_E_src2[14] = DFFEAS(SC1L542, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[14],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X71_Y5_N45
SC1L82_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[14]) ) + ( SC1_E_src1[14] ) + ( SC1L79 );
SC1L82 = SUM(SC1L82_adder_eqn);

--SC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X71_Y5_N45
SC1L83_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[14]) ) + ( SC1_E_src1[14] ) + ( SC1L79 );
SC1L83 = CARRY(SC1L83_adder_eqn);


--SC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X73_Y5_N58
--register power-up is low

SC1_E_shift_rot_result[15] = DFFEAS(SC1L460, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[15],  ,  , SC1_E_new_inst);


--SC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X70_Y5_N19
--register power-up is low

SC1_E_src2[15] = DFFEAS(SC1L544, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[15],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X71_Y5_N48
SC1L86_adder_eqn = ( SC1L494Q ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[15]) ) + ( SC1L83 );
SC1L86 = SUM(SC1L86_adder_eqn);

--SC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X71_Y5_N48
SC1L87_adder_eqn = ( SC1L494Q ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[15]) ) + ( SC1L83 );
SC1L87 = CARRY(SC1L87_adder_eqn);


--SC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X73_Y5_N14
--register power-up is low

SC1_E_shift_rot_result[16] = DFFEAS(SC1L461, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[16],  ,  , SC1_E_new_inst);


--SC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X68_Y5_N37
--register power-up is low

SC1_E_src2[16] = DFFEAS(SC1L749, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X71_Y5_N51
SC1L90_adder_eqn = ( SC1_E_src1[16] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[16]) ) + ( SC1L87 );
SC1L90 = SUM(SC1L90_adder_eqn);

--SC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X71_Y5_N51
SC1L91_adder_eqn = ( SC1_E_src1[16] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[16]) ) + ( SC1L87 );
SC1L91 = CARRY(SC1L91_adder_eqn);


--SC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X72_Y6_N35
--register power-up is low

SC1_E_shift_rot_result[8] = DFFEAS(SC1L453, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[8],  ,  , SC1_E_new_inst);


--SC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X70_Y5_N4
--register power-up is low

SC1_E_src2[8] = DFFEAS(SC1L530, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[8],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X71_Y5_N27
SC1L94_adder_eqn = ( SC1_E_src1[8] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[8]) ) + ( SC1L75 );
SC1L94 = SUM(SC1L94_adder_eqn);

--SC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X71_Y5_N27
SC1L95_adder_eqn = ( SC1_E_src1[8] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[8]) ) + ( SC1L75 );
SC1L95 = CARRY(SC1L95_adder_eqn);


--SC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X72_Y6_N14
--register power-up is low

SC1_E_shift_rot_result[9] = DFFEAS(SC1L454, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[9],  ,  , SC1_E_new_inst);


--SC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X70_Y5_N31
--register power-up is low

SC1_E_src2[9] = DFFEAS(SC1L532, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[9],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X71_Y5_N30
SC1L98_adder_eqn = ( SC1_E_src1[9] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[9]) ) + ( SC1L95 );
SC1L98 = SUM(SC1L98_adder_eqn);

--SC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X71_Y5_N30
SC1L99_adder_eqn = ( SC1_E_src1[9] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[9]) ) + ( SC1L95 );
SC1L99 = CARRY(SC1L99_adder_eqn);


--SC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X72_Y6_N16
--register power-up is low

SC1_E_shift_rot_result[10] = DFFEAS(SC1L455, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[10],  ,  , SC1_E_new_inst);


--SC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X70_Y5_N28
--register power-up is low

SC1_E_src2[10] = DFFEAS(SC1L534, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[10],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X71_Y5_N33
SC1L102_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[10]) ) + ( SC1_E_src1[10] ) + ( SC1L99 );
SC1L102 = SUM(SC1L102_adder_eqn);

--SC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X71_Y5_N33
SC1L103_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[10]) ) + ( SC1_E_src1[10] ) + ( SC1L99 );
SC1L103 = CARRY(SC1L103_adder_eqn);


--SC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X72_Y6_N10
--register power-up is low

SC1_E_shift_rot_result[12] = DFFEAS(SC1L457, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[12],  ,  , SC1_E_new_inst);


--SC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X70_Y5_N44
--register power-up is low

SC1_E_src2[12] = DFFEAS(SC1L538, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[12],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X71_Y5_N39
SC1L106_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[12]) ) + ( SC1_E_src1[12] ) + ( SC1L111 );
SC1L106 = SUM(SC1L106_adder_eqn);

--SC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X71_Y5_N39
SC1L107_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[12]) ) + ( SC1_E_src1[12] ) + ( SC1L111 );
SC1L107 = CARRY(SC1L107_adder_eqn);


--SC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X72_Y6_N8
--register power-up is low

SC1_E_shift_rot_result[11] = DFFEAS(SC1L456, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[11],  ,  , SC1_E_new_inst);


--SC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X70_Y5_N47
--register power-up is low

SC1_E_src2[11] = DFFEAS(SC1L536, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[11],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X71_Y5_N36
SC1L110_adder_eqn = ( SC1_E_src1[11] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[11]) ) + ( SC1L103 );
SC1L110 = SUM(SC1L110_adder_eqn);

--SC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X71_Y5_N36
SC1L111_adder_eqn = ( SC1_E_src1[11] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[11]) ) + ( SC1L103 );
SC1L111 = CARRY(SC1L111_adder_eqn);


--SC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X72_Y6_N38
--register power-up is low

SC1_E_shift_rot_result[5] = DFFEAS(SC1L450, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[5],  ,  , SC1_E_new_inst);


--SC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X70_Y5_N49
--register power-up is low

SC1_E_src2[5] = DFFEAS(SC1L524, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[5],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X71_Y5_N18
SC1L114_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[5]) ) + ( SC1_E_src1[5] ) + ( SC1L71 );
SC1L114 = SUM(SC1L114_adder_eqn);

--SC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X71_Y5_N18
SC1L115_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[5]) ) + ( SC1_E_src1[5] ) + ( SC1L71 );
SC1L115 = CARRY(SC1L115_adder_eqn);


--SC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X72_Y6_N44
--register power-up is low

SC1_E_shift_rot_result[6] = DFFEAS(SC1L451, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[6],  ,  , SC1_E_new_inst);


--SC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X70_Y5_N55
--register power-up is low

SC1_E_src2[6] = DFFEAS(SC1L526, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[6],  , SC1L523, !SC1_R_src2_use_imm);


--SC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X71_Y5_N21
SC1L118_adder_eqn = ( SC1_E_src1[6] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[6]) ) + ( SC1L115 );
SC1L118 = SUM(SC1L118_adder_eqn);

--SC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X71_Y5_N21
SC1L119_adder_eqn = ( SC1_E_src1[6] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[6]) ) + ( SC1L115 );
SC1L119 = CARRY(SC1L119_adder_eqn);


--DB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X3_Y4_N49
--register power-up is low

DB1_count[1] = AMPP_FUNCTION(A1L105, DB1_count[0], !N1_clr_reg, !Q1_state[4], GND, DB1L63);


--DB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X3_Y4_N56
--register power-up is low

DB1_td_shift[9] = AMPP_FUNCTION(A1L105, DB1L76, !N1_clr_reg, !Q1_state[4], DB1L63);


--PD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X1_Y2_N8
--register power-up is low

PD1_sr[2] = DFFEAS( , A1L105,  ,  , PD1L24, PD1L62,  , PD1L23, VCC);


--BD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X6_Y2_N4
--register power-up is low

BD1_break_readreg[0] = DFFEAS(BD1L3, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--cntr[23] is cntr[23] at FF_X35_Y8_N41
--register power-up is low

cntr[23] = DFFEAS(A1L6, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L10 is Add0~9 at LABCELL_X35_Y8_N36
A1L10_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add0~10 at LABCELL_X35_Y8_N36
A1L11_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L11 = CARRY(A1L11_adder_eqn);


--AB1L134 is nios_system:u0|servo_controller:servo_controller_0|Add1~5 at LABCELL_X48_Y7_N36
AB1L134_adder_eqn = ( AB1L467 ) + ( GND ) + ( AB1L155 );
AB1L134 = SUM(AB1L134_adder_eqn);

--AB1L135 is nios_system:u0|servo_controller:servo_controller_0|Add1~6 at LABCELL_X48_Y7_N36
AB1L135_adder_eqn = ( AB1L467 ) + ( GND ) + ( AB1L155 );
AB1L135 = CARRY(AB1L135_adder_eqn);


--AB1L250 is nios_system:u0|servo_controller:servo_controller_0|Add2~5 at LABCELL_X50_Y7_N36
AB1L250_adder_eqn = ( AB1L467 ) + ( VCC ) + ( AB1L271 );
AB1L250 = SUM(AB1L250_adder_eqn);

--AB1L251 is nios_system:u0|servo_controller:servo_controller_0|Add2~6 at LABCELL_X50_Y7_N36
AB1L251_adder_eqn = ( AB1L467 ) + ( VCC ) + ( AB1L271 );
AB1L251 = CARRY(AB1L251_adder_eqn);


--AB1L138 is nios_system:u0|servo_controller:servo_controller_0|Add1~9 at LABCELL_X48_Y7_N45
AB1L138_adder_eqn = ( AB1L480 ) + ( GND ) + ( AB1L143 );
AB1L138 = SUM(AB1L138_adder_eqn);

--AB1L139 is nios_system:u0|servo_controller:servo_controller_0|Add1~10 at LABCELL_X48_Y7_N45
AB1L139_adder_eqn = ( AB1L480 ) + ( GND ) + ( AB1L143 );
AB1L139 = CARRY(AB1L139_adder_eqn);


--AB1L254 is nios_system:u0|servo_controller:servo_controller_0|Add2~9 at LABCELL_X50_Y7_N45
AB1L254_adder_eqn = ( AB1L480 ) + ( VCC ) + ( AB1L259 );
AB1L254 = SUM(AB1L254_adder_eqn);

--AB1L255 is nios_system:u0|servo_controller:servo_controller_0|Add2~10 at LABCELL_X50_Y7_N45
AB1L255_adder_eqn = ( AB1L480 ) + ( VCC ) + ( AB1L259 );
AB1L255 = CARRY(AB1L255_adder_eqn);


--AB1L142 is nios_system:u0|servo_controller:servo_controller_0|Add1~13 at LABCELL_X48_Y7_N42
AB1L142_adder_eqn = ( AB1L475 ) + ( GND ) + ( AB1L147 );
AB1L142 = SUM(AB1L142_adder_eqn);

--AB1L143 is nios_system:u0|servo_controller:servo_controller_0|Add1~14 at LABCELL_X48_Y7_N42
AB1L143_adder_eqn = ( AB1L475 ) + ( GND ) + ( AB1L147 );
AB1L143 = CARRY(AB1L143_adder_eqn);


--AB1L258 is nios_system:u0|servo_controller:servo_controller_0|Add2~13 at LABCELL_X50_Y7_N42
AB1L258_adder_eqn = ( AB1L475 ) + ( VCC ) + ( AB1L263 );
AB1L258 = SUM(AB1L258_adder_eqn);

--AB1L259 is nios_system:u0|servo_controller:servo_controller_0|Add2~14 at LABCELL_X50_Y7_N42
AB1L259_adder_eqn = ( AB1L475 ) + ( VCC ) + ( AB1L263 );
AB1L259 = CARRY(AB1L259_adder_eqn);


--AB1L146 is nios_system:u0|servo_controller:servo_controller_0|Add1~17 at LABCELL_X48_Y7_N39
AB1L146_adder_eqn = ( AB1L471 ) + ( GND ) + ( AB1L135 );
AB1L146 = SUM(AB1L146_adder_eqn);

--AB1L147 is nios_system:u0|servo_controller:servo_controller_0|Add1~18 at LABCELL_X48_Y7_N39
AB1L147_adder_eqn = ( AB1L471 ) + ( GND ) + ( AB1L135 );
AB1L147 = CARRY(AB1L147_adder_eqn);


--AB1L262 is nios_system:u0|servo_controller:servo_controller_0|Add2~17 at LABCELL_X50_Y7_N39
AB1L262_adder_eqn = ( AB1L471 ) + ( VCC ) + ( AB1L251 );
AB1L262 = SUM(AB1L262_adder_eqn);

--AB1L263 is nios_system:u0|servo_controller:servo_controller_0|Add2~18 at LABCELL_X50_Y7_N39
AB1L263_adder_eqn = ( AB1L471 ) + ( VCC ) + ( AB1L251 );
AB1L263 = CARRY(AB1L263_adder_eqn);


--AB1L150 is nios_system:u0|servo_controller:servo_controller_0|Add1~21 at LABCELL_X48_Y7_N30
AB1L150_adder_eqn = ( AB1L459 ) + ( GND ) + ( AB1L159 );
AB1L150 = SUM(AB1L150_adder_eqn);

--AB1L151 is nios_system:u0|servo_controller:servo_controller_0|Add1~22 at LABCELL_X48_Y7_N30
AB1L151_adder_eqn = ( AB1L459 ) + ( GND ) + ( AB1L159 );
AB1L151 = CARRY(AB1L151_adder_eqn);


--AB1L266 is nios_system:u0|servo_controller:servo_controller_0|Add2~21 at LABCELL_X50_Y7_N30
AB1L266_adder_eqn = ( AB1L459 ) + ( VCC ) + ( AB1L275 );
AB1L266 = SUM(AB1L266_adder_eqn);

--AB1L267 is nios_system:u0|servo_controller:servo_controller_0|Add2~22 at LABCELL_X50_Y7_N30
AB1L267_adder_eqn = ( AB1L459 ) + ( VCC ) + ( AB1L275 );
AB1L267 = CARRY(AB1L267_adder_eqn);


--AB1L154 is nios_system:u0|servo_controller:servo_controller_0|Add1~25 at LABCELL_X48_Y7_N33
AB1L154_adder_eqn = ( AB1L463 ) + ( GND ) + ( AB1L151 );
AB1L154 = SUM(AB1L154_adder_eqn);

--AB1L155 is nios_system:u0|servo_controller:servo_controller_0|Add1~26 at LABCELL_X48_Y7_N33
AB1L155_adder_eqn = ( AB1L463 ) + ( GND ) + ( AB1L151 );
AB1L155 = CARRY(AB1L155_adder_eqn);


--AB1L270 is nios_system:u0|servo_controller:servo_controller_0|Add2~25 at LABCELL_X50_Y7_N33
AB1L270_adder_eqn = ( AB1L463 ) + ( VCC ) + ( AB1L267 );
AB1L270 = SUM(AB1L270_adder_eqn);

--AB1L271 is nios_system:u0|servo_controller:servo_controller_0|Add2~26 at LABCELL_X50_Y7_N33
AB1L271_adder_eqn = ( AB1L463 ) + ( VCC ) + ( AB1L267 );
AB1L271 = CARRY(AB1L271_adder_eqn);


--AB1L158 is nios_system:u0|servo_controller:servo_controller_0|Add1~29 at LABCELL_X48_Y7_N27
AB1L158_adder_eqn = ( AB1L455 ) + ( GND ) + ( AB1L211 );
AB1L158 = SUM(AB1L158_adder_eqn);

--AB1L159 is nios_system:u0|servo_controller:servo_controller_0|Add1~30 at LABCELL_X48_Y7_N27
AB1L159_adder_eqn = ( AB1L455 ) + ( GND ) + ( AB1L211 );
AB1L159 = CARRY(AB1L159_adder_eqn);


--AB1L274 is nios_system:u0|servo_controller:servo_controller_0|Add2~29 at LABCELL_X50_Y7_N27
AB1L274_adder_eqn = ( AB1L455 ) + ( VCC ) + ( AB1L327 );
AB1L274 = SUM(AB1L274_adder_eqn);

--AB1L275 is nios_system:u0|servo_controller:servo_controller_0|Add2~30 at LABCELL_X50_Y7_N27
AB1L275_adder_eqn = ( AB1L455 ) + ( VCC ) + ( AB1L327 );
AB1L275 = CARRY(AB1L275_adder_eqn);


--AB1L162 is nios_system:u0|servo_controller:servo_controller_0|Add1~33 at LABCELL_X48_Y8_N54
AB1L162_adder_eqn = ( AB1L407 ) + ( GND ) + ( AB1L179 );
AB1L162 = SUM(AB1L162_adder_eqn);

--AB1L163 is nios_system:u0|servo_controller:servo_controller_0|Add1~34 at LABCELL_X48_Y8_N54
AB1L163_adder_eqn = ( AB1L407 ) + ( GND ) + ( AB1L179 );
AB1L163 = CARRY(AB1L163_adder_eqn);


--AB1L278 is nios_system:u0|servo_controller:servo_controller_0|Add2~33 at LABCELL_X50_Y8_N54
AB1L278_adder_eqn = ( AB1L407 ) + ( VCC ) + ( AB1L295 );
AB1L278 = SUM(AB1L278_adder_eqn);

--AB1L279 is nios_system:u0|servo_controller:servo_controller_0|Add2~34 at LABCELL_X50_Y8_N54
AB1L279_adder_eqn = ( AB1L407 ) + ( VCC ) + ( AB1L295 );
AB1L279 = CARRY(AB1L279_adder_eqn);


--AB1L166 is nios_system:u0|servo_controller:servo_controller_0|Add1~37 at LABCELL_X48_Y7_N3
AB1L166_adder_eqn = ( AB1L423 ) + ( GND ) + ( AB1L171 );
AB1L166 = SUM(AB1L166_adder_eqn);

--AB1L167 is nios_system:u0|servo_controller:servo_controller_0|Add1~38 at LABCELL_X48_Y7_N3
AB1L167_adder_eqn = ( AB1L423 ) + ( GND ) + ( AB1L171 );
AB1L167 = CARRY(AB1L167_adder_eqn);


--AB1L282 is nios_system:u0|servo_controller:servo_controller_0|Add2~37 at LABCELL_X50_Y7_N3
AB1L282_adder_eqn = ( AB1L423 ) + ( VCC ) + ( AB1L287 );
AB1L282 = SUM(AB1L282_adder_eqn);

--AB1L283 is nios_system:u0|servo_controller:servo_controller_0|Add2~38 at LABCELL_X50_Y7_N3
AB1L283_adder_eqn = ( AB1L423 ) + ( VCC ) + ( AB1L287 );
AB1L283 = CARRY(AB1L283_adder_eqn);


--AB1L170 is nios_system:u0|servo_controller:servo_controller_0|Add1~41 at LABCELL_X48_Y7_N0
AB1L170_adder_eqn = ( AB1L415 ) + ( GND ) + ( AB1L175 );
AB1L170 = SUM(AB1L170_adder_eqn);

--AB1L171 is nios_system:u0|servo_controller:servo_controller_0|Add1~42 at LABCELL_X48_Y7_N0
AB1L171_adder_eqn = ( AB1L415 ) + ( GND ) + ( AB1L175 );
AB1L171 = CARRY(AB1L171_adder_eqn);


--AB1L286 is nios_system:u0|servo_controller:servo_controller_0|Add2~41 at LABCELL_X50_Y7_N0
AB1L286_adder_eqn = ( AB1L415 ) + ( VCC ) + ( AB1L291 );
AB1L286 = SUM(AB1L286_adder_eqn);

--AB1L287 is nios_system:u0|servo_controller:servo_controller_0|Add2~42 at LABCELL_X50_Y7_N0
AB1L287_adder_eqn = ( AB1L415 ) + ( VCC ) + ( AB1L291 );
AB1L287 = CARRY(AB1L287_adder_eqn);


--AB1L174 is nios_system:u0|servo_controller:servo_controller_0|Add1~45 at LABCELL_X48_Y8_N57
AB1L174_adder_eqn = ( AB1L411 ) + ( GND ) + ( AB1L163 );
AB1L174 = SUM(AB1L174_adder_eqn);

--AB1L175 is nios_system:u0|servo_controller:servo_controller_0|Add1~46 at LABCELL_X48_Y8_N57
AB1L175_adder_eqn = ( AB1L411 ) + ( GND ) + ( AB1L163 );
AB1L175 = CARRY(AB1L175_adder_eqn);


--AB1L290 is nios_system:u0|servo_controller:servo_controller_0|Add2~45 at LABCELL_X50_Y8_N57
AB1L290_adder_eqn = ( AB1L411 ) + ( VCC ) + ( AB1L279 );
AB1L290 = SUM(AB1L290_adder_eqn);

--AB1L291 is nios_system:u0|servo_controller:servo_controller_0|Add2~46 at LABCELL_X50_Y8_N57
AB1L291_adder_eqn = ( AB1L411 ) + ( VCC ) + ( AB1L279 );
AB1L291 = CARRY(AB1L291_adder_eqn);


--AB1L178 is nios_system:u0|servo_controller:servo_controller_0|Add1~49 at LABCELL_X48_Y8_N51
AB1L178_adder_eqn = ( AB1L403 ) + ( GND ) + ( AB1L183 );
AB1L178 = SUM(AB1L178_adder_eqn);

--AB1L179 is nios_system:u0|servo_controller:servo_controller_0|Add1~50 at LABCELL_X48_Y8_N51
AB1L179_adder_eqn = ( AB1L403 ) + ( GND ) + ( AB1L183 );
AB1L179 = CARRY(AB1L179_adder_eqn);


--AB1L294 is nios_system:u0|servo_controller:servo_controller_0|Add2~49 at LABCELL_X50_Y8_N51
AB1L294_adder_eqn = ( AB1L403 ) + ( VCC ) + ( AB1L299 );
AB1L294 = SUM(AB1L294_adder_eqn);

--AB1L295 is nios_system:u0|servo_controller:servo_controller_0|Add2~50 at LABCELL_X50_Y8_N51
AB1L295_adder_eqn = ( AB1L403 ) + ( VCC ) + ( AB1L299 );
AB1L295 = CARRY(AB1L295_adder_eqn);


--AB1L182 is nios_system:u0|servo_controller:servo_controller_0|Add1~53 at LABCELL_X48_Y8_N48
AB1L182_adder_eqn = ( AB1L399 ) + ( VCC ) + ( AB1L187 );
AB1L182 = SUM(AB1L182_adder_eqn);

--AB1L183 is nios_system:u0|servo_controller:servo_controller_0|Add1~54 at LABCELL_X48_Y8_N48
AB1L183_adder_eqn = ( AB1L399 ) + ( VCC ) + ( AB1L187 );
AB1L183 = CARRY(AB1L183_adder_eqn);


--AB1L298 is nios_system:u0|servo_controller:servo_controller_0|Add2~53 at LABCELL_X50_Y8_N48
AB1L298_adder_eqn = ( AB1L399 ) + ( GND ) + ( AB1L303 );
AB1L298 = SUM(AB1L298_adder_eqn);

--AB1L299 is nios_system:u0|servo_controller:servo_controller_0|Add2~54 at LABCELL_X50_Y8_N48
AB1L299_adder_eqn = ( AB1L399 ) + ( GND ) + ( AB1L303 );
AB1L299 = CARRY(AB1L299_adder_eqn);


--AB1L186 is nios_system:u0|servo_controller:servo_controller_0|Add1~57 at LABCELL_X48_Y8_N45
AB1L186_adder_eqn = ( AB1L395 ) + ( VCC ) + ( AB1L199 );
AB1L186 = SUM(AB1L186_adder_eqn);

--AB1L187 is nios_system:u0|servo_controller:servo_controller_0|Add1~58 at LABCELL_X48_Y8_N45
AB1L187_adder_eqn = ( AB1L395 ) + ( VCC ) + ( AB1L199 );
AB1L187 = CARRY(AB1L187_adder_eqn);


--AB1L302 is nios_system:u0|servo_controller:servo_controller_0|Add2~57 at LABCELL_X50_Y8_N45
AB1L302_adder_eqn = ( AB1L395 ) + ( GND ) + ( AB1L315 );
AB1L302 = SUM(AB1L302_adder_eqn);

--AB1L303 is nios_system:u0|servo_controller:servo_controller_0|Add2~58 at LABCELL_X50_Y8_N45
AB1L303_adder_eqn = ( AB1L395 ) + ( GND ) + ( AB1L315 );
AB1L303 = CARRY(AB1L303_adder_eqn);


--AB1L190 is nios_system:u0|servo_controller:servo_controller_0|Add1~61 at LABCELL_X48_Y8_N30
AB1L190_adder_eqn = ( AB1L375 ) + ( VCC ) + ( !VCC );
AB1L190 = SUM(AB1L190_adder_eqn);

--AB1L191 is nios_system:u0|servo_controller:servo_controller_0|Add1~62 at LABCELL_X48_Y8_N30
AB1L191_adder_eqn = ( AB1L375 ) + ( VCC ) + ( !VCC );
AB1L191 = CARRY(AB1L191_adder_eqn);


--AB1L306 is nios_system:u0|servo_controller:servo_controller_0|Add2~61 at LABCELL_X50_Y8_N30
AB1L306_adder_eqn = ( AB1L375 ) + ( VCC ) + ( !VCC );
AB1L306 = SUM(AB1L306_adder_eqn);

--AB1L307 is nios_system:u0|servo_controller:servo_controller_0|Add2~62 at LABCELL_X50_Y8_N30
AB1L307_adder_eqn = ( AB1L375 ) + ( VCC ) + ( !VCC );
AB1L307 = CARRY(AB1L307_adder_eqn);


--AB1L194 is nios_system:u0|servo_controller:servo_controller_0|Add1~65 at LABCELL_X48_Y8_N36
AB1L194_adder_eqn = ( AB1L383 ) + ( VCC ) + ( AB1L207 );
AB1L194 = SUM(AB1L194_adder_eqn);

--AB1L195 is nios_system:u0|servo_controller:servo_controller_0|Add1~66 at LABCELL_X48_Y8_N36
AB1L195_adder_eqn = ( AB1L383 ) + ( VCC ) + ( AB1L207 );
AB1L195 = CARRY(AB1L195_adder_eqn);


--AB1L310 is nios_system:u0|servo_controller:servo_controller_0|Add2~65 at LABCELL_X50_Y8_N36
AB1L310_adder_eqn = ( AB1L383 ) + ( GND ) + ( AB1L323 );
AB1L310 = SUM(AB1L310_adder_eqn);

--AB1L311 is nios_system:u0|servo_controller:servo_controller_0|Add2~66 at LABCELL_X50_Y8_N36
AB1L311_adder_eqn = ( AB1L383 ) + ( GND ) + ( AB1L323 );
AB1L311 = CARRY(AB1L311_adder_eqn);


--AB1L198 is nios_system:u0|servo_controller:servo_controller_0|Add1~69 at LABCELL_X48_Y8_N42
AB1L198_adder_eqn = ( AB1L391 ) + ( VCC ) + ( AB1L203 );
AB1L198 = SUM(AB1L198_adder_eqn);

--AB1L199 is nios_system:u0|servo_controller:servo_controller_0|Add1~70 at LABCELL_X48_Y8_N42
AB1L199_adder_eqn = ( AB1L391 ) + ( VCC ) + ( AB1L203 );
AB1L199 = CARRY(AB1L199_adder_eqn);


--AB1L314 is nios_system:u0|servo_controller:servo_controller_0|Add2~69 at LABCELL_X50_Y8_N42
AB1L314_adder_eqn = ( AB1L391 ) + ( GND ) + ( AB1L319 );
AB1L314 = SUM(AB1L314_adder_eqn);

--AB1L315 is nios_system:u0|servo_controller:servo_controller_0|Add2~70 at LABCELL_X50_Y8_N42
AB1L315_adder_eqn = ( AB1L391 ) + ( GND ) + ( AB1L319 );
AB1L315 = CARRY(AB1L315_adder_eqn);


--AB1L202 is nios_system:u0|servo_controller:servo_controller_0|Add1~73 at LABCELL_X48_Y8_N39
AB1L202_adder_eqn = ( AB1L387 ) + ( VCC ) + ( AB1L195 );
AB1L202 = SUM(AB1L202_adder_eqn);

--AB1L203 is nios_system:u0|servo_controller:servo_controller_0|Add1~74 at LABCELL_X48_Y8_N39
AB1L203_adder_eqn = ( AB1L387 ) + ( VCC ) + ( AB1L195 );
AB1L203 = CARRY(AB1L203_adder_eqn);


--AB1L318 is nios_system:u0|servo_controller:servo_controller_0|Add2~73 at LABCELL_X50_Y8_N39
AB1L318_adder_eqn = ( AB1L387 ) + ( GND ) + ( AB1L311 );
AB1L318 = SUM(AB1L318_adder_eqn);

--AB1L319 is nios_system:u0|servo_controller:servo_controller_0|Add2~74 at LABCELL_X50_Y8_N39
AB1L319_adder_eqn = ( AB1L387 ) + ( GND ) + ( AB1L311 );
AB1L319 = CARRY(AB1L319_adder_eqn);


--AB1L206 is nios_system:u0|servo_controller:servo_controller_0|Add1~77 at LABCELL_X48_Y8_N33
AB1L206_adder_eqn = ( AB1L379 ) + ( GND ) + ( AB1L191 );
AB1L206 = SUM(AB1L206_adder_eqn);

--AB1L207 is nios_system:u0|servo_controller:servo_controller_0|Add1~78 at LABCELL_X48_Y8_N33
AB1L207_adder_eqn = ( AB1L379 ) + ( GND ) + ( AB1L191 );
AB1L207 = CARRY(AB1L207_adder_eqn);


--AB1L322 is nios_system:u0|servo_controller:servo_controller_0|Add2~77 at LABCELL_X50_Y8_N33
AB1L322_adder_eqn = ( AB1L379 ) + ( VCC ) + ( AB1L307 );
AB1L322 = SUM(AB1L322_adder_eqn);

--AB1L323 is nios_system:u0|servo_controller:servo_controller_0|Add2~78 at LABCELL_X50_Y8_N33
AB1L323_adder_eqn = ( AB1L379 ) + ( VCC ) + ( AB1L307 );
AB1L323 = CARRY(AB1L323_adder_eqn);


--AB1L210 is nios_system:u0|servo_controller:servo_controller_0|Add1~81 at LABCELL_X48_Y7_N24
AB1L210_adder_eqn = ( AB1L451 ) + ( GND ) + ( AB1L215 );
AB1L210 = SUM(AB1L210_adder_eqn);

--AB1L211 is nios_system:u0|servo_controller:servo_controller_0|Add1~82 at LABCELL_X48_Y7_N24
AB1L211_adder_eqn = ( AB1L451 ) + ( GND ) + ( AB1L215 );
AB1L211 = CARRY(AB1L211_adder_eqn);


--AB1L326 is nios_system:u0|servo_controller:servo_controller_0|Add2~81 at LABCELL_X50_Y7_N24
AB1L326_adder_eqn = ( AB1L451 ) + ( VCC ) + ( AB1L331 );
AB1L326 = SUM(AB1L326_adder_eqn);

--AB1L327 is nios_system:u0|servo_controller:servo_controller_0|Add2~82 at LABCELL_X50_Y7_N24
AB1L327_adder_eqn = ( AB1L451 ) + ( VCC ) + ( AB1L331 );
AB1L327 = CARRY(AB1L327_adder_eqn);


--AB1L214 is nios_system:u0|servo_controller:servo_controller_0|Add1~85 at LABCELL_X48_Y7_N21
AB1L214_adder_eqn = ( AB1L447 ) + ( GND ) + ( AB1L219 );
AB1L214 = SUM(AB1L214_adder_eqn);

--AB1L215 is nios_system:u0|servo_controller:servo_controller_0|Add1~86 at LABCELL_X48_Y7_N21
AB1L215_adder_eqn = ( AB1L447 ) + ( GND ) + ( AB1L219 );
AB1L215 = CARRY(AB1L215_adder_eqn);


--AB1L330 is nios_system:u0|servo_controller:servo_controller_0|Add2~85 at LABCELL_X50_Y7_N21
AB1L330_adder_eqn = ( AB1L447 ) + ( VCC ) + ( AB1L335 );
AB1L330 = SUM(AB1L330_adder_eqn);

--AB1L331 is nios_system:u0|servo_controller:servo_controller_0|Add2~86 at LABCELL_X50_Y7_N21
AB1L331_adder_eqn = ( AB1L447 ) + ( VCC ) + ( AB1L335 );
AB1L331 = CARRY(AB1L331_adder_eqn);


--AB1L218 is nios_system:u0|servo_controller:servo_controller_0|Add1~89 at LABCELL_X48_Y7_N18
AB1L218_adder_eqn = ( AB1L443 ) + ( GND ) + ( AB1L223 );
AB1L218 = SUM(AB1L218_adder_eqn);

--AB1L219 is nios_system:u0|servo_controller:servo_controller_0|Add1~90 at LABCELL_X48_Y7_N18
AB1L219_adder_eqn = ( AB1L443 ) + ( GND ) + ( AB1L223 );
AB1L219 = CARRY(AB1L219_adder_eqn);


--AB1L334 is nios_system:u0|servo_controller:servo_controller_0|Add2~89 at LABCELL_X50_Y7_N18
AB1L334_adder_eqn = ( AB1L443 ) + ( VCC ) + ( AB1L339 );
AB1L334 = SUM(AB1L334_adder_eqn);

--AB1L335 is nios_system:u0|servo_controller:servo_controller_0|Add2~90 at LABCELL_X50_Y7_N18
AB1L335_adder_eqn = ( AB1L443 ) + ( VCC ) + ( AB1L339 );
AB1L335 = CARRY(AB1L335_adder_eqn);


--AB1L222 is nios_system:u0|servo_controller:servo_controller_0|Add1~93 at LABCELL_X48_Y7_N15
AB1L222_adder_eqn = ( AB1L439 ) + ( GND ) + ( AB1L231 );
AB1L222 = SUM(AB1L222_adder_eqn);

--AB1L223 is nios_system:u0|servo_controller:servo_controller_0|Add1~94 at LABCELL_X48_Y7_N15
AB1L223_adder_eqn = ( AB1L439 ) + ( GND ) + ( AB1L231 );
AB1L223 = CARRY(AB1L223_adder_eqn);


--AB1L338 is nios_system:u0|servo_controller:servo_controller_0|Add2~93 at LABCELL_X50_Y7_N15
AB1L338_adder_eqn = ( AB1L439 ) + ( VCC ) + ( AB1L347 );
AB1L338 = SUM(AB1L338_adder_eqn);

--AB1L339 is nios_system:u0|servo_controller:servo_controller_0|Add2~94 at LABCELL_X50_Y7_N15
AB1L339_adder_eqn = ( AB1L439 ) + ( VCC ) + ( AB1L347 );
AB1L339 = CARRY(AB1L339_adder_eqn);


--AB1L226 is nios_system:u0|servo_controller:servo_controller_0|Add1~97 at LABCELL_X48_Y7_N9
AB1L226_adder_eqn = ( AB1L431 ) + ( GND ) + ( AB1L235 );
AB1L226 = SUM(AB1L226_adder_eqn);

--AB1L227 is nios_system:u0|servo_controller:servo_controller_0|Add1~98 at LABCELL_X48_Y7_N9
AB1L227_adder_eqn = ( AB1L431 ) + ( GND ) + ( AB1L235 );
AB1L227 = CARRY(AB1L227_adder_eqn);


--AB1L342 is nios_system:u0|servo_controller:servo_controller_0|Add2~97 at LABCELL_X50_Y7_N9
AB1L342_adder_eqn = ( AB1L431 ) + ( VCC ) + ( AB1L351 );
AB1L342 = SUM(AB1L342_adder_eqn);

--AB1L343 is nios_system:u0|servo_controller:servo_controller_0|Add2~98 at LABCELL_X50_Y7_N9
AB1L343_adder_eqn = ( AB1L431 ) + ( VCC ) + ( AB1L351 );
AB1L343 = CARRY(AB1L343_adder_eqn);


--AB1L230 is nios_system:u0|servo_controller:servo_controller_0|Add1~101 at LABCELL_X48_Y7_N12
AB1L230_adder_eqn = ( AB1L435 ) + ( GND ) + ( AB1L227 );
AB1L230 = SUM(AB1L230_adder_eqn);

--AB1L231 is nios_system:u0|servo_controller:servo_controller_0|Add1~102 at LABCELL_X48_Y7_N12
AB1L231_adder_eqn = ( AB1L435 ) + ( GND ) + ( AB1L227 );
AB1L231 = CARRY(AB1L231_adder_eqn);


--AB1L346 is nios_system:u0|servo_controller:servo_controller_0|Add2~101 at LABCELL_X50_Y7_N12
AB1L346_adder_eqn = ( AB1L435 ) + ( VCC ) + ( AB1L343 );
AB1L346 = SUM(AB1L346_adder_eqn);

--AB1L347 is nios_system:u0|servo_controller:servo_controller_0|Add2~102 at LABCELL_X50_Y7_N12
AB1L347_adder_eqn = ( AB1L435 ) + ( VCC ) + ( AB1L343 );
AB1L347 = CARRY(AB1L347_adder_eqn);


--AB1L234 is nios_system:u0|servo_controller:servo_controller_0|Add1~105 at LABCELL_X48_Y7_N6
AB1L234_adder_eqn = ( AB1L427 ) + ( GND ) + ( AB1L167 );
AB1L234 = SUM(AB1L234_adder_eqn);

--AB1L235 is nios_system:u0|servo_controller:servo_controller_0|Add1~106 at LABCELL_X48_Y7_N6
AB1L235_adder_eqn = ( AB1L427 ) + ( GND ) + ( AB1L167 );
AB1L235 = CARRY(AB1L235_adder_eqn);


--AB1L350 is nios_system:u0|servo_controller:servo_controller_0|Add2~105 at LABCELL_X50_Y7_N6
AB1L350_adder_eqn = ( AB1L427 ) + ( VCC ) + ( AB1L283 );
AB1L350 = SUM(AB1L350_adder_eqn);

--AB1L351 is nios_system:u0|servo_controller:servo_controller_0|Add2~106 at LABCELL_X50_Y7_N6
AB1L351_adder_eqn = ( AB1L427 ) + ( VCC ) + ( AB1L283 );
AB1L351 = CARRY(AB1L351_adder_eqn);


--AB1L354 is nios_system:u0|servo_controller:servo_controller_0|Add2~109 at LABCELL_X50_Y7_N51
AB1L354_adder_eqn = ( AB1L490 ) + ( VCC ) + ( AB1L359 );
AB1L354 = SUM(AB1L354_adder_eqn);

--AB1L355 is nios_system:u0|servo_controller:servo_controller_0|Add2~110 at LABCELL_X50_Y7_N51
AB1L355_adder_eqn = ( AB1L490 ) + ( VCC ) + ( AB1L359 );
AB1L355 = CARRY(AB1L355_adder_eqn);


--AB1L238 is nios_system:u0|servo_controller:servo_controller_0|Add1~109 at LABCELL_X48_Y7_N51
AB1L238_adder_eqn = ( AB1L490 ) + ( GND ) + ( AB1L243 );
AB1L238 = SUM(AB1L238_adder_eqn);

--AB1L239 is nios_system:u0|servo_controller:servo_controller_0|Add1~110 at LABCELL_X48_Y7_N51
AB1L239_adder_eqn = ( AB1L490 ) + ( GND ) + ( AB1L243 );
AB1L239 = CARRY(AB1L239_adder_eqn);


--AB1L242 is nios_system:u0|servo_controller:servo_controller_0|Add1~113 at LABCELL_X48_Y7_N48
AB1L242_adder_eqn = ( AB1L485 ) + ( GND ) + ( AB1L139 );
AB1L242 = SUM(AB1L242_adder_eqn);

--AB1L243 is nios_system:u0|servo_controller:servo_controller_0|Add1~114 at LABCELL_X48_Y7_N48
AB1L243_adder_eqn = ( AB1L485 ) + ( GND ) + ( AB1L139 );
AB1L243 = CARRY(AB1L243_adder_eqn);


--AB1L358 is nios_system:u0|servo_controller:servo_controller_0|Add2~113 at LABCELL_X50_Y7_N48
AB1L358_adder_eqn = ( AB1L485 ) + ( VCC ) + ( AB1L255 );
AB1L358 = SUM(AB1L358_adder_eqn);

--AB1L359 is nios_system:u0|servo_controller:servo_controller_0|Add2~114 at LABCELL_X50_Y7_N48
AB1L359_adder_eqn = ( AB1L485 ) + ( VCC ) + ( AB1L255 );
AB1L359 = CARRY(AB1L359_adder_eqn);


--SC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X66_Y7_N13
--register power-up is low

SC1_av_ld_byte0_data[0] = DFFEAS(GC1_src_data[0], GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L899, SC1_av_ld_byte1_data[0],  ,  , SC1L978);


--SC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X67_Y4_N53
--register power-up is low

SC1_W_alu_result[0] = DFFEAS(SC1L314, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X59_Y5_N37
--register power-up is low

SC1_D_iw[22] = DFFEAS(SC1L646, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X59_Y5_N40
--register power-up is low

SC1_D_iw[23] = DFFEAS(SC1L647, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X59_Y5_N34
--register power-up is low

SC1_D_iw[24] = DFFEAS(SC1L648, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X59_Y5_N28
--register power-up is low

SC1_D_iw[25] = DFFEAS(SC1L649, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X59_Y5_N10
--register power-up is low

SC1_D_iw[26] = DFFEAS(SC1L650, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X60_Y6_N28
--register power-up is low

SC1_D_iw[0] = DFFEAS(SC1L624, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X59_Y5_N53
--register power-up is low

SC1_D_iw[2] = DFFEAS(SC1L626, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X67_Y6_N28
--register power-up is low

SC1_F_pc[12] = DFFEAS(SC1L684, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X67_Y6_N19
--register power-up is low

SC1_F_pc[14] = DFFEAS(SC1L686, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X67_Y6_N22
--register power-up is low

SC1_F_pc[11] = DFFEAS(SC1L683, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X67_Y6_N1
--register power-up is low

SC1_F_pc[10] = DFFEAS(SC1L682, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X67_Y6_N5
--register power-up is low

SC1_F_pc[9] = DFFEAS(SC1L681, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X56_Y5_N1
--register power-up is low

SC1_D_iw[12] = DFFEAS(SC1L636, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X56_Y5_N4
--register power-up is low

SC1_D_iw[14] = DFFEAS(SC1L638, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X72_Y4_N20
--register power-up is low

SC1_E_shift_rot_result[1] = DFFEAS(SC1L446, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[1],  ,  , SC1_E_new_inst);


--SC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X68_Y6_N0
SC1L2_adder_eqn = ( SC1_F_pc[0] ) + ( VCC ) + ( !VCC );
SC1L2 = SUM(SC1L2_adder_eqn);

--SC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X68_Y6_N0
SC1L3_adder_eqn = ( SC1_F_pc[0] ) + ( VCC ) + ( !VCC );
SC1L3 = CARRY(SC1L3_adder_eqn);


--SC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X59_Y5_N58
--register power-up is low

SC1_D_iw[6] = DFFEAS(SC1L630, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X60_Y6_N11
--register power-up is low

SC1_D_iw[8] = DFFEAS(SC1L632, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X71_Y5_N6
SC1L122_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[1]) ) + ( SC1_E_src1[1] ) + ( SC1L131 );
SC1L122 = SUM(SC1L122_adder_eqn);

--SC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at LABCELL_X71_Y5_N6
SC1L123_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[1]) ) + ( SC1_E_src1[1] ) + ( SC1L131 );
SC1L123 = CARRY(SC1L123_adder_eqn);


--SC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X68_Y6_N3
SC1L6_adder_eqn = ( SC1_F_pc[1] ) + ( GND ) + ( SC1L3 );
SC1L6 = SUM(SC1L6_adder_eqn);

--SC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X68_Y6_N3
SC1L7_adder_eqn = ( SC1_F_pc[1] ) + ( GND ) + ( SC1L3 );
SC1L7 = CARRY(SC1L7_adder_eqn);


--SC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X59_Y5_N55
--register power-up is low

SC1_D_iw[7] = DFFEAS(SC1L631, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X60_Y6_N25
--register power-up is low

SC1_D_iw[9] = DFFEAS(SC1L633, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X68_Y6_N6
SC1L10_adder_eqn = ( SC1_F_pc[2] ) + ( GND ) + ( SC1L7 );
SC1L10 = SUM(SC1L10_adder_eqn);

--SC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X68_Y6_N6
SC1L11_adder_eqn = ( SC1_F_pc[2] ) + ( GND ) + ( SC1L7 );
SC1L11 = CARRY(SC1L11_adder_eqn);


--SC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X60_Y6_N7
--register power-up is low

SC1_D_iw[10] = DFFEAS(SC1L634, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X68_Y6_N15
SC1L14_adder_eqn = ( SC1_F_pc[5] ) + ( GND ) + ( SC1L59 );
SC1L14 = SUM(SC1L14_adder_eqn);

--SC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X68_Y6_N15
SC1L15_adder_eqn = ( SC1_F_pc[5] ) + ( GND ) + ( SC1L59 );
SC1L15 = CARRY(SC1L15_adder_eqn);


--SC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X59_Y5_N16
--register power-up is low

SC1_D_iw[17] = DFFEAS(SC1L641, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X68_Y6_N33
SC1L18_adder_eqn = ( SC1_F_pc[11] ) + ( GND ) + ( SC1L47 );
SC1L18 = SUM(SC1L18_adder_eqn);

--SC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X68_Y6_N33
SC1L19_adder_eqn = ( SC1_F_pc[11] ) + ( GND ) + ( SC1L47 );
SC1L19 = CARRY(SC1L19_adder_eqn);


--SC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X68_Y6_N36
SC1L22_adder_eqn = ( SC1_F_pc[12] ) + ( GND ) + ( SC1L19 );
SC1L22 = SUM(SC1L22_adder_eqn);

--SC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X68_Y6_N36
SC1L23_adder_eqn = ( SC1_F_pc[12] ) + ( GND ) + ( SC1L19 );
SC1L23 = CARRY(SC1L23_adder_eqn);


--SC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X68_Y6_N39
SC1L26_adder_eqn = ( !SC1_F_pc[13] ) + ( GND ) + ( SC1L23 );
SC1L26 = SUM(SC1L26_adder_eqn);

--SC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X68_Y6_N39
SC1L27_adder_eqn = ( !SC1_F_pc[13] ) + ( GND ) + ( SC1L23 );
SC1L27 = CARRY(SC1L27_adder_eqn);


--SC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X73_Y5_N56
--register power-up is low

SC1_E_shift_rot_result[17] = DFFEAS(SC1L462, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L497Q,  ,  , SC1_E_new_inst);


--SC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X68_Y6_N42
SC1L30_adder_eqn = ( SC1_F_pc[14] ) + ( GND ) + ( SC1L27 );
SC1L30 = SUM(SC1L30_adder_eqn);


--SC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X68_Y6_N18
SC1L34_adder_eqn = ( SC1_F_pc[6] ) + ( GND ) + ( SC1L15 );
SC1L34 = SUM(SC1L34_adder_eqn);

--SC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X68_Y6_N18
SC1L35_adder_eqn = ( SC1_F_pc[6] ) + ( GND ) + ( SC1L15 );
SC1L35 = CARRY(SC1L35_adder_eqn);


--SC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X68_Y6_N21
SC1L38_adder_eqn = ( SC1_F_pc[7] ) + ( GND ) + ( SC1L35 );
SC1L38 = SUM(SC1L38_adder_eqn);

--SC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X68_Y6_N21
SC1L39_adder_eqn = ( SC1_F_pc[7] ) + ( GND ) + ( SC1L35 );
SC1L39 = CARRY(SC1L39_adder_eqn);


--SC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X68_Y6_N24
SC1L42_adder_eqn = ( SC1_F_pc[8] ) + ( GND ) + ( SC1L39 );
SC1L42 = SUM(SC1L42_adder_eqn);

--SC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X68_Y6_N24
SC1L43_adder_eqn = ( SC1_F_pc[8] ) + ( GND ) + ( SC1L39 );
SC1L43 = CARRY(SC1L43_adder_eqn);


--SC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X68_Y6_N30
SC1L46_adder_eqn = ( SC1_F_pc[10] ) + ( GND ) + ( SC1L51 );
SC1L46 = SUM(SC1L46_adder_eqn);

--SC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at LABCELL_X68_Y6_N30
SC1L47_adder_eqn = ( SC1_F_pc[10] ) + ( GND ) + ( SC1L51 );
SC1L47 = CARRY(SC1L47_adder_eqn);


--SC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X68_Y6_N27
SC1L50_adder_eqn = ( SC1L667Q ) + ( GND ) + ( SC1L43 );
SC1L50 = SUM(SC1L50_adder_eqn);

--SC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X68_Y6_N27
SC1L51_adder_eqn = ( SC1L667Q ) + ( GND ) + ( SC1L43 );
SC1L51 = CARRY(SC1L51_adder_eqn);


--SC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X68_Y6_N9
SC1L54_adder_eqn = ( SC1_F_pc[3] ) + ( GND ) + ( SC1L11 );
SC1L54 = SUM(SC1L54_adder_eqn);

--SC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X68_Y6_N9
SC1L55_adder_eqn = ( SC1_F_pc[3] ) + ( GND ) + ( SC1L11 );
SC1L55 = CARRY(SC1L55_adder_eqn);


--SC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at LABCELL_X68_Y6_N12
SC1L58_adder_eqn = ( SC1_F_pc[4] ) + ( GND ) + ( SC1L55 );
SC1L58 = SUM(SC1L58_adder_eqn);

--SC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at LABCELL_X68_Y6_N12
SC1L59_adder_eqn = ( SC1_F_pc[4] ) + ( GND ) + ( SC1L55 );
SC1L59 = CARRY(SC1L59_adder_eqn);


--SC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X67_Y4_N34
--register power-up is low

SC1_W_alu_result[1] = DFFEAS(SC1L315, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X66_Y7_N19
--register power-up is low

SC1_av_ld_byte0_data[1] = DFFEAS(GC1_src_data[1], GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L899, SC1_av_ld_byte1_data[1],  ,  , SC1L978);


--SC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X62_Y6_N26
--register power-up is low

SC1_av_ld_byte0_data[2] = DFFEAS(GC1_src_data[2], GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L899, SC1_av_ld_byte1_data[2],  ,  , SC1L978);


--SC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X64_Y7_N14
--register power-up is low

SC1_av_ld_byte0_data[3] = DFFEAS(GC1_src_data[3], GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L899, SC1_av_ld_byte1_data[3],  ,  , SC1L978);


--SC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X66_Y7_N37
--register power-up is low

SC1_av_ld_byte0_data[4] = DFFEAS(GC1_src_data[4], GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L899, SC1_av_ld_byte1_data[4],  ,  , SC1L978);


--SC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X64_Y7_N32
--register power-up is low

SC1_av_ld_byte0_data[5] = DFFEAS(GC1_src_data[5], GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L899, SC1_av_ld_byte1_data[5],  ,  , SC1L978);


--SC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X64_Y7_N2
--register power-up is low

SC1_av_ld_byte0_data[6] = DFFEAS(GC1_src_data[6], GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L899, SC1_av_ld_byte1_data[6],  ,  , SC1L978);


--DB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X1_Y4_N43
--register power-up is low

DB1_count[0] = AMPP_FUNCTION(A1L105, DB1L17, !N1_clr_reg, !Q1_state[4], DB1L63);


--DB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X1_Y4_N41
--register power-up is low

DB1_td_shift[10] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, !Q1_state[4], GND, DB1L63);


--DB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X3_Y4_N28
--register power-up is low

DB1_count[8] = AMPP_FUNCTION(A1L105, DB1_count[7], !N1_clr_reg, !Q1_state[4], GND, DB1L63);


--PD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X1_Y2_N11
--register power-up is low

PD1_sr[3] = DFFEAS(PD1L63, A1L105,  ,  , PD1L24,  ,  , PD1L23,  );


--BD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X6_Y2_N7
--register power-up is low

BD1_break_readreg[1] = DFFEAS(BD1L5, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--LD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X34_Y5_N49
--register power-up is low

LD1_MonDReg[1] = DFFEAS(LD1L54, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[1],  , LD1L108, !ND1_take_action_ocimem_b);


--XD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X38_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[0] = XD1_q_a[0]_PORT_A_data_out[0];

--XD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[23] = XD1_q_a[0]_PORT_A_data_out[17];

--XD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[22] = XD1_q_a[0]_PORT_A_data_out[16];

--XD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[21] = XD1_q_a[0]_PORT_A_data_out[15];

--XD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[20] = XD1_q_a[0]_PORT_A_data_out[14];

--XD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[19] = XD1_q_a[0]_PORT_A_data_out[13];

--XD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[18] = XD1_q_a[0]_PORT_A_data_out[12];

--XD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[17] = XD1_q_a[0]_PORT_A_data_out[11];

--XD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[16] = XD1_q_a[0]_PORT_A_data_out[10];

--XD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[7] = XD1_q_a[0]_PORT_A_data_out[7];

--XD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[6] = XD1_q_a[0]_PORT_A_data_out[6];

--XD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[5] = XD1_q_a[0]_PORT_A_data_out[5];

--XD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[4] = XD1_q_a[0]_PORT_A_data_out[4];

--XD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[3] = XD1_q_a[0]_PORT_A_data_out[3];

--XD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[2] = XD1_q_a[0]_PORT_A_data_out[2];

--XD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X38_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[1] = XD1_q_a[0]_PORT_A_data_out[1];


--LD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X17_Y5_N31
--register power-up is low

LD1_MonAReg[2] = DFFEAS(LD1L7, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[26],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X17_Y5_N38
--register power-up is low

LD1_MonAReg[4] = DFFEAS(LD1L11, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[28],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X17_Y5_N35
--register power-up is low

LD1_MonAReg[3] = DFFEAS(LD1L15, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[27],  ,  , ND1_take_action_ocimem_a);


--cntr[22] is cntr[22] at FF_X35_Y8_N38
--register power-up is low

cntr[22] = DFFEAS(A1L10, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L14 is Add0~13 at LABCELL_X35_Y8_N33
A1L14_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add0~14 at LABCELL_X35_Y8_N33
A1L15_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L15 = CARRY(A1L15_adder_eqn);


--SC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X65_Y5_N52
--register power-up is low

SC1_d_writedata[23] = DFFEAS(SC1L1033, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[23],  ,  , SC1L561);


--SC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X65_Y5_N7
--register power-up is low

SC1_d_writedata[22] = DFFEAS(SC1L1031, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[22],  ,  , SC1L561);


--SC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X57_Y5_N52
--register power-up is low

SC1_d_writedata[11] = DFFEAS(SC1L1009, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[11],  ,  , SC1L238);


--SC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X57_Y5_N59
--register power-up is low

SC1_d_writedata[14] = DFFEAS(SC1L1015, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[14],  ,  , SC1L238);


--SC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X57_Y5_N41
--register power-up is low

SC1_d_writedata[13] = DFFEAS(SC1L1013, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[13],  ,  , SC1L238);


--SC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X57_Y5_N46
--register power-up is low

SC1_d_writedata[12] = DFFEAS(SC1L1011, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[12],  ,  , SC1L238);


--SC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X57_Y5_N29
--register power-up is low

SC1_d_writedata[10] = DFFEAS(SC1L1007, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[10],  ,  , SC1L238);


--SC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X57_Y5_N10
--register power-up is low

SC1_d_writedata[9] = DFFEAS(SC1L1005, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[9],  ,  , SC1L238);


--SC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X57_Y5_N5
--register power-up is low

SC1_d_writedata[8] = DFFEAS(SC1L1003, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[8],  ,  , SC1L238);


--SC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X65_Y5_N10
--register power-up is low

SC1_d_writedata[21] = DFFEAS(SC1L1029, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[21],  ,  , SC1L561);


--SC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X65_Y5_N13
--register power-up is low

SC1_d_writedata[20] = DFFEAS(SC1L1027, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[20],  ,  , SC1L561);


--SC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X65_Y5_N16
--register power-up is low

SC1_d_writedata[19] = DFFEAS(SC1L1025, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[19],  ,  , SC1L561);


--SC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X65_Y5_N31
--register power-up is low

SC1_d_writedata[18] = DFFEAS(SC1L1023, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[18],  ,  , SC1L561);


--SC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X65_Y5_N2
--register power-up is low

SC1_d_writedata[16] = DFFEAS(SC1L1019, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[16],  ,  , SC1L561);


--SC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X65_Y5_N5
--register power-up is low

SC1_d_writedata[17] = DFFEAS(SC1L1021, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[17],  ,  , SC1L561);


--SC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X57_Y5_N22
--register power-up is low

SC1_d_writedata[15] = DFFEAS(SC1L1017, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[15],  ,  , SC1L238);


--SC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X73_Y5_N11
--register power-up is low

SC1_E_shift_rot_cnt[4] = DFFEAS(SC1L197, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src2[4],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X73_Y5_N8
--register power-up is low

SC1_E_shift_rot_cnt[3] = DFFEAS(SC1L198, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src2[3],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X73_Y5_N29
--register power-up is low

SC1_E_shift_rot_cnt[2] = DFFEAS(SC1L199, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src2[2],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X73_Y5_N43
--register power-up is low

SC1_E_shift_rot_cnt[1] = DFFEAS(SC1L200, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src2[1],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X74_Y5_N41
--register power-up is low

SC1_E_shift_rot_cnt[0] = DFFEAS(SC1L398, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L397,  ,  , !SC1_E_new_inst);


--YB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X55_Y6_N14
--register power-up is low

YB1_av_readdata_pre[0] = DFFEAS(YB1L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , NB2_q_b[0],  ,  , U1_read_0);


--YD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0] at M10K_X58_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[0]_PORT_A_data_in = VB2L27;
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = !Y1L2;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = Y1L2;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L123);
YD1_q_a[0]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[0] = YD1_q_a[0]_PORT_A_data_out[0];


--YB8_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[0] at FF_X65_Y7_N29
--register power-up is low

YB8_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S1_data_out[0],  , V1L23, VCC);


--YB9_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[0] at FF_X61_Y8_N4
--register power-up is low

YB9_av_readdata_pre[0] = DFFEAS(YB9L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , V1L23,  );


--YB10_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[0] at FF_X65_Y8_N5
--register power-up is low

YB10_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S3_data_out[0],  , V1L23, VCC);


--YB11_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_readdata_pre[0] at FF_X65_Y8_N8
--register power-up is low

YB11_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S4_data_out[0],  , V1L23, VCC);


--YB12_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[0] at FF_X66_Y6_N28
--register power-up is low

YB12_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S5_data_out[0],  , V1L23, VCC);


--YB13_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[0] at FF_X65_Y8_N50
--register power-up is low

YB13_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S6_data_out[0],  , V1L23, VCC);


--SC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X71_Y4_N39
SC1L126_adder_eqn = ( SC1_E_alu_sub ) + ( GND ) + ( SC1L135 );
SC1L126 = SUM(SC1L126_adder_eqn);


--SC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X68_Y5_N22
--register power-up is low

SC1_E_src2[19] = DFFEAS(SC1L752, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X68_Y4_N1
--register power-up is low

SC1_E_src1[19] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[19],  , SC1L503, VCC);


--SC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X68_Y5_N25
--register power-up is low

SC1_E_src2[17] = DFFEAS(SC1L750, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X68_Y4_N32
--register power-up is low

SC1_E_src1[17] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[17],  , SC1L503, VCC);


--SC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X68_Y4_N53
--register power-up is low

SC1_E_src1[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[1],  , SC1L503, VCC);


--SC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X68_Y5_N28
--register power-up is low

SC1_E_src2[18] = DFFEAS(SC1L751, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X68_Y4_N20
--register power-up is low

SC1_E_src1[18] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[18],  , SC1L503, VCC);


--SC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X68_Y5_N32
--register power-up is low

SC1_E_src2[23] = DFFEAS(SC1L756, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X68_Y4_N25
--register power-up is low

SC1_E_src1[23] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[23],  , SC1L503, VCC);


--SC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X68_Y5_N34
--register power-up is low

SC1_E_src2[22] = DFFEAS(SC1L755, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X71_Y4_N47
--register power-up is low

SC1_E_src1[22] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[22],  , SC1L503, VCC);


--SC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X68_Y5_N14
--register power-up is low

SC1_E_src2[21] = DFFEAS(SC1L754, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X68_Y4_N29
--register power-up is low

SC1_E_src1[21] = DFFEAS(SC1L505, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L503,  );


--SC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X68_Y5_N16
--register power-up is low

SC1_E_src2[20] = DFFEAS(SC1L753, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X71_Y4_N50
--register power-up is low

SC1_E_src1[20] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[20],  , SC1L503, VCC);


--SC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X68_Y5_N43
--register power-up is low

SC1_E_src2[25] = DFFEAS(SC1L758, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X71_Y4_N53
--register power-up is low

SC1_E_src1[25] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[25],  , SC1L503, VCC);


--SC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X68_Y5_N46
--register power-up is low

SC1_E_src2[24] = DFFEAS(SC1L757, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X68_Y4_N44
--register power-up is low

SC1_E_src1[24] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[24],  , SC1L503, VCC);


--SC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X68_Y4_N47
--register power-up is low

SC1_E_src1[31] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[31],  , SC1L503, VCC);


--SC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X68_Y5_N1
--register power-up is low

SC1_E_src2[30] = DFFEAS(SC1L763, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X71_Y4_N59
--register power-up is low

SC1_E_src1[30] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[30],  , SC1L503, VCC);


--SC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X68_Y5_N4
--register power-up is low

SC1_E_src2[27] = DFFEAS(SC1L760, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X68_Y4_N13
--register power-up is low

SC1_E_src1[27] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[27],  , SC1L503, VCC);


--SC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X68_Y5_N7
--register power-up is low

SC1_E_src2[26] = DFFEAS(SC1L759, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X71_Y4_N56
--register power-up is low

SC1_E_src1[26] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[26],  , SC1L503, VCC);


--SC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X68_Y5_N49
--register power-up is low

SC1_E_src2[29] = DFFEAS(SC1L762, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X68_Y4_N10
--register power-up is low

SC1_E_src1[29] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[29],  , SC1L503, VCC);


--SC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X68_Y5_N10
--register power-up is low

SC1_E_src2[28] = DFFEAS(SC1L761, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L765,  );


--SC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X71_Y4_N44
--register power-up is low

SC1_E_src1[28] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[28],  , SC1L503, VCC);


--SC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X66_Y5_N52
--register power-up is low

SC1_E_src1[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[0],  , SC1L503, VCC);


--SC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X67_Y5_N5
--register power-up is low

SC1_W_estatus_reg = DFFEAS(SC1L827, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_E_valid_from_R, SC1_W_status_reg_pie,  ,  , SC1_R_ctrl_exception);


--SC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X72_Y4_N29
--register power-up is low

SC1_E_shift_rot_result[0] = DFFEAS(SC1L445, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[0],  ,  , SC1_E_new_inst);


--SC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X71_Y5_N3
SC1L130_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[0]) ) + ( SC1_E_src1[0] ) + ( SC1L139 );
SC1L130 = SUM(SC1L130_adder_eqn);

--SC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X71_Y5_N3
SC1L131_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[0]) ) + ( SC1_E_src1[0] ) + ( SC1L139 );
SC1L131 = CARRY(SC1L131_adder_eqn);


--YD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22] at M10K_X41_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[22]_PORT_A_data_in = VB2L28;
YD1_q_a[22]_PORT_A_data_in_reg = DFFE(YD1_q_a[22]_PORT_A_data_in, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[22]_PORT_A_address_reg = DFFE(YD1_q_a[22]_PORT_A_address, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_write_enable = !Y1L2;
YD1_q_a[22]_PORT_A_write_enable_reg = DFFE(YD1_q_a[22]_PORT_A_write_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_read_enable = Y1L2;
YD1_q_a[22]_PORT_A_read_enable_reg = DFFE(YD1_q_a[22]_PORT_A_read_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[22]_PORT_A_byte_mask, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_clock_0 = GLOBAL(A1L123);
YD1_q_a[22]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[22]_PORT_A_data_out = MEMORY(YD1_q_a[22]_PORT_A_data_in_reg, , YD1_q_a[22]_PORT_A_address_reg, , YD1_q_a[22]_PORT_A_write_enable_reg, YD1_q_a[22]_PORT_A_read_enable_reg, , , YD1_q_a[22]_PORT_A_byte_mask_reg, , YD1_q_a[22]_clock_0, , YD1_q_a[22]_clock_enable_0, , , , , );
YD1_q_a[22] = YD1_q_a[22]_PORT_A_data_out[0];


--YD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23] at M10K_X49_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[23]_PORT_A_data_in = VB2L29;
YD1_q_a[23]_PORT_A_data_in_reg = DFFE(YD1_q_a[23]_PORT_A_data_in, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[23]_PORT_A_address_reg = DFFE(YD1_q_a[23]_PORT_A_address, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_write_enable = !Y1L2;
YD1_q_a[23]_PORT_A_write_enable_reg = DFFE(YD1_q_a[23]_PORT_A_write_enable, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_read_enable = Y1L2;
YD1_q_a[23]_PORT_A_read_enable_reg = DFFE(YD1_q_a[23]_PORT_A_read_enable, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[23]_PORT_A_byte_mask, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_clock_0 = GLOBAL(A1L123);
YD1_q_a[23]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[23]_PORT_A_data_out = MEMORY(YD1_q_a[23]_PORT_A_data_in_reg, , YD1_q_a[23]_PORT_A_address_reg, , YD1_q_a[23]_PORT_A_write_enable_reg, YD1_q_a[23]_PORT_A_read_enable_reg, , , YD1_q_a[23]_PORT_A_byte_mask_reg, , YD1_q_a[23]_clock_0, , YD1_q_a[23]_clock_enable_0, , , , , );
YD1_q_a[23] = YD1_q_a[23]_PORT_A_data_out[0];


--YD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24] at M10K_X58_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[24]_PORT_A_data_in = VB2L30;
YD1_q_a[24]_PORT_A_data_in_reg = DFFE(YD1_q_a[24]_PORT_A_data_in, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[24]_PORT_A_address_reg = DFFE(YD1_q_a[24]_PORT_A_address, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_write_enable = !Y1L2;
YD1_q_a[24]_PORT_A_write_enable_reg = DFFE(YD1_q_a[24]_PORT_A_write_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_read_enable = Y1L2;
YD1_q_a[24]_PORT_A_read_enable_reg = DFFE(YD1_q_a[24]_PORT_A_read_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[24]_PORT_A_byte_mask, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_clock_0 = GLOBAL(A1L123);
YD1_q_a[24]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[24]_PORT_A_data_out = MEMORY(YD1_q_a[24]_PORT_A_data_in_reg, , YD1_q_a[24]_PORT_A_address_reg, , YD1_q_a[24]_PORT_A_write_enable_reg, YD1_q_a[24]_PORT_A_read_enable_reg, , , YD1_q_a[24]_PORT_A_byte_mask_reg, , YD1_q_a[24]_clock_0, , YD1_q_a[24]_clock_enable_0, , , , , );
YD1_q_a[24] = YD1_q_a[24]_PORT_A_data_out[0];


--YD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25] at M10K_X58_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[25]_PORT_A_data_in = VB2L31;
YD1_q_a[25]_PORT_A_data_in_reg = DFFE(YD1_q_a[25]_PORT_A_data_in, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[25]_PORT_A_address_reg = DFFE(YD1_q_a[25]_PORT_A_address, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_write_enable = !Y1L2;
YD1_q_a[25]_PORT_A_write_enable_reg = DFFE(YD1_q_a[25]_PORT_A_write_enable, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_read_enable = Y1L2;
YD1_q_a[25]_PORT_A_read_enable_reg = DFFE(YD1_q_a[25]_PORT_A_read_enable, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[25]_PORT_A_byte_mask, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_clock_0 = GLOBAL(A1L123);
YD1_q_a[25]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[25]_PORT_A_data_out = MEMORY(YD1_q_a[25]_PORT_A_data_in_reg, , YD1_q_a[25]_PORT_A_address_reg, , YD1_q_a[25]_PORT_A_write_enable_reg, YD1_q_a[25]_PORT_A_read_enable_reg, , , YD1_q_a[25]_PORT_A_byte_mask_reg, , YD1_q_a[25]_clock_0, , YD1_q_a[25]_clock_enable_0, , , , , );
YD1_q_a[25] = YD1_q_a[25]_PORT_A_data_out[0];


--YD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26] at M10K_X49_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[26]_PORT_A_data_in = VB2L32;
YD1_q_a[26]_PORT_A_data_in_reg = DFFE(YD1_q_a[26]_PORT_A_data_in, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[26]_PORT_A_address_reg = DFFE(YD1_q_a[26]_PORT_A_address, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_write_enable = !Y1L2;
YD1_q_a[26]_PORT_A_write_enable_reg = DFFE(YD1_q_a[26]_PORT_A_write_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_read_enable = Y1L2;
YD1_q_a[26]_PORT_A_read_enable_reg = DFFE(YD1_q_a[26]_PORT_A_read_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[26]_PORT_A_byte_mask, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_clock_0 = GLOBAL(A1L123);
YD1_q_a[26]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[26]_PORT_A_data_out = MEMORY(YD1_q_a[26]_PORT_A_data_in_reg, , YD1_q_a[26]_PORT_A_address_reg, , YD1_q_a[26]_PORT_A_write_enable_reg, YD1_q_a[26]_PORT_A_read_enable_reg, , , YD1_q_a[26]_PORT_A_byte_mask_reg, , YD1_q_a[26]_clock_0, , YD1_q_a[26]_clock_enable_0, , , , , );
YD1_q_a[26] = YD1_q_a[26]_PORT_A_data_out[0];


--YD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1] at M10K_X69_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[1]_PORT_A_data_in = VB2L33;
YD1_q_a[1]_PORT_A_data_in_reg = DFFE(YD1_q_a[1]_PORT_A_data_in, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[1]_PORT_A_address_reg = DFFE(YD1_q_a[1]_PORT_A_address, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_write_enable = !Y1L2;
YD1_q_a[1]_PORT_A_write_enable_reg = DFFE(YD1_q_a[1]_PORT_A_write_enable, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_read_enable = Y1L2;
YD1_q_a[1]_PORT_A_read_enable_reg = DFFE(YD1_q_a[1]_PORT_A_read_enable, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[1]_PORT_A_byte_mask, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_clock_0 = GLOBAL(A1L123);
YD1_q_a[1]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[1]_PORT_A_data_out = MEMORY(YD1_q_a[1]_PORT_A_data_in_reg, , YD1_q_a[1]_PORT_A_address_reg, , YD1_q_a[1]_PORT_A_write_enable_reg, YD1_q_a[1]_PORT_A_read_enable_reg, , , YD1_q_a[1]_PORT_A_byte_mask_reg, , YD1_q_a[1]_clock_0, , YD1_q_a[1]_clock_enable_0, , , , , );
YD1_q_a[1] = YD1_q_a[1]_PORT_A_data_out[0];


--YD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4] at M10K_X69_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[4]_PORT_A_data_in = VB2L34;
YD1_q_a[4]_PORT_A_data_in_reg = DFFE(YD1_q_a[4]_PORT_A_data_in, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[4]_PORT_A_address_reg = DFFE(YD1_q_a[4]_PORT_A_address, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_write_enable = !Y1L2;
YD1_q_a[4]_PORT_A_write_enable_reg = DFFE(YD1_q_a[4]_PORT_A_write_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_read_enable = Y1L2;
YD1_q_a[4]_PORT_A_read_enable_reg = DFFE(YD1_q_a[4]_PORT_A_read_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[4]_PORT_A_byte_mask, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_clock_0 = GLOBAL(A1L123);
YD1_q_a[4]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[4]_PORT_A_data_out = MEMORY(YD1_q_a[4]_PORT_A_data_in_reg, , YD1_q_a[4]_PORT_A_address_reg, , YD1_q_a[4]_PORT_A_write_enable_reg, YD1_q_a[4]_PORT_A_read_enable_reg, , , YD1_q_a[4]_PORT_A_byte_mask_reg, , YD1_q_a[4]_clock_0, , YD1_q_a[4]_clock_enable_0, , , , , );
YD1_q_a[4] = YD1_q_a[4]_PORT_A_data_out[0];


--YD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3] at M10K_X69_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[3]_PORT_A_data_in = VB2L35;
YD1_q_a[3]_PORT_A_data_in_reg = DFFE(YD1_q_a[3]_PORT_A_data_in, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[3]_PORT_A_address_reg = DFFE(YD1_q_a[3]_PORT_A_address, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_write_enable = !Y1L2;
YD1_q_a[3]_PORT_A_write_enable_reg = DFFE(YD1_q_a[3]_PORT_A_write_enable, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_read_enable = Y1L2;
YD1_q_a[3]_PORT_A_read_enable_reg = DFFE(YD1_q_a[3]_PORT_A_read_enable, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[3]_PORT_A_byte_mask, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_clock_0 = GLOBAL(A1L123);
YD1_q_a[3]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[3]_PORT_A_data_out = MEMORY(YD1_q_a[3]_PORT_A_data_in_reg, , YD1_q_a[3]_PORT_A_address_reg, , YD1_q_a[3]_PORT_A_write_enable_reg, YD1_q_a[3]_PORT_A_read_enable_reg, , , YD1_q_a[3]_PORT_A_byte_mask_reg, , YD1_q_a[3]_clock_0, , YD1_q_a[3]_clock_enable_0, , , , , );
YD1_q_a[3] = YD1_q_a[3]_PORT_A_data_out[0];


--YD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2] at M10K_X58_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[2]_PORT_A_data_in = VB2L36;
YD1_q_a[2]_PORT_A_data_in_reg = DFFE(YD1_q_a[2]_PORT_A_data_in, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[2]_PORT_A_address_reg = DFFE(YD1_q_a[2]_PORT_A_address, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_write_enable = !Y1L2;
YD1_q_a[2]_PORT_A_write_enable_reg = DFFE(YD1_q_a[2]_PORT_A_write_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_read_enable = Y1L2;
YD1_q_a[2]_PORT_A_read_enable_reg = DFFE(YD1_q_a[2]_PORT_A_read_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[2]_PORT_A_byte_mask, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_clock_0 = GLOBAL(A1L123);
YD1_q_a[2]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[2]_PORT_A_data_out = MEMORY(YD1_q_a[2]_PORT_A_data_in_reg, , YD1_q_a[2]_PORT_A_address_reg, , YD1_q_a[2]_PORT_A_write_enable_reg, YD1_q_a[2]_PORT_A_read_enable_reg, , , YD1_q_a[2]_PORT_A_byte_mask_reg, , YD1_q_a[2]_clock_0, , YD1_q_a[2]_clock_enable_0, , , , , );
YD1_q_a[2] = YD1_q_a[2]_PORT_A_data_out[0];


--SC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X67_Y6_N31
--register power-up is low

SC1_F_pc[8] = DFFEAS(SC1L680, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X17_Y5_N54
LD1L2_adder_eqn = ( LD1_MonAReg[10] ) + ( VCC ) + ( LD1L20 );
LD1L2 = SUM(LD1L2_adder_eqn);


--YD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11] at M10K_X38_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[11]_PORT_A_data_in = VB2L37;
YD1_q_a[11]_PORT_A_data_in_reg = DFFE(YD1_q_a[11]_PORT_A_data_in, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[11]_PORT_A_address_reg = DFFE(YD1_q_a[11]_PORT_A_address, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_write_enable = !Y1L2;
YD1_q_a[11]_PORT_A_write_enable_reg = DFFE(YD1_q_a[11]_PORT_A_write_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_read_enable = Y1L2;
YD1_q_a[11]_PORT_A_read_enable_reg = DFFE(YD1_q_a[11]_PORT_A_read_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[11]_PORT_A_byte_mask, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_clock_0 = GLOBAL(A1L123);
YD1_q_a[11]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[11]_PORT_A_data_out = MEMORY(YD1_q_a[11]_PORT_A_data_in_reg, , YD1_q_a[11]_PORT_A_address_reg, , YD1_q_a[11]_PORT_A_write_enable_reg, YD1_q_a[11]_PORT_A_read_enable_reg, , , YD1_q_a[11]_PORT_A_byte_mask_reg, , YD1_q_a[11]_clock_0, , YD1_q_a[11]_clock_enable_0, , , , , );
YD1_q_a[11] = YD1_q_a[11]_PORT_A_data_out[0];


--YD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12] at M10K_X41_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[12]_PORT_A_data_in = VB2L38;
YD1_q_a[12]_PORT_A_data_in_reg = DFFE(YD1_q_a[12]_PORT_A_data_in, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[12]_PORT_A_address_reg = DFFE(YD1_q_a[12]_PORT_A_address, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_write_enable = !Y1L2;
YD1_q_a[12]_PORT_A_write_enable_reg = DFFE(YD1_q_a[12]_PORT_A_write_enable, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_read_enable = Y1L2;
YD1_q_a[12]_PORT_A_read_enable_reg = DFFE(YD1_q_a[12]_PORT_A_read_enable, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[12]_PORT_A_byte_mask, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_clock_0 = GLOBAL(A1L123);
YD1_q_a[12]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[12]_PORT_A_data_out = MEMORY(YD1_q_a[12]_PORT_A_data_in_reg, , YD1_q_a[12]_PORT_A_address_reg, , YD1_q_a[12]_PORT_A_write_enable_reg, YD1_q_a[12]_PORT_A_read_enable_reg, , , YD1_q_a[12]_PORT_A_byte_mask_reg, , YD1_q_a[12]_clock_0, , YD1_q_a[12]_clock_enable_0, , , , , );
YD1_q_a[12] = YD1_q_a[12]_PORT_A_data_out[0];


--YD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13] at M10K_X41_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[13]_PORT_A_data_in = VB2L39;
YD1_q_a[13]_PORT_A_data_in_reg = DFFE(YD1_q_a[13]_PORT_A_data_in, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[13]_PORT_A_address_reg = DFFE(YD1_q_a[13]_PORT_A_address, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_write_enable = !Y1L2;
YD1_q_a[13]_PORT_A_write_enable_reg = DFFE(YD1_q_a[13]_PORT_A_write_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_read_enable = Y1L2;
YD1_q_a[13]_PORT_A_read_enable_reg = DFFE(YD1_q_a[13]_PORT_A_read_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[13]_PORT_A_byte_mask, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_clock_0 = GLOBAL(A1L123);
YD1_q_a[13]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[13]_PORT_A_data_out = MEMORY(YD1_q_a[13]_PORT_A_data_in_reg, , YD1_q_a[13]_PORT_A_address_reg, , YD1_q_a[13]_PORT_A_write_enable_reg, YD1_q_a[13]_PORT_A_read_enable_reg, , , YD1_q_a[13]_PORT_A_byte_mask_reg, , YD1_q_a[13]_clock_0, , YD1_q_a[13]_clock_enable_0, , , , , );
YD1_q_a[13] = YD1_q_a[13]_PORT_A_data_out[0];


--YD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14] at M10K_X38_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[14]_PORT_A_data_in = VB2L40;
YD1_q_a[14]_PORT_A_data_in_reg = DFFE(YD1_q_a[14]_PORT_A_data_in, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[14]_PORT_A_address_reg = DFFE(YD1_q_a[14]_PORT_A_address, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_write_enable = !Y1L2;
YD1_q_a[14]_PORT_A_write_enable_reg = DFFE(YD1_q_a[14]_PORT_A_write_enable, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_read_enable = Y1L2;
YD1_q_a[14]_PORT_A_read_enable_reg = DFFE(YD1_q_a[14]_PORT_A_read_enable, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[14]_PORT_A_byte_mask, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_clock_0 = GLOBAL(A1L123);
YD1_q_a[14]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[14]_PORT_A_data_out = MEMORY(YD1_q_a[14]_PORT_A_data_in_reg, , YD1_q_a[14]_PORT_A_address_reg, , YD1_q_a[14]_PORT_A_write_enable_reg, YD1_q_a[14]_PORT_A_read_enable_reg, , , YD1_q_a[14]_PORT_A_byte_mask_reg, , YD1_q_a[14]_clock_0, , YD1_q_a[14]_clock_enable_0, , , , , );
YD1_q_a[14] = YD1_q_a[14]_PORT_A_data_out[0];


--YD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15] at M10K_X41_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[15]_PORT_A_data_in = VB2L41;
YD1_q_a[15]_PORT_A_data_in_reg = DFFE(YD1_q_a[15]_PORT_A_data_in, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[15]_PORT_A_address_reg = DFFE(YD1_q_a[15]_PORT_A_address, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_write_enable = !Y1L2;
YD1_q_a[15]_PORT_A_write_enable_reg = DFFE(YD1_q_a[15]_PORT_A_write_enable, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_read_enable = Y1L2;
YD1_q_a[15]_PORT_A_read_enable_reg = DFFE(YD1_q_a[15]_PORT_A_read_enable, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[15]_PORT_A_byte_mask, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_clock_0 = GLOBAL(A1L123);
YD1_q_a[15]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[15]_PORT_A_data_out = MEMORY(YD1_q_a[15]_PORT_A_data_in_reg, , YD1_q_a[15]_PORT_A_address_reg, , YD1_q_a[15]_PORT_A_write_enable_reg, YD1_q_a[15]_PORT_A_read_enable_reg, , , YD1_q_a[15]_PORT_A_byte_mask_reg, , YD1_q_a[15]_clock_0, , YD1_q_a[15]_clock_enable_0, , , , , );
YD1_q_a[15] = YD1_q_a[15]_PORT_A_data_out[0];


--YD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16] at M10K_X49_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[16]_PORT_A_data_in = VB2L42;
YD1_q_a[16]_PORT_A_data_in_reg = DFFE(YD1_q_a[16]_PORT_A_data_in, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[16]_PORT_A_address_reg = DFFE(YD1_q_a[16]_PORT_A_address, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_write_enable = !Y1L2;
YD1_q_a[16]_PORT_A_write_enable_reg = DFFE(YD1_q_a[16]_PORT_A_write_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_read_enable = Y1L2;
YD1_q_a[16]_PORT_A_read_enable_reg = DFFE(YD1_q_a[16]_PORT_A_read_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[16]_PORT_A_byte_mask, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_clock_0 = GLOBAL(A1L123);
YD1_q_a[16]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[16]_PORT_A_data_out = MEMORY(YD1_q_a[16]_PORT_A_data_in_reg, , YD1_q_a[16]_PORT_A_address_reg, , YD1_q_a[16]_PORT_A_write_enable_reg, YD1_q_a[16]_PORT_A_read_enable_reg, , , YD1_q_a[16]_PORT_A_byte_mask_reg, , YD1_q_a[16]_clock_0, , YD1_q_a[16]_clock_enable_0, , , , , );
YD1_q_a[16] = YD1_q_a[16]_PORT_A_data_out[0];


--YD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5] at M10K_X69_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[5]_PORT_A_data_in = VB2L43;
YD1_q_a[5]_PORT_A_data_in_reg = DFFE(YD1_q_a[5]_PORT_A_data_in, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[5]_PORT_A_address_reg = DFFE(YD1_q_a[5]_PORT_A_address, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_write_enable = !Y1L2;
YD1_q_a[5]_PORT_A_write_enable_reg = DFFE(YD1_q_a[5]_PORT_A_write_enable, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_read_enable = Y1L2;
YD1_q_a[5]_PORT_A_read_enable_reg = DFFE(YD1_q_a[5]_PORT_A_read_enable, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[5]_PORT_A_byte_mask, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_clock_0 = GLOBAL(A1L123);
YD1_q_a[5]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[5]_PORT_A_data_out = MEMORY(YD1_q_a[5]_PORT_A_data_in_reg, , YD1_q_a[5]_PORT_A_address_reg, , YD1_q_a[5]_PORT_A_write_enable_reg, YD1_q_a[5]_PORT_A_read_enable_reg, , , YD1_q_a[5]_PORT_A_byte_mask_reg, , YD1_q_a[5]_clock_0, , YD1_q_a[5]_clock_enable_0, , , , , );
YD1_q_a[5] = YD1_q_a[5]_PORT_A_data_out[0];


--SC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X67_Y6_N25
--register power-up is low

SC1_F_pc[0] = DFFEAS(SC1L673, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--YD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6] at M10K_X49_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[6]_PORT_A_data_in = VB2L44;
YD1_q_a[6]_PORT_A_data_in_reg = DFFE(YD1_q_a[6]_PORT_A_data_in, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[6]_PORT_A_address_reg = DFFE(YD1_q_a[6]_PORT_A_address, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_write_enable = !Y1L2;
YD1_q_a[6]_PORT_A_write_enable_reg = DFFE(YD1_q_a[6]_PORT_A_write_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_read_enable = Y1L2;
YD1_q_a[6]_PORT_A_read_enable_reg = DFFE(YD1_q_a[6]_PORT_A_read_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[6]_PORT_A_byte_mask, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_clock_0 = GLOBAL(A1L123);
YD1_q_a[6]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[6]_PORT_A_data_out = MEMORY(YD1_q_a[6]_PORT_A_data_in_reg, , YD1_q_a[6]_PORT_A_address_reg, , YD1_q_a[6]_PORT_A_write_enable_reg, YD1_q_a[6]_PORT_A_read_enable_reg, , , YD1_q_a[6]_PORT_A_byte_mask_reg, , YD1_q_a[6]_clock_0, , YD1_q_a[6]_clock_enable_0, , , , , );
YD1_q_a[6] = YD1_q_a[6]_PORT_A_data_out[0];


--SC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X59_Y5_N25
--register power-up is low

SC1_D_iw[27] = DFFEAS(SC1L651, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X59_Y5_N49
--register power-up is low

SC1_D_iw[28] = DFFEAS(SC1L652, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X59_Y5_N31
--register power-up is low

SC1_D_iw[29] = DFFEAS(SC1L653, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X59_Y5_N22
--register power-up is low

SC1_D_iw[30] = DFFEAS(SC1L654, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--SC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X59_Y5_N1
--register power-up is low

SC1_D_iw[31] = DFFEAS(SC1L655, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--YD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8] at M10K_X41_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[8]_PORT_A_data_in = VB2L45;
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = !Y1L2;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = Y1L2;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L123);
YD1_q_a[8]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[8] = YD1_q_a[8]_PORT_A_data_out[0];


--SC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X67_Y6_N34
--register power-up is low

SC1_F_pc[1] = DFFEAS(SC1L674, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--YD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7] at M10K_X41_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[7]_PORT_A_data_in = VB2L46;
YD1_q_a[7]_PORT_A_data_in_reg = DFFE(YD1_q_a[7]_PORT_A_data_in, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[7]_PORT_A_address_reg = DFFE(YD1_q_a[7]_PORT_A_address, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_write_enable = !Y1L2;
YD1_q_a[7]_PORT_A_write_enable_reg = DFFE(YD1_q_a[7]_PORT_A_write_enable, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_read_enable = Y1L2;
YD1_q_a[7]_PORT_A_read_enable_reg = DFFE(YD1_q_a[7]_PORT_A_read_enable, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[7]_PORT_A_byte_mask, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_clock_0 = GLOBAL(A1L123);
YD1_q_a[7]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[7]_PORT_A_data_out = MEMORY(YD1_q_a[7]_PORT_A_data_in_reg, , YD1_q_a[7]_PORT_A_address_reg, , YD1_q_a[7]_PORT_A_write_enable_reg, YD1_q_a[7]_PORT_A_read_enable_reg, , , YD1_q_a[7]_PORT_A_byte_mask_reg, , YD1_q_a[7]_clock_0, , YD1_q_a[7]_clock_enable_0, , , , , );
YD1_q_a[7] = YD1_q_a[7]_PORT_A_data_out[0];


--YD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9] at M10K_X38_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[9]_PORT_A_data_in = VB2L47;
YD1_q_a[9]_PORT_A_data_in_reg = DFFE(YD1_q_a[9]_PORT_A_data_in, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[9]_PORT_A_address_reg = DFFE(YD1_q_a[9]_PORT_A_address, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_write_enable = !Y1L2;
YD1_q_a[9]_PORT_A_write_enable_reg = DFFE(YD1_q_a[9]_PORT_A_write_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_read_enable = Y1L2;
YD1_q_a[9]_PORT_A_read_enable_reg = DFFE(YD1_q_a[9]_PORT_A_read_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[9]_PORT_A_byte_mask, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_clock_0 = GLOBAL(A1L123);
YD1_q_a[9]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[9]_PORT_A_data_out = MEMORY(YD1_q_a[9]_PORT_A_data_in_reg, , YD1_q_a[9]_PORT_A_address_reg, , YD1_q_a[9]_PORT_A_write_enable_reg, YD1_q_a[9]_PORT_A_read_enable_reg, , , YD1_q_a[9]_PORT_A_byte_mask_reg, , YD1_q_a[9]_clock_0, , YD1_q_a[9]_clock_enable_0, , , , , );
YD1_q_a[9] = YD1_q_a[9]_PORT_A_data_out[0];


--SC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X67_Y6_N37
--register power-up is low

SC1_F_pc[2] = DFFEAS(SC1L675, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--YD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10] at M10K_X38_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[10]_PORT_A_data_in = VB2L48;
YD1_q_a[10]_PORT_A_data_in_reg = DFFE(YD1_q_a[10]_PORT_A_data_in, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[10]_PORT_A_address_reg = DFFE(YD1_q_a[10]_PORT_A_address, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_write_enable = !Y1L2;
YD1_q_a[10]_PORT_A_write_enable_reg = DFFE(YD1_q_a[10]_PORT_A_write_enable, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_read_enable = Y1L2;
YD1_q_a[10]_PORT_A_read_enable_reg = DFFE(YD1_q_a[10]_PORT_A_read_enable, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[10]_PORT_A_byte_mask, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_clock_0 = GLOBAL(A1L123);
YD1_q_a[10]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[10]_PORT_A_data_out = MEMORY(YD1_q_a[10]_PORT_A_data_in_reg, , YD1_q_a[10]_PORT_A_address_reg, , YD1_q_a[10]_PORT_A_write_enable_reg, YD1_q_a[10]_PORT_A_read_enable_reg, , , YD1_q_a[10]_PORT_A_byte_mask_reg, , YD1_q_a[10]_clock_0, , YD1_q_a[10]_clock_enable_0, , , , , );
YD1_q_a[10] = YD1_q_a[10]_PORT_A_data_out[0];


--SC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X67_Y6_N40
--register power-up is low

SC1_F_pc[5] = DFFEAS(SC1L677, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X55_Y5_N1
--register power-up is low

SC1_av_ld_byte0_data[7] = DFFEAS(GC1L49, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L899, SC1_av_ld_byte1_data[7],  ,  , SC1L978);


--YD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17] at M10K_X41_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[17]_PORT_A_data_in = VB2L49;
YD1_q_a[17]_PORT_A_data_in_reg = DFFE(YD1_q_a[17]_PORT_A_data_in, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[17]_PORT_A_address_reg = DFFE(YD1_q_a[17]_PORT_A_address, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_write_enable = !Y1L2;
YD1_q_a[17]_PORT_A_write_enable_reg = DFFE(YD1_q_a[17]_PORT_A_write_enable, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_read_enable = Y1L2;
YD1_q_a[17]_PORT_A_read_enable_reg = DFFE(YD1_q_a[17]_PORT_A_read_enable, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[17]_PORT_A_byte_mask, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_clock_0 = GLOBAL(A1L123);
YD1_q_a[17]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[17]_PORT_A_data_out = MEMORY(YD1_q_a[17]_PORT_A_data_in_reg, , YD1_q_a[17]_PORT_A_address_reg, , YD1_q_a[17]_PORT_A_write_enable_reg, YD1_q_a[17]_PORT_A_read_enable_reg, , , YD1_q_a[17]_PORT_A_byte_mask_reg, , YD1_q_a[17]_clock_0, , YD1_q_a[17]_clock_enable_0, , , , , );
YD1_q_a[17] = YD1_q_a[17]_PORT_A_data_out[0];


--YD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19] at M10K_X58_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[19]_PORT_A_data_in = VB2L50;
YD1_q_a[19]_PORT_A_data_in_reg = DFFE(YD1_q_a[19]_PORT_A_data_in, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[19]_PORT_A_address_reg = DFFE(YD1_q_a[19]_PORT_A_address, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_write_enable = !Y1L2;
YD1_q_a[19]_PORT_A_write_enable_reg = DFFE(YD1_q_a[19]_PORT_A_write_enable, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_read_enable = Y1L2;
YD1_q_a[19]_PORT_A_read_enable_reg = DFFE(YD1_q_a[19]_PORT_A_read_enable, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[19]_PORT_A_byte_mask, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_clock_0 = GLOBAL(A1L123);
YD1_q_a[19]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[19]_PORT_A_data_out = MEMORY(YD1_q_a[19]_PORT_A_data_in_reg, , YD1_q_a[19]_PORT_A_address_reg, , YD1_q_a[19]_PORT_A_write_enable_reg, YD1_q_a[19]_PORT_A_read_enable_reg, , , YD1_q_a[19]_PORT_A_byte_mask_reg, , YD1_q_a[19]_clock_0, , YD1_q_a[19]_clock_enable_0, , , , , );
YD1_q_a[19] = YD1_q_a[19]_PORT_A_data_out[0];


--YD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18] at M10K_X41_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[18]_PORT_A_data_in = VB2L51;
YD1_q_a[18]_PORT_A_data_in_reg = DFFE(YD1_q_a[18]_PORT_A_data_in, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[18]_PORT_A_address_reg = DFFE(YD1_q_a[18]_PORT_A_address, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_write_enable = !Y1L2;
YD1_q_a[18]_PORT_A_write_enable_reg = DFFE(YD1_q_a[18]_PORT_A_write_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_read_enable = Y1L2;
YD1_q_a[18]_PORT_A_read_enable_reg = DFFE(YD1_q_a[18]_PORT_A_read_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[18]_PORT_A_byte_mask, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_clock_0 = GLOBAL(A1L123);
YD1_q_a[18]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[18]_PORT_A_data_out = MEMORY(YD1_q_a[18]_PORT_A_data_in_reg, , YD1_q_a[18]_PORT_A_address_reg, , YD1_q_a[18]_PORT_A_write_enable_reg, YD1_q_a[18]_PORT_A_read_enable_reg, , , YD1_q_a[18]_PORT_A_byte_mask_reg, , YD1_q_a[18]_clock_0, , YD1_q_a[18]_clock_enable_0, , , , , );
YD1_q_a[18] = YD1_q_a[18]_PORT_A_data_out[0];


--YD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20] at M10K_X69_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[20]_PORT_A_data_in = VB2L52;
YD1_q_a[20]_PORT_A_data_in_reg = DFFE(YD1_q_a[20]_PORT_A_data_in, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[20]_PORT_A_address_reg = DFFE(YD1_q_a[20]_PORT_A_address, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_write_enable = !Y1L2;
YD1_q_a[20]_PORT_A_write_enable_reg = DFFE(YD1_q_a[20]_PORT_A_write_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_read_enable = Y1L2;
YD1_q_a[20]_PORT_A_read_enable_reg = DFFE(YD1_q_a[20]_PORT_A_read_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[20]_PORT_A_byte_mask, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_clock_0 = GLOBAL(A1L123);
YD1_q_a[20]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[20]_PORT_A_data_out = MEMORY(YD1_q_a[20]_PORT_A_data_in_reg, , YD1_q_a[20]_PORT_A_address_reg, , YD1_q_a[20]_PORT_A_write_enable_reg, YD1_q_a[20]_PORT_A_read_enable_reg, , , YD1_q_a[20]_PORT_A_byte_mask_reg, , YD1_q_a[20]_clock_0, , YD1_q_a[20]_clock_enable_0, , , , , );
YD1_q_a[20] = YD1_q_a[20]_PORT_A_data_out[0];


--YD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21] at M10K_X49_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[21]_PORT_A_data_in = VB2L53;
YD1_q_a[21]_PORT_A_data_in_reg = DFFE(YD1_q_a[21]_PORT_A_data_in, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[21]_PORT_A_address_reg = DFFE(YD1_q_a[21]_PORT_A_address, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_write_enable = !Y1L2;
YD1_q_a[21]_PORT_A_write_enable_reg = DFFE(YD1_q_a[21]_PORT_A_write_enable, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_read_enable = Y1L2;
YD1_q_a[21]_PORT_A_read_enable_reg = DFFE(YD1_q_a[21]_PORT_A_read_enable, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[21]_PORT_A_byte_mask, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_clock_0 = GLOBAL(A1L123);
YD1_q_a[21]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[21]_PORT_A_data_out = MEMORY(YD1_q_a[21]_PORT_A_data_in_reg, , YD1_q_a[21]_PORT_A_address_reg, , YD1_q_a[21]_PORT_A_write_enable_reg, YD1_q_a[21]_PORT_A_read_enable_reg, , , YD1_q_a[21]_PORT_A_byte_mask_reg, , YD1_q_a[21]_clock_0, , YD1_q_a[21]_clock_enable_0, , , , , );
YD1_q_a[21] = YD1_q_a[21]_PORT_A_data_out[0];


--SC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X72_Y4_N32
--register power-up is low

SC1_E_shift_rot_result[18] = DFFEAS(SC1L463, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L499Q,  ,  , SC1_E_new_inst);


--SC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X67_Y6_N43
--register power-up is low

SC1_F_pc[6] = DFFEAS(SC1L678, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X67_Y6_N46
--register power-up is low

SC1_F_pc[7] = DFFEAS(SC1L679, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X67_Y5_N55
--register power-up is low

SC1_F_pc[3] = DFFEAS(SC1L687, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid, VCC,  ,  , SC1_R_ctrl_exception);


--SC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X67_Y6_N13
--register power-up is low

SC1_F_pc[4] = DFFEAS(SC1L676, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--YB13_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[1] at FF_X61_Y7_N53
--register power-up is low

YB13_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S6_data_out[1],  , V1L23, VCC);


--YB8_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[1] at FF_X63_Y8_N50
--register power-up is low

YB8_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S1_data_out[1],  , V1L23, VCC);


--YB9_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[1] at FF_X65_Y7_N20
--register power-up is low

YB9_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S2_data_out[1],  , V1L23, VCC);


--YB12_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[1] at FF_X66_Y6_N46
--register power-up is low

YB12_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S5_data_out[1],  , V1L23, VCC);


--YB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X55_Y6_N17
--register power-up is low

YB1_av_readdata_pre[1] = DFFEAS(YB1L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , NB2_q_b[1],  ,  , U1_read_0);


--YB10_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[1] at FF_X65_Y8_N47
--register power-up is low

YB10_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S3_data_out[1],  , V1L23, VCC);


--YB11_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_readdata_pre[1] at FF_X65_Y8_N44
--register power-up is low

YB11_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S4_data_out[1],  , V1L23, VCC);


--YB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X55_Y6_N46
--register power-up is low

YB1_av_readdata_pre[2] = DFFEAS(YB1L7, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , NB2_q_b[2],  ,  , U1_read_0);


--YB8_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[2] at FF_X65_Y8_N17
--register power-up is low

YB8_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S1_data_out[2],  , V1L23, VCC);


--YB9_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[2] at FF_X65_Y8_N23
--register power-up is low

YB9_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S2_data_out[2],  , V1L23, VCC);


--YB10_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[2] at FF_X65_Y8_N14
--register power-up is low

YB10_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S3_data_out[2],  , V1L23, VCC);


--YB11_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_readdata_pre[2] at FF_X67_Y7_N16
--register power-up is low

YB11_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S4_data_out[2],  , V1L23, VCC);


--YB12_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[2] at FF_X67_Y7_N46
--register power-up is low

YB12_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S5_data_out[2],  , V1L23, VCC);


--YB13_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[2] at FF_X65_Y8_N20
--register power-up is low

YB13_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S6_data_out[2],  , V1L23, VCC);


--YB13_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[3] at FF_X66_Y6_N52
--register power-up is low

YB13_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S6_data_out[3],  , V1L23, VCC);


--YB8_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[3] at FF_X63_Y8_N8
--register power-up is low

YB8_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S1_data_out[3],  , V1L23, VCC);


--YB9_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[3] at FF_X65_Y7_N53
--register power-up is low

YB9_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S2_data_out[3],  , V1L23, VCC);


--YB12_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[3] at FF_X62_Y8_N40
--register power-up is low

YB12_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S5_data_out[3],  , V1L23, VCC);


--YB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X55_Y6_N50
--register power-up is low

YB1_av_readdata_pre[3] = DFFEAS(YB1L9, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , NB2_q_b[3],  ,  , U1_read_0);


--YB10_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[3] at FF_X57_Y9_N40
--register power-up is low

YB10_av_readdata_pre[3] = DFFEAS(YB10L6, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , V1L23,  );


--YB11_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_readdata_pre[3] at FF_X63_Y7_N5
--register power-up is low

YB11_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S4_data_out[3],  , V1L23, VCC);


--YB13_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[4] at FF_X61_Y7_N58
--register power-up is low

YB13_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S6_data_out[4],  , V1L23, VCC);


--YB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X55_Y6_N52
--register power-up is low

YB1_av_readdata_pre[4] = DFFEAS(YB1L11, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , NB2_q_b[4],  ,  , U1_read_0);


--YB8_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[4] at FF_X61_Y7_N28
--register power-up is low

YB8_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S1_data_out[4],  , V1L23, VCC);


--YB9_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[4] at FF_X65_Y7_N26
--register power-up is low

YB9_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S2_data_out[4],  , V1L23, VCC);


--YB10_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[4] at FF_X65_Y7_N23
--register power-up is low

YB10_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S3_data_out[4],  , V1L23, VCC);


--YB11_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_readdata_pre[4] at FF_X65_Y8_N11
--register power-up is low

YB11_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S4_data_out[4],  , V1L23, VCC);


--YB12_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[4] at FF_X65_Y8_N41
--register power-up is low

YB12_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S5_data_out[4],  , V1L23, VCC);


--YB9_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[5] at FF_X65_Y7_N59
--register power-up is low

YB9_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S2_data_out[5],  , V1L23, VCC);


--YB10_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[5] at FF_X63_Y7_N23
--register power-up is low

YB10_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S3_data_out[5],  , V1L23, VCC);


--YB8_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[5] at FF_X65_Y8_N59
--register power-up is low

YB8_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S1_data_out[5],  , V1L23, VCC);


--YB13_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[5] at FF_X65_Y8_N56
--register power-up is low

YB13_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S6_data_out[5],  , V1L23, VCC);


--YB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X55_Y6_N32
--register power-up is low

YB1_av_readdata_pre[5] = DFFEAS(YB1L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , NB2_q_b[5],  ,  , U1_read_0);


--YB11_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_readdata_pre[5] at FF_X65_Y8_N28
--register power-up is low

YB11_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S4_data_out[5],  , V1L23, VCC);


--YB12_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[5] at FF_X65_Y8_N26
--register power-up is low

YB12_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S5_data_out[5],  , V1L23, VCC);


--YB13_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[6] at FF_X65_Y8_N37
--register power-up is low

YB13_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S6_data_out[6],  , V1L23, VCC);


--YB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X55_Y6_N34
--register power-up is low

YB1_av_readdata_pre[6] = DFFEAS(YB1L15, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , NB2_q_b[6],  ,  , U1_read_0);


--YB8_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[6] at FF_X61_Y7_N35
--register power-up is low

YB8_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S1_data_out[6],  , V1L23, VCC);


--YB9_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[6] at FF_X65_Y7_N5
--register power-up is low

YB9_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S2_data_out[6],  , V1L23, VCC);


--YB10_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[6] at FF_X63_Y7_N20
--register power-up is low

YB10_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S3_data_out[6],  , V1L23, VCC);


--YB11_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_readdata_pre[6] at FF_X63_Y7_N16
--register power-up is low

YB11_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S4_data_out[6],  , V1L23, VCC);


--YB12_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[6] at FF_X65_Y8_N2
--register power-up is low

YB12_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , S5_data_out[6],  , V1L23, VCC);


--DB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X3_Y4_N52
--register power-up is low

DB1_count[7] = AMPP_FUNCTION(A1L105, DB1_count[6], !N1_clr_reg, !Q1_state[4], GND, DB1L63);


--PD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X1_Y2_N35
--register power-up is low

PD1_sr[4] = DFFEAS(PD1L64, A1L105,  ,  , PD1L24,  ,  , PD1L23,  );


--BD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X6_Y2_N10
--register power-up is low

BD1_break_readreg[2] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[2],  , BD1L18, VCC);


--LD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X34_Y5_N22
--register power-up is low

LD1_MonDReg[2] = DFFEAS(LD1L56, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[2],  , LD1L108, !ND1_take_action_ocimem_b);


--LD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X17_Y5_N40
--register power-up is low

LD1_MonAReg[5] = DFFEAS(LD1L23, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[29],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X17_Y5_N43
--register power-up is low

LD1_MonAReg[6] = DFFEAS(LD1L27, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[30],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X17_Y5_N46
--register power-up is low

LD1_MonAReg[7] = DFFEAS(LD1L31, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[31],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X17_Y5_N49
--register power-up is low

LD1_MonAReg[8] = DFFEAS(LD1L35, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[32],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X17_Y5_N52
--register power-up is low

LD1_MonAReg[9] = DFFEAS(LD1L19, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[33],  ,  , ND1_take_action_ocimem_a);


--LD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X17_Y5_N30
LD1L7_adder_eqn = ( LD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LD1L7 = SUM(LD1L7_adder_eqn);

--LD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X17_Y5_N30
LD1L8_adder_eqn = ( LD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LD1L8 = CARRY(LD1L8_adder_eqn);


--LD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X17_Y5_N36
LD1L11_adder_eqn = ( LD1_MonAReg[4] ) + ( GND ) + ( LD1L16 );
LD1L11 = SUM(LD1L11_adder_eqn);

--LD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X17_Y5_N36
LD1L12_adder_eqn = ( LD1_MonAReg[4] ) + ( GND ) + ( LD1L16 );
LD1L12 = CARRY(LD1L12_adder_eqn);


--LD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X17_Y5_N33
LD1L15_adder_eqn = ( LD1_MonAReg[3] ) + ( GND ) + ( LD1L8 );
LD1L15 = SUM(LD1L15_adder_eqn);

--LD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X17_Y5_N33
LD1L16_adder_eqn = ( LD1_MonAReg[3] ) + ( GND ) + ( LD1L8 );
LD1L16 = CARRY(LD1L16_adder_eqn);


--cntr[21] is cntr[21] at FF_X35_Y8_N35
--register power-up is low

cntr[21] = DFFEAS(A1L14, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L18 is Add0~17 at LABCELL_X35_Y8_N30
A1L18_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add0~18 at LABCELL_X35_Y8_N30
A1L19_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L19 = CARRY(A1L19_adder_eqn);


--NB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X49_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[0] = NB2_q_b[0]_PORT_B_data_out[0];

--NB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X49_Y4_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[7] = NB2_q_b[0]_PORT_B_data_out[7];

--NB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X49_Y4_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[6] = NB2_q_b[0]_PORT_B_data_out[6];

--NB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X49_Y4_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[5] = NB2_q_b[0]_PORT_B_data_out[5];

--NB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X49_Y4_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[4] = NB2_q_b[0]_PORT_B_data_out[4];

--NB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X49_Y4_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[3] = NB2_q_b[0]_PORT_B_data_out[3];

--NB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X49_Y4_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[2] = NB2_q_b[0]_PORT_B_data_out[2];

--NB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X49_Y4_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[1] = NB2_q_b[0]_PORT_B_data_out[1];


--BB1_readdata[0] is nios_system:u0|nios_system_switches:switches|readdata[0] at FF_X55_Y7_N52
--register power-up is low

BB1_readdata[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , A1L351,  , V1L23, VCC);


--SC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X71_Y4_N36
SC1L134_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_invert_arith_src_msb $ (SC1_E_src2[31])) ) + ( !SC1_E_invert_arith_src_msb $ (!SC1_E_src1[31]) ) + ( SC1L143 );
SC1L134 = SUM(SC1L134_adder_eqn);

--SC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X71_Y4_N36
SC1L135_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_invert_arith_src_msb $ (SC1_E_src2[31])) ) + ( !SC1_E_invert_arith_src_msb $ (!SC1_E_src1[31]) ) + ( SC1L143 );
SC1L135 = CARRY(SC1L135_adder_eqn);


--YC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X69_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[0] = YC1_q_b[0]_PORT_B_data_out[0];

--YC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[31] = YC1_q_b[0]_PORT_B_data_out[31];

--YC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[30] = YC1_q_b[0]_PORT_B_data_out[30];

--YC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[29] = YC1_q_b[0]_PORT_B_data_out[29];

--YC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[28] = YC1_q_b[0]_PORT_B_data_out[28];

--YC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[27] = YC1_q_b[0]_PORT_B_data_out[27];

--YC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[26] = YC1_q_b[0]_PORT_B_data_out[26];

--YC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[25] = YC1_q_b[0]_PORT_B_data_out[25];

--YC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[24] = YC1_q_b[0]_PORT_B_data_out[24];

--YC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[23] = YC1_q_b[0]_PORT_B_data_out[23];

--YC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[22] = YC1_q_b[0]_PORT_B_data_out[22];

--YC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[21] = YC1_q_b[0]_PORT_B_data_out[21];

--YC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[20] = YC1_q_b[0]_PORT_B_data_out[20];

--YC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[19] = YC1_q_b[0]_PORT_B_data_out[19];

--YC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[18] = YC1_q_b[0]_PORT_B_data_out[18];

--YC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[17] = YC1_q_b[0]_PORT_B_data_out[17];

--YC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[16] = YC1_q_b[0]_PORT_B_data_out[16];

--YC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[15] = YC1_q_b[0]_PORT_B_data_out[15];

--YC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[14] = YC1_q_b[0]_PORT_B_data_out[14];

--YC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[13] = YC1_q_b[0]_PORT_B_data_out[13];

--YC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[12] = YC1_q_b[0]_PORT_B_data_out[12];

--YC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[11] = YC1_q_b[0]_PORT_B_data_out[11];

--YC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[10] = YC1_q_b[0]_PORT_B_data_out[10];

--YC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[9] = YC1_q_b[0]_PORT_B_data_out[9];

--YC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[8] = YC1_q_b[0]_PORT_B_data_out[8];

--YC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[7] = YC1_q_b[0]_PORT_B_data_out[7];

--YC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[6] = YC1_q_b[0]_PORT_B_data_out[6];

--YC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[5] = YC1_q_b[0]_PORT_B_data_out[5];

--YC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[4] = YC1_q_b[0]_PORT_B_data_out[4];

--YC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[3] = YC1_q_b[0]_PORT_B_data_out[3];

--YC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[2] = YC1_q_b[0]_PORT_B_data_out[2];

--YC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X69_Y4_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L841, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, SC1L867, SC1L868, SC1L869, SC1L870, SC1L871, SC1L872, SC1L873, SC1L874, SC1L875, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[1] = YC1_q_b[0]_PORT_B_data_out[1];


--SC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X72_Y4_N41
--register power-up is low

SC1_E_shift_rot_result[31] = DFFEAS(SC1L476, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[31],  ,  , SC1_E_new_inst);


--SC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X71_Y5_N0
SC1L139_adder_eqn = ( SC1_E_alu_sub ) + ( VCC ) + ( !VCC );
SC1L139 = CARRY(SC1L139_adder_eqn);


--VC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X51_Y5_N37
--register power-up is low

VC1_readdata[22] = DFFEAS(VC1L61, GLOBAL(A1L123),  ,  ,  , XD1_q_a[22],  ,  , !VC1_address[8]);


--VC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X51_Y5_N10
--register power-up is low

VC1_readdata[23] = DFFEAS(VC1L63, GLOBAL(A1L123),  ,  ,  , XD1_q_a[23],  ,  , !VC1_address[8]);


--VC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X51_Y5_N49
--register power-up is low

VC1_readdata[24] = DFFEAS(VC1L65, GLOBAL(A1L123),  ,  ,  , XD1_q_a[24],  ,  , !VC1_address[8]);


--VC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X51_Y5_N22
--register power-up is low

VC1_readdata[25] = DFFEAS(VC1L67, GLOBAL(A1L123),  ,  ,  , XD1_q_a[25],  ,  , !VC1_address[8]);


--VC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X40_Y5_N2
--register power-up is low

VC1_readdata[26] = DFFEAS(VC1L69, GLOBAL(A1L123),  ,  ,  , XD1_q_a[26],  ,  , !VC1_address[8]);


--VC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X37_Y5_N37
--register power-up is low

VC1_readdata[4] = DFFEAS(VC1L25, GLOBAL(A1L123),  ,  ,  , XD1_q_a[4],  ,  , !VC1_address[8]);


--VC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X40_Y5_N7
--register power-up is low

VC1_readdata[3] = DFFEAS(AD1L12, GLOBAL(A1L123),  ,  ,  , XD1_q_a[3],  ,  , !VC1_address[8]);


--PD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X7_Y2_N50
--register power-up is low

PD1_sr[17] = DFFEAS(PD1L69, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--LD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X17_Y5_N5
--register power-up is low

LD1_MonAReg[10] = DFFEAS(LD1L3, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[17],  ,  , ND1_take_action_ocimem_a);


--LD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X17_Y5_N51
LD1L19_adder_eqn = ( LD1_MonAReg[9] ) + ( GND ) + ( LD1L36 );
LD1L19 = SUM(LD1L19_adder_eqn);

--LD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X17_Y5_N51
LD1L20_adder_eqn = ( LD1_MonAReg[9] ) + ( GND ) + ( LD1L36 );
LD1L20 = CARRY(LD1L20_adder_eqn);


--VC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X51_Y5_N4
--register power-up is low

VC1_readdata[11] = DFFEAS(VC1L39, GLOBAL(A1L123),  ,  ,  , XD1_q_a[11],  ,  , !VC1_address[8]);


--VC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X37_Y5_N22
--register power-up is low

VC1_readdata[12] = DFFEAS(VC1L41, GLOBAL(A1L123),  ,  ,  , XD1_q_a[12],  ,  , !VC1_address[8]);


--VC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X51_Y5_N31
--register power-up is low

VC1_readdata[13] = DFFEAS(VC1L43, GLOBAL(A1L123),  ,  ,  , XD1_q_a[13],  ,  , !VC1_address[8]);


--VC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X51_Y5_N16
--register power-up is low

VC1_readdata[14] = DFFEAS(VC1L45, GLOBAL(A1L123),  ,  ,  , XD1_q_a[14],  ,  , !VC1_address[8]);


--VC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X51_Y5_N19
--register power-up is low

VC1_readdata[15] = DFFEAS(VC1L47, GLOBAL(A1L123),  ,  ,  , XD1_q_a[15],  ,  , !VC1_address[8]);


--VC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X51_Y5_N55
--register power-up is low

VC1_readdata[16] = DFFEAS(VC1L49, GLOBAL(A1L123),  ,  ,  , XD1_q_a[16],  ,  , !VC1_address[8]);


--VC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X37_Y5_N16
--register power-up is low

VC1_readdata[5] = DFFEAS(VC1L27, GLOBAL(A1L123),  ,  ,  , XD1_q_a[5],  ,  , !VC1_address[8]);


--VC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X37_Y5_N58
--register power-up is low

VC1_readdata[6] = DFFEAS(VC1L29, GLOBAL(A1L123),  ,  ,  , XD1_q_a[6],  ,  , !VC1_address[8]);


--YD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27] at M10K_X49_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[27]_PORT_A_data_in = VB2L54;
YD1_q_a[27]_PORT_A_data_in_reg = DFFE(YD1_q_a[27]_PORT_A_data_in, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[27]_PORT_A_address_reg = DFFE(YD1_q_a[27]_PORT_A_address, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_write_enable = !Y1L2;
YD1_q_a[27]_PORT_A_write_enable_reg = DFFE(YD1_q_a[27]_PORT_A_write_enable, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_read_enable = Y1L2;
YD1_q_a[27]_PORT_A_read_enable_reg = DFFE(YD1_q_a[27]_PORT_A_read_enable, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[27]_PORT_A_byte_mask, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_clock_0 = GLOBAL(A1L123);
YD1_q_a[27]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[27]_PORT_A_data_out = MEMORY(YD1_q_a[27]_PORT_A_data_in_reg, , YD1_q_a[27]_PORT_A_address_reg, , YD1_q_a[27]_PORT_A_write_enable_reg, YD1_q_a[27]_PORT_A_read_enable_reg, , , YD1_q_a[27]_PORT_A_byte_mask_reg, , YD1_q_a[27]_clock_0, , YD1_q_a[27]_clock_enable_0, , , , , );
YD1_q_a[27] = YD1_q_a[27]_PORT_A_data_out[0];


--YD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28] at M10K_X58_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[28]_PORT_A_data_in = VB2L55;
YD1_q_a[28]_PORT_A_data_in_reg = DFFE(YD1_q_a[28]_PORT_A_data_in, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[28]_PORT_A_address_reg = DFFE(YD1_q_a[28]_PORT_A_address, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_write_enable = !Y1L2;
YD1_q_a[28]_PORT_A_write_enable_reg = DFFE(YD1_q_a[28]_PORT_A_write_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_read_enable = Y1L2;
YD1_q_a[28]_PORT_A_read_enable_reg = DFFE(YD1_q_a[28]_PORT_A_read_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[28]_PORT_A_byte_mask, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_clock_0 = GLOBAL(A1L123);
YD1_q_a[28]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[28]_PORT_A_data_out = MEMORY(YD1_q_a[28]_PORT_A_data_in_reg, , YD1_q_a[28]_PORT_A_address_reg, , YD1_q_a[28]_PORT_A_write_enable_reg, YD1_q_a[28]_PORT_A_read_enable_reg, , , YD1_q_a[28]_PORT_A_byte_mask_reg, , YD1_q_a[28]_clock_0, , YD1_q_a[28]_clock_enable_0, , , , , );
YD1_q_a[28] = YD1_q_a[28]_PORT_A_data_out[0];


--YD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29] at M10K_X58_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[29]_PORT_A_data_in = VB2L56;
YD1_q_a[29]_PORT_A_data_in_reg = DFFE(YD1_q_a[29]_PORT_A_data_in, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[29]_PORT_A_address_reg = DFFE(YD1_q_a[29]_PORT_A_address, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_write_enable = !Y1L2;
YD1_q_a[29]_PORT_A_write_enable_reg = DFFE(YD1_q_a[29]_PORT_A_write_enable, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_read_enable = Y1L2;
YD1_q_a[29]_PORT_A_read_enable_reg = DFFE(YD1_q_a[29]_PORT_A_read_enable, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[29]_PORT_A_byte_mask, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_clock_0 = GLOBAL(A1L123);
YD1_q_a[29]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[29]_PORT_A_data_out = MEMORY(YD1_q_a[29]_PORT_A_data_in_reg, , YD1_q_a[29]_PORT_A_address_reg, , YD1_q_a[29]_PORT_A_write_enable_reg, YD1_q_a[29]_PORT_A_read_enable_reg, , , YD1_q_a[29]_PORT_A_byte_mask_reg, , YD1_q_a[29]_clock_0, , YD1_q_a[29]_clock_enable_0, , , , , );
YD1_q_a[29] = YD1_q_a[29]_PORT_A_data_out[0];


--YD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30] at M10K_X49_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[30]_PORT_A_data_in = VB2L57;
YD1_q_a[30]_PORT_A_data_in_reg = DFFE(YD1_q_a[30]_PORT_A_data_in, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[30]_PORT_A_address_reg = DFFE(YD1_q_a[30]_PORT_A_address, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_write_enable = !Y1L2;
YD1_q_a[30]_PORT_A_write_enable_reg = DFFE(YD1_q_a[30]_PORT_A_write_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_read_enable = Y1L2;
YD1_q_a[30]_PORT_A_read_enable_reg = DFFE(YD1_q_a[30]_PORT_A_read_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[30]_PORT_A_byte_mask, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_clock_0 = GLOBAL(A1L123);
YD1_q_a[30]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[30]_PORT_A_data_out = MEMORY(YD1_q_a[30]_PORT_A_data_in_reg, , YD1_q_a[30]_PORT_A_address_reg, , YD1_q_a[30]_PORT_A_write_enable_reg, YD1_q_a[30]_PORT_A_read_enable_reg, , , YD1_q_a[30]_PORT_A_byte_mask_reg, , YD1_q_a[30]_clock_0, , YD1_q_a[30]_clock_enable_0, , , , , );
YD1_q_a[30] = YD1_q_a[30]_PORT_A_data_out[0];


--YD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31] at M10K_X58_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[31]_PORT_A_data_in = VB2L58;
YD1_q_a[31]_PORT_A_data_in_reg = DFFE(YD1_q_a[31]_PORT_A_data_in, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[31]_PORT_A_address_reg = DFFE(YD1_q_a[31]_PORT_A_address, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_write_enable = !Y1L2;
YD1_q_a[31]_PORT_A_write_enable_reg = DFFE(YD1_q_a[31]_PORT_A_write_enable, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_read_enable = Y1L2;
YD1_q_a[31]_PORT_A_read_enable_reg = DFFE(YD1_q_a[31]_PORT_A_read_enable, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[31]_PORT_A_byte_mask, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_clock_0 = GLOBAL(A1L123);
YD1_q_a[31]_clock_enable_0 = !Z1_r_early_rst;
YD1_q_a[31]_PORT_A_data_out = MEMORY(YD1_q_a[31]_PORT_A_data_in_reg, , YD1_q_a[31]_PORT_A_address_reg, , YD1_q_a[31]_PORT_A_write_enable_reg, YD1_q_a[31]_PORT_A_read_enable_reg, , , YD1_q_a[31]_PORT_A_byte_mask_reg, , YD1_q_a[31]_clock_0, , YD1_q_a[31]_clock_enable_0, , , , , );
YD1_q_a[31] = YD1_q_a[31]_PORT_A_data_out[0];


--VC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X48_Y5_N16
--register power-up is low

VC1_readdata[8] = DFFEAS(VC1L33, GLOBAL(A1L123),  ,  ,  , XD1_q_a[8],  ,  , !VC1_address[8]);


--VC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X37_Y5_N1
--register power-up is low

VC1_readdata[7] = DFFEAS(VC1L31, GLOBAL(A1L123),  ,  ,  , XD1_q_a[7],  ,  , !VC1_address[8]);


--VC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X51_Y5_N52
--register power-up is low

VC1_readdata[9] = DFFEAS(VC1L35, GLOBAL(A1L123),  ,  ,  , XD1_q_a[9],  ,  , !VC1_address[8]);


--VC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X37_Y5_N35
--register power-up is low

VC1_readdata[10] = DFFEAS(VC1L37, GLOBAL(A1L123),  ,  ,  , XD1_q_a[10],  ,  , !VC1_address[8]);


--YB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X55_Y6_N44
--register power-up is low

YB1_av_readdata_pre[7] = DFFEAS(YB1L17, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , NB2_q_b[7],  ,  , U1_read_0);


--VC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X51_Y5_N1
--register power-up is low

VC1_readdata[17] = DFFEAS(VC1L51, GLOBAL(A1L123),  ,  ,  , XD1_q_a[17],  ,  , !VC1_address[8]);


--VC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X51_Y5_N34
--register power-up is low

VC1_readdata[19] = DFFEAS(VC1L55, GLOBAL(A1L123),  ,  ,  , XD1_q_a[19],  ,  , !VC1_address[8]);


--VC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X37_Y5_N19
--register power-up is low

VC1_readdata[18] = DFFEAS(VC1L53, GLOBAL(A1L123),  ,  ,  , XD1_q_a[18],  ,  , !VC1_address[8]);


--VC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X51_Y5_N28
--register power-up is low

VC1_readdata[20] = DFFEAS(VC1L57, GLOBAL(A1L123),  ,  ,  , XD1_q_a[20],  ,  , !VC1_address[8]);


--VC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X51_Y5_N25
--register power-up is low

VC1_readdata[21] = DFFEAS(VC1L59, GLOBAL(A1L123),  ,  ,  , XD1_q_a[21],  ,  , !VC1_address[8]);


--SC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X72_Y4_N10
--register power-up is low

SC1_E_shift_rot_result[19] = DFFEAS(SC1L464, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[19],  ,  , SC1_E_new_inst);


--YB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X53_Y5_N31
--register power-up is low

YB1_av_readdata_pre[16] = DFFEAS(U1L30, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[0],  ,  , U1_read_0);


--SC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X60_Y5_N13
--register power-up is low

SC1_av_ld_byte3_data[0] = DFFEAS(GC1L50, GLOBAL(A1L123), !Z1_r_sync_rst,  , !SC1L978, SC1L883,  ,  , SC1_av_ld_aligning_data);


--BB1_readdata[1] is nios_system:u0|nios_system_switches:switches|readdata[1] at FF_X52_Y4_N28
--register power-up is low

BB1_readdata[1] = DFFEAS(BB1L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , V1L23,  );


--BB1_readdata[2] is nios_system:u0|nios_system_switches:switches|readdata[2] at FF_X53_Y4_N2
--register power-up is low

BB1_readdata[2] = DFFEAS(BB1L6, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , V1L23,  );


--BB1_readdata[3] is nios_system:u0|nios_system_switches:switches|readdata[3] at FF_X52_Y4_N7
--register power-up is low

BB1_readdata[3] = DFFEAS(BB1L8, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , V1L23,  );


--BB1_readdata[4] is nios_system:u0|nios_system_switches:switches|readdata[4] at FF_X60_Y7_N50
--register power-up is low

BB1_readdata[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , A1L359,  , V1L23, VCC);


--BB1_readdata[5] is nios_system:u0|nios_system_switches:switches|readdata[5] at FF_X52_Y4_N13
--register power-up is low

BB1_readdata[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , A1L361,  , V1L23, VCC);


--BB1_readdata[6] is nios_system:u0|nios_system_switches:switches|readdata[6] at FF_X56_Y7_N40
--register power-up is low

BB1_readdata[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , A1L363,  , V1L23, VCC);


--DB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X38_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
DB1_rdata[0] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, Z1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1L994Q, SC1_d_writedata[4], SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X38_Y4_N0
DB1_rdata[7] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, Z1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1L994Q, SC1_d_writedata[4], SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X38_Y4_N0
DB1_rdata[6] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, Z1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1L994Q, SC1_d_writedata[4], SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X38_Y4_N0
DB1_rdata[5] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, Z1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1L994Q, SC1_d_writedata[4], SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X38_Y4_N0
DB1_rdata[4] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, Z1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1L994Q, SC1_d_writedata[4], SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X38_Y4_N0
DB1_rdata[3] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, Z1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1L994Q, SC1_d_writedata[4], SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X38_Y4_N0
DB1_rdata[2] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, Z1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1L994Q, SC1_d_writedata[4], SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X38_Y4_N0
DB1_rdata[1] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, Z1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1L994Q, SC1_d_writedata[4], SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);


--DB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X3_Y4_N10
--register power-up is low

DB1_count[6] = AMPP_FUNCTION(A1L105, DB1_count[5], !N1_clr_reg, !Q1_state[4], GND, DB1L63);


--PD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X7_Y2_N20
--register power-up is low

PD1_sr[25] = DFFEAS(PD1L70, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--PD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X1_Y2_N2
--register power-up is low

PD1_sr[5] = DFFEAS( , A1L105,  ,  , PD1L24, PD1L71,  , PD1L23, VCC);


--BD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X6_Y2_N2
--register power-up is low

BD1_break_readreg[3] = DFFEAS(BD1L8, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--LD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X27_Y5_N5
--register power-up is low

LD1_MonDReg[3] = DFFEAS(LD1L59, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[3],  , LD1L108, !ND1_take_action_ocimem_b);


--LD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X17_Y5_N39
LD1L23_adder_eqn = ( LD1_MonAReg[5] ) + ( GND ) + ( LD1L12 );
LD1L23 = SUM(LD1L23_adder_eqn);

--LD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X17_Y5_N39
LD1L24_adder_eqn = ( LD1_MonAReg[5] ) + ( GND ) + ( LD1L12 );
LD1L24 = CARRY(LD1L24_adder_eqn);


--LD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X17_Y5_N42
LD1L27_adder_eqn = ( LD1_MonAReg[6] ) + ( GND ) + ( LD1L24 );
LD1L27 = SUM(LD1L27_adder_eqn);

--LD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X17_Y5_N42
LD1L28_adder_eqn = ( LD1_MonAReg[6] ) + ( GND ) + ( LD1L24 );
LD1L28 = CARRY(LD1L28_adder_eqn);


--LD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X17_Y5_N45
LD1L31_adder_eqn = ( LD1_MonAReg[7] ) + ( GND ) + ( LD1L28 );
LD1L31 = SUM(LD1L31_adder_eqn);

--LD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X17_Y5_N45
LD1L32_adder_eqn = ( LD1_MonAReg[7] ) + ( GND ) + ( LD1L28 );
LD1L32 = CARRY(LD1L32_adder_eqn);


--LD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X17_Y5_N48
LD1L35_adder_eqn = ( LD1_MonAReg[8] ) + ( GND ) + ( LD1L32 );
LD1L35 = SUM(LD1L35_adder_eqn);

--LD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X17_Y5_N48
LD1L36_adder_eqn = ( LD1_MonAReg[8] ) + ( GND ) + ( LD1L32 );
LD1L36 = CARRY(LD1L36_adder_eqn);


--PD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X4_Y2_N29
--register power-up is low

PD1_sr[26] = DFFEAS(PD1L72, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--PD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X7_Y2_N17
--register power-up is low

PD1_sr[28] = DFFEAS(PD1L73, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--PD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X7_Y2_N14
--register power-up is low

PD1_sr[27] = DFFEAS(PD1L74, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--cntr[20] is cntr[20] at FF_X35_Y8_N32
--register power-up is low

cntr[20] = DFFEAS(A1L18, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L22 is Add0~21 at LABCELL_X35_Y8_N27
A1L22_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add0~22 at LABCELL_X35_Y8_N27
A1L23_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L23 = CARRY(A1L23_adder_eqn);


--SC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X60_Y5_N43
--register power-up is low

SC1_av_ld_byte3_data[1] = DFFEAS(GC1L51, GLOBAL(A1L123), !Z1_r_sync_rst,  , !SC1L978, SC1L883,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X66_Y4_N29
--register power-up is low

SC1_W_alu_result[25] = DFFEAS(SC1L339, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X60_Y5_N1
--register power-up is low

SC1_av_ld_byte3_data[4] = DFFEAS(GC1L52, GLOBAL(A1L123), !Z1_r_sync_rst,  , !SC1L978, SC1L883,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X70_Y4_N14
--register power-up is low

SC1_W_alu_result[28] = DFFEAS(SC1L342, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X60_Y5_N55
--register power-up is low

SC1_av_ld_byte3_data[3] = DFFEAS(GC1L53, GLOBAL(A1L123), !Z1_r_sync_rst,  , !SC1L978, SC1L883,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X66_Y4_N59
--register power-up is low

SC1_W_alu_result[27] = DFFEAS(SC1L341, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X60_Y5_N25
--register power-up is low

SC1_av_ld_byte3_data[2] = DFFEAS(GC1L54, GLOBAL(A1L123), !Z1_r_sync_rst,  , !SC1L978, SC1L883,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X66_Y4_N56
--register power-up is low

SC1_W_alu_result[26] = DFFEAS(SC1L340, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X70_Y4_N11
--register power-up is low

SC1_W_alu_result[23] = DFFEAS(SC1L337, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X72_Y5_N2
--register power-up is low

SC1_W_alu_result[24] = DFFEAS(SC1L338, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X70_Y4_N5
--register power-up is low

SC1_W_alu_result[22] = DFFEAS(SC1L336, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X70_Y4_N35
--register power-up is low

SC1_W_alu_result[21] = DFFEAS(SC1L335, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X70_Y4_N38
--register power-up is low

SC1_W_alu_result[20] = DFFEAS(SC1L334, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X67_Y4_N38
--register power-up is low

SC1_W_alu_result[19] = DFFEAS(SC1L333, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X67_Y4_N44
--register power-up is low

SC1_W_alu_result[18] = DFFEAS(SC1L332, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X67_Y4_N41
--register power-up is low

SC1_W_alu_result[17] = DFFEAS(SC1L331, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X60_Y5_N31
--register power-up is low

SC1_av_ld_byte3_data[6] = DFFEAS(GC1L55, GLOBAL(A1L123), !Z1_r_sync_rst,  , !SC1L978, SC1L883,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X66_Y4_N17
--register power-up is low

SC1_W_alu_result[30] = DFFEAS(SC1L344, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X57_Y6_N13
--register power-up is low

SC1_av_ld_byte3_data[5] = DFFEAS(GC1L56, GLOBAL(A1L123), !Z1_r_sync_rst,  , !SC1L978, SC1L883,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X70_Y4_N1
--register power-up is low

SC1_W_alu_result[29] = DFFEAS(SC1L343, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X71_Y4_N33
SC1L142_adder_eqn = ( SC1_E_src1[30] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[30]) ) + ( SC1L195 );
SC1L142 = SUM(SC1L142_adder_eqn);

--SC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X71_Y4_N33
SC1L143_adder_eqn = ( SC1_E_src1[30] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[30]) ) + ( SC1L195 );
SC1L143 = CARRY(SC1L143_adder_eqn);


--SC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X60_Y5_N49
--register power-up is low

SC1_av_ld_byte3_data[7] = DFFEAS(GC1L57, GLOBAL(A1L123), !Z1_r_sync_rst,  , !SC1L978, SC1L883,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X66_Y4_N10
--register power-up is low

SC1_W_alu_result[31] = DFFEAS(SC1L345, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X72_Y4_N53
--register power-up is low

SC1_E_shift_rot_result[30] = DFFEAS(SC1L475, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[30],  ,  , SC1_E_new_inst);


--U1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X56_Y6_N39
U1L2_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X56_Y6_N39
U1L3_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X56_Y6_N42
U1L6_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X56_Y6_N42
U1L7_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X56_Y6_N45
U1L10_adder_eqn = ( !MB2L7Q ) + ( VCC ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X56_Y6_N45
U1L11_adder_eqn = ( !MB2L7Q ) + ( VCC ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--U1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X56_Y6_N48
U1L14_adder_eqn = ( VCC ) + ( GND ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);


--U1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X56_Y6_N36
U1L18_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X56_Y6_N36
U1L19_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X56_Y6_N30
U1L22_adder_eqn = ( !QB2_counter_reg_bit[0] ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X56_Y6_N30
U1L23_adder_eqn = ( !QB2_counter_reg_bit[0] ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X56_Y6_N33
U1L26_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X56_Y6_N33
U1L27_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--PD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X7_Y2_N56
--register power-up is low

PD1_sr[21] = DFFEAS(PD1L75, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--PD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X4_Y2_N11
--register power-up is low

PD1_sr[20] = DFFEAS(PD1L76, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--PD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X7_Y2_N5
--register power-up is low

PD1_sr[18] = DFFEAS(PD1L77, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--BD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X6_Y2_N26
--register power-up is low

BD1_break_readreg[16] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[16],  , BD1L18, VCC);


--LD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X16_Y5_N26
--register power-up is low

LD1_MonDReg[16] = DFFEAS(LD1L87, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[16],  , LD1L108, !ND1_take_action_ocimem_b);


--VC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X37_Y5_N40
--register power-up is low

VC1_readdata[27] = DFFEAS(VC1L71, GLOBAL(A1L123),  ,  ,  , XD1_q_a[27],  ,  , !VC1_address[8]);


--VC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X51_Y5_N13
--register power-up is low

VC1_readdata[28] = DFFEAS(VC1L73, GLOBAL(A1L123),  ,  ,  , XD1_q_a[28],  ,  , !VC1_address[8]);


--VC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X51_Y5_N58
--register power-up is low

VC1_readdata[29] = DFFEAS(VC1L75, GLOBAL(A1L123),  ,  ,  , XD1_q_a[29],  ,  , !VC1_address[8]);


--VC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X37_Y5_N49
--register power-up is low

VC1_readdata[30] = DFFEAS(VC1L77, GLOBAL(A1L123),  ,  ,  , XD1_q_a[30],  ,  , !VC1_address[8]);


--VC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X40_Y5_N16
--register power-up is low

VC1_readdata[31] = DFFEAS(VC1L79, GLOBAL(A1L123),  ,  ,  , XD1_q_a[31],  ,  , !VC1_address[8]);


--XD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X38_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[8] = XD1_q_a[8]_PORT_A_data_out[0];

--XD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[31] = XD1_q_a[8]_PORT_A_data_out[17];

--XD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[30] = XD1_q_a[8]_PORT_A_data_out[16];

--XD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[29] = XD1_q_a[8]_PORT_A_data_out[15];

--XD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[28] = XD1_q_a[8]_PORT_A_data_out[14];

--XD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[27] = XD1_q_a[8]_PORT_A_data_out[13];

--XD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[26] = XD1_q_a[8]_PORT_A_data_out[12];

--XD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[25] = XD1_q_a[8]_PORT_A_data_out[11];

--XD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[24] = XD1_q_a[8]_PORT_A_data_out[10];

--XD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[15] = XD1_q_a[8]_PORT_A_data_out[7];

--XD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[14] = XD1_q_a[8]_PORT_A_data_out[6];

--XD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[13] = XD1_q_a[8]_PORT_A_data_out[5];

--XD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[12] = XD1_q_a[8]_PORT_A_data_out[4];

--XD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[11] = XD1_q_a[8]_PORT_A_data_out[3];

--XD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[10] = XD1_q_a[8]_PORT_A_data_out[2];

--XD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X38_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[9] = XD1_q_a[8]_PORT_A_data_out[1];


--BB1_readdata[7] is nios_system:u0|nios_system_switches:switches|readdata[7] at FF_X52_Y6_N52
--register power-up is low

BB1_readdata[7] = DFFEAS(BB1L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , V1L23,  );


--YB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X53_Y5_N46
--register power-up is low

YB1_av_readdata_pre[21] = DFFEAS(U1L34, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[5],  ,  , U1_read_0);


--YB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X53_Y5_N50
--register power-up is low

YB1_av_readdata_pre[22] = DFFEAS(U1L38, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2L7Q,  ,  , U1_read_0);


--SC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X72_Y4_N7
--register power-up is low

SC1_E_shift_rot_result[20] = DFFEAS(SC1L465, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[20],  ,  , SC1_E_new_inst);


--U1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X53_Y5_N30
U1L30_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X53_Y5_N30
U1L31_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L31 = CARRY(U1L31_adder_eqn);


--YB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X53_Y5_N34
--register power-up is low

YB1_av_readdata_pre[17] = DFFEAS(U1L42, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , QB2L28Q,  ,  , U1_read_0);


--YB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X53_Y5_N37
--register power-up is low

YB1_av_readdata_pre[18] = DFFEAS(U1L46, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[2],  ,  , U1_read_0);


--YB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X53_Y5_N43
--register power-up is low

YB1_av_readdata_pre[20] = DFFEAS(U1L50, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[4],  ,  , U1_read_0);


--YB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X53_Y5_N40
--register power-up is low

YB1_av_readdata_pre[19] = DFFEAS(U1L54, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[3],  ,  , U1_read_0);


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X39_Y4_N0
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X39_Y4_N0
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X39_Y4_N3
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X39_Y4_N3
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X39_Y4_N6
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X39_Y4_N6
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X39_Y4_N9
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X39_Y4_N9
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X39_Y4_N12
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X39_Y4_N12
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X39_Y4_N15
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( GND ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X39_Y4_N30
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X39_Y4_N30
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X39_Y4_N33
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X39_Y4_N33
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X39_Y4_N36
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X39_Y4_N36
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X39_Y4_N39
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X39_Y4_N39
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X39_Y4_N42
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X39_Y4_N42
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X39_Y4_N45
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( GND ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X56_Y6_N3
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X56_Y6_N3
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X56_Y6_N0
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X56_Y6_N0
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X56_Y6_N15
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( !U1_wr_rfifo ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X56_Y6_N12
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X56_Y6_N12
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X56_Y6_N9
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X56_Y6_N9
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X56_Y6_N6
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X56_Y6_N6
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--DB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X1_Y4_N52
--register power-up is low

DB1_count[5] = AMPP_FUNCTION(A1L105, DB1_count[4], !N1_clr_reg, !Q1_state[4], GND, DB1L63);


--BD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X6_Y2_N19
--register power-up is low

BD1_break_readreg[24] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[24],  , BD1L18, VCC);


--LD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X16_Y5_N28
--register power-up is low

LD1_MonDReg[24] = DFFEAS(LD1L102, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[24],  , LD1L108, !ND1_take_action_ocimem_b);


--PD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X1_Y2_N32
--register power-up is low

PD1_sr[6] = DFFEAS( , A1L105,  ,  , PD1L24, PD1L78,  , PD1L23, VCC);


--BD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X12_Y2_N1
--register power-up is low

BD1_break_readreg[4] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[4],  , BD1L18, VCC);


--PD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X7_Y2_N44
--register power-up is low

PD1_sr[29] = DFFEAS(PD1L79, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--PD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X7_Y2_N47
--register power-up is low

PD1_sr[30] = DFFEAS(PD1L80, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--PD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X7_Y2_N26
--register power-up is low

PD1_sr[32] = DFFEAS(PD1L84, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--BD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X6_Y2_N23
--register power-up is low

BD1_break_readreg[25] = DFFEAS(BD1L44, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--LD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X8_Y2_N37
--register power-up is low

LD1_MonDReg[25] = DFFEAS(LD1L104, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[25],  , LD1L108, !ND1_take_action_ocimem_b);


--BD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X6_Y2_N37
--register power-up is low

BD1_break_readreg[27] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[27],  , BD1L18, VCC);


--LD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X16_Y5_N10
--register power-up is low

LD1_MonDReg[27] = DFFEAS(LD1L109, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[27],  , LD1L108, !ND1_take_action_ocimem_b);


--BD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X6_Y2_N20
--register power-up is low

BD1_break_readreg[26] = DFFEAS(BD1L46, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--LD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X16_Y5_N13
--register power-up is low

LD1_MonDReg[26] = DFFEAS(LD1L106, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[26],  , LD1L108, !ND1_take_action_ocimem_b);


--cntr[19] is cntr[19] at FF_X35_Y8_N29
--register power-up is low

cntr[19] = DFFEAS(A1L22, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L26 is Add0~25 at LABCELL_X35_Y8_N24
A1L26_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add0~26 at LABCELL_X35_Y8_N24
A1L27_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L27 = CARRY(A1L27_adder_eqn);


--SC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X72_Y4_N55
--register power-up is low

SC1_E_shift_rot_result[25] = DFFEAS(SC1L470, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[25],  ,  , SC1_E_new_inst);


--SC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X71_Y4_N18
SC1L146_adder_eqn = ( SC1_E_src1[25] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[25]) ) + ( SC1L167 );
SC1L146 = SUM(SC1L146_adder_eqn);

--SC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X71_Y4_N18
SC1L147_adder_eqn = ( SC1_E_src1[25] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[25]) ) + ( SC1L167 );
SC1L147 = CARRY(SC1L147_adder_eqn);


--SC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X72_Y4_N50
--register power-up is low

SC1_E_shift_rot_result[28] = DFFEAS(SC1L473, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[28],  ,  , SC1_E_new_inst);


--SC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X71_Y4_N27
SC1L150_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[28]) ) + ( SC1_E_src1[28] ) + ( SC1L155 );
SC1L150 = SUM(SC1L150_adder_eqn);

--SC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X71_Y4_N27
SC1L151_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[28]) ) + ( SC1_E_src1[28] ) + ( SC1L155 );
SC1L151 = CARRY(SC1L151_adder_eqn);


--SC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X72_Y4_N17
--register power-up is low

SC1_E_shift_rot_result[27] = DFFEAS(SC1L472, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[27],  ,  , SC1_E_new_inst);


--SC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X71_Y4_N24
SC1L154_adder_eqn = ( SC1_E_src1[27] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[27]) ) + ( SC1L159 );
SC1L154 = SUM(SC1L154_adder_eqn);

--SC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X71_Y4_N24
SC1L155_adder_eqn = ( SC1_E_src1[27] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[27]) ) + ( SC1L159 );
SC1L155 = CARRY(SC1L155_adder_eqn);


--SC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X72_Y4_N37
--register power-up is low

SC1_E_shift_rot_result[26] = DFFEAS(SC1L471, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[26],  ,  , SC1_E_new_inst);


--SC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X71_Y4_N21
SC1L158_adder_eqn = ( SC1_E_src1[26] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[26]) ) + ( SC1L147 );
SC1L158 = SUM(SC1L158_adder_eqn);

--SC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X71_Y4_N21
SC1L159_adder_eqn = ( SC1_E_src1[26] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[26]) ) + ( SC1L147 );
SC1L159 = CARRY(SC1L159_adder_eqn);


--SC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X72_Y4_N22
--register power-up is low

SC1_E_shift_rot_result[23] = DFFEAS(SC1L468, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[23],  ,  , SC1_E_new_inst);


--SC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X71_Y4_N12
SC1L162_adder_eqn = ( SC1_E_src1[23] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[23]) ) + ( SC1L171 );
SC1L162 = SUM(SC1L162_adder_eqn);

--SC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X71_Y4_N12
SC1L163_adder_eqn = ( SC1_E_src1[23] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[23]) ) + ( SC1L171 );
SC1L163 = CARRY(SC1L163_adder_eqn);


--SC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X72_Y4_N58
--register power-up is low

SC1_E_shift_rot_result[24] = DFFEAS(SC1L469, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[24],  ,  , SC1_E_new_inst);


--SC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X71_Y4_N15
SC1L166_adder_eqn = ( SC1_E_src1[24] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[24]) ) + ( SC1L163 );
SC1L166 = SUM(SC1L166_adder_eqn);

--SC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X71_Y4_N15
SC1L167_adder_eqn = ( SC1_E_src1[24] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[24]) ) + ( SC1L163 );
SC1L167 = CARRY(SC1L167_adder_eqn);


--SC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X72_Y4_N43
--register power-up is low

SC1_E_shift_rot_result[22] = DFFEAS(SC1L467, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[22],  ,  , SC1_E_new_inst);


--SC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at LABCELL_X71_Y4_N9
SC1L170_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[22]) ) + ( SC1_E_src1[22] ) + ( SC1L175 );
SC1L170 = SUM(SC1L170_adder_eqn);

--SC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X71_Y4_N9
SC1L171_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[22]) ) + ( SC1_E_src1[22] ) + ( SC1L175 );
SC1L171 = CARRY(SC1L171_adder_eqn);


--SC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X72_Y4_N47
--register power-up is low

SC1_E_shift_rot_result[21] = DFFEAS(SC1L466, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L504Q,  ,  , SC1_E_new_inst);


--SC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X71_Y4_N6
SC1L174_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[21]) ) + ( SC1L504Q ) + ( SC1L179 );
SC1L174 = SUM(SC1L174_adder_eqn);

--SC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at LABCELL_X71_Y4_N6
SC1L175_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[21]) ) + ( SC1L504Q ) + ( SC1L179 );
SC1L175 = CARRY(SC1L175_adder_eqn);


--SC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X71_Y4_N3
SC1L178_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[20]) ) + ( SC1_E_src1[20] ) + ( SC1L183 );
SC1L178 = SUM(SC1L178_adder_eqn);

--SC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X71_Y4_N3
SC1L179_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[20]) ) + ( SC1_E_src1[20] ) + ( SC1L183 );
SC1L179 = CARRY(SC1L179_adder_eqn);


--SC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X71_Y4_N0
SC1L182_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[19]) ) + ( SC1_E_src1[19] ) + ( SC1L187 );
SC1L182 = SUM(SC1L182_adder_eqn);

--SC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X71_Y4_N0
SC1L183_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[19]) ) + ( SC1_E_src1[19] ) + ( SC1L187 );
SC1L183 = CARRY(SC1L183_adder_eqn);


--SC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X71_Y5_N57
SC1L186_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[18]) ) + ( SC1L499Q ) + ( SC1L191 );
SC1L186 = SUM(SC1L186_adder_eqn);

--SC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X71_Y5_N57
SC1L187_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[18]) ) + ( SC1L499Q ) + ( SC1L191 );
SC1L187 = CARRY(SC1L187_adder_eqn);


--SC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X71_Y5_N54
SC1L190_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[17]) ) + ( SC1L497Q ) + ( SC1L91 );
SC1L190 = SUM(SC1L190_adder_eqn);

--SC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X71_Y5_N54
SC1L191_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[17]) ) + ( SC1L497Q ) + ( SC1L91 );
SC1L191 = CARRY(SC1L191_adder_eqn);


--SC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X72_Y4_N13
--register power-up is low

SC1_E_shift_rot_result[29] = DFFEAS(SC1L474, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[29],  ,  , SC1_E_new_inst);


--SC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X71_Y4_N30
SC1L194_adder_eqn = ( SC1_E_src1[29] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[29]) ) + ( SC1L151 );
SC1L194 = SUM(SC1L194_adder_eqn);

--SC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X71_Y4_N30
SC1L195_adder_eqn = ( SC1_E_src1[29] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[29]) ) + ( SC1L151 );
SC1L195 = CARRY(SC1L195_adder_eqn);


--PB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X50_Y4_N30
PB4_counter_comb_bita0_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4_counter_comb_bita0 = SUM(PB4_counter_comb_bita0_adder_eqn);

--PB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X50_Y4_N30
PB4L3_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4L3 = CARRY(PB4L3_adder_eqn);


--PB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X50_Y4_N33
PB4_counter_comb_bita1_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4_counter_comb_bita1 = SUM(PB4_counter_comb_bita1_adder_eqn);

--PB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X50_Y4_N33
PB4L7_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4L7 = CARRY(PB4L7_adder_eqn);


--PB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X50_Y4_N36
PB4_counter_comb_bita2_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4_counter_comb_bita2 = SUM(PB4_counter_comb_bita2_adder_eqn);

--PB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X50_Y4_N36
PB4L11_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4L11 = CARRY(PB4L11_adder_eqn);


--PB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X50_Y4_N39
PB4_counter_comb_bita3_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4_counter_comb_bita3 = SUM(PB4_counter_comb_bita3_adder_eqn);

--PB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X50_Y4_N39
PB4L15_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4L15 = CARRY(PB4L15_adder_eqn);


--PB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X50_Y4_N42
PB4_counter_comb_bita4_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4_counter_comb_bita4 = SUM(PB4_counter_comb_bita4_adder_eqn);

--PB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X50_Y4_N42
PB4L19_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4L19 = CARRY(PB4L19_adder_eqn);


--PB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X50_Y4_N45
PB4_counter_comb_bita5_adder_eqn = ( PB4_counter_reg_bit[5] ) + ( GND ) + ( PB4L19 );
PB4_counter_comb_bita5 = SUM(PB4_counter_comb_bita5_adder_eqn);


--PB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at LABCELL_X50_Y4_N0
PB3_counter_comb_bita0_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3_counter_comb_bita0 = SUM(PB3_counter_comb_bita0_adder_eqn);

--PB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at LABCELL_X50_Y4_N0
PB3L3_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3L3 = CARRY(PB3L3_adder_eqn);


--PB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at LABCELL_X50_Y4_N3
PB3_counter_comb_bita1_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3_counter_comb_bita1 = SUM(PB3_counter_comb_bita1_adder_eqn);

--PB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at LABCELL_X50_Y4_N3
PB3L7_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3L7 = CARRY(PB3L7_adder_eqn);


--PB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at LABCELL_X50_Y4_N6
PB3_counter_comb_bita2_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3_counter_comb_bita2 = SUM(PB3_counter_comb_bita2_adder_eqn);

--PB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at LABCELL_X50_Y4_N6
PB3L11_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3L11 = CARRY(PB3L11_adder_eqn);


--PB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at LABCELL_X50_Y4_N9
PB3_counter_comb_bita3_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3_counter_comb_bita3 = SUM(PB3_counter_comb_bita3_adder_eqn);

--PB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at LABCELL_X50_Y4_N9
PB3L15_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3L15 = CARRY(PB3L15_adder_eqn);


--PB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at LABCELL_X50_Y4_N12
PB3_counter_comb_bita4_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3_counter_comb_bita4 = SUM(PB3_counter_comb_bita4_adder_eqn);

--PB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at LABCELL_X50_Y4_N12
PB3L19_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3L19 = CARRY(PB3L19_adder_eqn);


--PB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at LABCELL_X50_Y4_N15
PB3_counter_comb_bita5_adder_eqn = ( PB3_counter_reg_bit[5] ) + ( GND ) + ( PB3L19 );
PB3_counter_comb_bita5 = SUM(PB3_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at MLABCELL_X52_Y5_N9
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at MLABCELL_X52_Y5_N9
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at MLABCELL_X52_Y5_N0
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at MLABCELL_X52_Y5_N0
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at MLABCELL_X52_Y5_N6
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at MLABCELL_X52_Y5_N6
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at MLABCELL_X52_Y5_N3
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at MLABCELL_X52_Y5_N3
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at MLABCELL_X52_Y5_N15
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( !U1_fifo_wr ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at MLABCELL_X52_Y5_N12
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at MLABCELL_X52_Y5_N12
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--LD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X34_Y5_N4
--register power-up is low

LD1_MonDReg[22] = DFFEAS(LD1L98, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[22],  , LD1L108, !ND1_take_action_ocimem_b);


--PD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X7_Y2_N59
--register power-up is low

PD1_sr[22] = DFFEAS(PD1L86, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--BD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X6_Y2_N40
--register power-up is low

BD1_break_readreg[20] = DFFEAS(BD1L37, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--LD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X16_Y5_N31
--register power-up is low

LD1_MonDReg[20] = DFFEAS(LD1L94, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[20],  , LD1L108, !ND1_take_action_ocimem_b);


--BD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X6_Y2_N22
--register power-up is low

BD1_break_readreg[19] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[19],  , BD1L18, VCC);


--LD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X16_Y5_N16
--register power-up is low

LD1_MonDReg[19] = DFFEAS(LD1L92, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[19],  , LD1L108, !ND1_take_action_ocimem_b);


--PD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X7_Y2_N32
--register power-up is low

PD1_sr[19] = DFFEAS(PD1L87, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--LD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X16_Y5_N49
--register power-up is low

LD1_MonDReg[23] = DFFEAS(LD1L100, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[23],  , LD1L108, !ND1_take_action_ocimem_b);


--BD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X6_Y2_N58
--register power-up is low

BD1_break_readreg[17] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[17],  , BD1L18, VCC);


--LD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X16_Y5_N52
--register power-up is low

LD1_MonDReg[17] = DFFEAS(LD1L89, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[17],  , LD1L108, !ND1_take_action_ocimem_b);


--LD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X16_Y5_N19
--register power-up is low

LD1_MonDReg[11] = DFFEAS(LD1L74, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[11],  , LD1L108, !ND1_take_action_ocimem_b);


--LD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X16_Y5_N23
--register power-up is low

LD1_MonDReg[13] = DFFEAS(LD1L77, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[13],  , LD1L108, !ND1_take_action_ocimem_b);


--LD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X16_Y5_N37
--register power-up is low

LD1_MonDReg[14] = DFFEAS(LD1L79, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[14],  , LD1L108, !ND1_take_action_ocimem_b);


--LD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X27_Y5_N46
--register power-up is low

LD1_MonDReg[6] = DFFEAS(LD1L63, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[6],  , LD1L108, !ND1_take_action_ocimem_b);


--LD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X27_Y5_N53
--register power-up is low

LD1_MonDReg[7] = DFFEAS(LD1L66, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[7],  , LD1L108, !ND1_take_action_ocimem_b);


--LD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X27_Y5_N7
--register power-up is low

LD1_MonDReg[9] = DFFEAS(LD1L70, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[9],  , LD1L108, !ND1_take_action_ocimem_b);


--LD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X27_Y5_N10
--register power-up is low

LD1_MonDReg[10] = DFFEAS(LD1L72, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[10],  , LD1L108, !ND1_take_action_ocimem_b);


--U1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X53_Y5_N45
U1L34_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( U1L51 );
U1L34 = SUM(U1L34_adder_eqn);

--U1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X53_Y5_N45
U1L35_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( U1L51 );
U1L35 = CARRY(U1L35_adder_eqn);


--U1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X53_Y5_N48
U1L38_adder_eqn = ( !MB1_b_full ) + ( VCC ) + ( U1L35 );
U1L38 = SUM(U1L38_adder_eqn);


--LD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X16_Y5_N46
--register power-up is low

LD1_MonDReg[21] = DFFEAS(LD1L96, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[21],  , LD1L108, !ND1_take_action_ocimem_b);


--U1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X53_Y5_N33
U1L42_adder_eqn = ( !QB1L28Q ) + ( GND ) + ( U1L31 );
U1L42 = SUM(U1L42_adder_eqn);

--U1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X53_Y5_N33
U1L43_adder_eqn = ( !QB1L28Q ) + ( GND ) + ( U1L31 );
U1L43 = CARRY(U1L43_adder_eqn);


--U1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X53_Y5_N36
U1L46_adder_eqn = ( !QB1L30Q ) + ( GND ) + ( U1L43 );
U1L46 = SUM(U1L46_adder_eqn);

--U1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X53_Y5_N36
U1L47_adder_eqn = ( !QB1L30Q ) + ( GND ) + ( U1L43 );
U1L47 = CARRY(U1L47_adder_eqn);


--U1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X53_Y5_N42
U1L50_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( U1L55 );
U1L50 = SUM(U1L50_adder_eqn);

--U1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at LABCELL_X53_Y5_N42
U1L51_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( U1L55 );
U1L51 = CARRY(U1L51_adder_eqn);


--U1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X53_Y5_N39
U1L54_adder_eqn = ( !QB1L32Q ) + ( GND ) + ( U1L47 );
U1L54 = SUM(U1L54_adder_eqn);

--U1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X53_Y5_N39
U1L55_adder_eqn = ( !QB1L32Q ) + ( GND ) + ( U1L47 );
U1L55 = CARRY(U1L55_adder_eqn);


--DB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X3_Y4_N41
--register power-up is low

DB1_td_shift[8] = AMPP_FUNCTION(A1L105, DB1L85, !N1_clr_reg, !Q1_state[4], DB1L63);


--DB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X1_Y4_N7
--register power-up is low

DB1_count[4] = AMPP_FUNCTION(A1L105, DB1_count[3], !N1_clr_reg, !Q1_state[4], GND, DB1L63);


--BD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X9_Y2_N17
--register power-up is low

BD1_break_readreg[5] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[5],  , BD1L18, VCC);


--BD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X6_Y2_N11
--register power-up is low

BD1_break_readreg[28] = DFFEAS(BD1L49, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--LD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X34_Y5_N8
--register power-up is low

LD1_MonDReg[28] = DFFEAS(LD1L111, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[28],  , LD1L108, !ND1_take_action_ocimem_b);


--BD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X6_Y2_N1
--register power-up is low

BD1_break_readreg[29] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[29],  , BD1L18, VCC);


--LD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X27_Y5_N26
--register power-up is low

LD1_MonDReg[30] = DFFEAS(LD1L114, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[30],  , LD1L108, !ND1_take_action_ocimem_b);


--BD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X12_Y2_N43
--register power-up is low

BD1_break_readreg[30] = DFFEAS(BD1L52, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--BD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X12_Y2_N4
--register power-up is low

BD1_break_readreg[31] = DFFEAS(BD1L54, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--LD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X16_Y5_N40
--register power-up is low

LD1_MonDReg[31] = DFFEAS(LD1L116, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[31],  , LD1L108, !ND1_take_action_ocimem_b);


--cntr[18] is cntr[18] at FF_X35_Y8_N26
--register power-up is low

cntr[18] = DFFEAS(A1L26, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L30 is Add0~29 at LABCELL_X35_Y8_N21
A1L30_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add0~30 at LABCELL_X35_Y8_N21
A1L31_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L31 = CARRY(A1L31_adder_eqn);


--PD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X7_Y2_N38
--register power-up is low

PD1_sr[23] = DFFEAS(PD1L90, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--BD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X12_Y2_N49
--register power-up is low

BD1_break_readreg[21] = DFFEAS(BD1L39, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--BD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X6_Y2_N25
--register power-up is low

BD1_break_readreg[18] = DFFEAS(BD1L34, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--PD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X7_Y2_N29
--register power-up is low

PD1_sr[16] = DFFEAS(PD1L91, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--DB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X1_Y4_N10
--register power-up is low

DB1_count[3] = AMPP_FUNCTION(A1L105, DB1L9, !N1_clr_reg, !Q1_state[4], DB1L63);


--PD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X7_Y2_N41
--register power-up is low

PD1_sr[24] = DFFEAS(PD1L92, A1L105,  ,  , PD1L44,  ,  , PD1L45,  );


--PD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X1_Y2_N59
--register power-up is low

PD1_sr[8] = DFFEAS(PD1L19, A1L105,  ,  , PD1L24,  ,  , PD1L23,  );


--BD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X12_Y2_N53
--register power-up is low

BD1_break_readreg[6] = DFFEAS(BD1L12, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--cntr[17] is cntr[17] at FF_X35_Y8_N23
--register power-up is low

cntr[17] = DFFEAS(A1L30, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L34 is Add0~33 at LABCELL_X35_Y8_N18
A1L34_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add0~34 at LABCELL_X35_Y8_N18
A1L35_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L35 = CARRY(A1L35_adder_eqn);


--BD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X12_Y2_N56
--register power-up is low

BD1_break_readreg[22] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[22],  , BD1L18, VCC);


--BD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X12_Y2_N58
--register power-up is low

BD1_break_readreg[15] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[15],  , BD1L18, VCC);


--PD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X1_Y2_N41
--register power-up is low

PD1_sr[14] = DFFEAS(PD1L94, A1L105,  ,  , PD1L24,  ,  , PD1L23,  );


--PD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X1_Y2_N38
--register power-up is low

PD1_sr[9] = DFFEAS(PD1L97, A1L105,  ,  , PD1L24,  ,  , PD1L23,  );


--PD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X1_Y2_N56
--register power-up is low

PD1_sr[11] = DFFEAS( , A1L105,  ,  , PD1L24, PD1L98,  , PD1L23, VCC);


--PD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X1_Y2_N26
--register power-up is low

PD1_sr[10] = DFFEAS(PD1L99, A1L105,  ,  , PD1L24,  ,  , PD1L23,  );


--PD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X1_Y2_N5
--register power-up is low

PD1_sr[12] = DFFEAS(PD1L100, A1L105,  ,  , PD1L24,  ,  , PD1L23,  );


--PD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X1_Y2_N29
--register power-up is low

PD1_sr[13] = DFFEAS(PD1L101, A1L105,  ,  , PD1L24,  ,  , PD1L23,  );


--DB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X3_Y4_N22
--register power-up is low

DB1_count[2] = AMPP_FUNCTION(A1L105, DB1_count[1], !N1_clr_reg, !Q1_state[4], GND, DB1L63);


--BD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X12_Y2_N26
--register power-up is low

BD1_break_readreg[23] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[23],  , BD1L18, VCC);


--BD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X12_Y2_N28
--register power-up is low

BD1_break_readreg[7] = DFFEAS(BD1L14, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--cntr[16] is cntr[16] at FF_X35_Y8_N20
--register power-up is low

cntr[16] = DFFEAS(A1L34, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L38 is Add0~37 at LABCELL_X35_Y8_N15
A1L38_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add0~38 at LABCELL_X35_Y8_N15
A1L39_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L39 = CARRY(A1L39_adder_eqn);


--BD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X6_Y2_N28
--register power-up is low

BD1_break_readreg[13] = DFFEAS(BD1L27, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--BD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X6_Y2_N55
--register power-up is low

BD1_break_readreg[14] = DFFEAS(BD1L29, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--BD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X12_Y2_N7
--register power-up is low

BD1_break_readreg[8] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L17, ND1_jdo[8],  , BD1L18, VCC);


--BD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X12_Y2_N10
--register power-up is low

BD1_break_readreg[10] = DFFEAS(BD1L21, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--BD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X12_Y2_N37
--register power-up is low

BD1_break_readreg[9] = DFFEAS(BD1L19, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--BD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X12_Y2_N46
--register power-up is low

BD1_break_readreg[11] = DFFEAS(BD1L23, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--BD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X12_Y2_N40
--register power-up is low

BD1_break_readreg[12] = DFFEAS(BD1L25, GLOBAL(A1L123),  ,  , BD1L17,  ,  , BD1L18,  );


--cntr[15] is cntr[15] at FF_X35_Y8_N17
--register power-up is low

cntr[15] = DFFEAS(A1L38, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L42 is Add0~41 at LABCELL_X35_Y8_N12
A1L42_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add0~42 at LABCELL_X35_Y8_N12
A1L43_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L43 = CARRY(A1L43_adder_eqn);


--cntr[14] is cntr[14] at FF_X35_Y8_N14
--register power-up is low

cntr[14] = DFFEAS(A1L42, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L46 is Add0~45 at LABCELL_X35_Y8_N9
A1L46_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add0~46 at LABCELL_X35_Y8_N9
A1L47_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L47 = CARRY(A1L47_adder_eqn);


--cntr[13] is cntr[13] at FF_X35_Y8_N11
--register power-up is low

cntr[13] = DFFEAS(A1L46, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L50 is Add0~49 at LABCELL_X35_Y8_N6
A1L50_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add0~50 at LABCELL_X35_Y8_N6
A1L51_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L51 = CARRY(A1L51_adder_eqn);


--cntr[12] is cntr[12] at FF_X35_Y8_N8
--register power-up is low

cntr[12] = DFFEAS(A1L50, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L54 is Add0~53 at LABCELL_X35_Y8_N3
A1L54_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add0~54 at LABCELL_X35_Y8_N3
A1L55_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L55 = CARRY(A1L55_adder_eqn);


--cntr[11] is cntr[11] at FF_X35_Y8_N5
--register power-up is low

cntr[11] = DFFEAS(A1L54, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L58 is Add0~57 at LABCELL_X35_Y8_N0
A1L58_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add0~58 at LABCELL_X35_Y8_N0
A1L59_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L59 = CARRY(A1L59_adder_eqn);


--cntr[10] is cntr[10] at FF_X35_Y8_N2
--register power-up is low

cntr[10] = DFFEAS(A1L58, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L62 is Add0~61 at LABCELL_X35_Y9_N57
A1L62_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L62 = SUM(A1L62_adder_eqn);

--A1L63 is Add0~62 at LABCELL_X35_Y9_N57
A1L63_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L63 = CARRY(A1L63_adder_eqn);


--cntr[9] is cntr[9] at FF_X35_Y9_N59
--register power-up is low

cntr[9] = DFFEAS(A1L62, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L66 is Add0~65 at LABCELL_X35_Y9_N54
A1L66_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add0~66 at LABCELL_X35_Y9_N54
A1L67_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L67 = CARRY(A1L67_adder_eqn);


--cntr[8] is cntr[8] at FF_X35_Y9_N56
--register power-up is low

cntr[8] = DFFEAS(A1L66, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L70 is Add0~69 at LABCELL_X35_Y9_N51
A1L70_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add0~70 at LABCELL_X35_Y9_N51
A1L71_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L71 = CARRY(A1L71_adder_eqn);


--cntr[7] is cntr[7] at FF_X35_Y9_N53
--register power-up is low

cntr[7] = DFFEAS(A1L70, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L74 is Add0~73 at LABCELL_X35_Y9_N48
A1L74_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add0~74 at LABCELL_X35_Y9_N48
A1L75_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L75 = CARRY(A1L75_adder_eqn);


--cntr[6] is cntr[6] at FF_X35_Y9_N50
--register power-up is low

cntr[6] = DFFEAS(A1L74, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L78 is Add0~77 at LABCELL_X35_Y9_N45
A1L78_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add0~78 at LABCELL_X35_Y9_N45
A1L79_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L79 = CARRY(A1L79_adder_eqn);


--cntr[5] is cntr[5] at FF_X35_Y9_N47
--register power-up is low

cntr[5] = DFFEAS(A1L78, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L82 is Add0~81 at LABCELL_X35_Y9_N42
A1L82_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add0~82 at LABCELL_X35_Y9_N42
A1L83_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L83 = CARRY(A1L83_adder_eqn);


--cntr[4] is cntr[4] at FF_X35_Y9_N44
--register power-up is low

cntr[4] = DFFEAS(A1L82, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L86 is Add0~85 at LABCELL_X35_Y9_N39
A1L86_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add0~86 at LABCELL_X35_Y9_N39
A1L87_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L87 = CARRY(A1L87_adder_eqn);


--cntr[3] is cntr[3] at FF_X35_Y9_N41
--register power-up is low

cntr[3] = DFFEAS(A1L86, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L90 is Add0~89 at LABCELL_X35_Y9_N36
A1L90_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add0~90 at LABCELL_X35_Y9_N36
A1L91_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L91 = CARRY(A1L91_adder_eqn);


--cntr[2] is cntr[2] at FF_X35_Y9_N38
--register power-up is low

cntr[2] = DFFEAS(A1L90, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L94 is Add0~93 at LABCELL_X35_Y9_N33
A1L94_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add0~94 at LABCELL_X35_Y9_N33
A1L95_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L95 = CARRY(A1L95_adder_eqn);


--cntr[1] is cntr[1] at FF_X35_Y9_N35
--register power-up is low

cntr[1] = DFFEAS(A1L94, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L98 is Add0~97 at LABCELL_X35_Y9_N30
A1L98_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add0~98 at LABCELL_X35_Y9_N30
A1L99_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L99 = CARRY(A1L99_adder_eqn);


--cntr[0] is cntr[0] at FF_X35_Y9_N32
--register power-up is low

cntr[0] = DFFEAS(A1L98, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--LD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at LABCELL_X17_Y5_N18
LD1L121 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (LD1_MonAReg[4] & (!LD1_MonAReg[2] & ((!LD1_MonAReg[3]))))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[32]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( ((!ND1_take_action_ocimem_b & (XD1_q_a[29])) # (ND1_take_action_ocimem_b & (((ND1_jdo[32]))))) ) );


--LD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at LABCELL_X17_Y5_N24
LD1L125 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1_MonAReg[4] & (!LD1_MonAReg[2] & ((LD1_MonAReg[3]))))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[21]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( ((!ND1_take_action_ocimem_b & (XD1_q_a[18])) # (ND1_take_action_ocimem_b & (((ND1_jdo[21]))))) ) );


--LD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 at LABCELL_X17_Y5_N6
LD1L129 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1_MonAReg[4] & (!LD1_MonAReg[2] & ((!LD1_MonAReg[3]))))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[8]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( ((!ND1_take_action_ocimem_b & (XD1_q_a[5])) # (ND1_take_action_ocimem_b & (((ND1_jdo[8]))))) ) );


--LD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~20 at LABCELL_X17_Y5_N12
LD1L82 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (((!LD1_MonAReg[3] & (!LD1_MonAReg[4] $ (LD1_MonAReg[2])))))) # (ND1_take_action_ocimem_b & (((ND1_jdo[18])))) ) ) # ( LD1_jtag_ram_rd_d1 & ( ((!ND1_take_action_ocimem_b & (((XD1_q_a[15])))) # (ND1_take_action_ocimem_b & (ND1_jdo[18]))) ) );


--SC1L774 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X64_Y5_N36
SC1L774 = ( !SC1_D_iw[14] & ( (!SC1_D_iw[11] & (SC1L579 & (!SC1_D_iw[16] & (SC1_D_iw[12] & !SC1_D_iw[13])))) ) ) # ( SC1_D_iw[14] & ( (!SC1_D_iw[11] & (SC1L579 & (SC1_D_iw[15] & (SC1_D_iw[12] & !SC1_D_iw[13])))) ) );


--VC1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X55_Y7_N54
VC1L132 = ( !VC1_write & ( (VB1_saved_grant[0] & (AC1L8 & (!XB4_mem_used[1] & ((SB1L14) # (VB1L54))))) ) ) # ( VC1_write & ( (((LD1_waitrequest))) ) );


--DB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X1_Y4_N24
DB1L51 = AMPP_FUNCTION(!A1L106, !H1_splitter_nodes_receive_0[3], !Q1_state[3], !Q1_state[4], !DB1_state, !N1_virtual_ir_scan_reg, !N1_irf_reg[1][0]);


--VB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0 at LABCELL_X55_Y7_N12
VB1L55 = ( !VB1L54 & ( (!VB1_saved_grant[0] & ((((!VB1_packet_in_progress))))) # (VB1_saved_grant[0] & ((!BC1L2 & ((!SB1L13 & (!VB1_packet_in_progress)) # (SB1L13 & ((XB4L16))))) # (BC1L2 & (((!VB1_packet_in_progress)))))) ) ) # ( VB1L54 & ( (((XB4L16 & ((VB1_saved_grant[1]) # (VB1_saved_grant[0]))))) ) );


--VB2L60 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0 at LABCELL_X56_Y7_N18
VB2L60 = ( !VB2L59 & ( (!VB2_saved_grant[0] & ((((!VB2_packet_in_progress))))) # (VB2_saved_grant[0] & ((!BC1L2 & (((!VB2_packet_in_progress)))) # (BC1L2 & ((!SB1L13 & ((!VB2_packet_in_progress))) # (SB1L13 & (YB5L3)))))) ) ) # ( VB2L59 & ( ((YB5L3 & (((VB2_saved_grant[1])) # (VB2_saved_grant[0])))) ) );


--SC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X62_Y6_N33
SC1L841 = ( !SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (((!SC1_R_ctrl_br_cmp & (SC1_W_alu_result[0])) # (SC1_R_ctrl_br_cmp & ((SC1_W_cmp_result)))))) # (SC1_R_ctrl_ld & (SC1_av_ld_byte0_data[0])) ) ) # ( SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (((!SC1_R_ctrl_br_cmp & (SC1_W_control_rd_data[0])) # (SC1_R_ctrl_br_cmp & ((SC1_W_cmp_result)))))) # (SC1_R_ctrl_ld & (SC1_av_ld_byte0_data[0])) ) );


--SC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall~0 at LABCELL_X63_Y5_N6
SC1L570 = ( !SC1_d_read & ( (!SC1_R_ctrl_st & (SC1_d_write & (!AC1L12Q & (AC1L1)))) # (SC1_R_ctrl_st & (((SC1_d_write & (!AC1L12Q & AC1L1))) # (SC1_E_new_inst))) ) ) # ( SC1_d_read & ( (!SC1_R_ctrl_st & (SC1_d_write & (GC1_WideOr1))) # (SC1_R_ctrl_st & ((((SC1_d_write & GC1_WideOr1)) # (SC1_E_new_inst)))) ) );


--AB1_out_wave is nios_system:u0|servo_controller:servo_controller_0|out_wave at FF_X52_Y9_N1
--register power-up is low

AB1_out_wave = DFFEAS(AB1L766, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_data_out[0] is nios_system:u0|nios_system_hex0:hex0|data_out[0] at FF_X63_Y8_N1
--register power-up is low

S1_data_out[0] = DFFEAS(S1L6, GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--S1_data_out[1] is nios_system:u0|nios_system_hex0:hex0|data_out[1] at FF_X63_Y8_N35
--register power-up is low

S1_data_out[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3, SC1_d_writedata[1],  ,  , VCC);


--S1_data_out[2] is nios_system:u0|nios_system_hex0:hex0|data_out[2] at FF_X63_Y8_N40
--register power-up is low

S1_data_out[2] = DFFEAS(S1L10, GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--S1_data_out[3] is nios_system:u0|nios_system_hex0:hex0|data_out[3] at FF_X63_Y8_N43
--register power-up is low

S1_data_out[3] = DFFEAS(S1L12, GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--S1_data_out[4] is nios_system:u0|nios_system_hex0:hex0|data_out[4] at FF_X63_Y8_N13
--register power-up is low

S1_data_out[4] = DFFEAS(S1L14, GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--S1_data_out[5] is nios_system:u0|nios_system_hex0:hex0|data_out[5] at FF_X63_Y8_N58
--register power-up is low

S1_data_out[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3, SC1_d_writedata[5],  ,  , VCC);


--S1_data_out[6] is nios_system:u0|nios_system_hex0:hex0|data_out[6] at FF_X57_Y8_N16
--register power-up is low

S1_data_out[6] = DFFEAS(S1L17, GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--S2_data_out[0] is nios_system:u0|nios_system_hex0:hex1|data_out[0] at FF_X65_Y7_N10
--register power-up is low

S2_data_out[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S2L1, SC1_d_writedata[0],  ,  , VCC);


--S2_data_out[1] is nios_system:u0|nios_system_hex0:hex1|data_out[1] at FF_X65_Y7_N40
--register power-up is low

S2_data_out[1] = DFFEAS(S2L5, GLOBAL(A1L123), !Z1_r_sync_rst,  , S2L1,  ,  ,  ,  );


--S2_data_out[2] is nios_system:u0|nios_system_hex0:hex1|data_out[2] at FF_X65_Y7_N34
--register power-up is low

S2_data_out[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S2L1, SC1_d_writedata[2],  ,  , VCC);


--S2_data_out[3] is nios_system:u0|nios_system_hex0:hex1|data_out[3] at FF_X65_Y7_N38
--register power-up is low

S2_data_out[3] = DFFEAS(S2L9, GLOBAL(A1L123), !Z1_r_sync_rst,  , S2L1,  ,  ,  ,  );


--S2_data_out[4] is nios_system:u0|nios_system_hex0:hex1|data_out[4] at FF_X65_Y7_N31
--register power-up is low

S2_data_out[4] = DFFEAS(S2L11, GLOBAL(A1L123), !Z1_r_sync_rst,  , S2L1,  ,  ,  ,  );


--S2_data_out[5] is nios_system:u0|nios_system_hex0:hex1|data_out[5] at FF_X65_Y7_N16
--register power-up is low

S2_data_out[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S2L1, SC1_d_writedata[5],  ,  , VCC);


--S2_data_out[6] is nios_system:u0|nios_system_hex0:hex1|data_out[6] at FF_X65_Y7_N7
--register power-up is low

S2_data_out[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S2L1, SC1_d_writedata[6],  ,  , VCC);


--S3_data_out[0] is nios_system:u0|nios_system_hex0:hex2|data_out[0] at FF_X63_Y7_N55
--register power-up is low

S3_data_out[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S3L1, SC1_d_writedata[0],  ,  , VCC);


--S3_data_out[1] is nios_system:u0|nios_system_hex0:hex2|data_out[1] at FF_X63_Y7_N58
--register power-up is low

S3_data_out[1] = DFFEAS(S3L5, GLOBAL(A1L123), !Z1_r_sync_rst,  , S3L1,  ,  ,  ,  );


--S3_data_out[2] is nios_system:u0|nios_system_hex0:hex2|data_out[2] at FF_X63_Y7_N37
--register power-up is low

S3_data_out[2] = DFFEAS(S3L7, GLOBAL(A1L123), !Z1_r_sync_rst,  , S3L1,  ,  ,  ,  );


--S3_data_out[3] is nios_system:u0|nios_system_hex0:hex2|data_out[3] at FF_X63_Y7_N40
--register power-up is low

S3_data_out[3] = DFFEAS(S3L9, GLOBAL(A1L123), !Z1_r_sync_rst,  , S3L1,  ,  ,  ,  );


--S3_data_out[4] is nios_system:u0|nios_system_hex0:hex2|data_out[4] at FF_X63_Y7_N31
--register power-up is low

S3_data_out[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S3L1, SC1_d_writedata[4],  ,  , VCC);


--S3_data_out[5] is nios_system:u0|nios_system_hex0:hex2|data_out[5] at FF_X63_Y7_N52
--register power-up is low

S3_data_out[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S3L1, SC1_d_writedata[5],  ,  , VCC);


--S3_data_out[6] is nios_system:u0|nios_system_hex0:hex2|data_out[6] at FF_X63_Y7_N50
--register power-up is low

S3_data_out[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S3L1, SC1_d_writedata[6],  ,  , VCC);


--S4_data_out[0] is nios_system:u0|nios_system_hex0:hex3|data_out[0] at FF_X63_Y7_N10
--register power-up is low

S4_data_out[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S4L1, SC1_d_writedata[0],  ,  , VCC);


--S4_data_out[1] is nios_system:u0|nios_system_hex0:hex3|data_out[1] at FF_X67_Y8_N16
--register power-up is low

S4_data_out[1] = DFFEAS(S4L5, GLOBAL(A1L123), !Z1_r_sync_rst,  , S4L1,  ,  ,  ,  );


--S4_data_out[2] is nios_system:u0|nios_system_hex0:hex3|data_out[2] at FF_X67_Y7_N40
--register power-up is low

S4_data_out[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S4L1, SC1_d_writedata[2],  ,  , VCC);


--S4_data_out[3] is nios_system:u0|nios_system_hex0:hex3|data_out[3] at FF_X63_Y7_N7
--register power-up is low

S4_data_out[3] = DFFEAS(S4L8, GLOBAL(A1L123), !Z1_r_sync_rst,  , S4L1,  ,  ,  ,  );


--S4_data_out[4] is nios_system:u0|nios_system_hex0:hex3|data_out[4] at FF_X67_Y8_N55
--register power-up is low

S4_data_out[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S4L1, SC1_d_writedata[4],  ,  , VCC);


--S4_data_out[5] is nios_system:u0|nios_system_hex0:hex3|data_out[5] at FF_X63_Y7_N8
--register power-up is low

S4_data_out[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S4L1, SC1_d_writedata[5],  ,  , VCC);


--S4_data_out[6] is nios_system:u0|nios_system_hex0:hex3|data_out[6] at FF_X63_Y7_N11
--register power-up is low

S4_data_out[6] = DFFEAS(S4L12, GLOBAL(A1L123), !Z1_r_sync_rst,  , S4L1,  ,  ,  ,  );


--S5_data_out[0] is nios_system:u0|nios_system_hex0:hex4|data_out[0] at FF_X66_Y6_N10
--register power-up is low

S5_data_out[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S5L1, SC1_d_writedata[0],  ,  , VCC);


--S5_data_out[1] is nios_system:u0|nios_system_hex0:hex4|data_out[1] at FF_X66_Y6_N40
--register power-up is low

S5_data_out[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S5L1, SC1_d_writedata[1],  ,  , VCC);


--S5_data_out[2] is nios_system:u0|nios_system_hex0:hex4|data_out[2] at FF_X67_Y7_N23
--register power-up is low

S5_data_out[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S5L1, SC1_d_writedata[2],  ,  , VCC);


--S5_data_out[3] is nios_system:u0|nios_system_hex0:hex4|data_out[3] at FF_X62_Y8_N47
--register power-up is low

S5_data_out[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S5L1, SC1_d_writedata[3],  ,  , VCC);


--S5_data_out[4] is nios_system:u0|nios_system_hex0:hex4|data_out[4] at FF_X62_Y8_N28
--register power-up is low

S5_data_out[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S5L1, SC1_d_writedata[4],  ,  , VCC);


--S5_data_out[5] is nios_system:u0|nios_system_hex0:hex4|data_out[5] at FF_X61_Y6_N40
--register power-up is low

S5_data_out[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S5L1, SC1_d_writedata[5],  ,  , VCC);


--S5_data_out[6] is nios_system:u0|nios_system_hex0:hex4|data_out[6] at FF_X57_Y8_N10
--register power-up is low

S5_data_out[6] = DFFEAS(S5L12, GLOBAL(A1L123), !Z1_r_sync_rst,  , S5L1,  ,  ,  ,  );


--S6_data_out[0] is nios_system:u0|nios_system_hex0:hex5|data_out[0] at FF_X67_Y8_N4
--register power-up is low

S6_data_out[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S6L1, SC1_d_writedata[0],  ,  , VCC);


--S6_data_out[1] is nios_system:u0|nios_system_hex0:hex5|data_out[1] at FF_X67_Y8_N31
--register power-up is low

S6_data_out[1] = DFFEAS(S6L5, GLOBAL(A1L123), !Z1_r_sync_rst,  , S6L1,  ,  ,  ,  );


--S6_data_out[2] is nios_system:u0|nios_system_hex0:hex5|data_out[2] at FF_X67_Y8_N40
--register power-up is low

S6_data_out[2] = DFFEAS(S6L7, GLOBAL(A1L123), !Z1_r_sync_rst,  , S6L1,  ,  ,  ,  );


--S6_data_out[3] is nios_system:u0|nios_system_hex0:hex5|data_out[3] at FF_X67_Y8_N22
--register power-up is low

S6_data_out[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S6L1, SC1_d_writedata[3],  ,  , VCC);


--S6_data_out[4] is nios_system:u0|nios_system_hex0:hex5|data_out[4] at FF_X67_Y8_N25
--register power-up is low

S6_data_out[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S6L1, SC1_d_writedata[4],  ,  , VCC);


--S6_data_out[5] is nios_system:u0|nios_system_hex0:hex5|data_out[5] at FF_X67_Y8_N7
--register power-up is low

S6_data_out[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S6L1, SC1_d_writedata[5],  ,  , VCC);


--S6_data_out[6] is nios_system:u0|nios_system_hex0:hex5|data_out[6] at FF_X67_Y8_N10
--register power-up is low

S6_data_out[6] = DFFEAS(S6L12, GLOBAL(A1L123), !Z1_r_sync_rst,  , S6L1,  ,  ,  ,  );


--DB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X1_Y5_N41
--register power-up is low

DB1_adapted_tdo = AMPP_FUNCTION(!A1L105, DB1_td_shift[0], !N1_clr_reg, GND);


--PD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X3_Y2_N26
--register power-up is low

PD1_sr[0] = DFFEAS(PD1L60, A1L105,  ,  ,  ,  ,  ,  ,  );


--PD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X3_Y2_N11
--register power-up is low

PD1_ir_out[0] = DFFEAS( , A1L105,  ,  ,  , RD3_dreg[0],  ,  , VCC);


--PD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X3_Y2_N8
--register power-up is low

PD1_ir_out[1] = DFFEAS( , A1L105,  ,  ,  , RD2_dreg[0],  ,  , VCC);


--key0_d3 is key0_d3 at FF_X35_Y2_N14
--register power-up is low

key0_d3 = DFFEAS(A1L308, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--AB1_current_state.INT_RIGHT is nios_system:u0|servo_controller:servo_controller_0|current_state.INT_RIGHT at FF_X51_Y7_N4
--register power-up is low

AB1_current_state.INT_RIGHT = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_next_state.INT_RIGHT,  ,  , VCC);


--AB1_current_state.INT_LEFT is nios_system:u0|servo_controller:servo_controller_0|current_state.INT_LEFT at FF_X51_Y7_N58
--register power-up is low

AB1_current_state.INT_LEFT = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_next_state.INT_LEFT,  ,  , VCC);


--AB1L763 is nios_system:u0|servo_controller:servo_controller_0|out_wave~0 at MLABCELL_X52_Y7_N3
AB1L763 = ( !AB1_current_state.INT_LEFT & ( !AB1_current_state.INT_RIGHT ) );


--AB1L628 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~0 at MLABCELL_X52_Y9_N42
AB1L628 = ( AB1L480 & ( AB1L471 & ( (AB1_currCount[28] & (AB1_currCount[26] & (!AB1_currCount[27] $ (AB1L475)))) ) ) ) # ( !AB1L480 & ( AB1L471 & ( (!AB1_currCount[28] & (AB1_currCount[26] & (!AB1_currCount[27] $ (AB1L475)))) ) ) ) # ( AB1L480 & ( !AB1L471 & ( (AB1_currCount[28] & (!AB1_currCount[26] & (!AB1_currCount[27] $ (AB1L475)))) ) ) ) # ( !AB1L480 & ( !AB1L471 & ( (!AB1_currCount[28] & (!AB1_currCount[26] & (!AB1_currCount[27] $ (AB1L475)))) ) ) );


--AB1L629 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~1 at MLABCELL_X52_Y9_N27
AB1L629 = ( AB1_currCount[24] & ( !AB1L463 ) ) # ( !AB1_currCount[24] & ( AB1L463 ) );


--AB1L630 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~2 at MLABCELL_X52_Y9_N30
AB1L630 = ( AB1_currCount[25] & ( AB1L467 & ( (!AB1L629 & (AB1L628 & (!AB1L459 $ (AB1_currCount[23])))) ) ) ) # ( !AB1_currCount[25] & ( !AB1L467 & ( (!AB1L629 & (AB1L628 & (!AB1L459 $ (AB1_currCount[23])))) ) ) );


--AB1L631 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~3 at MLABCELL_X52_Y9_N39
AB1L631 = ( AB1L455 & ( !AB1_currCount[22] ) ) # ( !AB1L455 & ( AB1_currCount[22] ) );


--AB1L632 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~4 at LABCELL_X48_Y10_N24
AB1L632 = ( AB1L415 & ( AB1_currCount[12] & ( (AB1L411 & (AB1_currCount[13] & (!AB1_currCount[14] $ (AB1L423)))) ) ) ) # ( !AB1L415 & ( AB1_currCount[12] & ( (AB1L411 & (!AB1_currCount[13] & (!AB1_currCount[14] $ (AB1L423)))) ) ) ) # ( AB1L415 & ( !AB1_currCount[12] & ( (!AB1L411 & (AB1_currCount[13] & (!AB1_currCount[14] $ (AB1L423)))) ) ) ) # ( !AB1L415 & ( !AB1_currCount[12] & ( (!AB1L411 & (!AB1_currCount[13] & (!AB1_currCount[14] $ (AB1L423)))) ) ) );


--AB1L633 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~5 at LABCELL_X48_Y10_N18
AB1L633 = ( AB1L407 & ( AB1L632 & ( (AB1_currCount[11] & (!AB1L403 $ (AB1_currCount[10]))) ) ) ) # ( !AB1L407 & ( AB1L632 & ( (!AB1_currCount[11] & (!AB1L403 $ (AB1_currCount[10]))) ) ) );


--AB1L634 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~6 at LABCELL_X53_Y8_N27
AB1L634 = ( AB1_currCount[9] & ( !AB1L399 ) ) # ( !AB1_currCount[9] & ( AB1L399 ) );


--AB1L635 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~7 at LABCELL_X53_Y8_N30
AB1L635 = ( AB1L395 & ( !AB1_currCount[8] ) ) # ( !AB1L395 & ( AB1_currCount[8] ) );


--AB1L636 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~8 at LABCELL_X51_Y8_N3
AB1L636 = ( AB1L367 & ( (!AB1L498Q) # ((AB1L363 & !AB1_currCount[0])) ) ) # ( !AB1L367 & ( (AB1L363 & (!AB1L498Q & !AB1_currCount[0])) ) );


--AB1L637 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~9 at LABCELL_X51_Y8_N45
AB1L637 = ( AB1L371 & ( (!AB1L375 & (!AB1L501Q & ((!AB1_currCount[2]) # (AB1L636)))) # (AB1L375 & ((!AB1_currCount[2]) # ((!AB1L501Q) # (AB1L636)))) ) ) # ( !AB1L371 & ( (!AB1L375 & (!AB1_currCount[2] & (!AB1L501Q & AB1L636))) # (AB1L375 & ((!AB1L501Q) # ((!AB1_currCount[2] & AB1L636)))) ) );


--AB1L638 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~10 at LABCELL_X53_Y8_N24
AB1L638 = ( AB1_currCount[6] & ( (AB1L387 & (!AB1L391 $ (AB1_currCount[7]))) ) ) # ( !AB1_currCount[6] & ( (!AB1L387 & (!AB1L391 $ (AB1_currCount[7]))) ) );


--AB1L639 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~11 at LABCELL_X53_Y8_N15
AB1L639 = ( AB1L383 & ( (AB1L638 & (AB1_currCount[5] & (!AB1_currCount[4] $ (AB1L379)))) ) ) # ( !AB1L383 & ( (AB1L638 & (!AB1_currCount[5] & (!AB1_currCount[4] $ (AB1L379)))) ) );


--AB1L640 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~12 at LABCELL_X53_Y8_N57
AB1L640 = ( AB1_currCount[6] & ( (AB1L391 & !AB1_currCount[7]) ) ) # ( !AB1_currCount[6] & ( (!AB1L387 & (AB1L391 & !AB1_currCount[7])) # (AB1L387 & ((!AB1_currCount[7]) # (AB1L391))) ) );


--AB1L641 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~13 at LABCELL_X53_Y8_N0
AB1L641 = ( !AB1L640 & ( AB1L638 & ( (!AB1_currCount[5] & (!AB1L383 & ((!AB1L379) # (AB1_currCount[4])))) # (AB1_currCount[5] & ((!AB1L379) # ((!AB1L383) # (AB1_currCount[4])))) ) ) ) # ( !AB1L640 & ( !AB1L638 ) );


--AB1L642 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~14 at LABCELL_X53_Y8_N18
AB1L642 = ( AB1L641 & ( AB1L637 & ( (!AB1L634 & (!AB1L635 & (AB1L633 & AB1L639))) ) ) ) # ( !AB1L641 & ( AB1L637 & ( (!AB1L634 & (!AB1L635 & AB1L633)) ) ) ) # ( !AB1L641 & ( !AB1L637 & ( (!AB1L634 & (!AB1L635 & AB1L633)) ) ) );


--AB1L643 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~15 at LABCELL_X48_Y10_N0
AB1L643 = ( AB1L415 & ( AB1_currCount[12] & ( (!AB1_currCount[13] & ((!AB1_currCount[14]) # (AB1L423))) # (AB1_currCount[13] & (!AB1_currCount[14] & AB1L423)) ) ) ) # ( !AB1L415 & ( AB1_currCount[12] & ( (!AB1_currCount[14] & AB1L423) ) ) ) # ( AB1L415 & ( !AB1_currCount[12] & ( (!AB1_currCount[14] & (((!AB1_currCount[13]) # (AB1L423)) # (AB1L411))) # (AB1_currCount[14] & (AB1L423 & ((!AB1_currCount[13]) # (AB1L411)))) ) ) ) # ( !AB1L415 & ( !AB1_currCount[12] & ( (!AB1_currCount[14] & (((AB1L411 & !AB1_currCount[13])) # (AB1L423))) # (AB1_currCount[14] & (AB1L411 & (!AB1_currCount[13] & AB1L423))) ) ) );


--AB1L644 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~16 at LABCELL_X48_Y10_N42
AB1L644 = ( !AB1L643 & ( AB1_currCount[10] & ( ((!AB1L407) # (!AB1L632)) # (AB1_currCount[11]) ) ) ) # ( !AB1L643 & ( !AB1_currCount[10] & ( (!AB1L632) # ((!AB1_currCount[11] & (!AB1L407 & !AB1L403)) # (AB1_currCount[11] & ((!AB1L407) # (!AB1L403)))) ) ) );


--AB1L645 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~17 at LABCELL_X53_Y8_N39
AB1L645 = ( AB1L399 & ( AB1_currCount[8] & ( (AB1L644 & ((!AB1L633) # (AB1_currCount[9]))) ) ) ) # ( !AB1L399 & ( AB1_currCount[8] & ( AB1L644 ) ) ) # ( AB1L399 & ( !AB1_currCount[8] & ( (AB1L644 & ((!AB1L633) # ((AB1_currCount[9] & !AB1L395)))) ) ) ) # ( !AB1L399 & ( !AB1_currCount[8] & ( (AB1L644 & ((!AB1L633) # ((!AB1L395) # (AB1_currCount[9])))) ) ) );


--AB1L646 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~18 at LABCELL_X51_Y9_N36
AB1L646 = ( AB1_currCount[21] & ( AB1L519Q & ( (AB1L451 & (AB1L443 & (!AB1L521Q $ (AB1L447)))) ) ) ) # ( !AB1_currCount[21] & ( AB1L519Q & ( (!AB1L451 & (AB1L443 & (!AB1L521Q $ (AB1L447)))) ) ) ) # ( AB1_currCount[21] & ( !AB1L519Q & ( (AB1L451 & (!AB1L443 & (!AB1L521Q $ (AB1L447)))) ) ) ) # ( !AB1_currCount[21] & ( !AB1L519Q & ( (!AB1L451 & (!AB1L443 & (!AB1L521Q $ (AB1L447)))) ) ) );


--AB1L647 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~19 at LABCELL_X51_Y9_N42
AB1L647 = ( AB1L439 & ( !AB1_currCount[18] ) ) # ( !AB1L439 & ( AB1_currCount[18] ) );


--AB1L648 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~20 at LABCELL_X51_Y9_N15
AB1L648 = ( AB1L516Q & ( !AB1L435 ) ) # ( !AB1L516Q & ( AB1L435 ) );


--AB1L649 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~21 at LABCELL_X51_Y9_N33
AB1L649 = !AB1L427 $ (!AB1_currCount[15]);


--AB1L650 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~22 at LABCELL_X51_Y9_N48
AB1L650 = ( AB1L646 & ( !AB1L647 & ( (!AB1L649 & (!AB1L648 & (!AB1L431 $ (AB1_currCount[16])))) ) ) );


--AB1L651 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~23 at LABCELL_X51_Y9_N54
AB1L651 = ( AB1_currCount[21] & ( AB1L519Q & ( (AB1L451 & (!AB1L521Q & AB1L447)) ) ) ) # ( !AB1_currCount[21] & ( AB1L519Q & ( ((!AB1L521Q & AB1L447)) # (AB1L451) ) ) ) # ( AB1_currCount[21] & ( !AB1L519Q & ( (AB1L451 & ((!AB1L521Q & ((AB1L443) # (AB1L447))) # (AB1L521Q & (AB1L447 & AB1L443)))) ) ) ) # ( !AB1_currCount[21] & ( !AB1L519Q & ( ((!AB1L521Q & ((AB1L443) # (AB1L447))) # (AB1L521Q & (AB1L447 & AB1L443))) # (AB1L451) ) ) );


--AB1L652 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~24 at LABCELL_X51_Y9_N24
AB1L652 = ( AB1L659 & ( AB1L647 & ( (!AB1L646 & !AB1L651) ) ) ) # ( !AB1L659 & ( AB1L647 & ( !AB1L651 ) ) ) # ( AB1L659 & ( !AB1L647 & ( (!AB1L646 & !AB1L651) ) ) ) # ( !AB1L659 & ( !AB1L647 & ( (!AB1L651 & ((!AB1L646) # ((!AB1L658) # (AB1L648)))) ) ) );


--AB1L653 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~25 at MLABCELL_X52_Y9_N54
AB1L653 = ( AB1L650 & ( AB1L652 & ( (AB1L630 & (!AB1L631 & ((!AB1L645) # (AB1L642)))) ) ) ) # ( AB1L650 & ( !AB1L652 & ( (AB1L630 & !AB1L631) ) ) ) # ( !AB1L650 & ( !AB1L652 & ( (AB1L630 & !AB1L631) ) ) );


--AB1L654 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~26 at MLABCELL_X52_Y9_N36
AB1L654 = (AB1L628 & (!AB1L629 & (!AB1L467 $ (AB1_currCount[25]))));


--AB1L655 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~27 at MLABCELL_X52_Y9_N12
AB1L655 = ( AB1_currCount[27] & ( AB1L471 & ( (!AB1L480 & (!AB1_currCount[28] & (AB1L475 & !AB1_currCount[26]))) # (AB1L480 & ((!AB1_currCount[28]) # ((AB1L475 & !AB1_currCount[26])))) ) ) ) # ( !AB1_currCount[27] & ( AB1L471 & ( (!AB1L480 & (!AB1_currCount[28] & ((!AB1_currCount[26]) # (AB1L475)))) # (AB1L480 & ((!AB1_currCount[28]) # ((!AB1_currCount[26]) # (AB1L475)))) ) ) ) # ( AB1_currCount[27] & ( !AB1L471 & ( (AB1L480 & !AB1_currCount[28]) ) ) ) # ( !AB1_currCount[27] & ( !AB1L471 & ( (!AB1L480 & (!AB1_currCount[28] & AB1L475)) # (AB1L480 & ((!AB1_currCount[28]) # (AB1L475))) ) ) );


--AB1L656 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~28 at MLABCELL_X52_Y9_N6
AB1L656 = ( AB1_currCount[25] & ( AB1_currCount[24] & ( !AB1L655 ) ) ) # ( !AB1_currCount[25] & ( AB1_currCount[24] & ( (!AB1L655 & ((!AB1L628) # (!AB1L467))) ) ) ) # ( AB1_currCount[25] & ( !AB1_currCount[24] & ( (!AB1L655 & ((!AB1L463) # ((!AB1L628) # (!AB1L467)))) ) ) ) # ( !AB1_currCount[25] & ( !AB1_currCount[24] & ( (!AB1L655 & ((!AB1L628) # ((!AB1L463 & !AB1L467)))) ) ) );


--AB1L657 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~29 at MLABCELL_X52_Y9_N48
AB1L657 = ( AB1_currCount[22] & ( AB1L656 & ( (!AB1L654) # ((!AB1L459) # (AB1_currCount[23])) ) ) ) # ( !AB1_currCount[22] & ( AB1L656 & ( (!AB1L654) # ((!AB1_currCount[23] & (!AB1L459 & !AB1L455)) # (AB1_currCount[23] & ((!AB1L459) # (!AB1L455)))) ) ) );


--AB1_angleCount[31] is nios_system:u0|servo_controller:servo_controller_0|angleCount[31] at FF_X51_Y7_N25
--register power-up is low

AB1_angleCount[31] = DFFEAS(AB1L862, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L764 is nios_system:u0|servo_controller:servo_controller_0|out_wave~1 at LABCELL_X53_Y9_N48
AB1L764 = ( AB1_currCount[29] & ( AB1_currCount[30] & ( (AB1L490 & (AB1L485 & (!AB1_currCount[31] $ (AB1_angleCount[31])))) ) ) ) # ( !AB1_currCount[29] & ( AB1_currCount[30] & ( (AB1L490 & (!AB1L485 & (!AB1_currCount[31] $ (AB1_angleCount[31])))) ) ) ) # ( AB1_currCount[29] & ( !AB1_currCount[30] & ( (!AB1L490 & (AB1L485 & (!AB1_currCount[31] $ (AB1_angleCount[31])))) ) ) ) # ( !AB1_currCount[29] & ( !AB1_currCount[30] & ( (!AB1L490 & (!AB1L485 & (!AB1_currCount[31] $ (AB1_angleCount[31])))) ) ) );


--AB1L765 is nios_system:u0|servo_controller:servo_controller_0|out_wave~2 at LABCELL_X53_Y9_N42
AB1L765 = ( AB1_currCount[29] & ( AB1_currCount[30] & ( (AB1_currCount[31] & !AB1_angleCount[31]) ) ) ) # ( !AB1_currCount[29] & ( AB1_currCount[30] & ( (!AB1_currCount[31] & (AB1L490 & (AB1L485 & !AB1_angleCount[31]))) # (AB1_currCount[31] & ((!AB1_angleCount[31]) # ((AB1L490 & AB1L485)))) ) ) ) # ( AB1_currCount[29] & ( !AB1_currCount[30] & ( (!AB1_currCount[31] & (AB1L490 & !AB1_angleCount[31])) # (AB1_currCount[31] & ((!AB1_angleCount[31]) # (AB1L490))) ) ) ) # ( !AB1_currCount[29] & ( !AB1_currCount[30] & ( (!AB1_currCount[31] & (!AB1_angleCount[31] & ((AB1L485) # (AB1L490)))) # (AB1_currCount[31] & (((!AB1_angleCount[31]) # (AB1L485)) # (AB1L490))) ) ) );


--AB1L766 is nios_system:u0|servo_controller:servo_controller_0|out_wave~3 at MLABCELL_X52_Y9_N0
AB1L766 = ( AB1_out_wave & ( AB1L763 & ( ((AB1L764 & ((!AB1L657) # (AB1L653)))) # (AB1L765) ) ) ) # ( !AB1_out_wave & ( AB1L763 & ( ((AB1L764 & ((!AB1L657) # (AB1L653)))) # (AB1L765) ) ) ) # ( AB1_out_wave & ( !AB1L763 ) );


--Z1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst at FF_X42_Y7_N50
--register power-up is low

Z1_r_sync_rst = DFFEAS(Z1L1, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X61_Y7_N40
--register power-up is low

SC1_d_writedata[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[0],  ,  , VCC);


--DB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X62_Y7_N1
--register power-up is low

DB1_rst1 = AMPP_FUNCTION(A1L123, DB1L43, !Z1_r_sync_rst);


--YB8_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[1] at FF_X60_Y8_N53
--register power-up is low

YB8_wait_latency_counter[1] = DFFEAS(YB8L15, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB8_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[0] at FF_X60_Y8_N23
--register power-up is low

YB8_wait_latency_counter[0] = DFFEAS(YB8L16, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X63_Y5_N40
--register power-up is low

SC1_d_write = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L570,  ,  , VCC);


--AC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X61_Y7_N26
--register power-up is low

AC1_write_accepted = DFFEAS(AC1L11, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_write~0 at LABCELL_X61_Y7_N6
AC1L8 = ( !AC1L12Q & ( SC1_d_write ) );


--V1L23 is nios_system:u0|nios_system_keys:keys|read_mux_out[2]~0 at LABCELL_X61_Y6_N18
V1L23 = ( SC1_W_alu_result[2] & ( SC1_W_alu_result[3] ) ) # ( !SC1_W_alu_result[2] & ( SC1_W_alu_result[3] ) ) # ( SC1_W_alu_result[2] & ( !SC1_W_alu_result[3] ) );


--S1L1 is nios_system:u0|nios_system_hex0:hex0|always0~0 at LABCELL_X56_Y7_N51
S1L1 = (!V1L23 & AC1L8);


--XB8_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1] at FF_X60_Y8_N1
--register power-up is low

XB8_mem_used[1] = DFFEAS(XB8L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at MLABCELL_X72_Y5_N6
BC1L1 = ( !SC1_W_alu_result[14] & ( (SC1_W_alu_result[16] & (!SC1_W_alu_result[13] & !SC1_W_alu_result[15])) ) );


--BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X71_Y6_N24
BC1L3 = ( !SC1_W_alu_result[11] & ( !SC1_W_alu_result[9] & ( (!SC1_W_alu_result[10] & (!SC1_W_alu_result[8] & SC1L797Q)) ) ) );


--BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal7~0 at LABCELL_X60_Y5_N27
BC1L11 = (!SC1_W_alu_result[5] & SC1_W_alu_result[6]);


--S1L2 is nios_system:u0|nios_system_hex0:hex0|always0~1 at MLABCELL_X59_Y7_N3
S1L2 = ( !XB8_mem_used[1] & ( BC1L11 & ( (SC1_W_alu_result[4] & (BC1L1 & (!SC1_W_alu_result[7] & BC1L3))) ) ) );


--S1L3 is nios_system:u0|nios_system_hex0:hex0|always0~2 at LABCELL_X60_Y8_N48
S1L3 = ( DB1_rst1 & ( (!YB8_wait_latency_counter[0] & (S1L2 & (!YB8_wait_latency_counter[1] & S1L1))) ) );


--SC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X57_Y8_N25
--register power-up is low

SC1_d_writedata[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[1],  ,  , VCC);


--SC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X57_Y8_N19
--register power-up is low

SC1_d_writedata[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[2],  ,  , VCC);


--SC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X56_Y5_N10
--register power-up is low

SC1_d_writedata[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[3],  ,  , VCC);


--SC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X57_Y8_N1
--register power-up is low

SC1_d_writedata[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[4],  ,  , VCC);


--SC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X67_Y8_N49
--register power-up is low

SC1_d_writedata[5] = DFFEAS(SC1L997, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X57_Y8_N58
--register power-up is low

SC1_d_writedata[6] = DFFEAS(SC1L999, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter[0] at FF_X59_Y8_N5
--register power-up is low

YB9_wait_latency_counter[0] = DFFEAS(YB9L17, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB9_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter[1] at FF_X59_Y8_N56
--register power-up is low

YB9_wait_latency_counter[1] = DFFEAS(YB9L18, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB9_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem_used[1] at FF_X59_Y8_N26
--register power-up is low

XB9_mem_used[1] = DFFEAS(XB9L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB9L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|m0_write~0 at MLABCELL_X59_Y7_N21
WB9L1 = ( !XB9_mem_used[1] & ( BC1L11 & ( (BC1L3 & (!SC1_W_alu_result[7] & (BC1L1 & !SC1_W_alu_result[4]))) ) ) );


--S2L1 is nios_system:u0|nios_system_hex0:hex1|always0~0 at MLABCELL_X59_Y8_N42
S2L1 = ( !YB9_wait_latency_counter[1] & ( S1L1 & ( (!YB9_wait_latency_counter[0] & (WB9L1 & DB1_rst1)) ) ) );


--YB10_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|wait_latency_counter[0] at FF_X57_Y7_N37
--register power-up is low

YB10_wait_latency_counter[0] = DFFEAS(YB10L17, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB10_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|wait_latency_counter[1] at FF_X57_Y7_N58
--register power-up is low

YB10_wait_latency_counter[1] = DFFEAS(YB10L18, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB10_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem_used[1] at FF_X63_Y7_N26
--register power-up is low

XB10_mem_used[1] = DFFEAS(XB10L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0 at MLABCELL_X59_Y7_N39
BC1L8 = ( !SC1_W_alu_result[6] & ( SC1_W_alu_result[4] & ( (SC1_W_alu_result[5] & (BC1L1 & (!SC1_W_alu_result[7] & BC1L3))) ) ) );


--S3L1 is nios_system:u0|nios_system_hex0:hex2|always0~0 at LABCELL_X63_Y7_N33
S3L1 = ( !YB10_wait_latency_counter[1] & ( !YB10_wait_latency_counter[0] & ( (!XB10_mem_used[1] & (DB1_rst1 & (BC1L8 & S1L1))) ) ) );


--YB11_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|wait_latency_counter[0] at FF_X62_Y7_N10
--register power-up is low

YB11_wait_latency_counter[0] = DFFEAS(YB11L18, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB11_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|wait_latency_counter[1] at FF_X62_Y7_N26
--register power-up is low

YB11_wait_latency_counter[1] = DFFEAS(YB11L19, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB11_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem_used[1] at FF_X62_Y7_N55
--register power-up is low

XB11_mem_used[1] = DFFEAS(XB11L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0 at MLABCELL_X59_Y6_N36
BC1L7 = ( !SC1_W_alu_result[6] & ( BC1L1 & ( (SC1_W_alu_result[5] & (!SC1_W_alu_result[4] & (!SC1_W_alu_result[7] & BC1L3))) ) ) );


--S4L1 is nios_system:u0|nios_system_hex0:hex3|always0~0 at LABCELL_X62_Y7_N48
S4L1 = ( !YB11_wait_latency_counter[0] & ( !YB11L17Q & ( (BC1L7 & (!XB11_mem_used[1] & (DB1_rst1 & S1L1))) ) ) );


--YB12_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|wait_latency_counter[0] at FF_X60_Y7_N59
--register power-up is low

YB12_wait_latency_counter[0] = DFFEAS(YB12L16, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB12_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|wait_latency_counter[1] at FF_X60_Y7_N29
--register power-up is low

YB12_wait_latency_counter[1] = DFFEAS(YB12L17, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB12_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem_used[1] at FF_X60_Y7_N19
--register power-up is low

XB12_mem_used[1] = DFFEAS(XB12L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at LABCELL_X64_Y7_N45
BC1L5 = ( !SC1_W_alu_result[5] & ( !SC1_W_alu_result[6] ) );


--WB12L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|m0_write~0 at MLABCELL_X59_Y7_N0
WB12L1 = ( !XB12_mem_used[1] & ( BC1L5 & ( (SC1_W_alu_result[4] & (BC1L1 & (BC1L3 & !SC1_W_alu_result[7]))) ) ) );


--S5L1 is nios_system:u0|nios_system_hex0:hex4|always0~0 at LABCELL_X60_Y7_N39
S5L1 = ( !YB12_wait_latency_counter[0] & ( S1L1 & ( (!YB12_wait_latency_counter[1] & (WB12L1 & DB1_rst1)) ) ) );


--YB13_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|wait_latency_counter[0] at FF_X60_Y8_N58
--register power-up is low

YB13_wait_latency_counter[0] = DFFEAS(YB13L17, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB13_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|wait_latency_counter[1] at FF_X60_Y8_N17
--register power-up is low

YB13_wait_latency_counter[1] = DFFEAS(YB13L18, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB13_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem_used[1] at FF_X60_Y8_N7
--register power-up is low

XB13_mem_used[1] = DFFEAS(XB13L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB13L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|m0_write~0 at MLABCELL_X59_Y7_N18
WB13L1 = ( !XB13_mem_used[1] & ( BC1L5 & ( (BC1L3 & (!SC1_W_alu_result[7] & (!SC1_W_alu_result[4] & BC1L1))) ) ) );


--S6L1 is nios_system:u0|nios_system_hex0:hex5|always0~0 at LABCELL_X60_Y8_N54
S6L1 = ( DB1_rst1 & ( (WB13L1 & (!YB13_wait_latency_counter[1] & (!YB13_wait_latency_counter[0] & S1L1))) ) );


--MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at MLABCELL_X3_Y2_N39
MD1L3 = ( Q1_state[4] & ( (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg) ) );


--PD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at MLABCELL_X3_Y2_N30
PD1L58 = ( Q1_state[3] & ( (PD1_sr[0] & ((!H1_splitter_nodes_receive_1[3]) # (N1_virtual_ir_scan_reg))) ) ) # ( !Q1_state[3] & ( PD1_sr[0] ) );


--RD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X3_Y2_N53
--register power-up is low

RD3_dreg[0] = DFFEAS( , A1L105,  ,  ,  , RD3_din_s1,  ,  , VCC);


--PD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at MLABCELL_X3_Y2_N9
PD1L59 = ( !N1_virtual_ir_scan_reg & ( RD3_dreg[0] & ( (!N1_irf_reg[2][0] & (!N1_irf_reg[2][1] & (Q1_state[3] & H1_splitter_nodes_receive_1[3]))) ) ) );


--PD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X3_Y2_N34
--register power-up is low

PD1_DRsize.000 = DFFEAS(PD1L2, A1L105,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at MLABCELL_X3_Y2_N24
PD1L60 = ( PD1L58 & ( MD1L3 & ( (!PD1_DRsize.000 & ((A1L106))) # (PD1_DRsize.000 & (PD1_sr[1])) ) ) ) # ( !PD1L58 & ( MD1L3 & ( (!PD1_DRsize.000 & ((A1L106))) # (PD1_DRsize.000 & (PD1_sr[1])) ) ) ) # ( PD1L58 & ( !MD1L3 ) ) # ( !PD1L58 & ( !MD1L3 & ( PD1L59 ) ) );


--RD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X3_Y2_N56
--register power-up is low

RD2_dreg[0] = DFFEAS( , A1L105,  ,  ,  , RD2_din_s1,  ,  , VCC);


--key0_d2 is key0_d2 at FF_X35_Y2_N35
--register power-up is low

key0_d2 = DFFEAS(A1L306, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--AB1_next_state.INT_RIGHT is nios_system:u0|servo_controller:servo_controller_0|next_state.INT_RIGHT at FF_X51_Y7_N56
--register power-up is low

AB1_next_state.INT_RIGHT = DFFEAS(AB1L859, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_next_state.INT_LEFT is nios_system:u0|servo_controller:servo_controller_0|next_state.INT_LEFT at FF_X51_Y7_N19
--register power-up is low

AB1_next_state.INT_LEFT = DFFEAS(AB1L861, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L539 is nios_system:u0|servo_controller:servo_controller_0|LessThan0~0 at LABCELL_X51_Y8_N12
AB1L539 = ( AB1_currCount[2] & ( AB1L498Q & ( (AB1_currCount[5] & (AB1L501Q & (AB1_currCount[0] & AB1_currCount[4]))) ) ) );


--AB1L540 is nios_system:u0|servo_controller:servo_controller_0|LessThan0~1 at LABCELL_X53_Y8_N33
AB1L540 = ( !AB1_currCount[6] & ( (!AB1_currCount[8] & !AB1_currCount[7]) ) );


--AB1L541 is nios_system:u0|servo_controller:servo_controller_0|LessThan0~2 at LABCELL_X48_Y10_N39
AB1L541 = ( !AB1_currCount[12] & ( (!AB1_currCount[11] & (!AB1_currCount[10] & !AB1_currCount[13])) ) );


--AB1L542 is nios_system:u0|servo_controller:servo_controller_0|LessThan0~3 at LABCELL_X53_Y8_N42
AB1L542 = ( AB1L539 & ( AB1_currCount[9] & ( (!AB1_currCount[14] & !AB1_currCount[15]) ) ) ) # ( !AB1L539 & ( AB1_currCount[9] & ( (!AB1_currCount[15] & ((!AB1_currCount[14]) # ((AB1L540 & AB1L541)))) ) ) ) # ( AB1L539 & ( !AB1_currCount[9] & ( (!AB1_currCount[15] & ((!AB1_currCount[14]) # (AB1L541))) ) ) ) # ( !AB1L539 & ( !AB1_currCount[9] & ( (!AB1_currCount[15] & ((!AB1_currCount[14]) # (AB1L541))) ) ) );


--AB1L543 is nios_system:u0|servo_controller:servo_controller_0|LessThan0~4 at LABCELL_X51_Y9_N18
AB1L543 = ( AB1_currCount[18] & ( AB1L516Q & ( (AB1_currCount[16] & AB1L519Q) ) ) );


--AB1L544 is nios_system:u0|servo_controller:servo_controller_0|LessThan0~5 at MLABCELL_X52_Y9_N18
AB1L544 = ( !AB1_currCount[21] & ( (!AB1_currCount[30] & (!AB1_currCount[29] & !AB1_currCount[20])) ) );


--AB1L545 is nios_system:u0|servo_controller:servo_controller_0|LessThan0~6 at MLABCELL_X52_Y9_N21
AB1L545 = ( !AB1_currCount[23] & ( (!AB1_currCount[26] & (!AB1_currCount[24] & !AB1_currCount[25])) ) );


--AB1L546 is nios_system:u0|servo_controller:servo_controller_0|LessThan0~7 at MLABCELL_X52_Y9_N24
AB1L546 = ( AB1L544 & ( (AB1L545 & (!AB1_currCount[28] & (!AB1_currCount[27] & !AB1_currCount[22]))) ) );


--AB1L547 is nios_system:u0|servo_controller:servo_controller_0|LessThan0~8 at LABCELL_X51_Y7_N39
AB1L547 = ( !AB1L533Q & ( (!AB1L546) # ((!AB1L542 & AB1L543)) ) );


--AB1L469Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[25]~_emulated at FF_X43_Y8_N29
--register power-up is low

AB1L469Q = DFFEAS(AB1L468, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[25] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[25] at FF_X43_Y8_N46
--register power-up is low

AB1_minAngleCount[25] = DFFEAS(AB1L750, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L467 is nios_system:u0|servo_controller:servo_controller_0|angleCount[25]~22 at LABCELL_X43_Y8_N36
AB1L467 = ( AB1L466 & ( (!Z1_r_sync_rst & (!AB1L469Q)) # (Z1_r_sync_rst & ((AB1_minAngleCount[25]))) ) ) # ( !AB1L466 & ( (!Z1_r_sync_rst & (AB1L469Q)) # (Z1_r_sync_rst & ((AB1_minAngleCount[25]))) ) );


--AB1L483Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[28]~_emulated at FF_X45_Y8_N14
--register power-up is low

AB1L483Q = DFFEAS(AB1L481, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[28] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[28] at FF_X45_Y8_N35
--register power-up is low

AB1_minAngleCount[28] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][28],  ,  , VCC);


--AB1L480 is nios_system:u0|servo_controller:servo_controller_0|angleCount[28]~10 at LABCELL_X45_Y8_N39
AB1L480 = ( AB1L479 & ( (!Z1_r_sync_rst & ((!AB1L483Q))) # (Z1_r_sync_rst & (AB1_minAngleCount[28])) ) ) # ( !AB1L479 & ( (!Z1_r_sync_rst & ((AB1L483Q))) # (Z1_r_sync_rst & (AB1_minAngleCount[28])) ) );


--AB1L478Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[27]~_emulated at FF_X45_Y8_N8
--register power-up is low

AB1L478Q = DFFEAS(AB1L476, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[27] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[27] at FF_X45_Y8_N5
--register power-up is low

AB1_minAngleCount[27] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][27],  ,  , VCC);


--AB1L475 is nios_system:u0|servo_controller:servo_controller_0|angleCount[27]~14 at LABCELL_X45_Y8_N57
AB1L475 = ( AB1L474 & ( (!Z1_r_sync_rst & ((!AB1L478Q))) # (Z1_r_sync_rst & (AB1_minAngleCount[27])) ) ) # ( !AB1L474 & ( (!Z1_r_sync_rst & ((AB1L478Q))) # (Z1_r_sync_rst & (AB1_minAngleCount[27])) ) );


--AB1L473Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[26]~_emulated at FF_X43_Y8_N20
--register power-up is low

AB1L473Q = DFFEAS(AB1L472, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[26] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[26] at FF_X45_Y8_N53
--register power-up is low

AB1_minAngleCount[26] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][26],  ,  , VCC);


--AB1L471 is nios_system:u0|servo_controller:servo_controller_0|angleCount[26]~18 at LABCELL_X43_Y8_N21
AB1L471 = ( AB1L473Q & ( (!Z1_r_sync_rst & (!AB1L470)) # (Z1_r_sync_rst & ((AB1_minAngleCount[26]))) ) ) # ( !AB1L473Q & ( (!Z1_r_sync_rst & (AB1L470)) # (Z1_r_sync_rst & ((AB1_minAngleCount[26]))) ) );


--AB1L461Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[23]~_emulated at FF_X47_Y6_N38
--register power-up is low

AB1L461Q = DFFEAS(AB1L460, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[23] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[23] at FF_X47_Y6_N7
--register power-up is low

AB1_minAngleCount[23] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][23],  ,  , VCC);


--AB1L459 is nios_system:u0|servo_controller:servo_controller_0|angleCount[23]~30 at MLABCELL_X47_Y6_N39
AB1L459 = ( Z1_r_sync_rst & ( AB1_minAngleCount[23] ) ) # ( !Z1_r_sync_rst & ( !AB1L461Q $ (!AB1L458) ) );


--AB1L465Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[24]~_emulated at FF_X43_Y8_N5
--register power-up is low

AB1L465Q = DFFEAS(AB1L464, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[24] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[24] at FF_X43_Y8_N55
--register power-up is low

AB1_minAngleCount[24] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][24],  ,  , VCC);


--AB1L463 is nios_system:u0|servo_controller:servo_controller_0|angleCount[24]~26 at LABCELL_X43_Y8_N0
AB1L463 = ( Z1_r_sync_rst & ( AB1_minAngleCount[24] ) ) # ( !Z1_r_sync_rst & ( !AB1L462 $ (!AB1L465Q) ) );


--AB1L457Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[22]~_emulated at FF_X47_Y6_N17
--register power-up is low

AB1L457Q = DFFEAS(AB1L456, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[22] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[22] at FF_X47_Y6_N56
--register power-up is low

AB1_minAngleCount[22] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][22],  ,  , VCC);


--AB1L455 is nios_system:u0|servo_controller:servo_controller_0|angleCount[22]~34 at MLABCELL_X47_Y6_N12
AB1L455 = ( AB1L457Q & ( (!Z1_r_sync_rst & (!AB1L454)) # (Z1_r_sync_rst & ((AB1_minAngleCount[22]))) ) ) # ( !AB1L457Q & ( (!Z1_r_sync_rst & (AB1L454)) # (Z1_r_sync_rst & ((AB1_minAngleCount[22]))) ) );


--AB1L409Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[11]~_emulated at FF_X48_Y9_N38
--register power-up is low

AB1L409Q = DFFEAS(AB1L408, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[11] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[11] at FF_X48_Y9_N35
--register power-up is low

AB1_minAngleCount[11] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][11],  ,  , VCC);


--AB1L407 is nios_system:u0|servo_controller:servo_controller_0|angleCount[11]~78 at LABCELL_X48_Y9_N39
AB1L407 = ( AB1_minAngleCount[11] & ( (!AB1L406 $ (!AB1L409Q)) # (Z1_r_sync_rst) ) ) # ( !AB1_minAngleCount[11] & ( (!Z1_r_sync_rst & (!AB1L406 $ (!AB1L409Q))) ) );


--AB1L425Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[14]~_emulated at FF_X47_Y9_N50
--register power-up is low

AB1L425Q = DFFEAS(AB1L424, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[14] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[14] at FF_X47_Y9_N7
--register power-up is low

AB1_minAngleCount[14] = DFFEAS(AB1L734, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L423 is nios_system:u0|servo_controller:servo_controller_0|angleCount[14]~66 at MLABCELL_X47_Y9_N15
AB1L423 = ( AB1L425Q & ( (!Z1_r_sync_rst & ((!AB1L422))) # (Z1_r_sync_rst & (!AB1_minAngleCount[14])) ) ) # ( !AB1L425Q & ( (!Z1_r_sync_rst & ((AB1L422))) # (Z1_r_sync_rst & (!AB1_minAngleCount[14])) ) );


--AB1L421Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[13]~_emulated at FF_X48_Y10_N55
--register power-up is low

AB1L421Q = DFFEAS(AB1L416, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[13] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[13] at FF_X48_Y10_N5
--register power-up is low

AB1_minAngleCount[13] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][13],  ,  , VCC);


--AB1L415 is nios_system:u0|servo_controller:servo_controller_0|angleCount[13]~70 at LABCELL_X48_Y10_N57
AB1L415 = ( Z1_r_sync_rst & ( AB1_minAngleCount[13] ) ) # ( !Z1_r_sync_rst & ( !AB1L414 $ (!AB1L421Q) ) );


--AB1L413Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[12]~_emulated at FF_X48_Y10_N38
--register power-up is low

AB1L413Q = DFFEAS(AB1L412, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[12] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[12] at FF_X51_Y8_N10
--register power-up is low

AB1_minAngleCount[12] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][12],  ,  , VCC);


--AB1L411 is nios_system:u0|servo_controller:servo_controller_0|angleCount[12]~74 at LABCELL_X48_Y10_N51
AB1L411 = ( AB1_minAngleCount[12] & ( (!AB1L410 $ (!AB1L413Q)) # (Z1_r_sync_rst) ) ) # ( !AB1_minAngleCount[12] & ( (!Z1_r_sync_rst & (!AB1L410 $ (!AB1L413Q))) ) );


--AB1L405Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[10]~_emulated at FF_X48_Y9_N49
--register power-up is low

AB1L405Q = DFFEAS(AB1L404, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[10] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[10] at FF_X48_Y9_N59
--register power-up is low

AB1_minAngleCount[10] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][10],  ,  , VCC);


--AB1L403 is nios_system:u0|servo_controller:servo_controller_0|angleCount[10]~82 at LABCELL_X48_Y9_N15
AB1L403 = ( AB1L728Q & ( (!AB1L402 $ (!AB1L405Q)) # (Z1_r_sync_rst) ) ) # ( !AB1L728Q & ( (!Z1_r_sync_rst & (!AB1L402 $ (!AB1L405Q))) ) );


--AB1L401Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[9]~_emulated at FF_X48_Y9_N53
--register power-up is low

AB1L401Q = DFFEAS(AB1L400, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[9] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[9] at FF_X48_Y9_N22
--register power-up is low

AB1_minAngleCount[9] = DFFEAS(AB1L726, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L399 is nios_system:u0|servo_controller:servo_controller_0|angleCount[9]~86 at LABCELL_X48_Y9_N27
AB1L399 = ( AB1L398 & ( (!Z1_r_sync_rst & (!AB1L401Q)) # (Z1_r_sync_rst & ((!AB1_minAngleCount[9]))) ) ) # ( !AB1L398 & ( (!Z1_r_sync_rst & (AB1L401Q)) # (Z1_r_sync_rst & ((!AB1_minAngleCount[9]))) ) );


--AB1L397Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[8]~_emulated at FF_X50_Y9_N17
--register power-up is low

AB1L397Q = DFFEAS(AB1L396, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[8] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[8] at FF_X50_Y9_N55
--register power-up is low

AB1_minAngleCount[8] = DFFEAS(AB1L724, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L395 is nios_system:u0|servo_controller:servo_controller_0|angleCount[8]~90 at LABCELL_X50_Y9_N3
AB1L395 = ( AB1L397Q & ( (!Z1_r_sync_rst & (!AB1L394)) # (Z1_r_sync_rst & ((!AB1_minAngleCount[8]))) ) ) # ( !AB1L397Q & ( (!Z1_r_sync_rst & (AB1L394)) # (Z1_r_sync_rst & ((!AB1_minAngleCount[8]))) ) );


--AB1L377Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[3]~_emulated at FF_X50_Y9_N19
--register power-up is low

AB1L377Q = DFFEAS(AB1L376, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[3] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[3] at FF_X50_Y9_N53
--register power-up is low

AB1_minAngleCount[3] = DFFEAS(AB1L716, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L375 is nios_system:u0|servo_controller:servo_controller_0|angleCount[3]~110 at LABCELL_X50_Y9_N21
AB1L375 = ( AB1_minAngleCount[3] & ( (!Z1_r_sync_rst & (!AB1L374 $ (!AB1L377Q))) ) ) # ( !AB1_minAngleCount[3] & ( (!AB1L374 $ (!AB1L377Q)) # (Z1_r_sync_rst) ) );


--AB1L373Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[2]~_emulated at FF_X51_Y8_N38
--register power-up is low

AB1L373Q = DFFEAS(AB1L372, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L420,  ,  ,  ,  );


--AB1_minAngleCount[2] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[2] at FF_X51_Y8_N58
--register power-up is low

AB1_minAngleCount[2] = DFFEAS(AB1L713, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L371 is nios_system:u0|servo_controller:servo_controller_0|angleCount[2]~114 at LABCELL_X51_Y8_N39
AB1L371 = ( AB1L370 & ( (!Z1_r_sync_rst & ((!AB1L373Q))) # (Z1_r_sync_rst & (!AB1_minAngleCount[2])) ) ) # ( !AB1L370 & ( (!Z1_r_sync_rst & ((AB1L373Q))) # (Z1_r_sync_rst & (!AB1_minAngleCount[2])) ) );


--AB1L369Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[1]~_emulated at FF_X51_Y7_N37
--register power-up is low

AB1L369Q = DFFEAS(AB1L368, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L420,  ,  ,  ,  );


--AB1_minAngleCount[1] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[1] at FF_X53_Y7_N37
--register power-up is low

AB1_minAngleCount[1] = DFFEAS(AB1L711, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L367 is nios_system:u0|servo_controller:servo_controller_0|angleCount[1]~118 at LABCELL_X51_Y7_N9
AB1L367 = ( AB1_minAngleCount[1] & ( (!Z1_r_sync_rst & (!AB1L366 $ (!AB1L369Q))) ) ) # ( !AB1_minAngleCount[1] & ( (!AB1L366 $ (!AB1L369Q)) # (Z1_r_sync_rst) ) );


--AB1L365Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[0]~_emulated at FF_X51_Y8_N25
--register power-up is low

AB1L365Q = DFFEAS(AB1L364, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L420,  ,  ,  ,  );


--AB1_minAngleCount[0] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[0] at FF_X52_Y8_N17
--register power-up is low

AB1_minAngleCount[0] = DFFEAS(AB1L708, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L363 is nios_system:u0|servo_controller:servo_controller_0|angleCount[0]~122 at LABCELL_X51_Y8_N27
AB1L363 = ( Z1_r_sync_rst & ( !AB1L709Q ) ) # ( !Z1_r_sync_rst & ( !AB1L362 $ (!AB1L365Q) ) );


--AB1L385Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[5]~_emulated at FF_X53_Y8_N50
--register power-up is low

AB1L385Q = DFFEAS(AB1L384, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[5] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[5] at FF_X53_Y8_N5
--register power-up is low

AB1_minAngleCount[5] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][5],  ,  , VCC);


--AB1L383 is nios_system:u0|servo_controller:servo_controller_0|angleCount[5]~102 at LABCELL_X53_Y8_N51
AB1L383 = ( AB1L385Q & ( (!Z1_r_sync_rst & (!AB1L382)) # (Z1_r_sync_rst & ((AB1_minAngleCount[5]))) ) ) # ( !AB1L385Q & ( (!Z1_r_sync_rst & (AB1L382)) # (Z1_r_sync_rst & ((AB1_minAngleCount[5]))) ) );


--AB1L393Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[7]~_emulated at FF_X46_Y7_N13
--register power-up is low

AB1L393Q = DFFEAS(AB1L392, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[7] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[7] at FF_X51_Y8_N16
--register power-up is low

AB1_minAngleCount[7] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][7],  ,  , VCC);


--AB1L391 is nios_system:u0|servo_controller:servo_controller_0|angleCount[7]~94 at MLABCELL_X47_Y8_N12
AB1L391 = ( AB1_minAngleCount[7] & ( (!AB1L393Q $ (!AB1L390)) # (Z1_r_sync_rst) ) ) # ( !AB1_minAngleCount[7] & ( (!Z1_r_sync_rst & (!AB1L393Q $ (!AB1L390))) ) );


--AB1L389Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[6]~_emulated at FF_X45_Y7_N40
--register power-up is low

AB1L389Q = DFFEAS(AB1L388, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[6] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[6] at FF_X52_Y8_N46
--register power-up is low

AB1_minAngleCount[6] = DFFEAS(AB1L721, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L387 is nios_system:u0|servo_controller:servo_controller_0|angleCount[6]~98 at MLABCELL_X47_Y8_N21
AB1L387 = ( AB1L386 & ( (!Z1_r_sync_rst & ((!AB1L389Q))) # (Z1_r_sync_rst & (!AB1_minAngleCount[6])) ) ) # ( !AB1L386 & ( (!Z1_r_sync_rst & ((AB1L389Q))) # (Z1_r_sync_rst & (!AB1_minAngleCount[6])) ) );


--AB1L381Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[4]~_emulated at FF_X53_Y8_N14
--register power-up is low

AB1L381Q = DFFEAS(AB1L380, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[4] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[4] at FF_X52_Y8_N43
--register power-up is low

AB1_minAngleCount[4] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][4],  ,  , VCC);


--AB1L379 is nios_system:u0|servo_controller:servo_controller_0|angleCount[4]~106 at LABCELL_X53_Y8_N9
AB1L379 = ( AB1L381Q & ( (!Z1_r_sync_rst & ((!AB1L378))) # (Z1_r_sync_rst & (AB1_minAngleCount[4])) ) ) # ( !AB1L381Q & ( (!Z1_r_sync_rst & ((AB1L378))) # (Z1_r_sync_rst & (AB1_minAngleCount[4])) ) );


--AB1L453Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[21]~_emulated at FF_X47_Y6_N28
--register power-up is low

AB1L453Q = DFFEAS(AB1L452, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[21] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[21] at FF_X43_Y7_N5
--register power-up is low

AB1_minAngleCount[21] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][21],  ,  , VCC);


--AB1L451 is nios_system:u0|servo_controller:servo_controller_0|angleCount[21]~38 at MLABCELL_X47_Y6_N24
AB1L451 = ( AB1L453Q & ( (!Z1_r_sync_rst & (!AB1L450)) # (Z1_r_sync_rst & ((AB1L744Q))) ) ) # ( !AB1L453Q & ( (!Z1_r_sync_rst & (AB1L450)) # (Z1_r_sync_rst & ((AB1L744Q))) ) );


--AB1L449Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[20]~_emulated at FF_X43_Y7_N43
--register power-up is low

AB1L449Q = DFFEAS(AB1L448, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[20] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[20] at FF_X43_Y7_N53
--register power-up is low

AB1_minAngleCount[20] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][20],  ,  , VCC);


--AB1L447 is nios_system:u0|servo_controller:servo_controller_0|angleCount[20]~42 at LABCELL_X43_Y7_N45
AB1L447 = ( AB1_minAngleCount[20] & ( (!AB1L446 $ (!AB1L449Q)) # (Z1_r_sync_rst) ) ) # ( !AB1_minAngleCount[20] & ( (!Z1_r_sync_rst & (!AB1L446 $ (!AB1L449Q))) ) );


--AB1L445Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[19]~_emulated at FF_X43_Y7_N20
--register power-up is low

AB1L445Q = DFFEAS(AB1L444, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[19] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[19] at FF_X47_Y6_N46
--register power-up is low

AB1_minAngleCount[19] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][19],  ,  , VCC);


--AB1L443 is nios_system:u0|servo_controller:servo_controller_0|angleCount[19]~46 at LABCELL_X43_Y7_N27
AB1L443 = ( AB1L442 & ( (!Z1_r_sync_rst & (!AB1L445Q)) # (Z1_r_sync_rst & ((AB1_minAngleCount[19]))) ) ) # ( !AB1L442 & ( (!Z1_r_sync_rst & (AB1L445Q)) # (Z1_r_sync_rst & ((AB1_minAngleCount[19]))) ) );


--AB1L441Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[18]~_emulated at FF_X45_Y7_N32
--register power-up is low

AB1L441Q = DFFEAS(AB1L440, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[18] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[18] at FF_X45_Y7_N28
--register power-up is low

AB1_minAngleCount[18] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][18],  ,  , VCC);


--AB1L439 is nios_system:u0|servo_controller:servo_controller_0|angleCount[18]~50 at LABCELL_X45_Y7_N33
AB1L439 = ( AB1_minAngleCount[18] & ( (!AB1L438 $ (!AB1L441Q)) # (Z1_r_sync_rst) ) ) # ( !AB1_minAngleCount[18] & ( (!Z1_r_sync_rst & (!AB1L438 $ (!AB1L441Q))) ) );


--AB1L433Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[16]~_emulated at FF_X43_Y7_N22
--register power-up is low

AB1L433Q = DFFEAS(AB1L432, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[16] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[16] at FF_X47_Y7_N38
--register power-up is low

AB1_minAngleCount[16] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][16],  ,  , VCC);


--AB1L431 is nios_system:u0|servo_controller:servo_controller_0|angleCount[16]~58 at LABCELL_X43_Y7_N9
AB1L431 = ( AB1L433Q & ( (!Z1_r_sync_rst & ((!AB1L430))) # (Z1_r_sync_rst & (AB1_minAngleCount[16])) ) ) # ( !AB1L433Q & ( (!Z1_r_sync_rst & ((AB1L430))) # (Z1_r_sync_rst & (AB1_minAngleCount[16])) ) );


--AB1L437Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[17]~_emulated at FF_X46_Y7_N56
--register power-up is low

AB1L437Q = DFFEAS(AB1L436, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[17] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[17] at FF_X46_Y7_N40
--register power-up is low

AB1_minAngleCount[17] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][17],  ,  , VCC);


--AB1L435 is nios_system:u0|servo_controller:servo_controller_0|angleCount[17]~54 at LABCELL_X46_Y7_N15
AB1L435 = ( AB1_minAngleCount[17] & ( (!AB1L434 $ (!AB1L437Q)) # (Z1_r_sync_rst) ) ) # ( !AB1_minAngleCount[17] & ( (!Z1_r_sync_rst & (!AB1L434 $ (!AB1L437Q))) ) );


--AB1L429Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[15]~_emulated at FF_X46_Y7_N59
--register power-up is low

AB1L429Q = DFFEAS(AB1L428, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[15] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[15] at FF_X45_Y7_N46
--register power-up is low

AB1_minAngleCount[15] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1L736,  ,  , VCC);


--AB1L427 is nios_system:u0|servo_controller:servo_controller_0|angleCount[15]~62 at LABCELL_X46_Y7_N21
AB1L427 = ( AB1_minAngleCount[15] & ( (!Z1_r_sync_rst & (!AB1L426 $ (!AB1L429Q))) ) ) # ( !AB1_minAngleCount[15] & ( (!AB1L426 $ (!AB1L429Q)) # (Z1_r_sync_rst) ) );


--AB1_current_state.SW_RIGHT is nios_system:u0|servo_controller:servo_controller_0|current_state.SW_RIGHT at FF_X51_Y7_N53
--register power-up is low

AB1_current_state.SW_RIGHT = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_next_state.SW_RIGHT,  ,  , VCC);


--AB1_current_state.SW_LEFT is nios_system:u0|servo_controller:servo_controller_0|current_state.SW_LEFT at FF_X51_Y7_N29
--register power-up is low

AB1_current_state.SW_LEFT = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1_next_state.SW_LEFT,  ,  , VCC);


--AB1L862 is nios_system:u0|servo_controller:servo_controller_0|Selector5~0 at LABCELL_X51_Y7_N24
AB1L862 = ( AB1_angleCount[31] & ( AB1_current_state.SW_RIGHT & ( ((!AB1L547) # ((!AB1_current_state.SW_LEFT & AB1L130))) # (AB1L246) ) ) ) # ( !AB1_angleCount[31] & ( AB1_current_state.SW_RIGHT & ( (AB1L547 & (((!AB1_current_state.SW_LEFT & AB1L130)) # (AB1L246))) ) ) ) # ( AB1_angleCount[31] & ( !AB1_current_state.SW_RIGHT & ( (!AB1_current_state.SW_LEFT & ((!AB1L547) # (AB1L130))) ) ) ) # ( !AB1_angleCount[31] & ( !AB1_current_state.SW_RIGHT & ( (AB1L547 & (!AB1_current_state.SW_LEFT & AB1L130)) ) ) );


--AB1L493Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[30]~_emulated at FF_X46_Y7_N25
--register power-up is low

AB1L493Q = DFFEAS(AB1L491, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[30] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[30] at FF_X46_Y7_N46
--register power-up is low

AB1_minAngleCount[30] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][30],  ,  , VCC);


--AB1L490 is nios_system:u0|servo_controller:servo_controller_0|angleCount[30]~2 at MLABCELL_X47_Y7_N42
AB1L490 = ( AB1L493Q & ( (!Z1_r_sync_rst & ((!AB1L489))) # (Z1_r_sync_rst & (AB1_minAngleCount[30])) ) ) # ( !AB1L493Q & ( (!Z1_r_sync_rst & ((AB1L489))) # (Z1_r_sync_rst & (AB1_minAngleCount[30])) ) );


--AB1L488Q is nios_system:u0|servo_controller:servo_controller_0|angleCount[29]~_emulated at FF_X46_Y7_N1
--register power-up is low

AB1L488Q = DFFEAS(AB1L486, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L419,  ,  ,  ,  );


--AB1_minAngleCount[29] is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[29] at FF_X46_Y7_N10
--register power-up is low

AB1_minAngleCount[29] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][29],  ,  , VCC);


--AB1L485 is nios_system:u0|servo_controller:servo_controller_0|angleCount[29]~6 at MLABCELL_X47_Y7_N3
AB1L485 = ( AB1L488Q & ( (!Z1_r_sync_rst & ((!AB1L484))) # (Z1_r_sync_rst & (AB1_minAngleCount[29])) ) ) # ( !AB1L488Q & ( (!Z1_r_sync_rst & ((AB1L484))) # (Z1_r_sync_rst & (AB1_minAngleCount[29])) ) );


--Z1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X42_Y7_N8
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[4] = DFFEAS(Z1L11, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X42_Y7_N53
--register power-up is low

Z1_r_sync_rst_chain[1] = DFFEAS(Z1L20, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0 at LABCELL_X42_Y7_N48
Z1L1 = ( Z1_altera_reset_synchronizer_int_chain[4] ) # ( !Z1_altera_reset_synchronizer_int_chain[4] & ( (!Z1_r_sync_rst_chain[1] & Z1_r_sync_rst) ) );


--SC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X62_Y7_N4
--register power-up is low

SC1_d_read = DFFEAS(SC1_d_read_nxt, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X62_Y7_N19
--register power-up is low

AC1_read_accepted = DFFEAS(AC1L6, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|cp_valid~0 at LABCELL_X61_Y7_N0
ZB1L1 = ( SC1_d_read & ( (DB1_rst1 & ((!AC1_read_accepted) # ((SC1_d_write & !AC1_write_accepted)))) ) ) # ( !SC1_d_read & ( (SC1_d_write & (DB1_rst1 & !AC1_write_accepted)) ) );


--WB13L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|m0_write~1 at LABCELL_X61_Y7_N3
WB13L2 = ( !AC1L12Q & ( (SC1_d_write & DB1_rst1) ) );


--YB8L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~0 at LABCELL_X60_Y8_N51
YB8L15 = ( ZB1L1 & ( (S1L2 & ((!YB8_wait_latency_counter[0] & ((YB8_wait_latency_counter[1]))) # (YB8_wait_latency_counter[0] & (WB13L2 & !YB8_wait_latency_counter[1])))) ) );


--YB8L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter~1 at LABCELL_X60_Y8_N21
YB8L16 = ( !YB8_wait_latency_counter[0] & ( ZB1L1 & ( (S1L2 & ((!WB13L2) # (YB8_wait_latency_counter[1]))) ) ) );


--SC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X73_Y5_N38
--register power-up is low

SC1_E_new_inst = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_R_valid,  ,  , VCC);


--YB8_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg[0] at FF_X60_Y8_N38
--register power-up is low

YB8_read_latency_shift_reg[0] = DFFEAS(YB8L11, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X55_Y7_N46
--register power-up is low

YB4_read_latency_shift_reg[0] = DFFEAS(YB4L45, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74] at FF_X48_Y5_N32
--register power-up is low

XB4_mem[0][74] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , XB4L11, XB4L14,  ,  , VCC);


--XB4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56] at FF_X48_Y5_N35
--register power-up is low

XB4_mem[0][56] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , XB4L11, XB4L15,  ,  , VCC);


--TB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X48_Y5_N30
TB2L1 = (YB4_read_latency_shift_reg[0] & ((!XB4_mem[0][56]) # (!XB4_mem[0][74])));


--YB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X57_Y7_N53
--register power-up is low

YB5_read_latency_shift_reg[0] = DFFEAS(YB5L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB5_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] at FF_X57_Y7_N11
--register power-up is low

XB5_mem[0][74] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , XB5L12, XB5L15,  ,  , VCC);


--XB5_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56] at FF_X57_Y7_N8
--register power-up is low

XB5_mem[0][56] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , XB5L12, XB5L16,  ,  , VCC);


--TB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0 at LABCELL_X57_Y7_N9
TB3L1 = ( XB5_mem[0][56] & ( (YB5_read_latency_shift_reg[0] & !XB5_mem[0][74]) ) ) # ( !XB5_mem[0][56] & ( YB5_read_latency_shift_reg[0] ) );


--YB9_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|read_latency_shift_reg[0] at FF_X59_Y8_N13
--register power-up is low

YB9_read_latency_shift_reg[0] = DFFEAS(YB9L12, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB10_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|read_latency_shift_reg[0] at FF_X57_Y7_N13
--register power-up is low

YB10_read_latency_shift_reg[0] = DFFEAS(YB10L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB11_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|read_latency_shift_reg[0] at FF_X62_Y7_N14
--register power-up is low

YB11_read_latency_shift_reg[0] = DFFEAS(YB11L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB12_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|read_latency_shift_reg[0] at FF_X60_Y7_N43
--register power-up is low

YB12_read_latency_shift_reg[0] = DFFEAS(YB12L12, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB13_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|read_latency_shift_reg[0] at FF_X60_Y8_N44
--register power-up is low

YB13_read_latency_shift_reg[0] = DFFEAS(YB13L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at MLABCELL_X65_Y8_N51
GC1L2 = ( !YB10_read_latency_shift_reg[0] & ( (!YB13L12Q & (!YB12_read_latency_shift_reg[0] & (!YB9_read_latency_shift_reg[0] & !YB11L12Q))) ) );


--YB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X56_Y5_N28
--register power-up is low

YB1_read_latency_shift_reg[0] = DFFEAS(YB1L35, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:servo_controller_0_avalon_slave_0_translator|read_latency_shift_reg[0] at FF_X61_Y6_N50
--register power-up is low

YB2_read_latency_shift_reg[0] = DFFEAS(YB2L8, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X57_Y6_N23
--register power-up is low

YB3_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SB1L8,  ,  , VCC);


--YB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0] at FF_X53_Y4_N19
--register power-up is low

YB6_read_latency_shift_reg[0] = DFFEAS(YB6L12, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|read_latency_shift_reg[0] at FF_X62_Y8_N19
--register power-up is low

YB7_read_latency_shift_reg[0] = DFFEAS(YB7L9, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1 at LABCELL_X57_Y6_N27
GC1L3 = ( !YB2_read_latency_shift_reg[0] & ( (!YB3_read_latency_shift_reg[0] & (!YB1_read_latency_shift_reg[0] & (!YB7_read_latency_shift_reg[0] & !YB6_read_latency_shift_reg[0]))) ) );


--GC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X63_Y8_N24
GC1_WideOr1 = ( !TB3L1 & ( GC1L3 & ( (GC1L2 & (!TB2L1 & !YB8_read_latency_shift_reg[0])) ) ) );


--AC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X61_Y7_N43
--register power-up is low

AC1_end_begintransfer = DFFEAS(AC1L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB12L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|write~0 at LABCELL_X60_Y7_N12
XB12L6 = ( WB13L2 & ( (WB12L1 & (!YB12_wait_latency_counter[1] & !YB12_wait_latency_counter[0])) ) ) # ( !WB13L2 & ( (WB12L1 & (!YB12_wait_latency_counter[1] & YB12_wait_latency_counter[0])) ) );


--BC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X61_Y6_N51
BC1L16 = ( !SC1_W_alu_result[4] & ( (BC1L3 & (SC1_W_alu_result[7] & (BC1L1 & BC1L5))) ) );


--V1L11 is nios_system:u0|nios_system_keys:keys|edge_capture_wr_strobe~0 at LABCELL_X61_Y6_N45
V1L11 = ( SC1_d_write & ( (SC1_W_alu_result[3] & !AC1L12Q) ) );


--XB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:servo_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] at FF_X61_Y6_N1
--register power-up is low

XB2_mem_used[1] = DFFEAS(XB2L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:servo_controller_0_avalon_slave_0_translator|wait_latency_counter[1] at FF_X61_Y6_N7
--register power-up is low

YB2_wait_latency_counter[1] = DFFEAS(YB2L12, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:servo_controller_0_avalon_slave_0_translator|wait_latency_counter[0] at FF_X61_Y6_N43
--register power-up is low

YB2_wait_latency_counter[0] = DFFEAS(YB2L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:servo_controller_0_avalon_slave_0_agent_rsp_fifo|write~0 at LABCELL_X61_Y6_N36
XB2L6 = ( !XB2_mem_used[1] & ( BC1L16 & ( (V1L11 & (!YB2_wait_latency_counter[1] & (!YB2_wait_latency_counter[0] $ (!WB13L2)))) ) ) );


--SB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at MLABCELL_X59_Y8_N9
SB1L1 = ( !YB9_wait_latency_counter[1] & ( (WB9L1 & (!YB9_wait_latency_counter[0] $ (!WB13L2))) ) );


--XB10L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|write~0 at LABCELL_X63_Y7_N42
XB10L6 = ( WB13L2 & ( (!XB10_mem_used[1] & (BC1L8 & (!YB10_wait_latency_counter[0] & !YB10_wait_latency_counter[1]))) ) ) # ( !WB13L2 & ( (!XB10_mem_used[1] & (BC1L8 & (YB10_wait_latency_counter[0] & !YB10_wait_latency_counter[1]))) ) );


--XB11L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|write~0 at LABCELL_X62_Y7_N27
XB11L6 = ( !YB11L17Q & ( (!XB11_mem_used[1] & (BC1L7 & (!YB11_wait_latency_counter[0] $ (!WB13L2)))) ) );


--BC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal12~0 at LABCELL_X64_Y7_N39
BC1L14 = ( !SC1_W_alu_result[3] & ( SC1_W_alu_result[7] & ( SC1_W_alu_result[4] ) ) );


--BC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal12~1 at MLABCELL_X59_Y7_N9
BC1L15 = ( BC1L5 & ( (BC1L3 & (BC1L1 & BC1L14)) ) );


--BC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at MLABCELL_X59_Y7_N51
BC1L17 = ( V1L11 & ( BC1L5 & ( (BC1L3 & (SC1_W_alu_result[7] & (BC1L1 & !SC1_W_alu_result[4]))) ) ) );


--BC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2 at LABCELL_X62_Y7_N6
BC1L18 = ( !AC1_read_accepted & ( (SC1_W_alu_result[6] & SC1_d_read) ) );


--BC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~3 at MLABCELL_X59_Y7_N54
BC1L19 = ( BC1L3 & ( BC1L18 & ( (SC1_W_alu_result[4] & (BC1L1 & (SC1_W_alu_result[5] & !SC1_W_alu_result[7]))) ) ) );


--BC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~4 at MLABCELL_X59_Y6_N57
BC1L20 = ( SC1_d_read & ( (!SC1_W_alu_result[3] & !AC1_read_accepted) ) );


--BC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[3]~0 at MLABCELL_X59_Y7_N12
BC1L22 = ( SC1_W_alu_result[7] & ( BC1L20 & ( (BC1L3 & (BC1L1 & (BC1L5 & !SC1_W_alu_result[4]))) ) ) ) # ( !SC1_W_alu_result[7] & ( BC1L20 & ( (BC1L3 & (BC1L1 & BC1L5)) ) ) ) # ( !SC1_W_alu_result[7] & ( !BC1L20 & ( (BC1L3 & (BC1L1 & BC1L5)) ) ) );


--BC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[3]~1 at MLABCELL_X59_Y7_N30
BC1L23 = ( !SC1_W_alu_result[7] & ( SC1_W_alu_result[5] & ( (BC1L3 & (BC1L1 & ((!SC1_W_alu_result[6]) # (!SC1_W_alu_result[4])))) ) ) ) # ( !SC1_W_alu_result[7] & ( !SC1_W_alu_result[5] & ( (BC1L3 & (BC1L1 & SC1_W_alu_result[6])) ) ) );


--BC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[3]~2 at LABCELL_X57_Y7_N18
BC1L24 = ( !BC1L15 & ( (!BC1L22 & (!BC1L23 & (!BC1L17 & !BC1L19))) ) );


--XB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X57_Y7_N25
--register power-up is low

XB5_mem_used[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , XB5L13,  ,  , VCC);


--VB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0] at FF_X56_Y7_N20
--register power-up is low

VB2_saved_grant[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , VB2L60, KC2L2,  ,  , VCC);


--BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1 at MLABCELL_X72_Y5_N12
BC1L2 = ( SC1_W_alu_result[15] & ( SC1_W_alu_result[14] ) ) # ( !SC1_W_alu_result[15] & ( SC1_W_alu_result[14] ) ) # ( SC1_W_alu_result[15] & ( !SC1_W_alu_result[14] ) ) # ( !SC1_W_alu_result[15] & ( !SC1_W_alu_result[14] & ( (((!SC1_W_alu_result[16]) # (!SC1_W_alu_result[11])) # (SC1_W_alu_result[13])) # (SC1_W_alu_result[12]) ) ) );


--SB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X56_Y7_N48
SB1L2 = ( BC1L2 & ( (VB2_saved_grant[0] & !XB5_mem_used[1]) ) );


--SB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at LABCELL_X61_Y7_N30
SB1L3 = ( !XB10L6 & ( SB1L2 & ( (!BC1L24 & (!XB2L6 & (!XB11L6 & !SB1L1))) ) ) ) # ( !XB10L6 & ( !SB1L2 & ( (!XB2L6 & (!XB11L6 & !SB1L1)) ) ) );


--BC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal7~1 at MLABCELL_X59_Y7_N27
BC1L12 = ( BC1L1 & ( (BC1L11 & (BC1L3 & (SC1_W_alu_result[4] & !SC1_W_alu_result[7]))) ) );


--XB8L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|write~0 at LABCELL_X60_Y8_N24
XB8L6 = ( BC1L12 & ( (!YB8_wait_latency_counter[1] & (!XB8_mem_used[1] & (!WB13L2 $ (!YB8_wait_latency_counter[0])))) ) );


--XB13L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|write~0 at LABCELL_X60_Y8_N27
XB13L6 = ( YB13_wait_latency_counter[0] & ( (!WB13L2 & (!YB13_wait_latency_counter[1] & WB13L1)) ) ) # ( !YB13_wait_latency_counter[0] & ( (WB13L2 & (!YB13_wait_latency_counter[1] & WB13L1)) ) );


--YB7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|wait_latency_counter[0] at FF_X62_Y8_N17
--register power-up is low

YB7_wait_latency_counter[0] = DFFEAS(YB7L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~0 at MLABCELL_X59_Y7_N36
BC1L13 = ( !SC1_W_alu_result[4] & ( SC1_W_alu_result[6] & ( (SC1_W_alu_result[5] & (BC1L1 & (BC1L3 & !SC1_W_alu_result[7]))) ) ) );


--XB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem_used[1] at FF_X62_Y8_N8
--register power-up is low

XB7_mem_used[1] = DFFEAS(XB7L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|m0_write~0 at LABCELL_X62_Y8_N51
WB7L1 = ( !XB7_mem_used[1] & ( BC1L13 ) );


--YB7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|wait_latency_counter[1] at FF_X62_Y8_N14
--register power-up is low

YB7_wait_latency_counter[1] = DFFEAS(YB7L14, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3 at LABCELL_X62_Y8_N42
SB1L4 = ( !XB13L6 & ( YB7_wait_latency_counter[0] & ( (!XB8L6 & ((!WB7L1) # ((WB13L2) # (YB7_wait_latency_counter[1])))) ) ) ) # ( !XB13L6 & ( !YB7_wait_latency_counter[0] & ( (!XB8L6 & ((!WB7L1) # ((!WB13L2) # (YB7_wait_latency_counter[1])))) ) ) );


--U1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X56_Y5_N58
--register power-up is low

U1_av_waitrequest = DFFEAS(U1L68, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X60_Y7_N8
--register power-up is low

XB1_mem_used[1] = DFFEAS(XB1L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X56_Y5_N6
U1L67 = ( BC1L3 & ( !XB1_mem_used[1] & ( (BC1L14 & (BC1L1 & BC1L5)) ) ) );


--XB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X57_Y6_N56
--register power-up is low

XB3_mem_used[1] = DFFEAS(XB3L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X57_Y6_N2
--register power-up is low

YB3_wait_latency_counter[1] = DFFEAS(YB3L12, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X57_Y6_N5
--register power-up is low

YB3_wait_latency_counter[0] = DFFEAS(YB3L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~5 at MLABCELL_X59_Y7_N48
BC1L21 = ( BC1L20 & ( BC1L5 & ( (BC1L3 & (SC1_W_alu_result[7] & (!SC1_W_alu_result[4] & BC1L1))) ) ) );


--SB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X57_Y6_N6
SB1L8 = ( YB3_wait_latency_counter[0] & ( DB1_rst1 & ( (!XB3_mem_used[1] & (!WB13L2 & (BC1L21 & !YB3_wait_latency_counter[1]))) ) ) ) # ( !YB3_wait_latency_counter[0] & ( DB1_rst1 & ( (!XB3_mem_used[1] & (WB13L2 & (BC1L21 & !YB3_wait_latency_counter[1]))) ) ) );


--XB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1] at FF_X53_Y4_N38
--register power-up is low

XB6_mem_used[1] = DFFEAS(XB6L5, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1] at FF_X53_Y4_N56
--register power-up is low

YB6_wait_latency_counter[1] = DFFEAS(YB6L17, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0] at FF_X53_Y4_N17
--register power-up is low

YB6_wait_latency_counter[0] = DFFEAS(YB6L18, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X53_Y4_N42
SB1L9 = ( BC1L19 & ( DB1_rst1 & ( (!XB6_mem_used[1] & (!YB6_wait_latency_counter[1] & (!YB6_wait_latency_counter[0] $ (!WB13L2)))) ) ) );


--VB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0] at FF_X55_Y7_N2
--register power-up is low

VB1_saved_grant[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , VB1L55, KC1L2,  ,  , VCC);


--LD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X48_Y5_N40
--register power-up is low

LD1_waitrequest = DFFEAS(LD1L193, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--XB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X48_Y5_N55
--register power-up is low

XB4_mem_used[1] = DFFEAS(XB4L12, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X48_Y6_N51
SB1L10 = ( !BC1L2 & ( (!XB4_mem_used[1] & (!LD1_waitrequest & VB1_saved_grant[0])) ) );


--SB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4 at LABCELL_X48_Y6_N42
SB1L5 = ( U1L69Q & ( !SB1L9 & ( (!SB1L8 & (!U1L67 & ((!SB1L10) # (!BC1L24)))) ) ) ) # ( !U1L69Q & ( !SB1L9 & ( (!SB1L8 & ((!SB1L10) # (!BC1L24))) ) ) );


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X61_Y7_N36
AC1L1 = ( XB12L6 & ( DB1_rst1 & ( !AC1_end_begintransfer ) ) ) # ( !XB12L6 & ( DB1_rst1 & ( (!AC1_end_begintransfer) # ((SB1L3 & (SB1L4 & SB1L5))) ) ) ) # ( XB12L6 & ( !DB1_rst1 ) ) # ( !XB12L6 & ( !DB1_rst1 ) );


--AC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X61_Y7_N9
AC1L10 = ( SB1L5 & ( (DB1_rst1 & ((!SB1L3) # ((!SB1L4) # (XB12L6)))) ) ) # ( !SB1L5 & ( DB1_rst1 ) );


--AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~1 at LABCELL_X61_Y7_N24
AC1L11 = ( AC1_write_accepted & ( SC1_d_read & ( GC1_WideOr1 ) ) ) # ( !AC1_write_accepted & ( SC1_d_read & ( (GC1_WideOr1 & (SC1_d_write & AC1L10)) ) ) ) # ( AC1_write_accepted & ( !SC1_d_read & ( !SC1_d_write ) ) ) # ( !AC1_write_accepted & ( !SC1_d_read & ( (!AC1_end_begintransfer & (SC1_d_write & AC1L10)) ) ) );


--SC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X64_Y5_N19
--register power-up is low

SC1_R_ctrl_shift_rot = DFFEAS(SC1L250, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X65_Y6_N49
--register power-up is low

SC1_R_ctrl_logic = DFFEAS(SC1L235, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X67_Y6_N7
--register power-up is low

SC1_E_src1[2] = DFFEAS(SC1L732, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X65_Y5_N43
--register power-up is low

SC1_E_src2[2] = DFFEAS(SC1L768, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X68_Y4_N17
--register power-up is low

SC1_R_logic_op[1] = DFFEAS(SC1L306, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X68_Y4_N38
--register power-up is low

SC1_R_logic_op[0] = DFFEAS(SC1L305, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~0 at LABCELL_X74_Y5_N33
SC1L360 = ( SC1_E_src1[2] & ( SC1L731Q & ( (!SC1L729Q) # (!SC1_E_src2[2]) ) ) ) # ( !SC1_E_src1[2] & ( SC1L731Q & ( SC1_E_src2[2] ) ) ) # ( SC1_E_src1[2] & ( !SC1L731Q & ( (SC1L729Q & SC1_E_src2[2]) ) ) ) # ( !SC1_E_src1[2] & ( !SC1L731Q & ( (!SC1L729Q & !SC1_E_src2[2]) ) ) );


--SC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~0 at LABCELL_X67_Y4_N12
SC1L316 = ( SC1_R_ctrl_shift_rot & ( SC1L410Q ) ) # ( !SC1_R_ctrl_shift_rot & ( (!SC1_R_ctrl_logic & ((SC1L62))) # (SC1_R_ctrl_logic & (SC1L360)) ) );


--SC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X62_Y6_N52
--register power-up is low

SC1_R_ctrl_rd_ctl_reg = DFFEAS(SC1_D_op_rdctl, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X62_Y6_N23
--register power-up is low

SC1_R_ctrl_br_cmp = DFFEAS(SC1L211, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X66_Y8_N39
SC1L346 = ( SC1_R_ctrl_rd_ctl_reg ) # ( !SC1_R_ctrl_rd_ctl_reg & ( SC1L698Q ) );


--SC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X70_Y6_N49
--register power-up is low

SC1_E_src1[3] = DFFEAS(SC1L733, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X65_Y5_N40
--register power-up is low

SC1_E_src2[3] = DFFEAS(SC1L769, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~1 at LABCELL_X74_Y5_N51
SC1L361 = ( SC1L729Q & ( (!SC1_E_src2[3] & (SC1_E_src1[3] & SC1L731Q)) # (SC1_E_src2[3] & (!SC1_E_src1[3] $ (!SC1L731Q))) ) ) # ( !SC1L729Q & ( !SC1L731Q $ (((SC1_E_src1[3]) # (SC1_E_src2[3]))) ) );


--SC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~2 at LABCELL_X67_Y4_N9
SC1L317 = ( SC1L66 & ( SC1L361 & ( (!SC1_R_ctrl_shift_rot) # (SC1_E_shift_rot_result[3]) ) ) ) # ( !SC1L66 & ( SC1L361 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[3]))) ) ) ) # ( SC1L66 & ( !SC1L361 & ( (!SC1_R_ctrl_shift_rot & (!SC1_R_ctrl_logic)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[3]))) ) ) ) # ( !SC1L66 & ( !SC1L361 & ( (SC1_R_ctrl_shift_rot & SC1_E_shift_rot_result[3]) ) ) );


--XB8L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|write~1 at LABCELL_X60_Y8_N39
XB8L7 = ( !YB8_wait_latency_counter[1] & ( (BC1L12 & (!YB8_wait_latency_counter[0] $ (((!WB13L2) # (XB8_mem_used[1]))))) ) );


--XB8_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0] at FF_X60_Y8_N5
--register power-up is low

XB8_mem_used[0] = DFFEAS(XB8L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:servo_controller_0_avalon_slave_0_translator|read_latency_shift_reg~0 at LABCELL_X62_Y7_N42
YB2L7 = ( !AC1_read_accepted & ( (SC1_d_read & DB1_rst1) ) );


--XB8L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X60_Y8_N0
XB8L5 = ( XB8L7 & ( (!XB8_mem_used[0] & (((XB8_mem_used[1])))) # (XB8_mem_used[0] & (!YB8_read_latency_shift_reg[0] & ((XB8_mem_used[1]) # (YB2L7)))) ) ) # ( !XB8L7 & ( (XB8_mem_used[1] & ((!YB8_read_latency_shift_reg[0]) # (!XB8_mem_used[0]))) ) );


--SC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X70_Y6_N52
--register power-up is low

SC1_E_src1[4] = DFFEAS(SC1L734, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X65_Y5_N19
--register power-up is low

SC1_E_src2[4] = DFFEAS(SC1L770, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~2 at MLABCELL_X72_Y6_N3
SC1L362 = ( SC1L729Q & ( (!SC1L731Q & (SC1_E_src2[4] & SC1_E_src1[4])) # (SC1L731Q & (!SC1_E_src2[4] $ (!SC1_E_src1[4]))) ) ) # ( !SC1L729Q & ( !SC1L731Q $ (((SC1_E_src1[4]) # (SC1_E_src2[4]))) ) );


--SC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~3 at LABCELL_X71_Y6_N48
SC1L318 = ( SC1_R_ctrl_logic & ( SC1_E_shift_rot_result[4] & ( (SC1L362) # (SC1_R_ctrl_shift_rot) ) ) ) # ( !SC1_R_ctrl_logic & ( SC1_E_shift_rot_result[4] & ( (SC1L70) # (SC1_R_ctrl_shift_rot) ) ) ) # ( SC1_R_ctrl_logic & ( !SC1_E_shift_rot_result[4] & ( (!SC1_R_ctrl_shift_rot & SC1L362) ) ) ) # ( !SC1_R_ctrl_logic & ( !SC1_E_shift_rot_result[4] & ( (!SC1_R_ctrl_shift_rot & SC1L70) ) ) );


--SC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X70_Y6_N31
--register power-up is low

SC1_E_src1[7] = DFFEAS(SC1L737, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~3 at MLABCELL_X72_Y6_N57
SC1L365 = ( SC1_E_src2[7] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[7]))) ) ) # ( !SC1_E_src2[7] & ( (!SC1_E_src1[7] & (!SC1L729Q & !SC1L731Q)) # (SC1_E_src1[7] & ((SC1L731Q))) ) );


--SC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~4 at LABCELL_X71_Y6_N21
SC1L321 = ( SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[7] ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[7] & ( (!SC1_R_ctrl_logic & (SC1L74)) # (SC1_R_ctrl_logic & ((SC1L365))) ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1_E_shift_rot_result[7] & ( (!SC1_R_ctrl_logic & (SC1L74)) # (SC1_R_ctrl_logic & ((SC1L365))) ) ) );


--SC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X67_Y5_N16
--register power-up is low

SC1_E_src1[13] = DFFEAS(SC1L743, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~4 at LABCELL_X74_Y5_N45
SC1L371 = ( SC1_E_src1[13] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src2[13]))) ) ) # ( !SC1_E_src1[13] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src2[13])) # (SC1L731Q & ((SC1_E_src2[13]))) ) );


--SC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~5 at MLABCELL_X72_Y5_N36
SC1L327 = ( SC1_R_ctrl_logic & ( (!SC1_R_ctrl_shift_rot & ((SC1L371))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[13])) ) ) # ( !SC1_R_ctrl_logic & ( (!SC1_R_ctrl_shift_rot & (SC1L78)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[13]))) ) );


--SC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X73_Y5_N31
--register power-up is low

SC1_E_src1[14] = DFFEAS(SC1L744, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~5 at MLABCELL_X72_Y5_N42
SC1L372 = ( SC1_E_src2[14] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[14]))) ) ) # ( !SC1_E_src2[14] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src1[14])) # (SC1L731Q & ((SC1_E_src1[14]))) ) );


--SC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~6 at MLABCELL_X72_Y5_N57
SC1L328 = ( SC1L372 & ( (!SC1_R_ctrl_shift_rot & (((SC1L82)) # (SC1_R_ctrl_logic))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[14])))) ) ) # ( !SC1L372 & ( (!SC1_R_ctrl_shift_rot & (!SC1_R_ctrl_logic & (SC1L82))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[14])))) ) );


--SC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X73_Y5_N35
--register power-up is low

SC1_E_src1[15] = DFFEAS(SC1L745, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~6 at MLABCELL_X72_Y5_N45
SC1L373 = ( SC1L494Q & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src2[15]))) ) ) # ( !SC1L494Q & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src2[15])) # (SC1L731Q & ((SC1_E_src2[15]))) ) );


--SC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~7 at MLABCELL_X72_Y5_N54
SC1L329 = ( SC1L86 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L373)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[15])))) ) ) # ( !SC1L86 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L373)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[15])))) ) );


--SC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X70_Y6_N1
--register power-up is low

SC1_E_src1[16] = DFFEAS(SC1L746, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~7 at LABCELL_X74_Y5_N15
SC1L374 = ( SC1_E_src1[16] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src2[16]))) ) ) # ( !SC1_E_src1[16] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src2[16])) # (SC1L731Q & ((SC1_E_src2[16]))) ) );


--SC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~8 at MLABCELL_X72_Y5_N27
SC1L330 = ( SC1_R_ctrl_logic & ( SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[16] ) ) ) # ( !SC1_R_ctrl_logic & ( SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[16] ) ) ) # ( SC1_R_ctrl_logic & ( !SC1_R_ctrl_shift_rot & ( SC1L374 ) ) ) # ( !SC1_R_ctrl_logic & ( !SC1_R_ctrl_shift_rot & ( SC1L90 ) ) );


--SC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X70_Y6_N4
--register power-up is low

SC1_E_src1[8] = DFFEAS(SC1L738, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~8 at MLABCELL_X72_Y6_N48
SC1L366 = ( SC1_E_src1[8] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src2[8]))) ) ) # ( !SC1_E_src1[8] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src2[8])) # (SC1L731Q & ((SC1_E_src2[8]))) ) );


--SC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~9 at LABCELL_X71_Y6_N0
SC1L322 = ( SC1L366 & ( SC1_E_shift_rot_result[8] & ( ((SC1_R_ctrl_logic) # (SC1L94)) # (SC1_R_ctrl_shift_rot) ) ) ) # ( !SC1L366 & ( SC1_E_shift_rot_result[8] & ( ((SC1L94 & !SC1_R_ctrl_logic)) # (SC1_R_ctrl_shift_rot) ) ) ) # ( SC1L366 & ( !SC1_E_shift_rot_result[8] & ( (!SC1_R_ctrl_shift_rot & ((SC1_R_ctrl_logic) # (SC1L94))) ) ) ) # ( !SC1L366 & ( !SC1_E_shift_rot_result[8] & ( (!SC1_R_ctrl_shift_rot & (SC1L94 & !SC1_R_ctrl_logic)) ) ) );


--SC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X70_Y6_N19
--register power-up is low

SC1_E_src1[9] = DFFEAS(SC1L739, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~9 at MLABCELL_X72_Y6_N51
SC1L367 = ( SC1_E_src2[9] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[9]))) ) ) # ( !SC1_E_src2[9] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src1[9])) # (SC1L731Q & ((SC1_E_src1[9]))) ) );


--SC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~10 at LABCELL_X71_Y6_N33
SC1L323 = ( SC1_R_ctrl_shift_rot & ( SC1L367 & ( SC1_E_shift_rot_result[9] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1L367 & ( (SC1_R_ctrl_logic) # (SC1L98) ) ) ) # ( SC1_R_ctrl_shift_rot & ( !SC1L367 & ( SC1_E_shift_rot_result[9] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1L367 & ( (SC1L98 & !SC1_R_ctrl_logic) ) ) );


--SC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X70_Y6_N22
--register power-up is low

SC1_E_src1[10] = DFFEAS(SC1L740, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~10 at LABCELL_X74_Y5_N21
SC1L368 = ( SC1_E_src2[10] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[10]))) ) ) # ( !SC1_E_src2[10] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src1[10])) # (SC1L731Q & ((SC1_E_src1[10]))) ) );


--SC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~11 at LABCELL_X66_Y4_N24
SC1L324 = ( SC1L102 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L368)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[10])))) ) ) # ( !SC1L102 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L368))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[10])))) ) );


--SC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X70_Y6_N25
--register power-up is low

SC1_E_src1[12] = DFFEAS(SC1L742, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~11 at LABCELL_X74_Y5_N18
SC1L370 = ( SC1_E_src2[12] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[12]))) ) ) # ( !SC1_E_src2[12] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src1[12])) # (SC1L731Q & ((SC1_E_src1[12]))) ) );


--SC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~12 at MLABCELL_X72_Y5_N21
SC1L326 = ( SC1_E_shift_rot_result[12] & ( ((!SC1_R_ctrl_logic & (SC1L106)) # (SC1_R_ctrl_logic & ((SC1L370)))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[12] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & (SC1L106)) # (SC1_R_ctrl_logic & ((SC1L370))))) ) );


--SC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X70_Y6_N28
--register power-up is low

SC1_E_src1[11] = DFFEAS(SC1L741, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~12 at LABCELL_X74_Y5_N42
SC1L369 = ( SC1_E_src1[11] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src2[11]))) ) ) # ( !SC1_E_src1[11] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src2[11])) # (SC1L731Q & ((SC1_E_src2[11]))) ) );


--SC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~13 at MLABCELL_X72_Y5_N18
SC1L325 = ( SC1L110 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L369)))) # (SC1_R_ctrl_shift_rot & (((SC1L420Q)))) ) ) # ( !SC1L110 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L369))) # (SC1_R_ctrl_shift_rot & (((SC1L420Q)))) ) );


--SC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X67_Y5_N13
--register power-up is low

SC1_E_src1[5] = DFFEAS(SC1L735, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~13 at MLABCELL_X72_Y6_N54
SC1L363 = ( SC1_E_src2[5] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[5]))) ) ) # ( !SC1_E_src2[5] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src1[5])) # (SC1L731Q & ((SC1_E_src1[5]))) ) );


--SC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~14 at LABCELL_X71_Y6_N15
SC1L319 = ( SC1L363 & ( SC1L114 & ( (!SC1_R_ctrl_shift_rot) # (SC1_E_shift_rot_result[5]) ) ) ) # ( !SC1L363 & ( SC1L114 & ( (!SC1_R_ctrl_shift_rot & (!SC1_R_ctrl_logic)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[5]))) ) ) ) # ( SC1L363 & ( !SC1L114 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[5]))) ) ) ) # ( !SC1L363 & ( !SC1L114 & ( (SC1_R_ctrl_shift_rot & SC1_E_shift_rot_result[5]) ) ) );


--SC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X70_Y6_N34
--register power-up is low

SC1_E_src1[6] = DFFEAS(SC1L736, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~14 at MLABCELL_X72_Y6_N0
SC1L364 = ( SC1L729Q & ( (!SC1L731Q & (SC1_E_src2[6] & SC1_E_src1[6])) # (SC1L731Q & (!SC1_E_src2[6] $ (!SC1_E_src1[6]))) ) ) # ( !SC1L729Q & ( !SC1L731Q $ (((SC1_E_src1[6]) # (SC1_E_src2[6]))) ) );


--SC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~15 at LABCELL_X71_Y6_N6
SC1L320 = ( SC1_R_ctrl_logic & ( SC1L118 & ( (!SC1_R_ctrl_shift_rot & (SC1L364)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[6]))) ) ) ) # ( !SC1_R_ctrl_logic & ( SC1L118 & ( (!SC1_R_ctrl_shift_rot) # (SC1_E_shift_rot_result[6]) ) ) ) # ( SC1_R_ctrl_logic & ( !SC1L118 & ( (!SC1_R_ctrl_shift_rot & (SC1L364)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[6]))) ) ) ) # ( !SC1_R_ctrl_logic & ( !SC1L118 & ( (SC1_R_ctrl_shift_rot & SC1_E_shift_rot_result[6]) ) ) );


--YB9L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter~0 at MLABCELL_X59_Y8_N3
YB9L17 = ( !YB9_wait_latency_counter[0] & ( (WB9L1 & (ZB1L1 & ((!WB13L2) # (YB9_wait_latency_counter[1])))) ) );


--YB9L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter~1 at MLABCELL_X59_Y8_N54
YB9L18 = ( YB9_wait_latency_counter[1] & ( (WB9L1 & (!YB9_wait_latency_counter[0] & ZB1L1)) ) ) # ( !YB9_wait_latency_counter[1] & ( (WB9L1 & (WB13L2 & (YB9_wait_latency_counter[0] & ZB1L1))) ) );


--BC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0 at MLABCELL_X59_Y7_N24
BC1L10 = ( BC1L1 & ( (BC1L11 & (BC1L3 & (!SC1_W_alu_result[4] & !SC1_W_alu_result[7]))) ) );


--XB9_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem_used[0] at FF_X59_Y8_N49
--register power-up is low

XB9_mem_used[0] = DFFEAS(XB9L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB9L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|write~0 at LABCELL_X60_Y8_N33
XB9L6 = ( YB9L15Q & ( (YB2L7 & ((!WB13L2) # (!WB9L1))) ) ) # ( !YB9L15Q & ( (YB2L7 & (WB13L2 & WB9L1)) ) );


--XB9L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X59_Y8_N24
XB9L5 = ( XB9_mem_used[1] & ( XB9L6 & ( (!YB9_read_latency_shift_reg[0]) # (!XB9_mem_used[0]) ) ) ) # ( !XB9_mem_used[1] & ( XB9L6 & ( (BC1L10 & (!YB9_read_latency_shift_reg[0] & (!YB9_wait_latency_counter[1] & XB9_mem_used[0]))) ) ) ) # ( XB9_mem_used[1] & ( !XB9L6 & ( (!YB9_read_latency_shift_reg[0]) # (!XB9_mem_used[0]) ) ) );


--WB10L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|m0_write~0 at LABCELL_X63_Y7_N45
WB10L1 = (!XB10_mem_used[1] & BC1L8);


--YB10L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_waitrequest_generated~0 at LABCELL_X57_Y7_N39
YB10L10 = ( !YB10_wait_latency_counter[1] & ( !YB10_wait_latency_counter[0] $ (((!WB10L1) # (!WB13L2))) ) );


--YB10L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|wait_latency_counter~0 at LABCELL_X57_Y7_N36
YB10L17 = ( ZB1L1 & ( (WB10L1 & (!YB10L10 & !YB10_wait_latency_counter[0])) ) );


--YB10L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|wait_latency_counter~1 at LABCELL_X57_Y7_N57
YB10L18 = ( YB10_wait_latency_counter[1] & ( WB10L1 & ( (ZB1L1 & !YB10_wait_latency_counter[0]) ) ) ) # ( !YB10_wait_latency_counter[1] & ( WB10L1 & ( (WB13L2 & (ZB1L1 & YB10_wait_latency_counter[0])) ) ) );


--XB10_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem_used[0] at FF_X63_Y7_N2
--register power-up is low

XB10_mem_used[0] = DFFEAS(XB10L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB10L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X63_Y7_N24
XB10L5 = ( XB10_mem_used[1] & ( YB10L10 & ( (!XB10_mem_used[0]) # (!YB10_read_latency_shift_reg[0]) ) ) ) # ( !XB10_mem_used[1] & ( YB10L10 & ( (XB10_mem_used[0] & (BC1L8 & (!YB10_read_latency_shift_reg[0] & YB2L7))) ) ) ) # ( XB10_mem_used[1] & ( !YB10L10 & ( (!XB10_mem_used[0]) # (!YB10_read_latency_shift_reg[0]) ) ) );


--WB11L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|m0_write~0 at LABCELL_X62_Y7_N39
WB11L1 = (!XB11_mem_used[1] & BC1L7);


--YB11L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_waitrequest_generated~0 at LABCELL_X62_Y7_N33
YB11L9 = ( WB13L2 & ( (!YB11_wait_latency_counter[1] & (!WB11L1 $ (!YB11_wait_latency_counter[0]))) ) ) # ( !WB13L2 & ( (!YB11_wait_latency_counter[1] & YB11_wait_latency_counter[0]) ) );


--YB11L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|wait_latency_counter~0 at LABCELL_X62_Y7_N9
YB11L18 = ( !YB11L9 & ( (ZB1L1 & (WB11L1 & !YB11_wait_latency_counter[0])) ) );


--YB11L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|wait_latency_counter~1 at LABCELL_X62_Y7_N24
YB11L19 = ( WB11L1 & ( (ZB1L1 & ((!YB11_wait_latency_counter[0] & ((YB11_wait_latency_counter[1]))) # (YB11_wait_latency_counter[0] & (WB13L2 & !YB11_wait_latency_counter[1])))) ) );


--XB11_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem_used[0] at FF_X62_Y7_N37
--register power-up is low

XB11_mem_used[0] = DFFEAS(XB11L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB11L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X62_Y7_N54
XB11L5 = ( XB11_mem_used[1] & ( YB2L7 & ( (!YB11L12Q) # (!XB11_mem_used[0]) ) ) ) # ( !XB11_mem_used[1] & ( YB2L7 & ( (YB11L9 & (!YB11L12Q & (BC1L7 & XB11_mem_used[0]))) ) ) ) # ( XB11_mem_used[1] & ( !YB2L7 & ( (!YB11L12Q) # (!XB11_mem_used[0]) ) ) );


--YB12L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_waitrequest_generated~0 at LABCELL_X60_Y7_N54
YB12L9 = ( WB13L2 & ( (!YB12_wait_latency_counter[1] & (!WB12L1 $ (!YB12_wait_latency_counter[0]))) ) ) # ( !WB13L2 & ( (!YB12_wait_latency_counter[1] & YB12_wait_latency_counter[0]) ) );


--YB12L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|wait_latency_counter~0 at LABCELL_X60_Y7_N57
YB12L16 = (!YB12L9 & (WB12L1 & (ZB1L1 & !YB12_wait_latency_counter[0])));


--YB12L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|wait_latency_counter~1 at LABCELL_X60_Y7_N27
YB12L17 = ( WB12L1 & ( (ZB1L1 & ((!YB12_wait_latency_counter[0] & ((YB12_wait_latency_counter[1]))) # (YB12_wait_latency_counter[0] & (WB13L2 & !YB12_wait_latency_counter[1])))) ) );


--BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1 at MLABCELL_X59_Y7_N45
BC1L6 = ( BC1L1 & ( (BC1L5 & (BC1L3 & (SC1_W_alu_result[4] & !SC1_W_alu_result[7]))) ) );


--XB12_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem_used[0] at FF_X60_Y7_N2
--register power-up is low

XB12_mem_used[0] = DFFEAS(XB12L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB12L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X60_Y7_N18
XB12L5 = ( XB12_mem_used[1] & ( YB12_read_latency_shift_reg[0] & ( !XB12_mem_used[0] ) ) ) # ( XB12_mem_used[1] & ( !YB12_read_latency_shift_reg[0] ) ) # ( !XB12_mem_used[1] & ( !YB12_read_latency_shift_reg[0] & ( (XB12_mem_used[0] & (BC1L6 & (YB12L9 & YB2L7))) ) ) );


--YB13L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_waitrequest_generated~0 at LABCELL_X60_Y8_N12
YB13L9 = ( !YB13_wait_latency_counter[1] & ( !YB13_wait_latency_counter[0] $ (((!WB13L2) # (!WB13L1))) ) );


--YB13L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|wait_latency_counter~0 at LABCELL_X60_Y8_N57
YB13L17 = ( !YB13L9 & ( (WB13L1 & (ZB1L1 & !YB13_wait_latency_counter[0])) ) );


--YB13L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|wait_latency_counter~1 at LABCELL_X60_Y8_N15
YB13L18 = ( WB13L1 & ( (ZB1L1 & ((!YB13_wait_latency_counter[0] & ((YB13_wait_latency_counter[1]))) # (YB13_wait_latency_counter[0] & (WB13L2 & !YB13_wait_latency_counter[1])))) ) );


--BC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1 at MLABCELL_X59_Y7_N42
BC1L4 = ( BC1L1 & ( (BC1L5 & (BC1L3 & (!SC1_W_alu_result[4] & !SC1_W_alu_result[7]))) ) );


--XB13_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem_used[0] at FF_X60_Y8_N31
--register power-up is low

XB13_mem_used[0] = DFFEAS(XB13L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB13L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X60_Y8_N6
XB13L5 = ( XB13_mem_used[1] & ( YB13L9 & ( (!XB13_mem_used[0]) # (!YB13_read_latency_shift_reg[0]) ) ) ) # ( !XB13_mem_used[1] & ( YB13L9 & ( (BC1L4 & (YB2L7 & (XB13_mem_used[0] & !YB13_read_latency_shift_reg[0]))) ) ) ) # ( XB13_mem_used[1] & ( !YB13L9 & ( (!XB13_mem_used[0]) # (!YB13_read_latency_shift_reg[0]) ) ) );


--DB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X1_Y4_N26
--register power-up is low

DB1_state = AMPP_FUNCTION(A1L105, DB1L51, !N1_clr_reg);


--DB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X1_Y4_N23
--register power-up is low

DB1_user_saw_rvalid = AMPP_FUNCTION(A1L105, DB1L87, !N1_clr_reg, GND);


--DB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at MLABCELL_X3_Y4_N18
DB1L74 = AMPP_FUNCTION(!DB1_td_shift[9], !N1_irf_reg[1][0], !DB1_user_saw_rvalid, !DB1_state, !A1L106, !DB1_count[1]);


--DB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X1_Y4_N20
--register power-up is low

DB1_tck_t_dav = AMPP_FUNCTION(A1L105, DB1L60, !N1_clr_reg);


--DB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X3_Y4_N2
--register power-up is low

DB1_td_shift[1] = AMPP_FUNCTION(A1L105, DB1L78, !N1_clr_reg, DB1L63);


--DB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X1_Y4_N47
--register power-up is low

DB1_count[9] = AMPP_FUNCTION(A1L105, DB1L16, !N1_clr_reg, DB1L63);


--DB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X8_Y4_N26
--register power-up is low

DB1_rvalid = AMPP_FUNCTION(A1L123, DB1_rvalid0, !Z1_r_sync_rst, GND);


--DB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X1_Y4_N36
DB1L75 = AMPP_FUNCTION(!DB1L74, !DB1_tck_t_dav, !DB1_td_shift[1], !DB1_count[9], !DB1_state, !DB1_rvalid);


--DB1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at LABCELL_X1_Y4_N21
DB1L63 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg);


--RD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X3_Y2_N28
--register power-up is low

RD3_din_s1 = DFFEAS( , A1L105,  ,  ,  , DD1_monitor_ready,  ,  , VCC);


--LD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X16_Y5_N7
--register power-up is low

LD1_MonDReg[0] = DFFEAS(LD1L118, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--PD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X1_Y2_N21
PD1L61 = ( MD1L3 & ( BD1_break_readreg[0] & ( PD1_sr[2] ) ) ) # ( !MD1L3 & ( BD1_break_readreg[0] & ( (N1_irf_reg[2][1]) # (LD1_MonDReg[0]) ) ) ) # ( MD1L3 & ( !BD1_break_readreg[0] & ( PD1_sr[2] ) ) ) # ( !MD1L3 & ( !BD1_break_readreg[0] & ( (LD1_MonDReg[0] & !N1_irf_reg[2][1]) ) ) );


--PD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~9 at LABCELL_X4_Y2_N3
PD1L23 = ( Q1_state[4] & ( (N1_irf_reg[2][0] & ((!H1_splitter_nodes_receive_1[3]) # (N1_virtual_ir_scan_reg))) ) ) # ( !Q1_state[4] & ( N1_irf_reg[2][0] ) );


--PD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~10 at LABCELL_X9_Y2_N21
PD1L24 = ( !N1_virtual_ir_scan_reg & ( Q1_state[4] & ( H1_splitter_nodes_receive_1[3] ) ) ) # ( !N1_virtual_ir_scan_reg & ( !Q1_state[4] & ( (H1_splitter_nodes_receive_1[3] & Q1_state[3]) ) ) );


--MD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at MLABCELL_X6_Y3_N48
MD1_virtual_state_uir = ( N1_virtual_ir_scan_reg & ( Q1_state[8] & ( H1_splitter_nodes_receive_1[3] ) ) );


--RD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X3_Y2_N4
--register power-up is low

RD2_din_s1 = DFFEAS( , A1L105,  ,  ,  , SC1L1044Q,  ,  , VCC);


--key0_d1 is key0_d1 at FF_X35_Y2_N32
--register power-up is low

key0_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , A1L321,  ,  , VCC);


--AB1L588 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~0 at LABCELL_X50_Y8_N24
AB1L588 = ( AB1_minAngleCount[7] & ( (AB1L391 & (!AB1_minAngleCount[6] $ (!AB1L387))) ) ) # ( !AB1_minAngleCount[7] & ( (!AB1L391 & (!AB1_minAngleCount[6] $ (!AB1L387))) ) );


--AB1L589 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~1 at LABCELL_X51_Y8_N33
AB1L589 = ( AB1L371 & ( (!AB1L714Q & (!AB1L717Q $ (!AB1L375))) ) ) # ( !AB1L371 & ( (AB1L714Q & (!AB1L717Q $ (!AB1L375))) ) );


--AB1L590 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~2 at LABCELL_X51_Y8_N48
AB1L590 = ( AB1L371 & ( (!AB1L375 & (AB1L717Q & AB1L714Q)) # (AB1L375 & ((AB1L714Q) # (AB1L717Q))) ) ) # ( !AB1L371 & ( (AB1L375 & AB1L717Q) ) );


--AB1L591 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~3 at LABCELL_X50_Y8_N18
AB1L591 = ( AB1L615 & ( AB1L589 & ( (!AB1L616 & (AB1L590 & (!AB1_minAngleCount[7] $ (AB1L391)))) # (AB1L616 & (!AB1_minAngleCount[7] $ (((AB1L391))))) ) ) ) # ( AB1L615 & ( !AB1L589 & ( (AB1L590 & (!AB1_minAngleCount[7] $ (AB1L391))) ) ) );


--AB1L592 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~4 at LABCELL_X50_Y8_N27
AB1L592 = (!AB1L391 & (AB1_minAngleCount[6] & (!AB1_minAngleCount[7] & AB1L387))) # (AB1L391 & ((!AB1_minAngleCount[7]) # ((AB1_minAngleCount[6] & AB1L387))));


--AB1L593 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~5 at LABCELL_X50_Y8_N12
AB1L593 = ( !AB1L592 & ( AB1_minAngleCount[4] & ( (!AB1L588) # ((!AB1L383) # (AB1_minAngleCount[5])) ) ) ) # ( !AB1L592 & ( !AB1_minAngleCount[4] & ( (!AB1L588) # ((!AB1L383 & ((!AB1L379) # (AB1_minAngleCount[5]))) # (AB1L383 & (AB1_minAngleCount[5] & !AB1L379))) ) ) );


--AB1L594 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~6 at MLABCELL_X47_Y9_N30
AB1L594 = ( AB1L411 & ( AB1L732Q & ( (AB1L415 & (AB1_minAngleCount[12] & (!AB1_minAngleCount[14] $ (!AB1L423)))) ) ) ) # ( !AB1L411 & ( AB1L732Q & ( (AB1L415 & (!AB1_minAngleCount[12] & (!AB1_minAngleCount[14] $ (!AB1L423)))) ) ) ) # ( AB1L411 & ( !AB1L732Q & ( (!AB1L415 & (AB1_minAngleCount[12] & (!AB1_minAngleCount[14] $ (!AB1L423)))) ) ) ) # ( !AB1L411 & ( !AB1L732Q & ( (!AB1L415 & (!AB1_minAngleCount[12] & (!AB1_minAngleCount[14] $ (!AB1L423)))) ) ) );


--AB1L595 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~7 at MLABCELL_X47_Y9_N36
AB1L595 = ( !AB1_minAngleCount[14] & ( AB1L423 & ( (AB1L621 & (AB1L622 & (!AB1L399 $ (!AB1_minAngleCount[9])))) ) ) ) # ( AB1_minAngleCount[14] & ( !AB1L423 & ( (AB1L621 & (AB1L622 & (!AB1L399 $ (!AB1_minAngleCount[9])))) ) ) );


--AB1L596 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~8 at MLABCELL_X47_Y9_N18
AB1L596 = ( AB1L411 & ( AB1L732Q & ( (!AB1_minAngleCount[14] & (AB1L415 & (!AB1_minAngleCount[12] & AB1L423))) # (AB1_minAngleCount[14] & (((AB1L415 & !AB1_minAngleCount[12])) # (AB1L423))) ) ) ) # ( !AB1L411 & ( AB1L732Q & ( (AB1_minAngleCount[14] & AB1L423) ) ) ) # ( AB1L411 & ( !AB1L732Q & ( (!AB1_minAngleCount[14] & (AB1L423 & ((!AB1_minAngleCount[12]) # (AB1L415)))) # (AB1_minAngleCount[14] & (((!AB1_minAngleCount[12]) # (AB1L423)) # (AB1L415))) ) ) ) # ( !AB1L411 & ( !AB1L732Q & ( (!AB1_minAngleCount[14] & (AB1L415 & AB1L423)) # (AB1_minAngleCount[14] & ((AB1L423) # (AB1L415))) ) ) );


--AB1L597 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~9 at LABCELL_X48_Y9_N30
AB1L597 = ( AB1_minAngleCount[10] & ( AB1L403 & ( (!AB1L596 & (((!AB1L594) # (!AB1L407)) # (AB1_minAngleCount[11]))) ) ) ) # ( !AB1_minAngleCount[10] & ( AB1L403 & ( (!AB1L596 & ((!AB1L594) # ((AB1_minAngleCount[11] & !AB1L407)))) ) ) ) # ( AB1_minAngleCount[10] & ( !AB1L403 & ( (!AB1L596 & (((!AB1L594) # (!AB1L407)) # (AB1_minAngleCount[11]))) ) ) ) # ( !AB1_minAngleCount[10] & ( !AB1L403 & ( (!AB1L596 & (((!AB1L594) # (!AB1L407)) # (AB1_minAngleCount[11]))) ) ) );


--AB1L598 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~10 at LABCELL_X48_Y9_N54
AB1L598 = ( AB1_minAngleCount[8] & ( AB1L594 & ( (AB1L623 & ((!AB1L399 & (AB1_minAngleCount[9] & AB1L395)) # (AB1L399 & ((AB1L395) # (AB1_minAngleCount[9]))))) ) ) ) # ( !AB1_minAngleCount[8] & ( AB1L594 & ( (AB1L399 & (AB1L623 & ((AB1L395) # (AB1_minAngleCount[9])))) ) ) );


--AB1L599 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~11 at LABCELL_X43_Y7_N0
AB1L599 = ( AB1_minAngleCount[21] & ( AB1_minAngleCount[19] & ( (AB1L451 & (AB1L443 & (!AB1_minAngleCount[20] $ (AB1L447)))) ) ) ) # ( !AB1_minAngleCount[21] & ( AB1_minAngleCount[19] & ( (!AB1L451 & (AB1L443 & (!AB1_minAngleCount[20] $ (AB1L447)))) ) ) ) # ( AB1_minAngleCount[21] & ( !AB1_minAngleCount[19] & ( (AB1L451 & (!AB1L443 & (!AB1_minAngleCount[20] $ (AB1L447)))) ) ) ) # ( !AB1_minAngleCount[21] & ( !AB1_minAngleCount[19] & ( (!AB1L451 & (!AB1L443 & (!AB1_minAngleCount[20] $ (AB1L447)))) ) ) );


--AB1L600 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~12 at LABCELL_X45_Y7_N0
AB1L600 = ( AB1_minAngleCount[18] & ( !AB1L439 ) ) # ( !AB1_minAngleCount[18] & ( AB1L439 ) );


--AB1L601 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~13 at LABCELL_X45_Y7_N36
AB1L601 = ( AB1_minAngleCount[17] & ( !AB1L435 ) ) # ( !AB1_minAngleCount[17] & ( AB1L435 ) );


--AB1L602 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~14 at MLABCELL_X47_Y7_N30
AB1L602 = ( AB1L624 & ( AB1L744Q & ( (AB1L451 & (AB1L625 & (!AB1L431 $ (AB1_minAngleCount[16])))) ) ) ) # ( AB1L624 & ( !AB1L744Q & ( (!AB1L451 & (AB1L625 & (!AB1L431 $ (AB1_minAngleCount[16])))) ) ) );


--AB1L603 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~15 at LABCELL_X48_Y9_N42
AB1L603 = ( AB1L598 & ( AB1L597 & ( AB1L602 ) ) ) # ( !AB1L598 & ( AB1L597 & ( (AB1L595 & (AB1L602 & ((!AB1L593) # (AB1L591)))) ) ) ) # ( AB1L598 & ( !AB1L597 & ( AB1L602 ) ) ) # ( !AB1L598 & ( !AB1L597 & ( AB1L602 ) ) );


--AB1L604 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~16 at MLABCELL_X47_Y6_N0
AB1L604 = ( AB1L443 & ( AB1L742Q & ( (!AB1L451 & (!AB1_minAngleCount[19] & (!AB1L744Q & AB1L447))) # (AB1L451 & ((!AB1L744Q) # ((!AB1_minAngleCount[19] & AB1L447)))) ) ) ) # ( !AB1L443 & ( AB1L742Q & ( (AB1L451 & !AB1L744Q) ) ) ) # ( AB1L443 & ( !AB1L742Q & ( (!AB1L451 & (!AB1L744Q & ((!AB1_minAngleCount[19]) # (AB1L447)))) # (AB1L451 & ((!AB1_minAngleCount[19]) # ((!AB1L744Q) # (AB1L447)))) ) ) ) # ( !AB1L443 & ( !AB1L742Q & ( (!AB1L451 & (!AB1L744Q & AB1L447)) # (AB1L451 & ((!AB1L744Q) # (AB1L447))) ) ) );


--AB1L605 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~17 at LABCELL_X45_Y7_N42
AB1L605 = ( !AB1L604 & ( AB1L599 & ( (!AB1L618 & (((!AB1L617) # (AB1L601)) # (AB1L600))) ) ) ) # ( !AB1L604 & ( !AB1L599 ) );


--AB1L606 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~18 at LABCELL_X45_Y8_N30
AB1L606 = ( AB1_minAngleCount[27] & ( AB1_minAngleCount[28] & ( (AB1L475 & (AB1L480 & (!AB1_minAngleCount[26] $ (AB1L471)))) ) ) ) # ( !AB1_minAngleCount[27] & ( AB1_minAngleCount[28] & ( (!AB1L475 & (AB1L480 & (!AB1_minAngleCount[26] $ (AB1L471)))) ) ) ) # ( AB1_minAngleCount[27] & ( !AB1_minAngleCount[28] & ( (AB1L475 & (!AB1L480 & (!AB1_minAngleCount[26] $ (AB1L471)))) ) ) ) # ( !AB1_minAngleCount[27] & ( !AB1_minAngleCount[28] & ( (!AB1L475 & (!AB1L480 & (!AB1_minAngleCount[26] $ (AB1L471)))) ) ) );


--AB1L607 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~19 at LABCELL_X46_Y8_N51
AB1L607 = ( AB1L467 & ( !AB1_minAngleCount[25] ) ) # ( !AB1L467 & ( AB1_minAngleCount[25] ) );


--AB1L608 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~20 at LABCELL_X43_Y8_N12
AB1L608 = ( AB1L463 & ( !AB1_minAngleCount[24] ) ) # ( !AB1L463 & ( AB1_minAngleCount[24] ) );


--AB1L609 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~21 at LABCELL_X46_Y8_N42
AB1L609 = ( AB1L754Q & ( AB1L626 & ( (AB1L480 & (AB1L627 & (!AB1_minAngleCount[23] $ (AB1L459)))) ) ) ) # ( !AB1L754Q & ( AB1L626 & ( (!AB1L480 & (AB1L627 & (!AB1_minAngleCount[23] $ (AB1L459)))) ) ) );


--AB1L610 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~22 at LABCELL_X45_Y8_N0
AB1L610 = ( AB1L471 & ( AB1_minAngleCount[26] & ( (!AB1_minAngleCount[28] & (((!AB1_minAngleCount[27] & AB1L475)) # (AB1L480))) # (AB1_minAngleCount[28] & (!AB1_minAngleCount[27] & (AB1L475 & AB1L480))) ) ) ) # ( !AB1L471 & ( AB1_minAngleCount[26] & ( (!AB1_minAngleCount[28] & (((!AB1_minAngleCount[27] & AB1L475)) # (AB1L480))) # (AB1_minAngleCount[28] & (!AB1_minAngleCount[27] & (AB1L475 & AB1L480))) ) ) ) # ( AB1L471 & ( !AB1_minAngleCount[26] & ( (!AB1_minAngleCount[28] & ((!AB1_minAngleCount[27]) # ((AB1L480) # (AB1L475)))) # (AB1_minAngleCount[28] & (AB1L480 & ((!AB1_minAngleCount[27]) # (AB1L475)))) ) ) ) # ( !AB1L471 & ( !AB1_minAngleCount[26] & ( (!AB1_minAngleCount[28] & (((!AB1_minAngleCount[27] & AB1L475)) # (AB1L480))) # (AB1_minAngleCount[28] & (!AB1_minAngleCount[27] & (AB1L475 & AB1L480))) ) ) );


--AB1L611 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~23 at LABCELL_X46_Y8_N0
AB1L611 = ( AB1L608 & ( AB1L606 & ( (!AB1L620 & !AB1L610) ) ) ) # ( !AB1L608 & ( AB1L606 & ( (!AB1L620 & (!AB1L610 & ((!AB1L619) # (AB1L607)))) ) ) ) # ( AB1L608 & ( !AB1L606 & ( !AB1L610 ) ) ) # ( !AB1L608 & ( !AB1L606 & ( !AB1L610 ) ) );


--AB1L612 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~24 at MLABCELL_X47_Y7_N15
AB1L612 = ( AB1_minAngleCount[30] & ( (AB1L490 & (!AB1L485 $ (AB1_minAngleCount[29]))) ) ) # ( !AB1_minAngleCount[30] & ( (!AB1L490 & (!AB1L485 $ (AB1_minAngleCount[29]))) ) );


--AB1L613 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~25 at MLABCELL_X47_Y7_N0
AB1L613 = ( AB1L490 & ( (!AB1_minAngleCount[30]) # ((!AB1_minAngleCount[29] & AB1L485)) ) ) # ( !AB1L490 & ( (!AB1_minAngleCount[30] & (!AB1_minAngleCount[29] & AB1L485)) ) );


--AB1L614 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~26 at LABCELL_X51_Y7_N30
AB1L614 = ( AB1L603 & ( AB1L605 & ( (!AB1L613 & ((!AB1L612) # ((!AB1L609 & AB1L611)))) ) ) ) # ( !AB1L603 & ( AB1L605 & ( (!AB1L613 & ((!AB1L612) # (AB1L611))) ) ) ) # ( AB1L603 & ( !AB1L605 & ( (!AB1L613 & ((!AB1L612) # ((!AB1L609 & AB1L611)))) ) ) ) # ( !AB1L603 & ( !AB1L605 & ( (!AB1L613 & ((!AB1L612) # ((!AB1L609 & AB1L611)))) ) ) );


--AB1_maxAngleCount[7] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[7] at FF_X46_Y8_N49
--register power-up is low

AB1_maxAngleCount[7] = DFFEAS(AB1L675, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1_maxAngleCount[6] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[6] at FF_X47_Y8_N2
--register power-up is low

AB1_maxAngleCount[6] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][6],  ,  , VCC);


--AB1L548 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~0 at MLABCELL_X47_Y8_N42
AB1L548 = ( AB1L391 & ( (!AB1_maxAngleCount[7] & (!AB1L387 $ (AB1_maxAngleCount[6]))) ) ) # ( !AB1L391 & ( (AB1_maxAngleCount[7] & (!AB1L387 $ (AB1_maxAngleCount[6]))) ) );


--AB1_maxAngleCount[5] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[5] at FF_X47_Y8_N16
--register power-up is low

AB1_maxAngleCount[5] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][5],  ,  , VCC);


--AB1_maxAngleCount[4] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[4] at FF_X53_Y8_N55
--register power-up is low

AB1_maxAngleCount[4] = DFFEAS(AB1L671, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1_maxAngleCount[1] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[1] at FF_X53_Y7_N46
--register power-up is low

AB1_maxAngleCount[1] = DFFEAS(AB1L665, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1_maxAngleCount[0] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[0] at FF_X53_Y7_N13
--register power-up is low

AB1_maxAngleCount[0] = DFFEAS(AB1L663, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1_maxAngleCount[3] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[3] at FF_X51_Y8_N2
--register power-up is low

AB1_maxAngleCount[3] = DFFEAS(AB1L669, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1_maxAngleCount[2] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[2] at FF_X51_Y8_N55
--register power-up is low

AB1_maxAngleCount[2] = DFFEAS(AB1L667, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L549 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~1 at LABCELL_X51_Y8_N51
AB1L549 = ( AB1L371 & ( (!AB1_maxAngleCount[2] & (!AB1L375 $ (!AB1_maxAngleCount[3]))) ) ) # ( !AB1L371 & ( (AB1_maxAngleCount[2] & (!AB1L375 $ (!AB1_maxAngleCount[3]))) ) );


--AB1L550 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~2 at LABCELL_X51_Y8_N42
AB1L550 = ( AB1L371 & ( (!AB1L375 & !AB1_maxAngleCount[3]) ) ) # ( !AB1L371 & ( (!AB1L375 & ((!AB1_maxAngleCount[3]) # (!AB1_maxAngleCount[2]))) # (AB1L375 & (!AB1_maxAngleCount[3] & !AB1_maxAngleCount[2])) ) );


--AB1L551 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~3 at LABCELL_X50_Y8_N6
AB1L551 = ( AB1L550 & ( AB1L576 & ( (AB1L575 & (!AB1L391 $ (!AB1_maxAngleCount[7]))) ) ) ) # ( !AB1L550 & ( AB1L576 & ( (AB1L575 & (AB1L549 & (!AB1L391 $ (!AB1_maxAngleCount[7])))) ) ) ) # ( AB1L550 & ( !AB1L576 & ( (AB1L575 & (!AB1L391 $ (!AB1_maxAngleCount[7]))) ) ) );


--AB1L552 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~4 at MLABCELL_X47_Y8_N45
AB1L552 = ( AB1L391 & ( (AB1_maxAngleCount[6] & (!AB1L387 & !AB1_maxAngleCount[7])) ) ) # ( !AB1L391 & ( (!AB1_maxAngleCount[7]) # ((AB1_maxAngleCount[6] & !AB1L387)) ) );


--AB1L553 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~5 at MLABCELL_X47_Y8_N36
AB1L553 = ( AB1_maxAngleCount[4] & ( AB1_maxAngleCount[5] & ( (!AB1L552 & ((!AB1L548) # (AB1L383))) ) ) ) # ( !AB1_maxAngleCount[4] & ( AB1_maxAngleCount[5] & ( (!AB1L552 & ((!AB1L548) # ((AB1L383 & AB1L379)))) ) ) ) # ( AB1_maxAngleCount[4] & ( !AB1_maxAngleCount[5] & ( !AB1L552 ) ) ) # ( !AB1_maxAngleCount[4] & ( !AB1_maxAngleCount[5] & ( (!AB1L552 & (((!AB1L548) # (AB1L379)) # (AB1L383))) ) ) );


--AB1_maxAngleCount[14] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[14] at FF_X47_Y9_N41
--register power-up is low

AB1_maxAngleCount[14] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][14],  ,  , VCC);


--AB1_maxAngleCount[13] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[13] at FF_X53_Y7_N40
--register power-up is low

AB1_maxAngleCount[13] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][13],  ,  , VCC);


--AB1_maxAngleCount[12] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[12] at FF_X47_Y9_N28
--register power-up is low

AB1_maxAngleCount[12] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][12],  ,  , VCC);


--AB1L554 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~6 at MLABCELL_X47_Y9_N54
AB1L554 = ( AB1_maxAngleCount[13] & ( AB1L423 & ( (AB1L415 & (AB1_maxAngleCount[14] & (!AB1L411 $ (AB1_maxAngleCount[12])))) ) ) ) # ( !AB1_maxAngleCount[13] & ( AB1L423 & ( (!AB1L415 & (AB1_maxAngleCount[14] & (!AB1L411 $ (AB1_maxAngleCount[12])))) ) ) ) # ( AB1_maxAngleCount[13] & ( !AB1L423 & ( (AB1L415 & (!AB1_maxAngleCount[14] & (!AB1L411 $ (AB1_maxAngleCount[12])))) ) ) ) # ( !AB1_maxAngleCount[13] & ( !AB1L423 & ( (!AB1L415 & (!AB1_maxAngleCount[14] & (!AB1L411 $ (AB1_maxAngleCount[12])))) ) ) );


--AB1_maxAngleCount[11] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[11] at FF_X50_Y9_N31
--register power-up is low

AB1_maxAngleCount[11] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][11],  ,  , VCC);


--AB1_maxAngleCount[9] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[9] at FF_X50_Y9_N1
--register power-up is low

AB1_maxAngleCount[9] = DFFEAS(AB1L678, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1_maxAngleCount[10] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[10] at FF_X50_Y9_N58
--register power-up is low

AB1_maxAngleCount[10] = DFFEAS(AB1L680, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1_maxAngleCount[8] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[8] at FF_X50_Y9_N41
--register power-up is low

AB1_maxAngleCount[8] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][8],  ,  , VCC);


--AB1L555 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~7 at MLABCELL_X47_Y9_N0
AB1L555 = ( AB1L581 & ( AB1_maxAngleCount[14] & ( (AB1L423 & (AB1L582 & (!AB1_maxAngleCount[9] $ (!AB1L399)))) ) ) ) # ( AB1L581 & ( !AB1_maxAngleCount[14] & ( (!AB1L423 & (AB1L582 & (!AB1_maxAngleCount[9] $ (!AB1L399)))) ) ) );


--AB1L556 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~8 at MLABCELL_X47_Y9_N42
AB1L556 = ( AB1_maxAngleCount[13] & ( AB1L423 & ( (AB1_maxAngleCount[14] & ((!AB1L415) # ((!AB1L411 & AB1_maxAngleCount[12])))) ) ) ) # ( !AB1_maxAngleCount[13] & ( AB1L423 & ( (!AB1L415 & (AB1_maxAngleCount[14] & (!AB1L411 & AB1_maxAngleCount[12]))) ) ) ) # ( AB1_maxAngleCount[13] & ( !AB1L423 & ( (!AB1L415) # (((!AB1L411 & AB1_maxAngleCount[12])) # (AB1_maxAngleCount[14])) ) ) ) # ( !AB1_maxAngleCount[13] & ( !AB1L423 & ( ((!AB1L415 & (!AB1L411 & AB1_maxAngleCount[12]))) # (AB1_maxAngleCount[14]) ) ) );


--AB1L557 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~9 at LABCELL_X50_Y9_N42
AB1L557 = ( AB1L554 & ( AB1_maxAngleCount[11] & ( (!AB1L556 & (AB1L407 & ((AB1L403) # (AB1_maxAngleCount[10])))) ) ) ) # ( !AB1L554 & ( AB1_maxAngleCount[11] & ( !AB1L556 ) ) ) # ( AB1L554 & ( !AB1_maxAngleCount[11] & ( (!AB1L556 & (((AB1L407) # (AB1L403)) # (AB1_maxAngleCount[10]))) ) ) ) # ( !AB1L554 & ( !AB1_maxAngleCount[11] & ( !AB1L556 ) ) );


--AB1L558 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~10 at LABCELL_X50_Y9_N24
AB1L558 = ( AB1L554 & ( AB1_maxAngleCount[9] & ( (AB1L583 & (!AB1L395 & !AB1L399)) ) ) ) # ( AB1L554 & ( !AB1_maxAngleCount[9] & ( (AB1L583 & ((!AB1L399) # ((AB1_maxAngleCount[8] & !AB1L395)))) ) ) );


--AB1_maxAngleCount[21] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[21] at FF_X47_Y6_N5
--register power-up is low

AB1_maxAngleCount[21] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][21],  ,  , VCC);


--AB1_maxAngleCount[20] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[20] at FF_X43_Y7_N17
--register power-up is low

AB1_maxAngleCount[20] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][20],  ,  , VCC);


--AB1_maxAngleCount[19] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[19] at FF_X43_Y7_N58
--register power-up is low

AB1_maxAngleCount[19] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][19],  ,  , VCC);


--AB1L559 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~11 at LABCELL_X43_Y7_N48
AB1L559 = ( AB1L695Q & ( AB1L451 & ( (!AB1L443 & (!AB1_maxAngleCount[19] & (!AB1L447 $ (AB1_maxAngleCount[20])))) # (AB1L443 & (AB1_maxAngleCount[19] & (!AB1L447 $ (AB1_maxAngleCount[20])))) ) ) ) # ( !AB1L695Q & ( !AB1L451 & ( (!AB1L443 & (!AB1_maxAngleCount[19] & (!AB1L447 $ (AB1_maxAngleCount[20])))) # (AB1L443 & (AB1_maxAngleCount[19] & (!AB1L447 $ (AB1_maxAngleCount[20])))) ) ) );


--AB1_maxAngleCount[18] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[18] at FF_X45_Y7_N59
--register power-up is low

AB1_maxAngleCount[18] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][18],  ,  , VCC);


--AB1L560 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~12 at LABCELL_X45_Y7_N51
AB1L560 = ( AB1L439 & ( !AB1_maxAngleCount[18] ) ) # ( !AB1L439 & ( AB1_maxAngleCount[18] ) );


--AB1_maxAngleCount[16] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[16] at FF_X47_Y7_N47
--register power-up is low

AB1_maxAngleCount[16] = DFFEAS(AB1L688, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1_maxAngleCount[17] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[17] at FF_X46_Y7_N53
--register power-up is low

AB1_maxAngleCount[17] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][17],  ,  , VCC);


--AB1L561 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~13 at LABCELL_X45_Y7_N9
AB1L561 = ( AB1_maxAngleCount[17] & ( !AB1L435 ) ) # ( !AB1_maxAngleCount[17] & ( AB1L435 ) );


--AB1_maxAngleCount[15] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[15] at FF_X46_Y7_N32
--register power-up is low

AB1_maxAngleCount[15] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1L686,  ,  , VCC);


--AB1L562 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~14 at MLABCELL_X47_Y7_N54
AB1L562 = ( AB1_maxAngleCount[16] & ( AB1L451 & ( (AB1L695Q & (!AB1L431 & (AB1L585 & AB1L584))) ) ) ) # ( !AB1_maxAngleCount[16] & ( AB1L451 & ( (AB1L695Q & (AB1L431 & (AB1L585 & AB1L584))) ) ) ) # ( AB1_maxAngleCount[16] & ( !AB1L451 & ( (!AB1L695Q & (!AB1L431 & (AB1L585 & AB1L584))) ) ) ) # ( !AB1_maxAngleCount[16] & ( !AB1L451 & ( (!AB1L695Q & (AB1L431 & (AB1L585 & AB1L584))) ) ) );


--AB1L563 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~15 at MLABCELL_X47_Y7_N39
AB1L563 = ( AB1L562 & ( AB1L551 & ( (!AB1L557) # ((AB1L558) # (AB1L555)) ) ) ) # ( AB1L562 & ( !AB1L551 & ( (!AB1L557) # (((AB1L555 & !AB1L553)) # (AB1L558)) ) ) );


--AB1L564 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~16 at LABCELL_X43_Y7_N36
AB1L564 = ( AB1L447 & ( AB1L451 & ( (!AB1L443 & (AB1_maxAngleCount[20] & (AB1_maxAngleCount[19] & AB1L695Q))) ) ) ) # ( !AB1L447 & ( AB1L451 & ( (AB1L695Q & (((!AB1L443 & AB1_maxAngleCount[19])) # (AB1_maxAngleCount[20]))) ) ) ) # ( AB1L447 & ( !AB1L451 & ( ((!AB1L443 & (AB1_maxAngleCount[20] & AB1_maxAngleCount[19]))) # (AB1L695Q) ) ) ) # ( !AB1L447 & ( !AB1L451 & ( (((!AB1L443 & AB1_maxAngleCount[19])) # (AB1L695Q)) # (AB1_maxAngleCount[20]) ) ) );


--AB1L565 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~17 at LABCELL_X42_Y7_N12
AB1L565 = ( AB1L559 & ( AB1L577 & ( (!AB1L578 & (!AB1L564 & ((AB1L561) # (AB1L560)))) ) ) ) # ( !AB1L559 & ( AB1L577 & ( !AB1L564 ) ) ) # ( AB1L559 & ( !AB1L577 & ( (!AB1L578 & !AB1L564) ) ) ) # ( !AB1L559 & ( !AB1L577 & ( !AB1L564 ) ) );


--AB1_maxAngleCount[28] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[28] at FF_X46_Y8_N11
--register power-up is low

AB1_maxAngleCount[28] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][28],  ,  , VCC);


--AB1_maxAngleCount[27] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[27] at FF_X45_Y8_N23
--register power-up is low

AB1_maxAngleCount[27] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][27],  ,  , VCC);


--AB1_maxAngleCount[26] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[26] at FF_X45_Y8_N28
--register power-up is low

AB1_maxAngleCount[26] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][26],  ,  , VCC);


--AB1L566 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~18 at LABCELL_X45_Y8_N24
AB1L566 = ( AB1L480 & ( AB1_maxAngleCount[26] & ( (AB1_maxAngleCount[28] & (AB1L471 & (!AB1_maxAngleCount[27] $ (AB1L475)))) ) ) ) # ( !AB1L480 & ( AB1_maxAngleCount[26] & ( (!AB1_maxAngleCount[28] & (AB1L471 & (!AB1_maxAngleCount[27] $ (AB1L475)))) ) ) ) # ( AB1L480 & ( !AB1_maxAngleCount[26] & ( (AB1_maxAngleCount[28] & (!AB1L471 & (!AB1_maxAngleCount[27] $ (AB1L475)))) ) ) ) # ( !AB1L480 & ( !AB1_maxAngleCount[26] & ( (!AB1_maxAngleCount[28] & (!AB1L471 & (!AB1_maxAngleCount[27] $ (AB1L475)))) ) ) );


--AB1_maxAngleCount[25] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[25] at FF_X43_Y8_N16
--register power-up is low

AB1_maxAngleCount[25] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][25],  ,  , VCC);


--AB1L567 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~19 at LABCELL_X46_Y8_N27
AB1L567 = ( AB1_maxAngleCount[25] & ( !AB1L467 ) ) # ( !AB1_maxAngleCount[25] & ( AB1L467 ) );


--AB1_maxAngleCount[23] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[23] at FF_X47_Y6_N23
--register power-up is low

AB1_maxAngleCount[23] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][23],  ,  , VCC);


--AB1_maxAngleCount[24] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[24] at FF_X46_Y8_N4
--register power-up is low

AB1_maxAngleCount[24] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][24],  ,  , VCC);


--AB1L568 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~20 at LABCELL_X46_Y8_N24
AB1L568 = ( AB1_maxAngleCount[24] & ( !AB1L463 ) ) # ( !AB1_maxAngleCount[24] & ( AB1L463 ) );


--AB1_maxAngleCount[22] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[22] at FF_X50_Y6_N4
--register power-up is low

AB1_maxAngleCount[22] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][22],  ,  , VCC);


--AB1L569 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~21 at LABCELL_X46_Y8_N6
AB1L569 = ( AB1L480 & ( AB1L459 & ( (AB1L698Q & (AB1_maxAngleCount[28] & (AB1L587 & AB1L586))) ) ) ) # ( !AB1L480 & ( AB1L459 & ( (AB1L698Q & (!AB1_maxAngleCount[28] & (AB1L587 & AB1L586))) ) ) ) # ( AB1L480 & ( !AB1L459 & ( (!AB1L698Q & (AB1_maxAngleCount[28] & (AB1L587 & AB1L586))) ) ) ) # ( !AB1L480 & ( !AB1L459 & ( (!AB1L698Q & (!AB1_maxAngleCount[28] & (AB1L587 & AB1L586))) ) ) );


--AB1L570 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~22 at LABCELL_X45_Y8_N18
AB1L570 = ( AB1L471 & ( AB1L480 & ( (AB1_maxAngleCount[27] & (AB1_maxAngleCount[28] & !AB1L475)) ) ) ) # ( !AB1L471 & ( AB1L480 & ( (AB1_maxAngleCount[28] & ((!AB1_maxAngleCount[27] & (AB1_maxAngleCount[26] & !AB1L475)) # (AB1_maxAngleCount[27] & ((!AB1L475) # (AB1_maxAngleCount[26]))))) ) ) ) # ( AB1L471 & ( !AB1L480 & ( ((AB1_maxAngleCount[27] & !AB1L475)) # (AB1_maxAngleCount[28]) ) ) ) # ( !AB1L471 & ( !AB1L480 & ( ((!AB1_maxAngleCount[27] & (AB1_maxAngleCount[26] & !AB1L475)) # (AB1_maxAngleCount[27] & ((!AB1L475) # (AB1_maxAngleCount[26])))) # (AB1_maxAngleCount[28]) ) ) );


--AB1L571 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~23 at LABCELL_X46_Y8_N30
AB1L571 = ( AB1L567 & ( AB1L580 & ( (!AB1L566 & !AB1L570) ) ) ) # ( !AB1L567 & ( AB1L580 & ( (!AB1L566 & !AB1L570) ) ) ) # ( AB1L567 & ( !AB1L580 & ( !AB1L570 ) ) ) # ( !AB1L567 & ( !AB1L580 & ( (!AB1L570 & (((!AB1L566) # (!AB1L579)) # (AB1L568))) ) ) );


--AB1_maxAngleCount[30] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[30] at FF_X47_Y7_N58
--register power-up is low

AB1_maxAngleCount[30] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][30],  ,  , VCC);


--AB1_maxAngleCount[29] is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[29] at FF_X47_Y7_N35
--register power-up is low

AB1_maxAngleCount[29] = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][29],  ,  , VCC);


--AB1L572 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~24 at MLABCELL_X47_Y7_N27
AB1L572 = ( AB1_maxAngleCount[29] & ( (AB1L485 & (!AB1_maxAngleCount[30] $ (AB1L490))) ) ) # ( !AB1_maxAngleCount[29] & ( (!AB1L485 & (!AB1_maxAngleCount[30] $ (AB1L490))) ) );


--AB1L573 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~25 at MLABCELL_X47_Y7_N24
AB1L573 = ( AB1_maxAngleCount[29] & ( (!AB1_angleCount[31] & ((!AB1_maxAngleCount[30] & ((AB1L485) # (AB1L490))) # (AB1_maxAngleCount[30] & (AB1L490 & AB1L485)))) ) ) # ( !AB1_maxAngleCount[29] & ( (!AB1_angleCount[31] & ((!AB1_maxAngleCount[30]) # (AB1L490))) ) );


--AB1L574 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~26 at MLABCELL_X47_Y7_N6
AB1L574 = ( AB1L572 & ( AB1L573 & ( (AB1L571 & ((!AB1L569) # ((AB1L565 & !AB1L563)))) ) ) ) # ( !AB1L572 & ( AB1L573 ) );


--AB1L859 is nios_system:u0|servo_controller:servo_controller_0|Selector1~0 at LABCELL_X51_Y7_N54
AB1L859 = ( AB1_next_state.INT_RIGHT & ( AB1L614 & ( ((!AB1_current_state.SW_LEFT & !AB1L574)) # (AB1_current_state.SW_RIGHT) ) ) ) # ( !AB1_next_state.INT_RIGHT & ( AB1L614 & ( AB1_current_state.SW_RIGHT ) ) ) # ( AB1_next_state.INT_RIGHT & ( !AB1L614 & ( ((!AB1_current_state.SW_LEFT & !AB1L574)) # (AB1_current_state.SW_RIGHT) ) ) ) # ( !AB1_next_state.INT_RIGHT & ( !AB1L614 & ( (AB1_current_state.SW_RIGHT & AB1_angleCount[31]) ) ) );


--AB1L861 is nios_system:u0|servo_controller:servo_controller_0|Selector3~0 at LABCELL_X51_Y7_N18
AB1L861 = ( AB1_next_state.INT_LEFT & ( AB1L574 & ( (!AB1_current_state.SW_LEFT) # ((!AB1L614 & (AB1_current_state.SW_RIGHT & !AB1_angleCount[31]))) ) ) ) # ( !AB1_next_state.INT_LEFT & ( AB1L574 & ( !AB1_current_state.SW_LEFT ) ) ) # ( AB1_next_state.INT_LEFT & ( !AB1L574 & ( (!AB1_current_state.SW_LEFT) # ((!AB1L614 & (AB1_current_state.SW_RIGHT & !AB1_angleCount[31]))) ) ) );


--AB1L417 is nios_system:u0|servo_controller:servo_controller_0|angleCount[13]~155 at LABCELL_X51_Y7_N12
AB1L417 = ( !AB1_current_state.INT_LEFT & ( !AB1_current_state.SW_RIGHT ) );


--AB1L418 is nios_system:u0|servo_controller:servo_controller_0|angleCount[13]~156 at LABCELL_X51_Y7_N48
AB1L418 = ( !AB1_current_state.SW_RIGHT & ( !AB1_current_state.INT_RIGHT ) );


--AB1L864 is nios_system:u0|servo_controller:servo_controller_0|Selector11~0 at LABCELL_X43_Y8_N57
AB1L864 = ( AB1L250 & ( AB1_maxAngleCount[25] & ( (!AB1L417) # ((!AB1L418 & (AB1_minAngleCount[25])) # (AB1L418 & ((AB1L134)))) ) ) ) # ( !AB1L250 & ( AB1_maxAngleCount[25] & ( (!AB1L417 & (((AB1L418)))) # (AB1L417 & ((!AB1L418 & (AB1_minAngleCount[25])) # (AB1L418 & ((AB1L134))))) ) ) ) # ( AB1L250 & ( !AB1_maxAngleCount[25] & ( (!AB1L417 & (((!AB1L418)))) # (AB1L417 & ((!AB1L418 & (AB1_minAngleCount[25])) # (AB1L418 & ((AB1L134))))) ) ) ) # ( !AB1L250 & ( !AB1_maxAngleCount[25] & ( (AB1L417 & ((!AB1L418 & (AB1_minAngleCount[25])) # (AB1L418 & ((AB1L134))))) ) ) );


--AB1L468 is nios_system:u0|servo_controller:servo_controller_0|angleCount[25]~23 at LABCELL_X43_Y8_N27
AB1L468 = ( AB1L466 & ( !AB1L864 ) ) # ( !AB1L466 & ( AB1L864 ) );


--AB1L419 is nios_system:u0|servo_controller:servo_controller_0|angleCount[13]~157 at LABCELL_X51_Y7_N0
AB1L419 = ( AB1_current_state.SW_LEFT & ( AB1_current_state.SW_RIGHT & ( (!AB1L533Q & ((!AB1L546) # ((AB1L543 & !AB1L542)))) ) ) ) # ( !AB1_current_state.SW_LEFT & ( AB1_current_state.SW_RIGHT & ( (!AB1L533Q & ((!AB1L546) # ((AB1L543 & !AB1L542)))) ) ) ) # ( AB1_current_state.SW_LEFT & ( !AB1_current_state.SW_RIGHT ) ) # ( !AB1_current_state.SW_LEFT & ( !AB1_current_state.SW_RIGHT & ( (!AB1L533Q & ((!AB1L546) # ((AB1L543 & !AB1L542)))) ) ) );


--AB1_reg[0][25] is nios_system:u0|servo_controller:servo_controller_0|reg[0][25] at FF_X52_Y8_N53
--register power-up is low

AB1_reg[0][25] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[25],  ,  , VCC);


--AB1L662 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[0]~0 at LABCELL_X53_Y6_N24
AB1L662 = ( YB2_wait_latency_counter[1] & ( XB2_mem_used[1] & ( !Z1_r_sync_rst ) ) ) # ( !YB2_wait_latency_counter[1] & ( XB2_mem_used[1] & ( !Z1_r_sync_rst ) ) ) # ( YB2_wait_latency_counter[1] & ( !XB2_mem_used[1] & ( !Z1_r_sync_rst ) ) ) # ( !YB2_wait_latency_counter[1] & ( !XB2_mem_used[1] & ( (!Z1_r_sync_rst & ((!BC1L17) # ((!WB13L2) # (YB2_wait_latency_counter[0])))) ) ) );


--AB1L481 is nios_system:u0|servo_controller:servo_controller_0|angleCount[28]~11 at LABCELL_X45_Y8_N12
AB1L481 = ( AB1L482 & ( AB1L417 & ( !AB1L479 $ (((!AB1L138) # (!AB1L418))) ) ) ) # ( !AB1L482 & ( AB1L417 & ( !AB1L479 $ (((!AB1L138 & AB1L418))) ) ) ) # ( AB1L482 & ( !AB1L417 & ( !AB1L479 $ (((!AB1L254) # (AB1L418))) ) ) ) # ( !AB1L482 & ( !AB1L417 & ( !AB1L479 $ (((!AB1L254 & !AB1L418))) ) ) );


--AB1_reg[0][28] is nios_system:u0|servo_controller:servo_controller_0|reg[0][28] at FF_X52_Y8_N19
--register power-up is low

AB1_reg[0][28] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[28],  ,  , VCC);


--AB1L476 is nios_system:u0|servo_controller:servo_controller_0|angleCount[27]~15 at LABCELL_X45_Y8_N6
AB1L476 = ( AB1L477 & ( AB1L417 & ( !AB1L474 $ (((!AB1L142) # (!AB1L418))) ) ) ) # ( !AB1L477 & ( AB1L417 & ( !AB1L474 $ (((!AB1L142 & AB1L418))) ) ) ) # ( AB1L477 & ( !AB1L417 & ( !AB1L474 $ (((!AB1L258) # (AB1L418))) ) ) ) # ( !AB1L477 & ( !AB1L417 & ( !AB1L474 $ (((!AB1L258 & !AB1L418))) ) ) );


--AB1_reg[0][27] is nios_system:u0|servo_controller:servo_controller_0|reg[0][27] at FF_X48_Y6_N1
--register power-up is low

AB1_reg[0][27] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[27],  ,  , VCC);


--AB1L863 is nios_system:u0|servo_controller:servo_controller_0|Selector10~0 at LABCELL_X43_Y8_N30
AB1L863 = ( AB1L262 & ( AB1L417 & ( (!AB1L418 & (AB1_minAngleCount[26])) # (AB1L418 & ((AB1L146))) ) ) ) # ( !AB1L262 & ( AB1L417 & ( (!AB1L418 & (AB1_minAngleCount[26])) # (AB1L418 & ((AB1L146))) ) ) ) # ( AB1L262 & ( !AB1L417 & ( (!AB1L418) # (AB1_maxAngleCount[26]) ) ) ) # ( !AB1L262 & ( !AB1L417 & ( (AB1_maxAngleCount[26] & AB1L418) ) ) );


--AB1L472 is nios_system:u0|servo_controller:servo_controller_0|angleCount[26]~19 at LABCELL_X43_Y8_N18
AB1L472 = ( AB1L863 & ( !AB1L470 ) ) # ( !AB1L863 & ( AB1L470 ) );


--AB1_reg[0][26] is nios_system:u0|servo_controller:servo_controller_0|reg[0][26] at FF_X48_Y6_N4
--register power-up is low

AB1_reg[0][26] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[26],  ,  , VCC);


--AB1L866 is nios_system:u0|servo_controller:servo_controller_0|Selector13~0 at MLABCELL_X47_Y6_N18
AB1L866 = ( AB1_minAngleCount[23] & ( AB1L150 & ( ((!AB1L418 & (AB1L266)) # (AB1L418 & ((AB1_maxAngleCount[23])))) # (AB1L417) ) ) ) # ( !AB1_minAngleCount[23] & ( AB1L150 & ( (!AB1L417 & ((!AB1L418 & (AB1L266)) # (AB1L418 & ((AB1_maxAngleCount[23]))))) # (AB1L417 & (((AB1L418)))) ) ) ) # ( AB1_minAngleCount[23] & ( !AB1L150 & ( (!AB1L417 & ((!AB1L418 & (AB1L266)) # (AB1L418 & ((AB1_maxAngleCount[23]))))) # (AB1L417 & (((!AB1L418)))) ) ) ) # ( !AB1_minAngleCount[23] & ( !AB1L150 & ( (!AB1L417 & ((!AB1L418 & (AB1L266)) # (AB1L418 & ((AB1_maxAngleCount[23]))))) ) ) );


--AB1L460 is nios_system:u0|servo_controller:servo_controller_0|angleCount[23]~31 at MLABCELL_X47_Y6_N36
AB1L460 = ( AB1L866 & ( !AB1L458 ) ) # ( !AB1L866 & ( AB1L458 ) );


--AB1_reg[0][23] is nios_system:u0|servo_controller:servo_controller_0|reg[0][23] at FF_X48_Y6_N59
--register power-up is low

AB1_reg[0][23] = DFFEAS(AB1L803, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1L865 is nios_system:u0|servo_controller:servo_controller_0|Selector12~0 at LABCELL_X43_Y8_N48
AB1L865 = ( AB1L418 & ( AB1L417 & ( AB1L154 ) ) ) # ( !AB1L418 & ( AB1L417 & ( AB1_minAngleCount[24] ) ) ) # ( AB1L418 & ( !AB1L417 & ( AB1_maxAngleCount[24] ) ) ) # ( !AB1L418 & ( !AB1L417 & ( AB1L270 ) ) );


--AB1L464 is nios_system:u0|servo_controller:servo_controller_0|angleCount[24]~27 at LABCELL_X43_Y8_N3
AB1L464 = ( AB1L865 & ( !AB1L462 ) ) # ( !AB1L865 & ( AB1L462 ) );


--AB1_reg[0][24] is nios_system:u0|servo_controller:servo_controller_0|reg[0][24] at FF_X48_Y6_N49
--register power-up is low

AB1_reg[0][24] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[24],  ,  , VCC);


--AB1L867 is nios_system:u0|servo_controller:servo_controller_0|Selector14~0 at MLABCELL_X47_Y6_N48
AB1L867 = ( AB1L417 & ( AB1L158 & ( (AB1_minAngleCount[22]) # (AB1L418) ) ) ) # ( !AB1L417 & ( AB1L158 & ( (!AB1L418 & (AB1L274)) # (AB1L418 & ((AB1_maxAngleCount[22]))) ) ) ) # ( AB1L417 & ( !AB1L158 & ( (!AB1L418 & AB1_minAngleCount[22]) ) ) ) # ( !AB1L417 & ( !AB1L158 & ( (!AB1L418 & (AB1L274)) # (AB1L418 & ((AB1_maxAngleCount[22]))) ) ) );


--AB1L456 is nios_system:u0|servo_controller:servo_controller_0|angleCount[22]~35 at MLABCELL_X47_Y6_N15
AB1L456 = ( AB1L867 & ( !AB1L454 ) ) # ( !AB1L867 & ( AB1L454 ) );


--AB1_reg[0][22] is nios_system:u0|servo_controller:servo_controller_0|reg[0][22] at FF_X52_Y6_N22
--register power-up is low

AB1_reg[0][22] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[22],  ,  , VCC);


--AB1L878 is nios_system:u0|servo_controller:servo_controller_0|Selector25~0 at LABCELL_X48_Y8_N0
AB1L878 = ( AB1_maxAngleCount[11] & ( AB1_minAngleCount[11] & ( (!AB1L417 & (((AB1L278) # (AB1L418)))) # (AB1L417 & (((!AB1L418)) # (AB1L162))) ) ) ) # ( !AB1_maxAngleCount[11] & ( AB1_minAngleCount[11] & ( (!AB1L417 & (((!AB1L418 & AB1L278)))) # (AB1L417 & (((!AB1L418)) # (AB1L162))) ) ) ) # ( AB1_maxAngleCount[11] & ( !AB1_minAngleCount[11] & ( (!AB1L417 & (((AB1L278) # (AB1L418)))) # (AB1L417 & (AB1L162 & (AB1L418))) ) ) ) # ( !AB1_maxAngleCount[11] & ( !AB1_minAngleCount[11] & ( (!AB1L417 & (((!AB1L418 & AB1L278)))) # (AB1L417 & (AB1L162 & (AB1L418))) ) ) );


--AB1L408 is nios_system:u0|servo_controller:servo_controller_0|angleCount[11]~79 at LABCELL_X48_Y9_N36
AB1L408 = ( AB1L878 & ( !AB1L406 ) ) # ( !AB1L878 & ( AB1L406 ) );


--AB1_reg[0][11] is nios_system:u0|servo_controller:servo_controller_0|reg[0][11] at FF_X50_Y8_N10
--register power-up is low

AB1_reg[0][11] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[11],  ,  , VCC);


--AB1L875 is nios_system:u0|servo_controller:servo_controller_0|Selector22~0 at MLABCELL_X47_Y9_N24
AB1L875 = ( AB1_minAngleCount[14] & ( AB1L166 & ( (!AB1L417 & ((!AB1L418 & (AB1L282)) # (AB1L418 & ((AB1_maxAngleCount[14]))))) # (AB1L417 & (((AB1L418)))) ) ) ) # ( !AB1_minAngleCount[14] & ( AB1L166 & ( ((!AB1L418 & (AB1L282)) # (AB1L418 & ((AB1_maxAngleCount[14])))) # (AB1L417) ) ) ) # ( AB1_minAngleCount[14] & ( !AB1L166 & ( (!AB1L417 & ((!AB1L418 & (AB1L282)) # (AB1L418 & ((AB1_maxAngleCount[14]))))) ) ) ) # ( !AB1_minAngleCount[14] & ( !AB1L166 & ( (!AB1L417 & ((!AB1L418 & (AB1L282)) # (AB1L418 & ((AB1_maxAngleCount[14]))))) # (AB1L417 & (((!AB1L418)))) ) ) );


--AB1L424 is nios_system:u0|servo_controller:servo_controller_0|angleCount[14]~67 at MLABCELL_X47_Y9_N48
AB1L424 = ( AB1L422 & ( !AB1L875 ) ) # ( !AB1L422 & ( AB1L875 ) );


--AB1_reg[0][14] is nios_system:u0|servo_controller:servo_controller_0|reg[0][14] at FF_X52_Y8_N22
--register power-up is low

AB1_reg[0][14] = DFFEAS(AB1L789, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1L876 is nios_system:u0|servo_controller:servo_controller_0|Selector23~0 at LABCELL_X48_Y10_N33
AB1L876 = ( AB1L418 & ( AB1L417 & ( AB1L170 ) ) ) # ( !AB1L418 & ( AB1L417 & ( AB1_minAngleCount[13] ) ) ) # ( AB1L418 & ( !AB1L417 & ( AB1_maxAngleCount[13] ) ) ) # ( !AB1L418 & ( !AB1L417 & ( AB1L286 ) ) );


--AB1L416 is nios_system:u0|servo_controller:servo_controller_0|angleCount[13]~71 at LABCELL_X48_Y10_N54
AB1L416 = ( AB1L876 & ( !AB1L414 ) ) # ( !AB1L876 & ( AB1L414 ) );


--AB1_reg[0][13] is nios_system:u0|servo_controller:servo_controller_0|reg[0][13] at FF_X50_Y8_N55
--register power-up is low

AB1_reg[0][13] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[13],  ,  , VCC);


--AB1L877 is nios_system:u0|servo_controller:servo_controller_0|Selector24~0 at LABCELL_X48_Y8_N6
AB1L877 = ( AB1L418 & ( AB1L417 & ( AB1L174 ) ) ) # ( !AB1L418 & ( AB1L417 & ( AB1_minAngleCount[12] ) ) ) # ( AB1L418 & ( !AB1L417 & ( AB1_maxAngleCount[12] ) ) ) # ( !AB1L418 & ( !AB1L417 & ( AB1L290 ) ) );


--AB1L412 is nios_system:u0|servo_controller:servo_controller_0|angleCount[12]~75 at LABCELL_X48_Y10_N36
AB1L412 = ( AB1L410 & ( !AB1L877 ) ) # ( !AB1L410 & ( AB1L877 ) );


--AB1_reg[0][12] is nios_system:u0|servo_controller:servo_controller_0|reg[0][12] at FF_X52_Y8_N26
--register power-up is low

AB1_reg[0][12] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[12],  ,  , VCC);


--AB1L879 is nios_system:u0|servo_controller:servo_controller_0|Selector26~0 at LABCELL_X48_Y8_N24
AB1L879 = ( AB1L418 & ( AB1L728Q & ( (!AB1L417 & (!AB1_maxAngleCount[10])) # (AB1L417 & ((AB1L178))) ) ) ) # ( !AB1L418 & ( AB1L728Q & ( (AB1L294) # (AB1L417) ) ) ) # ( AB1L418 & ( !AB1L728Q & ( (!AB1L417 & (!AB1_maxAngleCount[10])) # (AB1L417 & ((AB1L178))) ) ) ) # ( !AB1L418 & ( !AB1L728Q & ( (!AB1L417 & AB1L294) ) ) );


--AB1L404 is nios_system:u0|servo_controller:servo_controller_0|angleCount[10]~83 at LABCELL_X48_Y9_N48
AB1L404 = ( AB1L879 & ( !AB1L402 ) ) # ( !AB1L879 & ( AB1L402 ) );


--AB1_reg[0][10] is nios_system:u0|servo_controller:servo_controller_0|reg[0][10] at FF_X52_Y8_N55
--register power-up is low

AB1_reg[0][10] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[10],  ,  , VCC);


--AB1L880 is nios_system:u0|servo_controller:servo_controller_0|Selector27~0 at LABCELL_X51_Y10_N51
AB1L880 = ( AB1L298 & ( AB1_maxAngleCount[9] & ( (!AB1L417 & (((!AB1L418)))) # (AB1L417 & ((!AB1L418 & (!AB1_minAngleCount[9])) # (AB1L418 & ((AB1L182))))) ) ) ) # ( !AB1L298 & ( AB1_maxAngleCount[9] & ( (AB1L417 & ((!AB1L418 & (!AB1_minAngleCount[9])) # (AB1L418 & ((AB1L182))))) ) ) ) # ( AB1L298 & ( !AB1_maxAngleCount[9] & ( (!AB1L417) # ((!AB1L418 & (!AB1_minAngleCount[9])) # (AB1L418 & ((AB1L182)))) ) ) ) # ( !AB1L298 & ( !AB1_maxAngleCount[9] & ( (!AB1L417 & (((AB1L418)))) # (AB1L417 & ((!AB1L418 & (!AB1_minAngleCount[9])) # (AB1L418 & ((AB1L182))))) ) ) );


--AB1L400 is nios_system:u0|servo_controller:servo_controller_0|angleCount[9]~87 at LABCELL_X48_Y9_N51
AB1L400 = ( AB1L398 & ( !AB1L880 ) ) # ( !AB1L398 & ( AB1L880 ) );


--AB1_reg[0][9] is nios_system:u0|servo_controller:servo_controller_0|reg[0][9] at FF_X52_Y8_N40
--register power-up is low

AB1_reg[0][9] = DFFEAS(AB1L783, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1L881 is nios_system:u0|servo_controller:servo_controller_0|Selector28~0 at LABCELL_X50_Y9_N6
AB1L881 = ( AB1L418 & ( AB1L186 & ( (AB1_maxAngleCount[8]) # (AB1L417) ) ) ) # ( !AB1L418 & ( AB1L186 & ( (!AB1L417 & (AB1L302)) # (AB1L417 & ((!AB1_minAngleCount[8]))) ) ) ) # ( AB1L418 & ( !AB1L186 & ( (!AB1L417 & AB1_maxAngleCount[8]) ) ) ) # ( !AB1L418 & ( !AB1L186 & ( (!AB1L417 & (AB1L302)) # (AB1L417 & ((!AB1_minAngleCount[8]))) ) ) );


--AB1L396 is nios_system:u0|servo_controller:servo_controller_0|angleCount[8]~91 at LABCELL_X50_Y9_N15
AB1L396 = ( AB1L881 & ( !AB1L394 ) ) # ( !AB1L881 & ( AB1L394 ) );


--AB1_reg[0][8] is nios_system:u0|servo_controller:servo_controller_0|reg[0][8] at FF_X50_Y8_N8
--register power-up is low

AB1_reg[0][8] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[8],  ,  , VCC);


--AB1L886 is nios_system:u0|servo_controller:servo_controller_0|Selector33~0 at LABCELL_X51_Y8_N6
AB1L886 = ( AB1_maxAngleCount[3] & ( AB1L717Q & ( (!AB1L417 & (AB1L306 & (!AB1L418))) # (AB1L417 & (((AB1L418 & AB1L190)))) ) ) ) # ( !AB1_maxAngleCount[3] & ( AB1L717Q & ( (!AB1L417 & (((AB1L418)) # (AB1L306))) # (AB1L417 & (((AB1L418 & AB1L190)))) ) ) ) # ( AB1_maxAngleCount[3] & ( !AB1L717Q & ( (!AB1L417 & (AB1L306 & (!AB1L418))) # (AB1L417 & (((!AB1L418) # (AB1L190)))) ) ) ) # ( !AB1_maxAngleCount[3] & ( !AB1L717Q & ( (!AB1L417 & (((AB1L418)) # (AB1L306))) # (AB1L417 & (((!AB1L418) # (AB1L190)))) ) ) );


--AB1L376 is nios_system:u0|servo_controller:servo_controller_0|angleCount[3]~111 at LABCELL_X50_Y9_N18
AB1L376 = ( AB1L886 & ( !AB1L374 ) ) # ( !AB1L886 & ( AB1L374 ) );


--AB1_reg[0][3] is nios_system:u0|servo_controller:servo_controller_0|reg[0][3] at FF_X52_Y8_N7
--register power-up is low

AB1_reg[0][3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[3],  ,  , VCC);


--AB1L372 is nios_system:u0|servo_controller:servo_controller_0|angleCount[2]~115 at LABCELL_X51_Y8_N36
AB1L372 = ( AB1_current_state.INT_RIGHT & ( !AB1_minAngleCount[2] $ (AB1L370) ) ) # ( !AB1_current_state.INT_RIGHT & ( !AB1L370 $ (AB1_maxAngleCount[2]) ) );


--AB1L420 is nios_system:u0|servo_controller:servo_controller_0|angleCount[13]~158 at LABCELL_X51_Y7_N15
AB1L420 = (!AB1_current_state.SW_RIGHT & AB1_current_state.SW_LEFT);


--AB1_reg[0][2] is nios_system:u0|servo_controller:servo_controller_0|reg[0][2] at FF_X52_Y8_N10
--register power-up is low

AB1_reg[0][2] = DFFEAS(AB1L774, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1L368 is nios_system:u0|servo_controller:servo_controller_0|angleCount[1]~119 at LABCELL_X51_Y7_N36
AB1L368 = ( AB1_maxAngleCount[1] & ( !AB1L366 $ (((!AB1_current_state.INT_RIGHT) # (AB1_minAngleCount[1]))) ) ) # ( !AB1_maxAngleCount[1] & ( !AB1L366 $ (((AB1_minAngleCount[1] & AB1_current_state.INT_RIGHT))) ) );


--AB1_reg[0][1] is nios_system:u0|servo_controller:servo_controller_0|reg[0][1] at FF_X52_Y8_N1
--register power-up is low

AB1_reg[0][1] = DFFEAS(AB1L772, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1L364 is nios_system:u0|servo_controller:servo_controller_0|angleCount[0]~123 at LABCELL_X51_Y8_N24
AB1L364 = !AB1L362 $ (((!AB1_current_state.INT_RIGHT & ((AB1_maxAngleCount[0]))) # (AB1_current_state.INT_RIGHT & (AB1L709Q))));


--AB1_reg[0][0] is nios_system:u0|servo_controller:servo_controller_0|reg[0][0] at FF_X52_Y8_N38
--register power-up is low

AB1_reg[0][0] = DFFEAS(AB1L770, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1L884 is nios_system:u0|servo_controller:servo_controller_0|Selector31~0 at LABCELL_X48_Y8_N18
AB1L884 = ( AB1L418 & ( AB1_maxAngleCount[5] & ( (!AB1L417) # (AB1L194) ) ) ) # ( !AB1L418 & ( AB1_maxAngleCount[5] & ( (!AB1L417 & (AB1L310)) # (AB1L417 & ((AB1_minAngleCount[5]))) ) ) ) # ( AB1L418 & ( !AB1_maxAngleCount[5] & ( (AB1L417 & AB1L194) ) ) ) # ( !AB1L418 & ( !AB1_maxAngleCount[5] & ( (!AB1L417 & (AB1L310)) # (AB1L417 & ((AB1_minAngleCount[5]))) ) ) );


--AB1L384 is nios_system:u0|servo_controller:servo_controller_0|angleCount[5]~103 at LABCELL_X53_Y8_N48
AB1L384 = !AB1L382 $ (!AB1L884);


--AB1_reg[0][5] is nios_system:u0|servo_controller:servo_controller_0|reg[0][5] at FF_X52_Y8_N49
--register power-up is low

AB1_reg[0][5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[5],  ,  , VCC);


--AB1L882 is nios_system:u0|servo_controller:servo_controller_0|Selector29~0 at MLABCELL_X47_Y8_N9
AB1L882 = ( AB1_maxAngleCount[7] & ( AB1L314 & ( (!AB1L417 & (((!AB1L418)))) # (AB1L417 & ((!AB1L418 & (AB1_minAngleCount[7])) # (AB1L418 & ((AB1L198))))) ) ) ) # ( !AB1_maxAngleCount[7] & ( AB1L314 & ( (!AB1L417) # ((!AB1L418 & (AB1_minAngleCount[7])) # (AB1L418 & ((AB1L198)))) ) ) ) # ( AB1_maxAngleCount[7] & ( !AB1L314 & ( (AB1L417 & ((!AB1L418 & (AB1_minAngleCount[7])) # (AB1L418 & ((AB1L198))))) ) ) ) # ( !AB1_maxAngleCount[7] & ( !AB1L314 & ( (!AB1L417 & (((AB1L418)))) # (AB1L417 & ((!AB1L418 & (AB1_minAngleCount[7])) # (AB1L418 & ((AB1L198))))) ) ) );


--AB1L392 is nios_system:u0|servo_controller:servo_controller_0|angleCount[7]~95 at LABCELL_X46_Y7_N12
AB1L392 = ( AB1L390 & ( !AB1L882 ) ) # ( !AB1L390 & ( AB1L882 ) );


--AB1_reg[0][7] is nios_system:u0|servo_controller:servo_controller_0|reg[0][7] at FF_X50_Y8_N32
--register power-up is low

AB1_reg[0][7] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[7],  ,  , VCC);


--AB1L883 is nios_system:u0|servo_controller:servo_controller_0|Selector30~0 at MLABCELL_X47_Y8_N48
AB1L883 = ( AB1_maxAngleCount[6] & ( AB1L318 & ( (!AB1L417) # ((!AB1L418 & ((!AB1_minAngleCount[6]))) # (AB1L418 & (AB1L202))) ) ) ) # ( !AB1_maxAngleCount[6] & ( AB1L318 & ( (!AB1L418 & (((!AB1_minAngleCount[6]) # (!AB1L417)))) # (AB1L418 & (AB1L202 & ((AB1L417)))) ) ) ) # ( AB1_maxAngleCount[6] & ( !AB1L318 & ( (!AB1L418 & (((!AB1_minAngleCount[6] & AB1L417)))) # (AB1L418 & (((!AB1L417)) # (AB1L202))) ) ) ) # ( !AB1_maxAngleCount[6] & ( !AB1L318 & ( (AB1L417 & ((!AB1L418 & ((!AB1_minAngleCount[6]))) # (AB1L418 & (AB1L202)))) ) ) );


--AB1L388 is nios_system:u0|servo_controller:servo_controller_0|angleCount[6]~99 at LABCELL_X45_Y7_N39
AB1L388 = ( AB1L386 & ( !AB1L883 ) ) # ( !AB1L386 & ( AB1L883 ) );


--AB1_reg[0][6] is nios_system:u0|servo_controller:servo_controller_0|reg[0][6] at FF_X52_Y8_N5
--register power-up is low

AB1_reg[0][6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[6],  ,  , VCC);


--AB1L885 is nios_system:u0|servo_controller:servo_controller_0|Selector32~0 at LABCELL_X48_Y8_N12
AB1L885 = ( AB1L418 & ( AB1L322 & ( (!AB1L417 & ((!AB1_maxAngleCount[4]))) # (AB1L417 & (AB1L206)) ) ) ) # ( !AB1L418 & ( AB1L322 & ( (!AB1L417) # (AB1_minAngleCount[4]) ) ) ) # ( AB1L418 & ( !AB1L322 & ( (!AB1L417 & ((!AB1_maxAngleCount[4]))) # (AB1L417 & (AB1L206)) ) ) ) # ( !AB1L418 & ( !AB1L322 & ( (AB1_minAngleCount[4] & AB1L417) ) ) );


--AB1L380 is nios_system:u0|servo_controller:servo_controller_0|angleCount[4]~107 at LABCELL_X53_Y8_N12
AB1L380 = ( AB1L885 & ( !AB1L378 ) ) # ( !AB1L885 & ( AB1L378 ) );


--AB1_reg[0][4] is nios_system:u0|servo_controller:servo_controller_0|reg[0][4] at FF_X52_Y8_N29
--register power-up is low

AB1_reg[0][4] = DFFEAS(AB1L777, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1L868 is nios_system:u0|servo_controller:servo_controller_0|Selector15~0 at MLABCELL_X47_Y6_N57
AB1L868 = ( AB1L417 & ( AB1L210 & ( (AB1L744Q) # (AB1L418) ) ) ) # ( !AB1L417 & ( AB1L210 & ( (!AB1L418 & ((AB1L326))) # (AB1L418 & (AB1_maxAngleCount[21])) ) ) ) # ( AB1L417 & ( !AB1L210 & ( (!AB1L418 & AB1L744Q) ) ) ) # ( !AB1L417 & ( !AB1L210 & ( (!AB1L418 & ((AB1L326))) # (AB1L418 & (AB1_maxAngleCount[21])) ) ) );


--AB1L452 is nios_system:u0|servo_controller:servo_controller_0|angleCount[21]~39 at MLABCELL_X47_Y6_N27
AB1L452 = !AB1L450 $ (!AB1L868);


--AB1_reg[0][21] is nios_system:u0|servo_controller:servo_controller_0|reg[0][21] at FF_X47_Y5_N28
--register power-up is low

AB1_reg[0][21] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[21],  ,  , VCC);


--AB1L869 is nios_system:u0|servo_controller:servo_controller_0|Selector16~0 at LABCELL_X43_Y7_N54
AB1L869 = ( AB1L330 & ( AB1L417 & ( (!AB1L418 & (AB1_minAngleCount[20])) # (AB1L418 & ((AB1L214))) ) ) ) # ( !AB1L330 & ( AB1L417 & ( (!AB1L418 & (AB1_minAngleCount[20])) # (AB1L418 & ((AB1L214))) ) ) ) # ( AB1L330 & ( !AB1L417 & ( (!AB1L418) # (AB1_maxAngleCount[20]) ) ) ) # ( !AB1L330 & ( !AB1L417 & ( (AB1L418 & AB1_maxAngleCount[20]) ) ) );


--AB1L448 is nios_system:u0|servo_controller:servo_controller_0|angleCount[20]~43 at LABCELL_X43_Y7_N42
AB1L448 = !AB1L446 $ (!AB1L869);


--AB1_reg[0][20] is nios_system:u0|servo_controller:servo_controller_0|reg[0][20] at FF_X48_Y6_N55
--register power-up is low

AB1_reg[0][20] = DFFEAS(AB1L799, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1L870 is nios_system:u0|servo_controller:servo_controller_0|Selector17~0 at LABCELL_X43_Y7_N12
AB1L870 = ( AB1L418 & ( AB1L417 & ( AB1L218 ) ) ) # ( !AB1L418 & ( AB1L417 & ( AB1_minAngleCount[19] ) ) ) # ( AB1L418 & ( !AB1L417 & ( AB1_maxAngleCount[19] ) ) ) # ( !AB1L418 & ( !AB1L417 & ( AB1L334 ) ) );


--AB1L444 is nios_system:u0|servo_controller:servo_controller_0|angleCount[19]~47 at LABCELL_X43_Y7_N18
AB1L444 = ( AB1L442 & ( !AB1L870 ) ) # ( !AB1L442 & ( AB1L870 ) );


--AB1_reg[0][19] is nios_system:u0|servo_controller:servo_controller_0|reg[0][19] at FF_X50_Y5_N1
--register power-up is low

AB1_reg[0][19] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[19],  ,  , VCC);


--AB1L871 is nios_system:u0|servo_controller:servo_controller_0|Selector18~0 at LABCELL_X45_Y7_N54
AB1L871 = ( AB1_maxAngleCount[18] & ( AB1L418 & ( (!AB1L417) # (AB1L222) ) ) ) # ( !AB1_maxAngleCount[18] & ( AB1L418 & ( (AB1L222 & AB1L417) ) ) ) # ( AB1_maxAngleCount[18] & ( !AB1L418 & ( (!AB1L417 & (AB1L338)) # (AB1L417 & ((AB1_minAngleCount[18]))) ) ) ) # ( !AB1_maxAngleCount[18] & ( !AB1L418 & ( (!AB1L417 & (AB1L338)) # (AB1L417 & ((AB1_minAngleCount[18]))) ) ) );


--AB1L440 is nios_system:u0|servo_controller:servo_controller_0|angleCount[18]~51 at LABCELL_X45_Y7_N30
AB1L440 = !AB1L438 $ (!AB1L871);


--AB1_reg[0][18] is nios_system:u0|servo_controller:servo_controller_0|reg[0][18] at FF_X52_Y6_N41
--register power-up is low

AB1_reg[0][18] = DFFEAS(AB1L796, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1L873 is nios_system:u0|servo_controller:servo_controller_0|Selector20~0 at MLABCELL_X47_Y7_N48
AB1L873 = ( AB1L417 & ( AB1L226 & ( (AB1_minAngleCount[16]) # (AB1L418) ) ) ) # ( !AB1L417 & ( AB1L226 & ( (!AB1L418 & ((AB1L342))) # (AB1L418 & (!AB1_maxAngleCount[16])) ) ) ) # ( AB1L417 & ( !AB1L226 & ( (!AB1L418 & AB1_minAngleCount[16]) ) ) ) # ( !AB1L417 & ( !AB1L226 & ( (!AB1L418 & ((AB1L342))) # (AB1L418 & (!AB1_maxAngleCount[16])) ) ) );


--AB1L432 is nios_system:u0|servo_controller:servo_controller_0|angleCount[16]~59 at LABCELL_X43_Y7_N21
AB1L432 = ( AB1L873 & ( !AB1L430 ) ) # ( !AB1L873 & ( AB1L430 ) );


--AB1_reg[0][16] is nios_system:u0|servo_controller:servo_controller_0|reg[0][16] at FF_X47_Y7_N52
--register power-up is low

AB1_reg[0][16] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[16],  ,  , VCC);


--AB1L872 is nios_system:u0|servo_controller:servo_controller_0|Selector19~0 at LABCELL_X46_Y7_N36
AB1L872 = ( AB1L230 & ( AB1_maxAngleCount[17] & ( ((!AB1L417 & ((AB1L346))) # (AB1L417 & (AB1_minAngleCount[17]))) # (AB1L418) ) ) ) # ( !AB1L230 & ( AB1_maxAngleCount[17] & ( (!AB1L417 & (((AB1L418) # (AB1L346)))) # (AB1L417 & (AB1_minAngleCount[17] & ((!AB1L418)))) ) ) ) # ( AB1L230 & ( !AB1_maxAngleCount[17] & ( (!AB1L417 & (((AB1L346 & !AB1L418)))) # (AB1L417 & (((AB1L418)) # (AB1_minAngleCount[17]))) ) ) ) # ( !AB1L230 & ( !AB1_maxAngleCount[17] & ( (!AB1L418 & ((!AB1L417 & ((AB1L346))) # (AB1L417 & (AB1_minAngleCount[17])))) ) ) );


--AB1L436 is nios_system:u0|servo_controller:servo_controller_0|angleCount[17]~55 at LABCELL_X46_Y7_N54
AB1L436 = ( AB1L434 & ( !AB1L872 ) ) # ( !AB1L434 & ( AB1L872 ) );


--AB1_reg[0][17] is nios_system:u0|servo_controller:servo_controller_0|reg[0][17] at FF_X52_Y7_N8
--register power-up is low

AB1_reg[0][17] = DFFEAS(AB1L794, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1L874 is nios_system:u0|servo_controller:servo_controller_0|Selector21~0 at LABCELL_X46_Y7_N42
AB1L874 = ( AB1L418 & ( AB1L234 & ( (!AB1_maxAngleCount[15]) # (AB1L417) ) ) ) # ( !AB1L418 & ( AB1L234 & ( (!AB1L417 & ((AB1L350))) # (AB1L417 & (!AB1_minAngleCount[15])) ) ) ) # ( AB1L418 & ( !AB1L234 & ( (!AB1L417 & !AB1_maxAngleCount[15]) ) ) ) # ( !AB1L418 & ( !AB1L234 & ( (!AB1L417 & ((AB1L350))) # (AB1L417 & (!AB1_minAngleCount[15])) ) ) );


--AB1L428 is nios_system:u0|servo_controller:servo_controller_0|angleCount[15]~63 at LABCELL_X46_Y7_N57
AB1L428 = ( AB1L874 & ( !AB1L426 ) ) # ( !AB1L874 & ( AB1L426 ) );


--AB1_reg[0][15] is nios_system:u0|servo_controller:servo_controller_0|reg[0][15] at FF_X52_Y7_N52
--register power-up is low

AB1_reg[0][15] = DFFEAS(AB1L791, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--AB1_next_state.SW_RIGHT is nios_system:u0|servo_controller:servo_controller_0|next_state.SW_RIGHT at FF_X51_Y7_N47
--register power-up is low

AB1_next_state.SW_RIGHT = DFFEAS(AB1L858, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L860,  ,  ,  ,  );


--AB1_next_state.SW_LEFT is nios_system:u0|servo_controller:servo_controller_0|next_state.SW_LEFT at FF_X51_Y7_N43
--register power-up is low

AB1_next_state.SW_LEFT = DFFEAS(AB1L760, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L860,  ,  ,  ,  );


--AB1L491 is nios_system:u0|servo_controller:servo_controller_0|angleCount[30]~3 at LABCELL_X46_Y7_N24
AB1L491 = ( AB1L238 & ( AB1L417 & ( !AB1L489 $ (((AB1L492 & !AB1L418))) ) ) ) # ( !AB1L238 & ( AB1L417 & ( !AB1L489 $ (((AB1L418) # (AB1L492))) ) ) ) # ( AB1L238 & ( !AB1L417 & ( !AB1L489 $ (((!AB1L418 & ((!AB1L354))) # (AB1L418 & (AB1L492)))) ) ) ) # ( !AB1L238 & ( !AB1L417 & ( !AB1L489 $ (((!AB1L418 & ((!AB1L354))) # (AB1L418 & (AB1L492)))) ) ) );


--AB1_reg[0][30] is nios_system:u0|servo_controller:servo_controller_0|reg[0][30] at FF_X52_Y6_N37
--register power-up is low

AB1_reg[0][30] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769, SC1_d_writedata[30],  ,  , VCC);


--AB1L486 is nios_system:u0|servo_controller:servo_controller_0|angleCount[29]~7 at LABCELL_X46_Y7_N0
AB1L486 = ( AB1L418 & ( AB1L242 & ( !AB1L484 $ (((!AB1L417 & AB1L487))) ) ) ) # ( !AB1L418 & ( AB1L242 & ( !AB1L484 $ (((!AB1L417 & (!AB1L358)) # (AB1L417 & ((AB1L487))))) ) ) ) # ( AB1L418 & ( !AB1L242 & ( !AB1L484 $ (((AB1L487) # (AB1L417))) ) ) ) # ( !AB1L418 & ( !AB1L242 & ( !AB1L484 $ (((!AB1L417 & (!AB1L358)) # (AB1L417 & ((AB1L487))))) ) ) );


--AB1_reg[0][29] is nios_system:u0|servo_controller:servo_controller_0|reg[0][29] at FF_X52_Y8_N58
--register power-up is low

AB1_reg[0][29] = DFFEAS(AB1L810, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L769,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X42_Y7_N11
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Z1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--Z1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X42_Y7_N23
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[2] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Z1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--Z1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X42_Y7_N25
--register power-up is low

Z1_r_sync_rst_chain[2] = DFFEAS(Z1L21, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1L20 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at LABCELL_X42_Y7_N51
Z1L20 = ( Z1_r_sync_rst_chain[2] & ( Z1_altera_reset_synchronizer_int_chain[2] ) );


--SC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X67_Y5_N8
--register power-up is low

SC1_R_wr_dst_reg = DFFEAS(SC1_D_wr_dst_reg, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X73_Y5_N53
--register power-up is low

SC1_W_valid = DFFEAS(SC1L882, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X67_Y5_N57
SC1_W_rf_wren = ( SC1_W_valid & ( (Z1_r_sync_rst) # (SC1_R_wr_dst_reg) ) ) # ( !SC1_W_valid & ( Z1_r_sync_rst ) );


--SC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X65_Y6_N58
--register power-up is low

SC1_R_ctrl_ld = DFFEAS(SC1L233, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X67_Y4_N28
--register power-up is low

SC1_W_cmp_result = DFFEAS(SC1L349, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X66_Y5_N22
--register power-up is low

SC1_W_control_rd_data[0] = DFFEAS(SC1L352, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X67_Y5_N41
--register power-up is low

SC1_R_dst_regnum[0] = DFFEAS(SC1L259, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X67_Y5_N32
--register power-up is low

SC1_R_dst_regnum[1] = DFFEAS(SC1L261, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X67_Y5_N38
--register power-up is low

SC1_R_dst_regnum[2] = DFFEAS(SC1L263, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X67_Y5_N53
--register power-up is low

SC1_R_dst_regnum[3] = DFFEAS(SC1L265, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X67_Y5_N50
--register power-up is low

SC1_R_dst_regnum[4] = DFFEAS(SC1L267, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X62_Y7_N3
SC1_d_read_nxt = ( GC1_WideOr1 & ( ((SC1_R_ctrl_ld & SC1_E_new_inst)) # (SC1_d_read) ) ) # ( !GC1_WideOr1 & ( (SC1_R_ctrl_ld & SC1_E_new_inst) ) );


--BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~1 at MLABCELL_X59_Y7_N6
BC1L9 = ( SC1_W_alu_result[5] & ( (BC1L3 & (BC1L1 & (SC1_W_alu_result[4] & !SC1_W_alu_result[7]))) ) );


--BC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[3]~3 at MLABCELL_X59_Y6_N12
BC1L25 = ( BC1L9 & ( !BC1L23 & ( ((!SC1_d_read) # (!SC1_W_alu_result[6])) # (AC1_read_accepted) ) ) ) # ( !BC1L9 & ( !BC1L23 ) );


--SB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~5 at LABCELL_X61_Y7_N12
SB1L6 = ( !XB2L6 & ( SB1L2 & ( (((!BC1L25) # (BC1L17)) # (BC1L15)) # (BC1L22) ) ) ) # ( !XB2L6 & ( !SB1L2 ) );


--SB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~6 at LABCELL_X61_Y7_N18
SB1L7 = ( !XB10L6 & ( !SB1L1 & ( (!XB11L6 & (SB1L4 & (!XB12L6 & SB1L6))) ) ) );


--AC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X62_Y7_N18
AC1L6 = ( AC1_read_accepted & ( GC1_WideOr1 ) ) # ( !AC1_read_accepted & ( GC1_WideOr1 & ( (SC1_d_read & (DB1_rst1 & ((!SB1L5) # (!SB1L7)))) ) ) );


--SC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X64_Y6_N25
--register power-up is low

SC1_R_valid = DFFEAS(SC1L780, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X61_Y5_N53
--register power-up is low

SC1_D_iw[1] = DFFEAS(SC1L625, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X61_Y5_N44
--register power-up is low

SC1_D_iw[4] = DFFEAS(SC1L628, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X61_Y5_N47
--register power-up is low

SC1_D_iw[3] = DFFEAS(SC1L627, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X63_Y5_N27
SC1L254 = (!SC1L271Q & (SC1_D_iw[0] & ((!SC1L274Q) # (!SC1_D_iw[4]))));


--YB8L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|read_latency_shift_reg~0 at LABCELL_X60_Y8_N36
YB8L11 = ( XB8L6 & ( YB2L7 ) );


--XB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X55_Y7_N21
XB4L16 = ( !XB4_mem_used[1] & ( !LD1_waitrequest ) );


--SB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X57_Y7_N27
SB1L13 = ( !BC1L19 & ( !BC1L22 & ( (!BC1L15 & (!BC1L23 & (ZB1L1 & !BC1L17))) ) ) );


--VB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1] at FF_X55_Y7_N20
--register power-up is low

VB1_saved_grant[1] = DFFEAS(KC1L3, GLOBAL(A1L123), !Z1_r_sync_rst,  , VB1L55,  ,  ,  ,  );


--SC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X60_Y6_N52
--register power-up is low

SC1_i_read = DFFEAS(SC1L1049, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X55_Y7_N49
--register power-up is low

AC2_read_accepted = DFFEAS(AC2L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X67_Y6_N49
--register power-up is low

SC1_F_pc[13] = DFFEAS(SC1L685, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  ,  ,  );


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X68_Y6_N48
CC1L1 = ( SC1_F_pc[13] & ( !SC1_F_pc[10] & ( (!SC1_F_pc[12] & (SC1L667Q & (!SC1_F_pc[11] & SC1_F_pc[14]))) ) ) );


--VB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_valid~0 at LABCELL_X55_Y7_N36
VB1L54 = ( !SC1_i_read & ( (CC1L1 & (DB1_rst1 & (VB1_saved_grant[1] & !AC2_read_accepted))) ) );


--AC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at MLABCELL_X59_Y8_N33
AC1L7 = ( SC1_d_read & ( !AC1_read_accepted ) );


--XB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X55_Y7_N42
XB4L13 = ( SC1_i_read & ( (VB1_saved_grant[0] & AC1L7) ) ) # ( !SC1_i_read & ( (!VB1_saved_grant[1] & (((VB1_saved_grant[0] & AC1L7)))) # (VB1_saved_grant[1] & ((!AC2_read_accepted) # ((VB1_saved_grant[0] & AC1L7)))) ) );


--WB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 at LABCELL_X55_Y7_N9
WB4L1 = ( SB1L13 & ( (XB4L13 & (((VB1_saved_grant[0] & !BC1L2)) # (VB1L54))) ) ) # ( !SB1L13 & ( (XB4L13 & VB1L54) ) );


--YB4L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X55_Y7_N45
YB4L45 = ( DB1_rst1 & ( (WB4L1 & XB4L16) ) );


--XB4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74] at FF_X48_Y5_N50
--register power-up is low

XB4_mem[1][74] = DFFEAS(XB4L14, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X48_Y5_N48
XB4L14 = ( VB1_saved_grant[1] & ( (!XB4_mem_used[1]) # (XB4_mem[1][74]) ) ) # ( !VB1_saved_grant[1] & ( (XB4_mem_used[1] & XB4_mem[1][74]) ) );


--XB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X48_Y5_N47
--register power-up is low

XB4_mem_used[0] = DFFEAS(XB4L9, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X48_Y5_N27
XB4L11 = ( XB4_mem_used[0] & ( YB4_read_latency_shift_reg[0] ) ) # ( !XB4_mem_used[0] & ( YB4_read_latency_shift_reg[0] ) ) # ( !XB4_mem_used[0] & ( !YB4_read_latency_shift_reg[0] ) );


--XB4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56] at FF_X48_Y5_N53
--register power-up is low

XB4_mem[1][56] = DFFEAS(XB4L15, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at LABCELL_X48_Y5_N51
XB4L15 = ( XB4L13 & ( (!XB4_mem_used[1]) # (XB4_mem[1][56]) ) ) # ( !XB4L13 & ( (XB4_mem_used[1] & XB4_mem[1][56]) ) );


--VB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1] at FF_X56_Y7_N44
--register power-up is low

VB2_saved_grant[1] = DFFEAS(KC2L3, GLOBAL(A1L123), !Z1_r_sync_rst,  , VB2L60,  ,  ,  ,  );


--VB2L59 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0 at LABCELL_X56_Y7_N3
VB2L59 = ( VB2_saved_grant[1] & ( (!SC1_i_read & (DB1_rst1 & (!CC1L1 & !AC2_read_accepted))) ) );


--VB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|WideOr1 at LABCELL_X56_Y7_N9
VB2_WideOr1 = ( BC1L2 & ( (!VB2L59 & ((!VB2_saved_grant[0]) # (!SB1L13))) ) ) # ( !BC1L2 & ( !VB2L59 ) );


--XB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X57_Y7_N42
XB5L14 = ( AC1L7 & ( ((!AC2_read_accepted & (VB2_saved_grant[1] & !SC1_i_read))) # (VB2_saved_grant[0]) ) ) # ( !AC1L7 & ( (!AC2_read_accepted & (VB2_saved_grant[1] & !SC1_i_read)) ) );


--YB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X56_Y7_N6
YB5L3 = (DB1_rst1 & !XB5_mem_used[1]);


--YB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X57_Y7_N51
YB5L4 = ( !VB2_WideOr1 & ( XB5L14 & ( YB5L3 ) ) );


--XB5_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] at FF_X57_Y7_N5
--register power-up is low

XB5_mem[1][74] = DFFEAS(XB5L15, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X57_Y7_N3
XB5L15 = (!XB5_mem_used[1] & (VB2_saved_grant[1])) # (XB5_mem_used[1] & ((XB5_mem[1][74])));


--XB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X57_Y7_N32
--register power-up is low

XB5_mem_used[0] = DFFEAS(XB5L9, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X57_Y7_N45
XB5L12 = ( YB5_read_latency_shift_reg[0] ) # ( !YB5_read_latency_shift_reg[0] & ( !XB5_mem_used[0] ) );


--XB5_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56] at FF_X57_Y7_N2
--register power-up is low

XB5_mem[1][56] = DFFEAS(XB5L16, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X57_Y7_N0
XB5L16 = ( XB5L14 & ( (!XB5_mem_used[1]) # (XB5_mem[1][56]) ) ) # ( !XB5L14 & ( (XB5_mem_used[1] & XB5_mem[1][56]) ) );


--YB9L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|read_latency_shift_reg~0 at MLABCELL_X59_Y8_N12
YB9L12 = ( YB9_wait_latency_counter[0] & ( AC1L7 & ( (WB9L1 & (!WB13L2 & (!YB9_wait_latency_counter[1] & DB1_rst1))) ) ) ) # ( !YB9_wait_latency_counter[0] & ( AC1L7 & ( (WB9L1 & (WB13L2 & (!YB9_wait_latency_counter[1] & DB1_rst1))) ) ) );


--YB10L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|read_latency_shift_reg~0 at LABCELL_X57_Y7_N12
YB10L13 = ( YB10_wait_latency_counter[0] & ( !YB10_wait_latency_counter[1] & ( (WB10L1 & (DB1_rst1 & (!WB13L2 & AC1L7))) ) ) ) # ( !YB10_wait_latency_counter[0] & ( !YB10_wait_latency_counter[1] & ( (WB10L1 & (DB1_rst1 & (WB13L2 & AC1L7))) ) ) );


--YB11L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|read_latency_shift_reg~0 at LABCELL_X62_Y7_N12
YB11L13 = ( YB11_wait_latency_counter[0] & ( !YB11L17Q & ( (AC1L7 & (WB11L1 & (DB1_rst1 & !WB13L2))) ) ) ) # ( !YB11_wait_latency_counter[0] & ( !YB11L17Q & ( (AC1L7 & (WB11L1 & (DB1_rst1 & WB13L2))) ) ) );


--YB12L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|read_latency_shift_reg~0 at LABCELL_X60_Y7_N42
YB12L12 = ( !YB12_wait_latency_counter[1] & ( WB12L1 & ( (AC1L7 & (DB1_rst1 & (!WB13L2 $ (!YB12_wait_latency_counter[0])))) ) ) );


--YB13L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|read_latency_shift_reg~0 at LABCELL_X60_Y8_N42
YB13L13 = ( AC1L7 & ( !YB13_wait_latency_counter[1] & ( (DB1_rst1 & (WB13L1 & (!YB13_wait_latency_counter[0] $ (!WB13L2)))) ) ) );


--YB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X56_Y5_N27
YB1L35 = ( U1L67 & ( (YB2L7 & U1L69Q) ) );


--YB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:servo_controller_0_avalon_slave_0_translator|read_latency_shift_reg~1 at LABCELL_X61_Y6_N48
YB2L8 = (XB2L6 & YB2L7);


--YB7L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|read_latency_shift_reg~0 at LABCELL_X62_Y8_N18
YB7L9 = ( DB1_rst1 & ( WB13L2 & ( (WB7L1 & (!YB7_wait_latency_counter[1] & (AC1L7 & !YB7_wait_latency_counter[0]))) ) ) ) # ( DB1_rst1 & ( !WB13L2 & ( (WB7L1 & (!YB7_wait_latency_counter[1] & (AC1L7 & YB7_wait_latency_counter[0]))) ) ) );


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X61_Y7_N54
AC1L3 = ( !AC1_end_begintransfer & ( !AC1L8 & ( !AC1L7 ) ) );


--AC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X61_Y7_N42
AC1L4 = ( SB1L4 & ( SB1L5 & ( (!AC1L3 & ((!DB1_rst1) # ((!XB12L6 & SB1L3)))) ) ) ) # ( !SB1L4 & ( SB1L5 & ( (!DB1_rst1 & !AC1L3) ) ) ) # ( SB1L4 & ( !SB1L5 & ( (!DB1_rst1 & !AC1L3) ) ) ) # ( !SB1L4 & ( !SB1L5 & ( (!DB1_rst1 & !AC1L3) ) ) );


--WB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:servo_controller_0_avalon_slave_0_agent|m0_write~0 at LABCELL_X61_Y6_N24
WB2L1 = ( SC1_d_write & ( (!XB2_mem_used[1] & (!AC1L12Q & (BC1L16 & SC1_W_alu_result[3]))) ) );


--YB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:servo_controller_0_avalon_slave_0_translator|av_waitrequest_generated~0 at LABCELL_X61_Y6_N9
YB2L4 = ( YB2_wait_latency_counter[0] & ( (!YB2_wait_latency_counter[1] & ((!WB2L1) # (!WB13L2))) ) ) # ( !YB2_wait_latency_counter[0] & ( (WB2L1 & (WB13L2 & !YB2_wait_latency_counter[1])) ) );


--XB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:servo_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] at FF_X61_Y6_N29
--register power-up is low

XB2_mem_used[0] = DFFEAS(XB2L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:servo_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X61_Y6_N0
XB2L5 = ( XB2_mem_used[1] & ( YB2L4 & ( (!XB2_mem_used[0]) # (!YB2_read_latency_shift_reg[0]) ) ) ) # ( !XB2_mem_used[1] & ( YB2L4 & ( (XB2_mem_used[0] & (YB2L7 & (!YB2_read_latency_shift_reg[0] & BC1L17))) ) ) ) # ( XB2_mem_used[1] & ( !YB2L4 & ( (!XB2_mem_used[0]) # (!YB2_read_latency_shift_reg[0]) ) ) );


--YB2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:servo_controller_0_avalon_slave_0_translator|wait_latency_counter~0 at LABCELL_X61_Y6_N6
YB2L12 = ( YB2_wait_latency_counter[0] & ( (WB2L1 & (WB13L2 & (ZB1L1 & !YB2_wait_latency_counter[1]))) ) ) # ( !YB2_wait_latency_counter[0] & ( (WB2L1 & (ZB1L1 & YB2_wait_latency_counter[1])) ) );


--YB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:servo_controller_0_avalon_slave_0_translator|wait_latency_counter~1 at LABCELL_X61_Y6_N42
YB2L13 = ( WB2L1 & ( (!YB2L4 & (ZB1L1 & !YB2_wait_latency_counter[0])) ) );


--XB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X56_Y7_N12
XB5L13 = ( XB5L14 & ( DB1_rst1 & ( (!XB5L10Q & (((XB5_mem_used[1])))) # (XB5L10Q & (!YB5_read_latency_shift_reg[0] & ((!VB2_WideOr1) # (XB5_mem_used[1])))) ) ) ) # ( !XB5L14 & ( DB1_rst1 & ( (XB5_mem_used[1] & ((!YB5_read_latency_shift_reg[0]) # (!XB5L10Q))) ) ) ) # ( XB5L14 & ( !DB1_rst1 & ( (XB5_mem_used[1] & ((!YB5_read_latency_shift_reg[0]) # (!XB5L10Q))) ) ) ) # ( !XB5L14 & ( !DB1_rst1 & ( (XB5_mem_used[1] & ((!YB5_read_latency_shift_reg[0]) # (!XB5L10Q))) ) ) );


--SB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0 at LABCELL_X56_Y7_N30
SB1L15 = ( !BC1L22 & ( !BC1L15 & ( (BC1L25 & (ZB1L1 & (!BC1L17 & BC1L2))) ) ) );


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X55_Y7_N27
TB1L2 = ( !SC1_i_read & ( (!CC1L1 & (DB1_rst1 & !AC2_read_accepted)) ) );


--KC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X56_Y7_N29
--register power-up is low

KC2_top_priority_reg[0] = DFFEAS(KC2L7, GLOBAL(A1L123), !Z1_r_sync_rst,  , KC2L6,  ,  ,  ,  );


--KC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X56_Y7_N25
--register power-up is low

KC2_top_priority_reg[1] = DFFEAS(KC2L2, GLOBAL(A1L123), !Z1_r_sync_rst,  , KC2L6,  ,  ,  ,  );


--KC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X56_Y7_N24
KC2L2 = (SB1L15 & ((!KC2_top_priority_reg[0]) # ((!TB1L2 & KC2_top_priority_reg[1]))));


--VB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress at FF_X56_Y7_N1
--register power-up is low

VB2_packet_in_progress = DFFEAS(VB2L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_waitrequest_generated~0 at LABCELL_X62_Y8_N54
YB7L6 = ( !YB7_wait_latency_counter[1] & ( !YB7_wait_latency_counter[0] $ (((!WB7L1) # (!WB13L2))) ) );


--YB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|wait_latency_counter~0 at LABCELL_X62_Y8_N15
YB7L13 = (ZB1L1 & (WB7L1 & (!YB7L6 & !YB7_wait_latency_counter[0])));


--XB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem_used[0] at FF_X62_Y8_N5
--register power-up is low

XB7_mem_used[0] = DFFEAS(XB7L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X62_Y8_N6
XB7L5 = ( XB7_mem_used[1] & ( YB2L7 & ( (!XB7_mem_used[0]) # (!YB7_read_latency_shift_reg[0]) ) ) ) # ( !XB7_mem_used[1] & ( YB2L7 & ( (XB7_mem_used[0] & (YB7L6 & (BC1L13 & !YB7_read_latency_shift_reg[0]))) ) ) ) # ( XB7_mem_used[1] & ( !YB2L7 & ( (!XB7_mem_used[0]) # (!YB7_read_latency_shift_reg[0]) ) ) );


--YB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|wait_latency_counter~1 at LABCELL_X62_Y8_N12
YB7L14 = ( YB7_wait_latency_counter[0] & ( (ZB1L1 & (WB7L1 & (WB13L2 & !YB7_wait_latency_counter[1]))) ) ) # ( !YB7_wait_latency_counter[0] & ( (ZB1L1 & (WB7L1 & YB7_wait_latency_counter[1])) ) );


--U1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X56_Y5_N57
U1L68 = (U1L67 & (ZB1L1 & !U1_av_waitrequest));


--XB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X60_Y7_N11
--register power-up is low

XB1_mem_used[0] = DFFEAS(XB1L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0 at LABCELL_X60_Y7_N24
XB1L6 = ( BC1L15 & ( (U1L69Q & YB2L7) ) );


--XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X60_Y7_N6
XB1L5 = ( XB1_mem_used[0] & ( (!YB1_read_latency_shift_reg[0] & ((XB1_mem_used[1]) # (XB1L6))) ) ) # ( !XB1_mem_used[0] & ( XB1_mem_used[1] ) );


--SB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X57_Y6_N18
SB1L11 = ( YB3_wait_latency_counter[0] & ( DB1_rst1 & ( (BC1L21 & (!YB3_wait_latency_counter[1] & ((!WB13L2) # (XB3_mem_used[1])))) ) ) ) # ( !YB3_wait_latency_counter[0] & ( DB1_rst1 & ( (!XB3_mem_used[1] & (WB13L2 & (BC1L21 & !YB3_wait_latency_counter[1]))) ) ) );


--XB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X57_Y6_N58
--register power-up is low

XB3_mem_used[0] = DFFEAS(XB3L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X57_Y6_N54
XB3L5 = ( SB1L11 & ( (!XB3_mem_used[0] & ((XB3_mem_used[1]))) # (XB3_mem_used[0] & (!YB3L7Q)) ) ) # ( !SB1L11 & ( (XB3_mem_used[1] & ((!YB3L7Q) # (!XB3_mem_used[0]))) ) );


--YB3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 at LABCELL_X57_Y6_N36
YB3L11 = ( YB3_wait_latency_counter[0] & ( BC1L21 & ( (!XB3_mem_used[1] & (ZB1L1 & ((WB13L2) # (YB3_wait_latency_counter[1])))) ) ) ) # ( !YB3_wait_latency_counter[0] & ( BC1L21 & ( (!XB3_mem_used[1] & (ZB1L1 & ((!WB13L2) # (YB3_wait_latency_counter[1])))) ) ) );


--YB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X57_Y6_N0
YB3L12 = (YB3L11 & (!YB3_wait_latency_counter[0] $ (!YB3_wait_latency_counter[1])));


--YB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at LABCELL_X57_Y6_N3
YB3L13 = (YB3L11 & !YB3_wait_latency_counter[0]);


--SB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at LABCELL_X53_Y4_N24
SB1L12 = ( BC1L19 & ( DB1_rst1 & ( (!YB6_wait_latency_counter[1] & (!YB6_wait_latency_counter[0] $ (((!WB13L2) # (XB6_mem_used[1]))))) ) ) );


--XB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0] at FF_X53_Y4_N41
--register power-up is low

XB6_mem_used[0] = DFFEAS(XB6L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X53_Y4_N36
XB6L5 = ( XB6_mem_used[0] & ( (!YB6_read_latency_shift_reg[0] & ((XB6_mem_used[1]) # (SB1L12))) ) ) # ( !XB6_mem_used[0] & ( XB6_mem_used[1] ) );


--YB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]~0 at LABCELL_X53_Y4_N33
YB6L15 = ( !XB6_mem_used[1] & ( WB13L2 & ( (BC1L19 & (ZB1L1 & ((YB6_wait_latency_counter[1]) # (YB6_wait_latency_counter[0])))) ) ) ) # ( !XB6_mem_used[1] & ( !WB13L2 & ( (BC1L19 & (ZB1L1 & ((!YB6_wait_latency_counter[0]) # (YB6_wait_latency_counter[1])))) ) ) );


--YB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~1 at LABCELL_X53_Y4_N54
YB6L17 = ( YB6_wait_latency_counter[1] & ( YB6L15 & ( !YB6_wait_latency_counter[0] ) ) ) # ( !YB6_wait_latency_counter[1] & ( YB6L15 & ( YB6_wait_latency_counter[0] ) ) );


--YB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~2 at LABCELL_X53_Y4_N15
YB6L18 = ( !YB6_wait_latency_counter[0] & ( YB6L15 ) );


--SB1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~1 at LABCELL_X61_Y7_N48
SB1L14 = ( !BC1L22 & ( !BC1L15 & ( (!BC1L17 & (!BC1L2 & (ZB1L1 & BC1L25))) ) ) );


--TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X55_Y7_N39
TB1L1 = ( !SC1_i_read & ( (CC1L1 & (DB1_rst1 & !AC2_read_accepted)) ) );


--KC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X55_Y7_N35
--register power-up is low

KC1_top_priority_reg[0] = DFFEAS(KC1L7, GLOBAL(A1L123), !Z1_r_sync_rst,  , KC1L6,  ,  ,  ,  );


--KC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X55_Y7_N31
--register power-up is low

KC1_top_priority_reg[1] = DFFEAS(KC1L2, GLOBAL(A1L123), !Z1_r_sync_rst,  , KC1L6,  ,  ,  ,  );


--KC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X55_Y7_N30
KC1L2 = (SB1L14 & ((!KC1_top_priority_reg[0]) # ((!TB1L1 & KC1_top_priority_reg[1]))));


--VB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress at FF_X55_Y7_N8
--register power-up is low

VB1_packet_in_progress = DFFEAS(VB1L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X55_Y7_N55
--register power-up is low

VC1_write = DFFEAS(VC1L132, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X51_Y6_N50
--register power-up is low

VC1_address[8] = DFFEAS(VB1_src_data[46], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X6_Y4_N4
--register power-up is low

LD1_jtag_ram_access = DFFEAS(LD1L136, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X48_Y5_N36
LD1L192 = ( LD1_jtag_ram_access & ( !VC1_address[8] ) );


--VC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X48_Y5_N22
--register power-up is low

VC1_read = DFFEAS(VC1L83, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X48_Y5_N20
--register power-up is low

LD1_avalon_ociram_readdata_ready = DFFEAS(LD1L134, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X48_Y5_N39
LD1L193 = ( LD1_avalon_ociram_readdata_ready & ( (!LD1_waitrequest) # ((!VC1_write & ((!VC1_read))) # (VC1_write & (LD1L192))) ) ) # ( !LD1_avalon_ociram_readdata_ready & ( ((!VC1_write) # (!LD1_waitrequest)) # (LD1L192) ) );


--XB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X48_Y5_N54
XB4L12 = ( XB4_mem_used[1] & ( YB4_read_latency_shift_reg[0] & ( !XB4_mem_used[0] ) ) ) # ( XB4_mem_used[1] & ( !YB4_read_latency_shift_reg[0] ) ) # ( !XB4_mem_used[1] & ( !YB4_read_latency_shift_reg[0] & ( (XB4_mem_used[0] & (WB4L1 & !LD1_waitrequest)) ) ) );


--SC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X61_Y5_N1
--register power-up is low

SC1_D_iw[11] = DFFEAS(SC1L635, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X61_Y5_N31
--register power-up is low

SC1_D_iw[13] = DFFEAS(SC1L637, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X61_Y5_N34
--register power-up is low

SC1_D_iw[15] = DFFEAS(SC1L639, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X61_Y5_N49
--register power-up is low

SC1_D_iw[16] = DFFEAS(SC1L640, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X70_Y6_N45
SC1L594 = ( SC1_D_iw[15] & ( !SC1_D_iw[11] & ( (SC1_D_iw[14] & (!SC1_D_iw[16] & (SC1_D_iw[12] & !SC1_D_iw[13]))) ) ) );


--SC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X61_Y5_N37
--register power-up is low

SC1_D_iw[5] = DFFEAS(SC1L629, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at MLABCELL_X65_Y6_N0
SC1L579 = ( SC1L271Q & ( SC1_D_iw[4] & ( (!SC1_D_iw[2] & (!SC1_D_iw[0] & (SC1L274Q & SC1_D_iw[5]))) ) ) );


--SC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X70_Y6_N42
SC1L595 = ( SC1_D_iw[11] & ( !SC1_D_iw[15] & ( (SC1_D_iw[14] & (!SC1_D_iw[16] & (!SC1_D_iw[13] & SC1_D_iw[12]))) ) ) );


--SC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at MLABCELL_X65_Y7_N45
SC1L212 = ( SC1_D_iw[15] & ( !SC1_D_iw[14] ) );


--SC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X65_Y7_N1
--register power-up is low

SC1_R_ctrl_shift_rot_right = DFFEAS(SC1L248, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~0 at MLABCELL_X72_Y4_N3
SC1L447 = ( SC1_E_shift_rot_result[1] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[3]) ) ) # ( !SC1_E_shift_rot_result[1] & ( (SC1_E_shift_rot_result[3] & SC1_R_ctrl_shift_rot_right) ) );


--SC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X66_Y6_N33
SC1L234 = ( SC1L579 & ( (SC1_D_iw[13] & (!SC1_D_iw[16] & (!SC1_D_iw[11] & SC1_D_iw[12]))) ) );


--SC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X73_Y5_N50
--register power-up is low

SC1_E_valid_from_R = DFFEAS(SC1L578, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X64_Y6_N31
--register power-up is low

SC1_R_ctrl_br = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L699,  ,  , VCC);


--SC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X66_Y6_N13
--register power-up is low

SC1_R_ctrl_retaddr = DFFEAS(SC1L243, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X64_Y6_N30
SC1L747 = ( SC1_R_ctrl_br & ( SC1_R_ctrl_retaddr & ( (SC1_E_valid_from_R) # (SC1_R_valid) ) ) ) # ( !SC1_R_ctrl_br & ( SC1_R_ctrl_retaddr & ( SC1_R_valid ) ) ) # ( SC1_R_ctrl_br & ( !SC1_R_ctrl_retaddr & ( SC1_E_valid_from_R ) ) );


--SC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X63_Y5_N44
--register power-up is low

SC1_R_ctrl_jmp_direct = DFFEAS(SC1L231, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X63_Y5_N36
SC1L748 = (SC1_R_ctrl_jmp_direct & SC1_E_valid_from_R);


--SC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~2 at LABCELL_X67_Y6_N6
SC1L732 = ( SC1L748 & ( (!SC1L747 & (SC1_D_iw[6])) # (SC1L747 & ((SC1L2))) ) ) # ( !SC1L748 & ( (!SC1L747 & (YC1_q_b[2])) # (SC1L747 & ((SC1L2))) ) );


--SC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X64_Y6_N14
--register power-up is low

SC1_R_src2_use_imm = DFFEAS(SC1L773, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X65_Y5_N25
--register power-up is low

SC1_R_ctrl_src_imm5_shift_rot = DFFEAS(SC1L253, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X68_Y5_N54
SC1L771 = ( !SC1_R_ctrl_src_imm5_shift_rot & ( !SC1_R_src2_use_imm ) );


--SC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X65_Y6_N43
--register power-up is low

SC1_R_ctrl_hi_imm16 = DFFEAS(SC1L224, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X66_Y6_N49
--register power-up is low

SC1_R_ctrl_force_src2_zero = DFFEAS(SC1L223, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~1 at MLABCELL_X65_Y5_N42
SC1L768 = ( !SC1_R_ctrl_hi_imm16 & ( (!SC1_R_ctrl_force_src2_zero & ((!SC1L771 & ((SC1L280Q))) # (SC1L771 & (YC2_q_b[2])))) ) );


--SC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X66_Y5_N24
SC1L308 = ( SC1L579 & ( SC1_D_iw[15] ) ) # ( !SC1L579 & ( SC1_D_iw[4] ) );


--SC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X64_Y5_N51
SC1L596 = ( !SC1_D_iw[15] & ( SC1_D_iw[14] & ( (!SC1_D_iw[11] & (!SC1_D_iw[16] & (!SC1_D_iw[12] & !SC1_D_iw[13]))) ) ) );


--SC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X63_Y6_N48
SC1L580 = ( SC1L274Q & ( !SC1_D_iw[4] & ( (!SC1_D_iw[0] & (SC1_D_iw[5] & (!SC1L271Q & !SC1_D_iw[2]))) ) ) );


--SC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X63_Y6_N57
SC1L581 = ( SC1L274Q & ( !SC1L271Q & ( (!SC1_D_iw[5] & (!SC1_D_iw[4] & (!SC1_D_iw[2] & !SC1_D_iw[0]))) ) ) );


--SC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X61_Y5_N57
SC1L582 = ( SC1_D_iw[3] & ( SC1_D_iw[2] & ( (!SC1_D_iw[0] & (!SC1_D_iw[4] & (!SC1_D_iw[5] & SC1_D_iw[1]))) ) ) );


--SC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X63_Y6_N15
SC1L583 = ( !SC1_D_iw[5] & ( SC1L271Q & ( (!SC1_D_iw[0] & (!SC1_D_iw[4] & (SC1_D_iw[2] & !SC1L274Q))) ) ) );


--SC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X63_Y6_N18
SC1L584 = ( !SC1_D_iw[0] & ( SC1L274Q & ( (!SC1_D_iw[5] & (!SC1L271Q & (SC1_D_iw[4] & !SC1_D_iw[2]))) ) ) );


--SC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X63_Y6_N0
SC1L585 = ( !SC1_D_iw[4] & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[2] & (!SC1L271Q & !SC1L274Q))) ) ) );


--SC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X68_Y4_N15
SC1L306 = ( SC1L203 ) # ( !SC1L203 & ( SC1L308 ) );


--SC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X66_Y4_N3
SC1L307 = ( SC1L579 & ( SC1_D_iw[14] ) ) # ( !SC1L579 & ( SC1L274Q ) );


--SC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X68_Y4_N36
SC1L305 = ( SC1L307 ) # ( !SC1L307 & ( SC1L203 ) );


--SC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X64_Y6_N7
--register power-up is low

SC1_E_alu_sub = DFFEAS(SC1L348, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X67_Y7_N48
SC1L597 = ( SC1_D_iw[12] & ( !SC1_D_iw[15] & ( (!SC1_D_iw[11] & (!SC1_D_iw[14] & (SC1_D_iw[13] & SC1_D_iw[16]))) ) ) );


--SC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X62_Y6_N51
SC1_D_op_rdctl = ( SC1L579 & ( SC1L597 ) );


--SC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X64_Y5_N48
SC1L598 = ( !SC1_D_iw[14] & ( SC1_D_iw[15] & ( (!SC1_D_iw[11] & (!SC1_D_iw[16] & (!SC1_D_iw[13] & !SC1_D_iw[12]))) ) ) );


--SC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X64_Y5_N6
SC1L599 = ( !SC1_D_iw[12] & ( SC1_D_iw[15] & ( (!SC1_D_iw[13] & (!SC1_D_iw[14] & (!SC1_D_iw[11] & SC1_D_iw[16]))) ) ) );


--SC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X64_Y5_N15
SC1L209 = ( SC1L579 & ( SC1L598 ) ) # ( SC1L579 & ( !SC1L598 & ( (SC1L599) # (SC1L204) ) ) );


--SC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X63_Y6_N51
SC1L586 = ( SC1_D_iw[4] & ( !SC1L274Q & ( (!SC1_D_iw[0] & (SC1_D_iw[5] & (!SC1_D_iw[2] & !SC1L271Q))) ) ) );


--SC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X63_Y6_N3
SC1L587 = ( !SC1_D_iw[5] & ( SC1_D_iw[4] & ( (!SC1_D_iw[0] & (!SC1_D_iw[2] & (!SC1L274Q & !SC1L271Q))) ) ) );


--SC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X64_Y6_N48
SC1L699 = ( !SC1_D_iw[0] & ( SC1_D_iw[4] & ( (SC1L271Q & (SC1_D_iw[2] & ((!SC1_D_iw[5]) # (!SC1L274Q)))) ) ) ) # ( !SC1_D_iw[0] & ( !SC1_D_iw[4] & ( (SC1L271Q & SC1_D_iw[2]) ) ) );


--SC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X64_Y6_N18
SC1L210 = ( !SC1L581 & ( !SC1L584 & ( (!SC1L587 & (!SC1L699 & !SC1L585)) ) ) );


--SC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2 at LABCELL_X62_Y6_N21
SC1L211 = ( SC1L586 ) # ( !SC1L586 & ( (!SC1L210) # ((SC1L580) # (SC1L209)) ) );


--SC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~1 at MLABCELL_X72_Y6_N24
SC1L448 = (!SC1_R_ctrl_shift_rot_right & (SC1L410Q)) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[4])));


--SC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~3 at LABCELL_X70_Y6_N48
SC1L733 = ( SC1_D_iw[7] & ( (!SC1L747 & (((YC1_q_b[3])) # (SC1L748))) # (SC1L747 & (((SC1L6)))) ) ) # ( !SC1_D_iw[7] & ( (!SC1L747 & (!SC1L748 & ((YC1_q_b[3])))) # (SC1L747 & (((SC1L6)))) ) );


--SC1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2 at MLABCELL_X65_Y5_N39
SC1L769 = ( SC1L771 & ( SC1_D_iw[9] & ( (YC2_q_b[3] & (!SC1_R_ctrl_force_src2_zero & !SC1_R_ctrl_hi_imm16)) ) ) ) # ( !SC1L771 & ( SC1_D_iw[9] & ( (!SC1_R_ctrl_force_src2_zero & !SC1_R_ctrl_hi_imm16) ) ) ) # ( SC1L771 & ( !SC1_D_iw[9] & ( (YC2_q_b[3] & (!SC1_R_ctrl_force_src2_zero & !SC1_R_ctrl_hi_imm16)) ) ) );


--XB8L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X60_Y8_N3
XB8L3 = ( YB8L11 ) # ( !YB8L11 & ( (XB8_mem_used[0] & ((!YB8_read_latency_shift_reg[0]) # (XB8_mem_used[1]))) ) );


--SC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~2 at MLABCELL_X72_Y6_N45
SC1L449 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[3]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[5]));


--SC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~4 at LABCELL_X70_Y6_N51
SC1L734 = ( YC1_q_b[4] & ( (!SC1L747 & ((!SC1L748) # ((SC1L280Q)))) # (SC1L747 & (((SC1L10)))) ) ) # ( !YC1_q_b[4] & ( (!SC1L747 & (SC1L748 & ((SC1L280Q)))) # (SC1L747 & (((SC1L10)))) ) );


--SC1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3 at MLABCELL_X65_Y5_N18
SC1L770 = ( !SC1_R_ctrl_hi_imm16 & ( (!SC1_R_ctrl_force_src2_zero & ((!SC1L771 & (SC1_D_iw[10])) # (SC1L771 & ((YC2_q_b[4]))))) ) );


--SC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~3 at MLABCELL_X72_Y6_N39
SC1L452 = ( SC1_E_shift_rot_result[8] & ( (SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[6]) ) ) # ( !SC1_E_shift_rot_result[8] & ( (SC1_E_shift_rot_result[6] & !SC1_R_ctrl_shift_rot_right) ) );


--SC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~5 at LABCELL_X70_Y6_N30
SC1L737 = ( SC1L14 & ( ((!SC1L748 & (YC1_q_b[7])) # (SC1L748 & ((SC1_D_iw[11])))) # (SC1L747) ) ) # ( !SC1L14 & ( (!SC1L747 & ((!SC1L748 & (YC1_q_b[7])) # (SC1L748 & ((SC1_D_iw[11]))))) ) );


--SC1L523 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~0 at MLABCELL_X65_Y5_N27
SC1L523 = ( SC1_R_ctrl_hi_imm16 ) # ( !SC1_R_ctrl_hi_imm16 & ( (SC1_R_ctrl_src_imm5_shift_rot) # (SC1_R_ctrl_force_src2_zero) ) );


--SC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~4 at LABCELL_X73_Y5_N0
SC1L458 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[12])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[14])));


--SC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~6 at LABCELL_X67_Y5_N15
SC1L743 = ( SC1L18 & ( ((!SC1L748 & (YC1_q_b[13])) # (SC1L748 & ((SC1_D_iw[17])))) # (SC1L747) ) ) # ( !SC1L18 & ( (!SC1L747 & ((!SC1L748 & (YC1_q_b[13])) # (SC1L748 & ((SC1_D_iw[17]))))) ) );


--SC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X61_Y5_N4
--register power-up is low

SC1_D_iw[19] = DFFEAS(SC1L643, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~5 at LABCELL_X73_Y5_N3
SC1L459 = ( SC1_E_shift_rot_result[15] & ( (SC1_E_shift_rot_result[13]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[15] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[13]) ) );


--SC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X60_Y6_N55
--register power-up is low

SC1_D_iw[18] = DFFEAS(SC1L642, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~7 at LABCELL_X73_Y5_N30
SC1L744 = ( YC1_q_b[14] & ( (!SC1L747 & ((!SC1L748) # ((SC1_D_iw[18])))) # (SC1L747 & (((SC1L22)))) ) ) # ( !YC1_q_b[14] & ( (!SC1L747 & (SC1L748 & ((SC1_D_iw[18])))) # (SC1L747 & (((SC1L22)))) ) );


--SC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X61_Y5_N16
--register power-up is low

SC1_D_iw[20] = DFFEAS(SC1L644, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~6 at LABCELL_X73_Y5_N57
SC1L460 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[14]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[16]));


--SC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~8 at LABCELL_X73_Y5_N33
SC1L745 = ( YC1_q_b[15] & ( (!SC1L747 & ((!SC1L748) # ((SC1_D_iw[19])))) # (SC1L747 & (((SC1L26)))) ) ) # ( !YC1_q_b[15] & ( (!SC1L747 & (SC1L748 & (SC1_D_iw[19]))) # (SC1L747 & (((SC1L26)))) ) );


--SC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X61_Y5_N13
--register power-up is low

SC1_D_iw[21] = DFFEAS(SC1L645, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~7 at LABCELL_X73_Y5_N12
SC1L461 = ( SC1_E_shift_rot_result[17] & ( SC1_E_shift_rot_result[15] ) ) # ( !SC1_E_shift_rot_result[17] & ( SC1_E_shift_rot_result[15] & ( !SC1_R_ctrl_shift_rot_right ) ) ) # ( SC1_E_shift_rot_result[17] & ( !SC1_E_shift_rot_result[15] & ( SC1_R_ctrl_shift_rot_right ) ) );


--SC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~9 at LABCELL_X70_Y6_N0
SC1L746 = ( YC1_q_b[16] & ( (!SC1L747 & ((!SC1L748) # ((SC1_D_iw[20])))) # (SC1L747 & (((SC1L30)))) ) ) # ( !YC1_q_b[16] & ( (!SC1L747 & (SC1L748 & (SC1_D_iw[20]))) # (SC1L747 & (((SC1L30)))) ) );


--SC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X68_Y5_N36
SC1L749 = ( YC2_q_b[16] & ( SC1_R_ctrl_hi_imm16 & ( SC1_D_iw[6] ) ) ) # ( !YC2_q_b[16] & ( SC1_R_ctrl_hi_imm16 & ( SC1_D_iw[6] ) ) ) # ( YC2_q_b[16] & ( !SC1_R_ctrl_hi_imm16 & ( (!SC1_R_src2_use_imm) # (SC1_D_iw[21]) ) ) ) # ( !YC2_q_b[16] & ( !SC1_R_ctrl_hi_imm16 & ( (SC1_R_src2_use_imm & SC1_D_iw[21]) ) ) );


--SC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X64_Y6_N1
--register power-up is low

SC1_R_ctrl_unsigned_lo_imm16 = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L257,  ,  , VCC);


--SC1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at MLABCELL_X65_Y5_N57
SC1L765 = ( SC1_R_ctrl_unsigned_lo_imm16 & ( SC1_R_ctrl_force_src2_zero ) ) # ( !SC1_R_ctrl_unsigned_lo_imm16 & ( SC1_R_ctrl_force_src2_zero ) ) # ( SC1_R_ctrl_unsigned_lo_imm16 & ( !SC1_R_ctrl_force_src2_zero ) );


--SC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~8 at MLABCELL_X72_Y6_N33
SC1L453 = ( SC1_E_shift_rot_result[9] & ( (SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[7]) ) ) # ( !SC1_E_shift_rot_result[9] & ( (SC1_E_shift_rot_result[7] & !SC1_R_ctrl_shift_rot_right) ) );


--SC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~10 at LABCELL_X70_Y6_N3
SC1L738 = ( SC1_D_iw[12] & ( (!SC1L747 & (((YC1_q_b[8])) # (SC1L748))) # (SC1L747 & (((SC1L34)))) ) ) # ( !SC1_D_iw[12] & ( (!SC1L747 & (!SC1L748 & ((YC1_q_b[8])))) # (SC1L747 & (((SC1L34)))) ) );


--SC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~9 at MLABCELL_X72_Y6_N12
SC1L454 = ( SC1_E_shift_rot_result[10] & ( (SC1_E_shift_rot_result[8]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[10] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[8]) ) );


--SC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~11 at LABCELL_X70_Y6_N18
SC1L739 = ( SC1L38 & ( ((!SC1L748 & ((YC1_q_b[9]))) # (SC1L748 & (SC1_D_iw[13]))) # (SC1L747) ) ) # ( !SC1L38 & ( (!SC1L747 & ((!SC1L748 & ((YC1_q_b[9]))) # (SC1L748 & (SC1_D_iw[13])))) ) );


--SC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~10 at MLABCELL_X72_Y6_N15
SC1L455 = ( SC1_E_shift_rot_result[9] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[11]) ) ) # ( !SC1_E_shift_rot_result[9] & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[11]) ) );


--SC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~12 at LABCELL_X70_Y6_N21
SC1L740 = ( SC1_D_iw[14] & ( (!SC1L747 & (((YC1_q_b[10])) # (SC1L748))) # (SC1L747 & (((SC1L42)))) ) ) # ( !SC1_D_iw[14] & ( (!SC1L747 & (!SC1L748 & (YC1_q_b[10]))) # (SC1L747 & (((SC1L42)))) ) );


--SC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~11 at MLABCELL_X72_Y6_N9
SC1L457 = ( SC1_E_shift_rot_result[13] & ( (SC1_E_shift_rot_result[11]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[13] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[11]) ) );


--SC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~13 at LABCELL_X70_Y6_N24
SC1L742 = ( SC1_D_iw[16] & ( (!SC1L747 & (((YC1_q_b[12])) # (SC1L748))) # (SC1L747 & (((SC1L46)))) ) ) # ( !SC1_D_iw[16] & ( (!SC1L747 & (!SC1L748 & (YC1_q_b[12]))) # (SC1L747 & (((SC1L46)))) ) );


--SC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~12 at MLABCELL_X72_Y6_N6
SC1L456 = ( SC1_E_shift_rot_result[10] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[12]) ) ) # ( !SC1_E_shift_rot_result[10] & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[12]) ) );


--SC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~14 at LABCELL_X70_Y6_N27
SC1L741 = ( SC1_D_iw[15] & ( (!SC1L747 & (((YC1_q_b[11])) # (SC1L748))) # (SC1L747 & (((SC1L50)))) ) ) # ( !SC1_D_iw[15] & ( (!SC1L747 & (!SC1L748 & ((YC1_q_b[11])))) # (SC1L747 & (((SC1L50)))) ) );


--SC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~13 at MLABCELL_X72_Y6_N36
SC1L450 = ( SC1_R_ctrl_shift_rot_right & ( SC1_E_shift_rot_result[6] ) ) # ( !SC1_R_ctrl_shift_rot_right & ( SC1_E_shift_rot_result[4] ) );


--SC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~15 at LABCELL_X67_Y5_N12
SC1L735 = ( SC1L54 & ( ((!SC1L748 & (YC1_q_b[5])) # (SC1L748 & ((SC1_D_iw[9])))) # (SC1L747) ) ) # ( !SC1L54 & ( (!SC1L747 & ((!SC1L748 & (YC1_q_b[5])) # (SC1L748 & ((SC1_D_iw[9]))))) ) );


--SC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~14 at MLABCELL_X72_Y6_N42
SC1L451 = ( SC1_E_shift_rot_result[7] & ( (SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[5]) ) ) # ( !SC1_E_shift_rot_result[7] & ( (SC1_E_shift_rot_result[5] & !SC1_R_ctrl_shift_rot_right) ) );


--SC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~16 at LABCELL_X70_Y6_N33
SC1L736 = ( YC1_q_b[6] & ( (!SC1L747 & ((!SC1L748) # ((SC1_D_iw[10])))) # (SC1L747 & (((SC1L58)))) ) ) # ( !YC1_q_b[6] & ( (!SC1L747 & (SC1L748 & (SC1_D_iw[10]))) # (SC1L747 & (((SC1L58)))) ) );


--SC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1] at FF_X62_Y6_N14
--register power-up is low

SC1_W_control_rd_data[1] = DFFEAS(SC1L353, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X62_Y6_N54
SC1L845 = ( SC1_W_alu_result[1] & ( SC1_W_control_rd_data[1] & ( (!SC1_R_ctrl_ld & ((!SC1L698Q))) # (SC1_R_ctrl_ld & (SC1_av_ld_byte0_data[1])) ) ) ) # ( !SC1_W_alu_result[1] & ( SC1_W_control_rd_data[1] & ( (!SC1_R_ctrl_ld & (((SC1_R_ctrl_rd_ctl_reg & !SC1L698Q)))) # (SC1_R_ctrl_ld & (SC1_av_ld_byte0_data[1])) ) ) ) # ( SC1_W_alu_result[1] & ( !SC1_W_control_rd_data[1] & ( (!SC1_R_ctrl_ld & (((!SC1_R_ctrl_rd_ctl_reg & !SC1L698Q)))) # (SC1_R_ctrl_ld & (SC1_av_ld_byte0_data[1])) ) ) ) # ( !SC1_W_alu_result[1] & ( !SC1_W_control_rd_data[1] & ( (SC1_av_ld_byte0_data[1] & SC1_R_ctrl_ld) ) ) );


--SC1_W_control_rd_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2] at FF_X62_Y6_N5
--register power-up is low

SC1_W_control_rd_data[2] = DFFEAS(SC1L354, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X62_Y6_N42
SC1L846 = ( SC1_R_ctrl_rd_ctl_reg & ( SC1_av_ld_byte0_data[2] & ( ((SC1_W_control_rd_data[2] & !SC1_R_ctrl_br_cmp)) # (SC1_R_ctrl_ld) ) ) ) # ( !SC1_R_ctrl_rd_ctl_reg & ( SC1_av_ld_byte0_data[2] & ( ((!SC1_R_ctrl_br_cmp & SC1_W_alu_result[2])) # (SC1_R_ctrl_ld) ) ) ) # ( SC1_R_ctrl_rd_ctl_reg & ( !SC1_av_ld_byte0_data[2] & ( (SC1_W_control_rd_data[2] & (!SC1_R_ctrl_ld & !SC1_R_ctrl_br_cmp)) ) ) ) # ( !SC1_R_ctrl_rd_ctl_reg & ( !SC1_av_ld_byte0_data[2] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_br_cmp & SC1_W_alu_result[2])) ) ) );


--SC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X64_Y7_N54
SC1L847 = ( SC1_av_ld_byte0_data[3] & ( ((!SC1L346 & SC1_W_alu_result[3])) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[3] & ( (!SC1L346 & (!SC1_R_ctrl_ld & SC1_W_alu_result[3])) ) );


--SC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at LABCELL_X64_Y7_N48
SC1L848 = ( SC1_av_ld_byte0_data[4] & ( ((SC1_W_alu_result[4] & !SC1L346)) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[4] & ( (SC1_W_alu_result[4] & (!SC1_R_ctrl_ld & !SC1L346)) ) );


--SC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at LABCELL_X64_Y7_N6
SC1L849 = ( SC1_av_ld_byte0_data[5] & ( ((!SC1L346 & SC1_W_alu_result[5])) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[5] & ( (!SC1L346 & (!SC1_R_ctrl_ld & SC1_W_alu_result[5])) ) );


--SC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X64_Y7_N9
SC1L850 = (!SC1_R_ctrl_ld & (!SC1L346 & (SC1_W_alu_result[6]))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte0_data[6]))));


--XB9L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem_used[0]~1 at MLABCELL_X59_Y8_N48
XB9L3 = ( XB9_mem_used[0] & ( XB9L6 & ( (!YB9_read_latency_shift_reg[0]) # (((WB9L1 & !YB9_wait_latency_counter[1])) # (XB9_mem_used[1])) ) ) ) # ( !XB9_mem_used[0] & ( XB9L6 & ( (WB9L1 & !YB9_wait_latency_counter[1]) ) ) ) # ( XB9_mem_used[0] & ( !XB9L6 & ( (!YB9_read_latency_shift_reg[0]) # (XB9_mem_used[1]) ) ) );


--XB10L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X63_Y7_N0
XB10L3 = ( XB10L6 & ( ((XB10_mem_used[0] & ((!YB10_read_latency_shift_reg[0]) # (XB10_mem_used[1])))) # (YB2L7) ) ) # ( !XB10L6 & ( (XB10_mem_used[0] & ((!YB10_read_latency_shift_reg[0]) # (XB10_mem_used[1]))) ) );


--XB11L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X62_Y7_N36
XB11L3 = ( YB11L12Q & ( (!YB2L7 & (XB11_mem_used[1] & ((XB11_mem_used[0])))) # (YB2L7 & (((XB11_mem_used[1] & XB11_mem_used[0])) # (XB11L6))) ) ) # ( !YB11L12Q & ( ((YB2L7 & XB11L6)) # (XB11_mem_used[0]) ) );


--XB12L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X60_Y7_N0
XB12L3 = ( XB12_mem_used[0] & ( XB12L6 & ( ((!YB12_read_latency_shift_reg[0]) # (YB2L7)) # (XB12_mem_used[1]) ) ) ) # ( !XB12_mem_used[0] & ( XB12L6 & ( YB2L7 ) ) ) # ( XB12_mem_used[0] & ( !XB12L6 & ( (!YB12_read_latency_shift_reg[0]) # (XB12_mem_used[1]) ) ) );


--XB13L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X60_Y8_N30
XB13L3 = ( YB13_read_latency_shift_reg[0] & ( (!XB13_mem_used[1] & (YB2L7 & (XB13L6))) # (XB13_mem_used[1] & (((YB2L7 & XB13L6)) # (XB13_mem_used[0]))) ) ) # ( !YB13_read_latency_shift_reg[0] & ( ((YB2L7 & XB13L6)) # (XB13_mem_used[0]) ) );


--DB1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at MLABCELL_X3_Y4_N45
DB1L50 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !Q1_state[4]);


--DB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X3_Y4_N6
DB1L87 = AMPP_FUNCTION(!DB1_td_shift[0], !DB1_count[0], !DB1_user_saw_rvalid, !N1_irf_reg[1][0], !DB1L50, !DB1_state);


--DB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at MLABCELL_X3_Y4_N54
DB1L76 = AMPP_FUNCTION(!DB1_count[9], !DB1_td_shift[10], !DB1_rdata[7]);


--U1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X53_Y5_N52
--register power-up is low

U1_t_dav = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2L7Q,  ,  , VCC);


--DB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X4_Y4_N53
--register power-up is low

DB1_write_stalled = AMPP_FUNCTION(A1L105, DB1L105, !N1_clr_reg, DB1L104);


--DB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at MLABCELL_X3_Y4_N42
DB1L77 = AMPP_FUNCTION(!DB1_user_saw_rvalid, !DB1_count[1], !DB1_state, !DB1_td_shift[9], !N1_irf_reg[1][0]);


--DB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X3_Y4_N4
--register power-up is low

DB1_td_shift[2] = AMPP_FUNCTION(A1L105, DB1L79, !N1_clr_reg, DB1L63);


--DB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at MLABCELL_X3_Y4_N0
DB1L78 = AMPP_FUNCTION(!DB1_count[9], !N1_irf_reg[1][0], !DB1L77, !Q1_state[4], !DB1_write_stalled, !DB1_td_shift[2]);


--DB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X1_Y4_N45
DB1L16 = AMPP_FUNCTION(!N1_irf_reg[1][0], !DB1_count[8], !DB1_state, !A1L106, !Q1_state[4]);


--DB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X8_Y4_N29
--register power-up is low

DB1_rvalid0 = AMPP_FUNCTION(A1L123, DB1L48, !Z1_r_sync_rst);


--DD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X34_Y5_N17
--register power-up is low

DD1_monitor_ready = DFFEAS( , GLOBAL(A1L123),  ,  ,  , DD1L11,  ,  , VCC);


--PD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X9_Y2_N48
PD1L62 = ( BD1_break_readreg[1] & ( MD1L3 & ( PD1_sr[3] ) ) ) # ( !BD1_break_readreg[1] & ( MD1L3 & ( PD1_sr[3] ) ) ) # ( BD1_break_readreg[1] & ( !MD1L3 & ( (N1_irf_reg[2][1]) # (LD1_MonDReg[1]) ) ) ) # ( !BD1_break_readreg[1] & ( !MD1L3 & ( (LD1_MonDReg[1] & !N1_irf_reg[2][1]) ) ) );


--ND1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X6_Y2_N17
--register power-up is low

ND1_jdo[0] = DFFEAS(ND1L7, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X4_Y2_N19
--register power-up is low

ND1_jdo[36] = DFFEAS(ND1L61, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X12_Y2_N23
--register power-up is low

ND1_jdo[37] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[37],  ,  , VCC);


--ND1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X6_Y4_N47
--register power-up is low

ND1_ir[1] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_jxuir, N1_irf_reg[2][1],  ,  , VCC);


--ND1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X6_Y4_N44
--register power-up is low

ND1_ir[0] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_jxuir, N1_irf_reg[2][0],  ,  , VCC);


--ND1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X6_Y4_N2
--register power-up is low

ND1_enable_action_strobe = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ND1_update_jdo_strobe,  ,  , VCC);


--BD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~0 at MLABCELL_X6_Y4_N42
BD1L17 = ( !ND1_ir[0] & ( (ND1_ir[1] & ND1_enable_action_strobe) ) );


--BD1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~1 at LABCELL_X12_Y2_N21
BD1L18 = ( !ND1_jdo[37] & ( (BD1L17 & !ND1_jdo[36]) ) );


--ND1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at MLABCELL_X6_Y4_N0
ND1L68 = ( !ND1_ir[0] & ( (!ND1_ir[1] & ND1_enable_action_strobe) ) );


--ND1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X4_Y2_N14
--register power-up is low

ND1_jdo[35] = DFFEAS(ND1L59, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X6_Y3_N21
ND1_take_action_ocimem_b = ( ND1_jdo[35] & ( ND1L68 ) );


--ND1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X6_Y2_N44
--register power-up is low

ND1_jdo[3] = DFFEAS(ND1L12, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X16_Y5_N1
--register power-up is low

LD1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , LD1_jtag_ram_rd,  ,  , VCC);


--LD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at LABCELL_X17_Y5_N0
LD1L117 = ( !LD1_MonAReg[3] & ( (!LD1_jtag_ram_rd_d1 & (!LD1_MonAReg[4] & LD1_MonAReg[2])) ) );


--LD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X16_Y5_N6
LD1L118 = ( XD1_q_a[0] & ( (!ND1_take_action_ocimem_b & (((LD1L117)) # (LD1_jtag_ram_rd_d1))) # (ND1_take_action_ocimem_b & (((ND1_jdo[3])))) ) ) # ( !XD1_q_a[0] & ( (!ND1_take_action_ocimem_b & (LD1L117)) # (ND1_take_action_ocimem_b & ((ND1_jdo[3]))) ) );


--LD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X16_Y5_N4
--register power-up is low

LD1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , LD1_jtag_rd,  ,  , VCC);


--LD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X10_Y4_N39
LD1L52 = ( ND1L68 & ( ND1_jdo[35] ) ) # ( !ND1L68 & ( LD1_jtag_rd_d1 ) );


--SC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X66_Y5_N11
--register power-up is low

SC1_hbreak_enabled = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_E_valid_from_R, SC1L1043,  ,  , VCC);


--AB1_reg[1][7] is nios_system:u0|servo_controller:servo_controller_0|reg[1][7] at FF_X46_Y8_N14
--register power-up is low

AB1_reg[1][7] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[7],  ,  , VCC);


--AB1_reg[1][6] is nios_system:u0|servo_controller:servo_controller_0|reg[1][6] at FF_X47_Y8_N34
--register power-up is low

AB1_reg[1][6] = DFFEAS(AB1L826, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][5] is nios_system:u0|servo_controller:servo_controller_0|reg[1][5] at FF_X47_Y8_N41
--register power-up is low

AB1_reg[1][5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[5],  ,  , VCC);


--AB1_reg[1][4] is nios_system:u0|servo_controller:servo_controller_0|reg[1][4] at FF_X53_Y7_N31
--register power-up is low

AB1_reg[1][4] = DFFEAS(AB1L823, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][1] is nios_system:u0|servo_controller:servo_controller_0|reg[1][1] at FF_X53_Y7_N26
--register power-up is low

AB1_reg[1][1] = DFFEAS(AB1L817, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][0] is nios_system:u0|servo_controller:servo_controller_0|reg[1][0] at FF_X53_Y7_N59
--register power-up is low

AB1_reg[1][0] = DFFEAS(AB1L815, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][3] is nios_system:u0|servo_controller:servo_controller_0|reg[1][3] at FF_X50_Y6_N10
--register power-up is low

AB1_reg[1][3] = DFFEAS(AB1L821, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][2] is nios_system:u0|servo_controller:servo_controller_0|reg[1][2] at FF_X50_Y6_N49
--register power-up is low

AB1_reg[1][2] = DFFEAS(AB1L819, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][14] is nios_system:u0|servo_controller:servo_controller_0|reg[1][14] at FF_X52_Y9_N16
--register power-up is low

AB1_reg[1][14] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[14],  ,  , VCC);


--AB1_reg[1][13] is nios_system:u0|servo_controller:servo_controller_0|reg[1][13] at FF_X53_Y7_N2
--register power-up is low

AB1_reg[1][13] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[13],  ,  , VCC);


--AB1_reg[1][12] is nios_system:u0|servo_controller:servo_controller_0|reg[1][12] at FF_X53_Y7_N22
--register power-up is low

AB1_reg[1][12] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[12],  ,  , VCC);


--AB1_reg[1][11] is nios_system:u0|servo_controller:servo_controller_0|reg[1][11] at FF_X50_Y8_N16
--register power-up is low

AB1_reg[1][11] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[11],  ,  , VCC);


--AB1_reg[1][9] is nios_system:u0|servo_controller:servo_controller_0|reg[1][9] at FF_X53_Y7_N19
--register power-up is low

AB1_reg[1][9] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[9],  ,  , VCC);


--AB1_reg[1][10] is nios_system:u0|servo_controller:servo_controller_0|reg[1][10] at FF_X50_Y8_N22
--register power-up is low

AB1_reg[1][10] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[10],  ,  , VCC);


--AB1_reg[1][8] is nios_system:u0|servo_controller:servo_controller_0|reg[1][8] at FF_X50_Y8_N4
--register power-up is low

AB1_reg[1][8] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[8],  ,  , VCC);


--AB1_reg[1][21] is nios_system:u0|servo_controller:servo_controller_0|reg[1][21] at FF_X47_Y5_N10
--register power-up is low

AB1_reg[1][21] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[21],  ,  , VCC);


--AB1_reg[1][20] is nios_system:u0|servo_controller:servo_controller_0|reg[1][20] at FF_X48_Y6_N40
--register power-up is low

AB1_reg[1][20] = DFFEAS(AB1L844, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][19] is nios_system:u0|servo_controller:servo_controller_0|reg[1][19] at FF_X53_Y7_N52
--register power-up is low

AB1_reg[1][19] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[19],  ,  , VCC);


--AB1_reg[1][18] is nios_system:u0|servo_controller:servo_controller_0|reg[1][18] at FF_X53_Y7_N55
--register power-up is low

AB1_reg[1][18] = DFFEAS(AB1L841, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][16] is nios_system:u0|servo_controller:servo_controller_0|reg[1][16] at FF_X53_Y7_N35
--register power-up is low

AB1_reg[1][16] = DFFEAS(AB1L837, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][17] is nios_system:u0|servo_controller:servo_controller_0|reg[1][17] at FF_X53_Y7_N50
--register power-up is low

AB1_reg[1][17] = DFFEAS(AB1L839, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][15] is nios_system:u0|servo_controller:servo_controller_0|reg[1][15] at FF_X53_Y7_N28
--register power-up is low

AB1_reg[1][15] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[15],  ,  , VCC);


--AB1_reg[1][28] is nios_system:u0|servo_controller:servo_controller_0|reg[1][28] at FF_X46_Y8_N23
--register power-up is low

AB1_reg[1][28] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[28],  ,  , VCC);


--AB1_reg[1][27] is nios_system:u0|servo_controller:servo_controller_0|reg[1][27] at FF_X48_Y6_N31
--register power-up is low

AB1_reg[1][27] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[27],  ,  , VCC);


--AB1_reg[1][26] is nios_system:u0|servo_controller:servo_controller_0|reg[1][26] at FF_X48_Y6_N37
--register power-up is low

AB1_reg[1][26] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[26],  ,  , VCC);


--AB1_reg[1][25] is nios_system:u0|servo_controller:servo_controller_0|reg[1][25] at FF_X48_Y6_N46
--register power-up is low

AB1_reg[1][25] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[25],  ,  , VCC);


--AB1_reg[1][23] is nios_system:u0|servo_controller:servo_controller_0|reg[1][23] at FF_X48_Y6_N13
--register power-up is low

AB1_reg[1][23] = DFFEAS(AB1L848, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][24] is nios_system:u0|servo_controller:servo_controller_0|reg[1][24] at FF_X48_Y6_N16
--register power-up is low

AB1_reg[1][24] = DFFEAS(AB1L850, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][22] is nios_system:u0|servo_controller:servo_controller_0|reg[1][22] at FF_X53_Y7_N4
--register power-up is low

AB1_reg[1][22] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[22],  ,  , VCC);


--AB1_reg[1][30] is nios_system:u0|servo_controller:servo_controller_0|reg[1][30] at FF_X52_Y7_N34
--register power-up is low

AB1_reg[1][30] = DFFEAS(AB1L857, GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814,  ,  ,  ,  );


--AB1_reg[1][29] is nios_system:u0|servo_controller:servo_controller_0|reg[1][29] at FF_X53_Y7_N11
--register power-up is low

AB1_reg[1][29] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , AB1L814, SC1_d_writedata[29],  ,  , VCC);


--SC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X57_Y5_N7
--register power-up is low

SC1_d_writedata[25] = DFFEAS(SC1L563, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L769 is nios_system:u0|servo_controller:servo_controller_0|reg[0][0]~0 at LABCELL_X53_Y6_N42
AB1L769 = ( WB13L2 & ( BC1L17 & ( (!YB2_wait_latency_counter[0] & (!XB2_mem_used[1] & (!YB2_wait_latency_counter[1] & !SC1_W_alu_result[2]))) ) ) );


--SC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X57_Y5_N44
--register power-up is low

SC1_d_writedata[28] = DFFEAS(SC1L566, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X57_Y5_N49
--register power-up is low

SC1_d_writedata[27] = DFFEAS(SC1L565, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X57_Y5_N26
--register power-up is low

SC1_d_writedata[26] = DFFEAS(SC1L564, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X57_Y5_N1
--register power-up is low

SC1_d_writedata[24] = DFFEAS(SC1L562, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X55_Y5_N22
--register power-up is low

SC1_d_writedata[7] = DFFEAS(SC1L1001, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L858 is nios_system:u0|servo_controller:servo_controller_0|Selector0~0 at LABCELL_X51_Y7_N45
AB1L858 = ( AB1_current_state.INT_LEFT & ( !AB1_current_state.INT_RIGHT ) );


--AB1L860 is nios_system:u0|servo_controller:servo_controller_0|Selector2~0 at LABCELL_X51_Y7_N51
AB1L860 = ( AB1L614 & ( (!AB1L763) # ((AB1_current_state.SW_RIGHT) # (AB1L574)) ) ) # ( !AB1L614 & ( (!AB1L763) # ((!AB1_current_state.SW_RIGHT & (AB1L574)) # (AB1_current_state.SW_RIGHT & ((AB1_angleCount[31])))) ) );


--SC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X57_Y5_N55
--register power-up is low

SC1_d_writedata[30] = DFFEAS(SC1L568, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X57_Y5_N37
--register power-up is low

SC1_d_writedata[29] = DFFEAS(SC1L567, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X42_Y7_N56
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[1] = DFFEAS(Z1L7, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X42_Y7_N41
--register power-up is low

Z1_r_sync_rst_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Z1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--Z1L21 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at LABCELL_X42_Y7_N24
Z1L21 = ( Z1_altera_reset_synchronizer_int_chain[2] & ( Z1_r_sync_rst_chain[3] ) );


--SC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X63_Y6_N42
SC1L588 = ( !SC1_D_iw[4] & ( !SC1L271Q & ( (!SC1L274Q & (!SC1_D_iw[2] & (!SC1_D_iw[0] & !SC1_D_iw[5]))) ) ) );


--SC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X67_Y7_N30
SC1L600 = ( !SC1_D_iw[11] & ( SC1_D_iw[12] & ( (SC1_D_iw[13] & (SC1_D_iw[16] & (SC1_D_iw[14] & SC1_D_iw[15]))) ) ) );


--SC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X70_Y6_N12
SC1L601 = ( SC1_D_iw[13] & ( SC1_D_iw[11] & ( (SC1_D_iw[14] & (SC1_D_iw[15] & (SC1_D_iw[12] & SC1_D_iw[16]))) ) ) );


--SC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X63_Y6_N54
SC1L589 = ( SC1L271Q & ( !SC1L274Q & ( (!SC1_D_iw[5] & (!SC1_D_iw[4] & (!SC1_D_iw[0] & !SC1_D_iw[2]))) ) ) );


--SC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X63_Y6_N12
SC1L590 = ( !SC1L271Q & ( SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[4] & (!SC1L274Q & SC1_D_iw[2]))) ) ) );


--SC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at MLABCELL_X65_Y6_N36
SC1L591 = ( SC1L271Q & ( !SC1_D_iw[4] & ( (!SC1_D_iw[2] & (!SC1_D_iw[0] & (SC1L274Q & SC1_D_iw[5]))) ) ) );


--SC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X66_Y6_N42
SC1L214 = ( !SC1L220 & ( !SC1L591 & ( (!SC1L590 & (!SC1L218 & (!SC1L589 & !SC1L219))) ) ) );


--SC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at MLABCELL_X65_Y6_N6
SC1L208 = ( SC1L271Q & ( SC1_D_iw[4] & ( (SC1_D_iw[0] & ((!SC1_D_iw[2]) # (!SC1L274Q))) ) ) ) # ( !SC1L271Q & ( SC1_D_iw[4] & ( (!SC1_D_iw[0] & (((!SC1L274Q) # (!SC1_D_iw[5])) # (SC1_D_iw[2]))) ) ) ) # ( SC1L271Q & ( !SC1_D_iw[4] & ( SC1_D_iw[0] ) ) ) # ( !SC1L271Q & ( !SC1_D_iw[4] & ( (!SC1_D_iw[2] & ((!SC1_D_iw[0]) # ((!SC1L274Q & !SC1_D_iw[5])))) # (SC1_D_iw[2] & (!SC1_D_iw[0] & ((!SC1_D_iw[5]) # (SC1L274Q)))) ) ) );


--SC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X67_Y5_N18
SC1L260 = ( SC1_D_iw[18] & ( (!SC1L208) # (SC1_D_iw[23]) ) ) # ( !SC1_D_iw[18] & ( (SC1L208 & SC1_D_iw[23]) ) );


--SC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X67_Y5_N30
SC1L261 = ( SC1L214 & ( SC1L226 & ( ((!SC1L579 & SC1L260)) # (SC1L588) ) ) ) # ( !SC1L214 & ( SC1L226 & ( SC1L588 ) ) ) # ( SC1L214 & ( !SC1L226 & ( ((SC1L260 & ((!SC1L227) # (!SC1L579)))) # (SC1L588) ) ) ) # ( !SC1L214 & ( !SC1L226 & ( SC1L588 ) ) );


--SC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~2 at LABCELL_X67_Y5_N27
SC1L262 = ( SC1_D_iw[19] & ( (!SC1L208) # (SC1_D_iw[24]) ) ) # ( !SC1_D_iw[19] & ( (SC1L208 & SC1_D_iw[24]) ) );


--SC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~3 at LABCELL_X67_Y5_N36
SC1L263 = ( SC1L262 & ( SC1L588 ) ) # ( !SC1L262 & ( SC1L588 ) ) # ( SC1L262 & ( !SC1L588 ) ) # ( !SC1L262 & ( !SC1L588 & ( (!SC1L214) # ((SC1L579 & ((SC1L226) # (SC1L227)))) ) ) );


--SC1L266 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~4 at LABCELL_X67_Y5_N0
SC1L266 = (!SC1L208 & ((SC1_D_iw[21]))) # (SC1L208 & (SC1_D_iw[26]));


--SC1L267 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~5 at LABCELL_X67_Y5_N48
SC1L267 = ( SC1L266 & ( SC1L588 ) ) # ( !SC1L266 & ( SC1L588 ) ) # ( SC1L266 & ( !SC1L588 ) ) # ( !SC1L266 & ( !SC1L588 & ( (!SC1L214) # ((SC1L579 & ((SC1L227) # (SC1L226)))) ) ) );


--SC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~6 at LABCELL_X67_Y5_N24
SC1L264 = ( SC1_D_iw[20] & ( (!SC1L208) # (SC1_D_iw[25]) ) ) # ( !SC1_D_iw[20] & ( (SC1L208 & SC1_D_iw[25]) ) );


--SC1L265 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~7 at LABCELL_X67_Y5_N51
SC1L265 = ( SC1L588 & ( SC1L264 ) ) # ( !SC1L588 & ( SC1L264 ) ) # ( SC1L588 & ( !SC1L264 ) ) # ( !SC1L588 & ( !SC1L264 & ( (!SC1L214) # ((SC1L579 & ((SC1L227) # (SC1L226)))) ) ) );


--SC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~8 at LABCELL_X67_Y5_N21
SC1L258 = ( SC1_D_iw[22] & ( (SC1_D_iw[17]) # (SC1L208) ) ) # ( !SC1_D_iw[22] & ( (!SC1L208 & SC1_D_iw[17]) ) );


--SC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~9 at LABCELL_X67_Y5_N39
SC1L259 = ( SC1L258 & ( SC1L588 ) ) # ( !SC1L258 & ( SC1L588 ) ) # ( SC1L258 & ( !SC1L588 ) ) # ( !SC1L258 & ( !SC1L588 & ( (!SC1L214) # ((SC1L579 & ((SC1L227) # (SC1L226)))) ) ) );


--SC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13 at LABCELL_X64_Y6_N42
SC1L592 = ( SC1_D_iw[0] & ( !SC1_D_iw[4] & ( (!SC1L271Q & (!SC1_D_iw[5] & (!SC1_D_iw[2] & !SC1L274Q))) ) ) );


--SC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X64_Y6_N39
SC1L313 = ( !SC1L699 & ( (!SC1L592 & !SC1L778) ) );


--SC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X67_Y5_N6
SC1_D_wr_dst_reg = ( SC1L263 & ( SC1L261 & ( SC1L313 ) ) ) # ( !SC1L263 & ( SC1L261 & ( SC1L313 ) ) ) # ( SC1L263 & ( !SC1L261 & ( SC1L313 ) ) ) # ( !SC1L263 & ( !SC1L261 & ( (SC1L313 & (((SC1L259) # (SC1L267)) # (SC1L265))) ) ) );


--SC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X63_Y5_N53
--register power-up is low

SC1_av_ld_waiting_for_data = DFFEAS(SC1L980, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L980 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X63_Y5_N51
SC1L980 = ( SC1_E_new_inst & ( (!SC1_av_ld_waiting_for_data & (((SC1_R_ctrl_ld)))) # (SC1_av_ld_waiting_for_data & (((!SC1_d_read)) # (GC1_WideOr1))) ) ) # ( !SC1_E_new_inst & ( (SC1_av_ld_waiting_for_data & ((!SC1_d_read) # (GC1_WideOr1))) ) );


--SC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X63_Y5_N57
SC1L241 = ( SC1_D_iw[0] & ( (SC1_D_iw[2] & (SC1_D_iw[4] & !SC1L274Q)) ) );


--SC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X63_Y5_N50
--register power-up is low

SC1_av_ld_aligning_data = DFFEAS(SC1L891, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X62_Y7_N31
--register power-up is low

SC1_av_ld_align_cycle[1] = DFFEAS(SC1L888, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X62_Y7_N46
--register power-up is low

SC1_av_ld_align_cycle[0] = DFFEAS(SC1L887, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X63_Y5_N45
SC1L239 = ( SC1_D_iw[2] & ( (SC1L274Q & SC1_D_iw[0]) ) ) # ( !SC1_D_iw[2] & ( (SC1L271Q & (SC1L274Q & SC1_D_iw[0])) ) );


--SC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X63_Y5_N0
SC1L890 = ( SC1_av_ld_align_cycle[1] & ( !SC1_av_ld_align_cycle[0] $ (((!SC1L239) # (SC1_D_iw[4]))) ) );


--SC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X63_Y5_N48
SC1L891 = ( SC1L241 & ( (!SC1L890 & SC1_av_ld_aligning_data) ) ) # ( !SC1L241 & ( (!SC1_av_ld_aligning_data & (!GC1_WideOr1 & (SC1_d_read))) # (SC1_av_ld_aligning_data & (((!SC1L890)))) ) );


--SC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X63_Y5_N18
SC1L574 = ( SC1L241 & ( SC1_E_valid_from_R & ( (SC1_R_ctrl_ld & ((SC1_E_new_inst) # (SC1L980))) ) ) ) # ( !SC1L241 & ( SC1_E_valid_from_R & ( (SC1_R_ctrl_ld & (((SC1L891) # (SC1_E_new_inst)) # (SC1L980))) ) ) ) # ( SC1L241 & ( !SC1_E_valid_from_R & ( (SC1_R_ctrl_ld & SC1_E_new_inst) ) ) ) # ( !SC1L241 & ( !SC1_E_valid_from_R & ( (SC1_R_ctrl_ld & SC1_E_new_inst) ) ) );


--SC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X73_Y5_N21
SC1L575 = ( !SC1_E_shift_rot_cnt[1] & ( !SC1_E_shift_rot_cnt[0] & ( (!SC1_E_shift_rot_cnt[2] & !SC1_E_shift_rot_cnt[3]) ) ) );


--SC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X73_Y5_N24
SC1L576 = ( SC1_R_ctrl_shift_rot & ( (SC1_E_valid_from_R & (((!SC1L575) # (SC1_E_new_inst)) # (SC1_E_shift_rot_cnt[4]))) ) );


--SC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X73_Y5_N51
SC1L882 = ( SC1_E_valid_from_R & ( (!SC1L576 & (!SC1L570 & !SC1L574)) ) );


--SC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X63_Y5_N54
SC1L232 = ( SC1L271Q & ( (SC1_D_iw[2] & (SC1_D_iw[0] & ((!SC1L274Q) # (!SC1_D_iw[4])))) ) );


--YB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:servo_controller_0_avalon_slave_0_translator|av_readdata_pre[0] at FF_X55_Y4_N14
--register power-up is low

YB2_av_readdata_pre[0] = DFFEAS(YB2L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at LABCELL_X55_Y4_N33
GC1L47 = ( YB2_read_latency_shift_reg[0] & ( YB2_av_readdata_pre[0] ) );


--YB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0] at FF_X55_Y6_N26
--register power-up is low

YB6_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , BB1_readdata[0],  ,  , VCC);


--GC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at LABCELL_X55_Y6_N24
GC1L7 = ( YB1_av_readdata_pre[0] & ( (!YB1_read_latency_shift_reg[0] & (!GC1L47 & ((!YB6_read_latency_shift_reg[0]) # (!YB6_av_readdata_pre[0])))) ) ) # ( !YB1_av_readdata_pre[0] & ( (!GC1L47 & ((!YB6_read_latency_shift_reg[0]) # (!YB6_av_readdata_pre[0]))) ) );


--YB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X55_Y5_N49
--register power-up is low

YB4_av_readdata_pre[0] = DFFEAS(YB4L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[0] at FF_X60_Y6_N14
--register power-up is low

YB7_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , V1_readdata[0],  ,  , VCC);


--GC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at LABCELL_X60_Y6_N12
GC1L8 = ( YB7_read_latency_shift_reg[0] & ( ((TB2L1 & YB4_av_readdata_pre[0])) # (YB7_av_readdata_pre[0]) ) ) # ( !YB7_read_latency_shift_reg[0] & ( (TB2L1 & YB4_av_readdata_pre[0]) ) );


--GC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2 at MLABCELL_X65_Y7_N27
GC1L9 = ( YD1_q_a[0] & ( ((YB8_read_latency_shift_reg[0] & YB8_av_readdata_pre[0])) # (TB3L1) ) ) # ( !YD1_q_a[0] & ( (YB8_read_latency_shift_reg[0] & YB8_av_readdata_pre[0]) ) );


--GC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3 at MLABCELL_X65_Y8_N6
GC1L10 = ( YB11_av_readdata_pre[0] & ( YB10_read_latency_shift_reg[0] & ( (!YB10_av_readdata_pre[0] & (!YB11L12Q & ((!YB9_read_latency_shift_reg[0]) # (!YB9_av_readdata_pre[0])))) ) ) ) # ( !YB11_av_readdata_pre[0] & ( YB10_read_latency_shift_reg[0] & ( (!YB10_av_readdata_pre[0] & ((!YB9_read_latency_shift_reg[0]) # (!YB9_av_readdata_pre[0]))) ) ) ) # ( YB11_av_readdata_pre[0] & ( !YB10_read_latency_shift_reg[0] & ( (!YB11L12Q & ((!YB9_read_latency_shift_reg[0]) # (!YB9_av_readdata_pre[0]))) ) ) ) # ( !YB11_av_readdata_pre[0] & ( !YB10_read_latency_shift_reg[0] & ( (!YB9_read_latency_shift_reg[0]) # (!YB9_av_readdata_pre[0]) ) ) );


--GC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~4 at MLABCELL_X65_Y8_N48
GC1L11 = ( YB13L12Q & ( ((YB12_read_latency_shift_reg[0] & YB12_av_readdata_pre[0])) # (YB13_av_readdata_pre[0]) ) ) # ( !YB13L12Q & ( (YB12_read_latency_shift_reg[0] & YB12_av_readdata_pre[0]) ) );


--GC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at LABCELL_X66_Y7_N12
GC1_src_data[0] = ( GC1L11 ) # ( !GC1L11 & ( ((!GC1L10) # ((!GC1L7) # (GC1L8))) # (GC1L9) ) );


--SC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X62_Y5_N52
--register power-up is low

SC1_av_ld_byte1_data[0] = DFFEAS(SC1L914, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L911,  ,  ,  ,  );


--SC1L978 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X62_Y5_N54
SC1L978 = ( SC1_av_ld_aligning_data & ( SC1_W_alu_result[0] & ( (!SC1_av_ld_align_cycle[1] & ((!SC1_av_ld_align_cycle[0]) # (SC1_W_alu_result[1]))) # (SC1_av_ld_align_cycle[1] & (SC1_W_alu_result[1] & !SC1_av_ld_align_cycle[0])) ) ) ) # ( SC1_av_ld_aligning_data & ( !SC1_W_alu_result[0] & ( (!SC1_av_ld_align_cycle[1] & SC1_W_alu_result[1]) ) ) );


--SC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X62_Y5_N15
SC1L692 = ( SC1_av_ld_align_cycle[1] & ( (!SC1_av_ld_align_cycle[0] & (SC1_W_alu_result[0] & SC1_W_alu_result[1])) ) ) # ( !SC1_av_ld_align_cycle[1] & ( ((!SC1_av_ld_align_cycle[0] & SC1_W_alu_result[0])) # (SC1_W_alu_result[1]) ) );


--SC1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]~0 at LABCELL_X60_Y5_N51
SC1L899 = (!SC1_av_ld_aligning_data) # (SC1L692);


--SC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X66_Y4_N4
--register power-up is low

SC1_R_compare_op[0] = DFFEAS(SC1L307, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~15 at LABCELL_X68_Y4_N6
SC1L377 = ( SC1_R_logic_op[0] & ( (!SC1_E_src2[19] & (SC1_R_logic_op[1] & SC1_E_src1[19])) # (SC1_E_src2[19] & (!SC1_R_logic_op[1] $ (!SC1_E_src1[19]))) ) ) # ( !SC1_R_logic_op[0] & ( !SC1_R_logic_op[1] $ (((SC1_E_src1[19]) # (SC1_E_src2[19]))) ) );


--SC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~16 at LABCELL_X68_Y4_N3
SC1L375 = (!SC1_E_src1[17] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[17])) # (SC1_R_logic_op[1] & ((SC1_E_src2[17]))))) # (SC1_E_src1[17] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[17])))));


--SC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X65_Y5_N22
--register power-up is low

SC1_E_src2[1] = DFFEAS(SC1L767, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~17 at LABCELL_X68_Y4_N33
SC1L359 = ( SC1_R_logic_op[0] & ( (!SC1_E_src2[1] & (SC1_R_logic_op[1] & SC1_E_src1[1])) # (SC1_E_src2[1] & (!SC1_R_logic_op[1] $ (!SC1_E_src1[1]))) ) ) # ( !SC1_R_logic_op[0] & ( !SC1_R_logic_op[1] $ (((SC1_E_src1[1]) # (SC1_E_src2[1]))) ) );


--SC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~18 at LABCELL_X68_Y4_N48
SC1L376 = ( SC1_R_logic_op[0] & ( (!SC1_E_src2[18] & (SC1_R_logic_op[1] & SC1_E_src1[18])) # (SC1_E_src2[18] & (!SC1_R_logic_op[1] $ (!SC1_E_src1[18]))) ) ) # ( !SC1_R_logic_op[0] & ( !SC1_R_logic_op[1] $ (((SC1_E_src1[18]) # (SC1_E_src2[18]))) ) );


--SC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~19 at LABCELL_X68_Y4_N39
SC1L381 = ( SC1_E_src1[23] & ( !SC1_R_logic_op[1] $ (((!SC1_E_src2[23]) # (!SC1_R_logic_op[0]))) ) ) # ( !SC1_E_src1[23] & ( (!SC1_E_src2[23] & (!SC1_R_logic_op[1] & !SC1_R_logic_op[0])) # (SC1_E_src2[23] & (SC1_R_logic_op[1])) ) );


--SC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~20 at LABCELL_X71_Y4_N45
SC1L380 = ( SC1L731Q & ( (!SC1_E_src2[22] & ((SC1_E_src1[22]))) # (SC1_E_src2[22] & ((!SC1L729Q) # (!SC1_E_src1[22]))) ) ) # ( !SC1L731Q & ( (!SC1L729Q & (!SC1_E_src2[22] & !SC1_E_src1[22])) # (SC1L729Q & (SC1_E_src2[22] & SC1_E_src1[22])) ) );


--SC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~21 at LABCELL_X68_Y4_N21
SC1L379 = ( SC1_R_logic_op[0] & ( SC1_E_src2[21] & ( !SC1_E_src1[21] $ (!SC1_R_logic_op[1]) ) ) ) # ( !SC1_R_logic_op[0] & ( SC1_E_src2[21] & ( SC1_R_logic_op[1] ) ) ) # ( SC1_R_logic_op[0] & ( !SC1_E_src2[21] & ( (SC1_E_src1[21] & SC1_R_logic_op[1]) ) ) ) # ( !SC1_R_logic_op[0] & ( !SC1_E_src2[21] & ( !SC1_E_src1[21] $ (SC1_R_logic_op[1]) ) ) );


--SC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~22 at LABCELL_X71_Y4_N48
SC1L378 = (!SC1_E_src2[20] & ((!SC1L731Q & (!SC1L729Q & !SC1_E_src1[20])) # (SC1L731Q & ((SC1_E_src1[20]))))) # (SC1_E_src2[20] & (!SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[20])))));


--SC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X70_Y4_N30
SC1L611 = ( !SC1L380 & ( (!SC1L379 & (!SC1L381 & !SC1L378)) ) );


--SC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X67_Y4_N54
SC1L612 = ( !SC1L377 & ( (!SC1L375 & (!SC1L376 & (!SC1L359 & SC1L611))) ) );


--SC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~23 at LABCELL_X71_Y4_N51
SC1L383 = (!SC1_E_src2[25] & ((!SC1L731Q & (!SC1L729Q & !SC1_E_src1[25])) # (SC1L731Q & ((SC1_E_src1[25]))))) # (SC1_E_src2[25] & (!SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[25])))));


--SC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~24 at LABCELL_X68_Y4_N42
SC1L382 = ( SC1_E_src2[24] & ( !SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[24]))) ) ) # ( !SC1_E_src2[24] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[24])) # (SC1_R_logic_op[1] & ((SC1_E_src1[24]))) ) );


--SC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at MLABCELL_X72_Y6_N18
SC1L613 = ( !SC1L362 & ( !SC1L366 & ( (!SC1L367 & (!SC1L365 & (!SC1L364 & !SC1L363))) ) ) );


--SC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X74_Y5_N24
SC1L614 = ( !SC1L371 & ( !SC1L369 & ( (!SC1L370 & (!SC1L368 & SC1L613)) ) ) );


--SC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X68_Y5_N52
--register power-up is low

SC1_E_src2[31] = DFFEAS(SC1L764, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~25 at LABCELL_X68_Y4_N45
SC1L389 = (!SC1_E_src2[31] & ((!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[31])) # (SC1_R_logic_op[1] & ((SC1_E_src1[31]))))) # (SC1_E_src2[31] & (!SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[31])))));


--SC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~26 at LABCELL_X71_Y4_N57
SC1L388 = (!SC1_E_src2[30] & ((!SC1L731Q & (!SC1L729Q & !SC1_E_src1[30])) # (SC1L731Q & ((SC1_E_src1[30]))))) # (SC1_E_src2[30] & (!SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[30])))));


--SC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~27 at LABCELL_X68_Y4_N54
SC1L385 = ( SC1_E_src1[27] & ( !SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src2[27]))) ) ) # ( !SC1_E_src1[27] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src2[27])) # (SC1_R_logic_op[1] & ((SC1_E_src2[27]))) ) );


--SC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~28 at LABCELL_X71_Y4_N54
SC1L384 = ( SC1_E_src2[26] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[26]))) ) ) # ( !SC1_E_src2[26] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src1[26])) # (SC1L731Q & ((SC1_E_src1[26]))) ) );


--SC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~29 at LABCELL_X68_Y4_N57
SC1L387 = ( SC1_E_src2[29] & ( !SC1_R_logic_op[1] $ (((!SC1_R_logic_op[0]) # (!SC1_E_src1[29]))) ) ) # ( !SC1_E_src2[29] & ( (!SC1_R_logic_op[1] & (!SC1_R_logic_op[0] & !SC1_E_src1[29])) # (SC1_R_logic_op[1] & ((SC1_E_src1[29]))) ) );


--SC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~30 at LABCELL_X71_Y4_N42
SC1L386 = ( SC1_E_src2[28] & ( !SC1L731Q $ (((!SC1L729Q) # (!SC1_E_src1[28]))) ) ) # ( !SC1_E_src2[28] & ( (!SC1L731Q & (!SC1L729Q & !SC1_E_src1[28])) # (SC1L731Q & ((SC1_E_src1[28]))) ) );


--SC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X70_Y4_N45
SC1L615 = ( !SC1L386 & ( !SC1L387 ) );


--SC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X65_Y5_N46
--register power-up is low

SC1_E_src2[0] = DFFEAS(SC1L766, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~31 at LABCELL_X74_Y5_N57
SC1L358 = ( SC1_E_src2[0] & ( SC1L729Q & ( !SC1_E_src1[0] $ (!SC1L731Q) ) ) ) # ( !SC1_E_src2[0] & ( SC1L729Q & ( (SC1_E_src1[0] & SC1L731Q) ) ) ) # ( SC1_E_src2[0] & ( !SC1L729Q & ( SC1L731Q ) ) ) # ( !SC1_E_src2[0] & ( !SC1L729Q & ( !SC1_E_src1[0] $ (SC1L731Q) ) ) );


--SC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X67_Y4_N3
SC1L616 = ( !SC1L360 & ( (!SC1L361 & (!SC1L374 & !SC1L358)) ) );


--SC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X66_Y4_N30
SC1L617 = ( !SC1L388 & ( !SC1L384 & ( (SC1L615 & (!SC1L389 & (SC1L616 & !SC1L385))) ) ) );


--SC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at MLABCELL_X72_Y5_N48
SC1L618 = ( SC1L614 & ( !SC1L372 & ( (!SC1L383 & (!SC1L373 & (!SC1L382 & SC1L617))) ) ) );


--SC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X66_Y5_N25
--register power-up is low

SC1_R_compare_op[1] = DFFEAS(SC1L308, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X67_Y4_N27
SC1L349 = ( SC1L618 & ( (!SC1L612 & ((!SC1L126 & (SC1_R_compare_op[0])) # (SC1L126 & ((SC1_R_compare_op[1]))))) # (SC1L612 & ((!SC1L126 & ((!SC1_R_compare_op[1]))) # (SC1L126 & (!SC1_R_compare_op[0])))) ) ) # ( !SC1L618 & ( (!SC1L126 & (SC1_R_compare_op[0])) # (SC1L126 & ((SC1_R_compare_op[1]))) ) );


--SC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X66_Y5_N16
--register power-up is low

SC1_W_status_reg_pie = DFFEAS(SC1L880, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X60_Y6_N45
SC1L619 = ( !SC1_D_iw[9] & ( (!SC1_D_iw[8] & !SC1_D_iw[10]) ) );


--SC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~1 at LABCELL_X66_Y5_N45
SC1L620 = ( !SC1_D_iw[6] & ( (!SC1_D_iw[7] & SC1L619) ) );


--SC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X66_Y5_N18
SC1L621 = ( SC1L619 & ( (SC1_D_iw[6] & !SC1_D_iw[7]) ) );


--SC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X66_Y5_N8
--register power-up is low

SC1_W_bstatus_reg = DFFEAS(SC1L819, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X66_Y5_N37
--register power-up is low

SC1_W_ienable_reg[0] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L832, SC1_E_src1[0],  ,  , VCC);


--SC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X46_Y5_N25
--register power-up is low

SC1_W_ipending_reg[0] = DFFEAS(SC1_W_ipending_reg_nxt[0], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X66_Y5_N54
SC1L350 = ( SC1_W_ipending_reg[0] & ( (!SC1_D_iw[10] & (SC1L280Q & !SC1_D_iw[9])) ) );


--SC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X66_Y5_N36
SC1L351 = ( SC1_W_ienable_reg[0] & ( SC1_D_iw[6] & ( (SC1L619 & SC1_D_iw[7]) ) ) ) # ( SC1_W_ienable_reg[0] & ( !SC1_D_iw[6] & ( (!SC1_D_iw[7] & (SC1L350)) # (SC1_D_iw[7] & (((SC1L619 & SC1_W_bstatus_reg)))) ) ) ) # ( !SC1_W_ienable_reg[0] & ( !SC1_D_iw[6] & ( (!SC1_D_iw[7] & (SC1L350)) # (SC1_D_iw[7] & (((SC1L619 & SC1_W_bstatus_reg)))) ) ) );


--SC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X66_Y5_N21
SC1L352 = ( SC1L621 & ( (!SC1L620 & (((SC1_W_estatus_reg)) # (SC1L351))) # (SC1L620 & (((SC1_W_status_reg_pie)))) ) ) # ( !SC1L621 & ( (!SC1L620 & (SC1L351)) # (SC1L620 & ((SC1_W_status_reg_pie))) ) );


--SC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16 at LABCELL_X67_Y4_N51
SC1L314 = ( SC1L358 & ( SC1L406Q & ( ((SC1L130) # (SC1_R_ctrl_shift_rot)) # (SC1_R_ctrl_logic) ) ) ) # ( !SC1L358 & ( SC1L406Q & ( ((!SC1_R_ctrl_logic & SC1L130)) # (SC1_R_ctrl_shift_rot) ) ) ) # ( SC1L358 & ( !SC1L406Q & ( (!SC1_R_ctrl_shift_rot & ((SC1L130) # (SC1_R_ctrl_logic))) ) ) ) # ( !SC1L358 & ( !SC1L406Q & ( (!SC1_R_ctrl_logic & (!SC1_R_ctrl_shift_rot & SC1L130)) ) ) );


--SC1_W_ipending_reg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[2] at FF_X55_Y6_N10
--register power-up is low

SC1_W_ipending_reg[2] = DFFEAS(SC1L840, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_ipending_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1] at FF_X61_Y6_N34
--register power-up is low

SC1_W_ipending_reg[1] = DFFEAS(SC1L839, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1050 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0 at LABCELL_X62_Y6_N36
SC1L1050 = ( SC1_W_status_reg_pie & ( SC1_W_ipending_reg[1] ) ) # ( SC1_W_status_reg_pie & ( !SC1_W_ipending_reg[1] & ( (SC1_W_ipending_reg[2]) # (SC1_W_ipending_reg[0]) ) ) );


--YB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X55_Y5_N34
--register power-up is low

YB4_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[22],  ,  , VCC);


--TB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X48_Y5_N33
TB2L2 = (YB4_read_latency_shift_reg[0] & (XB4_mem[0][74] & XB4_mem[0][56]));


--TB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0 at LABCELL_X57_Y7_N6
TB3L2 = ( XB5_mem[0][74] & ( (YB5_read_latency_shift_reg[0] & XB5_mem[0][56]) ) );


--SC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at MLABCELL_X59_Y5_N36
SC1L646 = ( TB2L2 & ( (!SC1L1050 & (((TB3L2 & YD1_q_a[22])) # (YB4_av_readdata_pre[22]))) ) ) # ( !TB2L2 & ( (TB3L2 & (!SC1L1050 & YD1_q_a[22])) ) );


--SC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X40_Y5_N59
--register power-up is low

SC1_hbreak_pending = DFFEAS(SC1L1046, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X11_Y4_N49
--register power-up is low

DD1_jtag_break = DFFEAS(DD1L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--SC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X40_Y5_N26
--register power-up is low

SC1_wait_for_one_post_bret_inst = DFFEAS(SC1L1056, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1047 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X40_Y5_N27
SC1L1047 = ( SC1_wait_for_one_post_bret_inst & ( (SC1_W_valid & (!SC1L1044Q & ((SC1_hbreak_pending) # (DD1_jtag_break)))) ) ) # ( !SC1_wait_for_one_post_bret_inst & ( (!SC1L1044Q & ((SC1_hbreak_pending) # (DD1_jtag_break))) ) );


--SC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X60_Y6_N39
SC1L691 = ( TB3L2 & ( !SC1_i_read ) ) # ( !TB3L2 & ( (TB2L2 & !SC1_i_read) ) );


--YB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X56_Y5_N40
--register power-up is low

YB4_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[23],  ,  , VCC);


--SC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1 at MLABCELL_X59_Y5_N39
SC1L647 = ( YB4_av_readdata_pre[23] & ( (!SC1L1050 & (((TB3L2 & YD1_q_a[23])) # (TB2L2))) ) ) # ( !YB4_av_readdata_pre[23] & ( (TB3L2 & (!SC1L1050 & YD1_q_a[23])) ) );


--YB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X55_Y5_N13
--register power-up is low

YB4_av_readdata_pre[24] = DFFEAS(YB4L31, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2 at MLABCELL_X59_Y5_N33
SC1L648 = ( YD1_q_a[24] & ( (!SC1L1050 & (((TB2L2 & YB4_av_readdata_pre[24])) # (TB3L2))) ) ) # ( !YD1_q_a[24] & ( (TB2L2 & (YB4_av_readdata_pre[24] & !SC1L1050)) ) );


--YB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X57_Y5_N17
--register power-up is low

YB4_av_readdata_pre[25] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[25],  ,  , VCC);


--SC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3 at MLABCELL_X59_Y5_N27
SC1L649 = ( TB3L2 & ( (!SC1L1050 & (((TB2L2 & YB4_av_readdata_pre[25])) # (YD1_q_a[25]))) ) ) # ( !TB3L2 & ( (TB2L2 & (!SC1L1050 & YB4_av_readdata_pre[25])) ) );


--YB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X59_Y5_N46
--register power-up is low

YB4_av_readdata_pre[26] = DFFEAS(YB4L35, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4 at MLABCELL_X59_Y5_N9
SC1L650 = ( YB4L34Q & ( TB3L2 & ( (!SC1L1050 & ((YD1_q_a[26]) # (TB2L2))) ) ) ) # ( !YB4L34Q & ( TB3L2 & ( (!SC1L1050 & YD1_q_a[26]) ) ) ) # ( YB4L34Q & ( !TB3L2 & ( (TB2L2 & !SC1L1050) ) ) );


--SC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X60_Y6_N49
--register power-up is low

SC1_D_valid = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L691,  ,  , VCC);


--SC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~5 at LABCELL_X60_Y6_N27
SC1L624 = ( YB4_av_readdata_pre[0] & ( (!SC1L1050 & (((TB3L2 & YD1_q_a[0])) # (TB2L2))) ) ) # ( !YB4_av_readdata_pre[0] & ( (TB3L2 & (!SC1L1050 & YD1_q_a[0])) ) );


--YB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X64_Y5_N46
--register power-up is low

YB4_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[1],  ,  , VCC);


--SC1L294 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]~0 at LABCELL_X55_Y5_N57
SC1L294 = ( !SC1L1050 & ( !SC1L1047 ) );


--SC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~6 at LABCELL_X61_Y5_N51
SC1L625 = ( YB4_av_readdata_pre[1] & ( ((!SC1L294) # ((YD1_q_a[1] & TB3L2))) # (TB2L2) ) ) # ( !YB4_av_readdata_pre[1] & ( (!SC1L294) # ((YD1_q_a[1] & TB3L2)) ) );


--YB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X61_Y5_N56
--register power-up is low

YB4_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[4],  ,  , VCC);


--SC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~7 at LABCELL_X61_Y5_N42
SC1L628 = ( YD1_q_a[4] & ( ((!SC1L294) # ((TB2L2 & YB4_av_readdata_pre[4]))) # (TB3L2) ) ) # ( !YD1_q_a[4] & ( (!SC1L294) # ((TB2L2 & YB4_av_readdata_pre[4])) ) );


--YB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X52_Y5_N55
--register power-up is low

YB4_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[3],  ,  , VCC);


--SC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~8 at LABCELL_X61_Y5_N45
SC1L627 = ( YB4_av_readdata_pre[3] & ( ((!SC1L294) # ((TB3L2 & YD1_q_a[3]))) # (TB2L2) ) ) # ( !YB4_av_readdata_pre[3] & ( (!SC1L294) # ((TB3L2 & YD1_q_a[3])) ) );


--YB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X53_Y4_N5
--register power-up is low

YB4_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[2],  ,  , VCC);


--SC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~9 at MLABCELL_X59_Y5_N51
SC1L626 = ( YD1_q_a[2] & ( (!SC1L1050 & (((YB4L6Q & TB2L2)) # (TB3L2))) ) ) # ( !YD1_q_a[2] & ( (!SC1L1050 & (YB4L6Q & TB2L2)) ) );


--KC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X55_Y7_N18
KC1L3 = ( KC1_top_priority_reg[0] & ( (KC1_top_priority_reg[1] & TB1L1) ) ) # ( !KC1_top_priority_reg[0] & ( (TB1L1 & ((!SB1L14) # (KC1_top_priority_reg[1]))) ) );


--SC1L1049 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X60_Y6_N51
SC1L1049 = ( SC1_i_read & ( !SC1_W_valid ) ) # ( !SC1_i_read & ( (!SC1_W_valid & ((TB2L2) # (TB3L2))) ) );


--AC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X55_Y7_N24
AC2L2 = ( VB2_saved_grant[1] & ( (!CC1L1 & (!XB5_mem_used[1])) # (CC1L1 & (((VB1_saved_grant[1] & XB4L16)))) ) ) # ( !VB2_saved_grant[1] & ( (CC1L1 & (VB1_saved_grant[1] & XB4L16)) ) );


--AC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X55_Y7_N48
AC2L3 = ( AC2_read_accepted & ( DB1_rst1 & ( (!TB3L2 & !TB2L2) ) ) ) # ( !AC2_read_accepted & ( DB1_rst1 & ( (!TB3L2 & (!TB2L2 & (AC2L2 & !SC1_i_read))) ) ) ) # ( AC2_read_accepted & ( !DB1_rst1 & ( (!TB3L2 & !TB2L2) ) ) );


--SC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X67_Y5_N47
--register power-up is low

SC1_R_ctrl_exception = DFFEAS(SC1L216, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X65_Y7_N43
--register power-up is low

SC1_R_ctrl_break = DFFEAS(SC1L213, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X66_Y8_N22
--register power-up is low

SC1_R_ctrl_uncond_cti_non_br = DFFEAS(SC1L256, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X63_Y6_N16
--register power-up is low

SC1_R_ctrl_br_uncond = DFFEAS(SC1L583, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X62_Y6_N9
SC1L690 = ( !SC1_R_ctrl_br_uncond & ( SC1_W_cmp_result & ( (!SC1_R_ctrl_br & !SC1_R_ctrl_uncond_cti_non_br) ) ) ) # ( !SC1_R_ctrl_br_uncond & ( !SC1_W_cmp_result & ( !SC1_R_ctrl_uncond_cti_non_br ) ) );


--SC1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0 at LABCELL_X67_Y6_N48
SC1L685 = ( SC1L86 & ( SC1L26 & ( (SC1_R_ctrl_break & !SC1_R_ctrl_exception) ) ) ) # ( !SC1L86 & ( SC1L26 & ( (!SC1_R_ctrl_exception & ((!SC1L690) # (SC1_R_ctrl_break))) ) ) ) # ( SC1L86 & ( !SC1L26 & ( (!SC1_R_ctrl_exception & ((SC1L690) # (SC1_R_ctrl_break))) ) ) ) # ( !SC1L86 & ( !SC1L26 & ( !SC1_R_ctrl_exception ) ) );


--SC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X67_Y6_N9
SC1L688 = ( SC1_R_ctrl_break & ( !SC1_R_ctrl_exception ) );


--SC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X67_Y6_N57
SC1L689 = ( !SC1_R_ctrl_break & ( (!SC1_R_ctrl_exception & !SC1L690) ) );


--SC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~1 at LABCELL_X67_Y6_N27
SC1L684 = ( SC1L82 & ( (!SC1L688 & ((SC1L22) # (SC1L689))) ) ) # ( !SC1L82 & ( (!SC1L689 & (!SC1L688 & SC1L22)) ) );


--SC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~2 at LABCELL_X67_Y6_N18
SC1L686 = ( SC1L90 & ( ((SC1L30) # (SC1L688)) # (SC1L689) ) ) # ( !SC1L90 & ( ((!SC1L689 & SC1L30)) # (SC1L688) ) );


--SC1L683 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~3 at LABCELL_X67_Y6_N21
SC1L683 = ( SC1L18 & ( (!SC1L688 & ((!SC1L689) # (SC1L78))) ) ) # ( !SC1L18 & ( (SC1L689 & (!SC1L688 & SC1L78)) ) );


--SC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~4 at LABCELL_X67_Y6_N0
SC1L682 = ( SC1L46 & ( (!SC1L688 & ((!SC1L689) # (SC1L106))) ) ) # ( !SC1L46 & ( (SC1L689 & (!SC1L688 & SC1L106)) ) );


--SC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~5 at LABCELL_X67_Y6_N3
SC1L681 = ( SC1L110 & ( ((SC1L50) # (SC1L688)) # (SC1L689) ) ) # ( !SC1L110 & ( ((!SC1L689 & SC1L50)) # (SC1L688) ) );


--XB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X48_Y5_N45
XB4L9 = ( XB4_mem_used[0] & ( YB4_read_latency_shift_reg[0] & ( ((WB4L1 & !LD1_waitrequest)) # (XB4_mem_used[1]) ) ) ) # ( !XB4_mem_used[0] & ( YB4_read_latency_shift_reg[0] & ( (WB4L1 & (!XB4_mem_used[1] & !LD1_waitrequest)) ) ) ) # ( XB4_mem_used[0] & ( !YB4_read_latency_shift_reg[0] ) ) # ( !XB4_mem_used[0] & ( !YB4_read_latency_shift_reg[0] & ( (WB4L1 & (!XB4_mem_used[1] & !LD1_waitrequest)) ) ) );


--KC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X56_Y7_N42
KC2L3 = ( KC2_top_priority_reg[1] & ( TB1L2 ) ) # ( !KC2_top_priority_reg[1] & ( (!SB1L15 & (!KC2_top_priority_reg[0] & TB1L2)) ) );


--XB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X57_Y7_N30
XB5L9 = ( XB5_mem_used[0] & ( XB5_mem_used[1] ) ) # ( XB5_mem_used[0] & ( !XB5_mem_used[1] & ( (!YB5_read_latency_shift_reg[0]) # ((DB1_rst1 & (!VB2_WideOr1 & XB5L14))) ) ) ) # ( !XB5_mem_used[0] & ( !XB5_mem_used[1] & ( (DB1_rst1 & (!VB2_WideOr1 & XB5L14)) ) ) );


--XB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:servo_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X61_Y6_N27
XB2L3 = ( YB2_read_latency_shift_reg[0] & ( ((XB2_mem_used[1] & XB2_mem_used[0])) # (YB2L8) ) ) # ( !YB2_read_latency_shift_reg[0] & ( (XB2_mem_used[0]) # (YB2L8) ) );


--KC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X56_Y7_N54
KC2L6 = ( VB2_saved_grant[0] & ( VB2_saved_grant[1] & ( (YB5L3 & ((SB1L15) # (TB1L2))) ) ) ) # ( !VB2_saved_grant[0] & ( VB2_saved_grant[1] & ( (!TB1L2 & (SB1L15 & (!VB2L5Q))) # (TB1L2 & (((YB5L3)))) ) ) ) # ( VB2_saved_grant[0] & ( !VB2_saved_grant[1] & ( (!SB1L15 & (TB1L2 & (!VB2L5Q))) # (SB1L15 & (((YB5L3)))) ) ) ) # ( !VB2_saved_grant[0] & ( !VB2_saved_grant[1] & ( (!VB2L5Q & ((SB1L15) # (TB1L2))) ) ) );


--XB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|write~0 at LABCELL_X62_Y8_N57
XB7L6 = ( WB13L2 & ( (WB7L1 & (!YB7_wait_latency_counter[0] & (!YB7_wait_latency_counter[1] & YB2L7))) ) ) # ( !WB13L2 & ( (WB7L1 & (YB7_wait_latency_counter[0] & (!YB7_wait_latency_counter[1] & YB2L7))) ) );


--XB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X62_Y8_N3
XB7L3 = ( XB7_mem_used[1] & ( (XB7_mem_used[0]) # (XB7L6) ) ) # ( !XB7_mem_used[1] & ( ((!YB7_read_latency_shift_reg[0] & XB7_mem_used[0])) # (XB7L6) ) );


--XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X60_Y7_N9
XB1L3 = ( XB1_mem_used[1] & ( XB1_mem_used[0] ) ) # ( !XB1_mem_used[1] & ( ((!YB1_read_latency_shift_reg[0] & XB1_mem_used[0])) # (XB1L6) ) );


--XB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X57_Y6_N57
XB3L3 = ( SB1L8 ) # ( !SB1L8 & ( (XB3_mem_used[0] & ((!YB3L7Q) # (XB3_mem_used[1]))) ) );


--XB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X53_Y4_N39
XB6L3 = ( SB1L9 ) # ( !SB1L9 & ( (XB6_mem_used[0] & ((!YB6_read_latency_shift_reg[0]) # (XB6_mem_used[1]))) ) );


--KC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X55_Y7_N0
KC1L6 = ( VB1_saved_grant[0] & ( VB1_saved_grant[1] & ( (XB4L16 & ((TB1L1) # (SB1L14))) ) ) ) # ( !VB1_saved_grant[0] & ( VB1_saved_grant[1] & ( (!TB1L1 & (SB1L14 & ((!VB1_packet_in_progress)))) # (TB1L1 & (((XB4L16)))) ) ) ) # ( VB1_saved_grant[0] & ( !VB1_saved_grant[1] & ( (!SB1L14 & (TB1L1 & ((!VB1_packet_in_progress)))) # (SB1L14 & (((XB4L16)))) ) ) ) # ( !VB1_saved_grant[0] & ( !VB1_saved_grant[1] & ( (!VB1_packet_in_progress & ((TB1L1) # (SB1L14))) ) ) );


--VB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46] at LABCELL_X51_Y6_N48
VB1_src_data[46] = ( SC1_W_alu_result[10] & ( VB1_saved_grant[0] ) ) # ( !SC1_W_alu_result[10] & ( VB1_saved_grant[0] & ( (VB1_saved_grant[1] & SC1_F_pc[8]) ) ) ) # ( SC1_W_alu_result[10] & ( !VB1_saved_grant[0] & ( (VB1_saved_grant[1] & SC1_F_pc[8]) ) ) ) # ( !SC1_W_alu_result[10] & ( !VB1_saved_grant[0] & ( (VB1_saved_grant[1] & SC1_F_pc[8]) ) ) );


--ND1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X4_Y2_N44
--register power-up is low

ND1_jdo[34] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[34],  ,  , VCC);


--ND1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X8_Y2_N59
--register power-up is low

ND1_jdo[17] = DFFEAS(ND1L34, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at MLABCELL_X6_Y4_N3
LD1L136 = ( ND1L68 & ( (!ND1_jdo[35] & ((!ND1_jdo[34] & (LD1L2)) # (ND1_jdo[34] & ((!ND1_jdo[17]))))) # (ND1_jdo[35] & (((LD1L2)))) ) );


--VC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X48_Y5_N21
VC1L83 = ( WB4L1 & ( (!VC1_read & ((!XB4_mem_used[1]))) # (VC1_read & (LD1_waitrequest)) ) ) # ( !WB4L1 & ( (LD1_waitrequest & VC1_read) ) );


--LD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X48_Y5_N18
LD1L134 = ( VC1_write & ( (LD1_waitrequest & LD1_avalon_ociram_readdata_ready) ) ) # ( !VC1_write & ( (VC1L84Q & (LD1_waitrequest & !LD1L192)) ) );


--YB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X61_Y5_N20
--register power-up is low

YB4_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[11],  ,  , VCC);


--SC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~10 at LABCELL_X61_Y5_N0
SC1L635 = ( YD1_q_a[11] & ( (!SC1L294) # (((TB2L2 & YB4_av_readdata_pre[11])) # (TB3L2)) ) ) # ( !YD1_q_a[11] & ( (!SC1L294) # ((TB2L2 & YB4_av_readdata_pre[11])) ) );


--YB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X56_Y5_N38
--register power-up is low

YB4_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[12],  ,  , VCC);


--SC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~11 at LABCELL_X56_Y5_N0
SC1L636 = ( YD1_q_a[12] & ( (!SC1L1050 & (((TB2L2 & YB4_av_readdata_pre[12])) # (TB3L2))) ) ) # ( !YD1_q_a[12] & ( (TB2L2 & (!SC1L1050 & YB4_av_readdata_pre[12])) ) );


--YB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X53_Y5_N28
--register power-up is low

YB4_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[13],  ,  , VCC);


--SC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~12 at LABCELL_X61_Y5_N30
SC1L637 = ( YD1_q_a[13] & ( ((!SC1L294) # ((TB2L2 & YB4_av_readdata_pre[13]))) # (TB3L2) ) ) # ( !YD1_q_a[13] & ( (!SC1L294) # ((TB2L2 & YB4_av_readdata_pre[13])) ) );


--YB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X56_Y5_N44
--register power-up is low

YB4_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[14],  ,  , VCC);


--SC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~13 at LABCELL_X56_Y5_N3
SC1L638 = ( YB4_av_readdata_pre[14] & ( (((YD1_q_a[14] & TB3L2)) # (SC1L1050)) # (TB2L2) ) ) # ( !YB4_av_readdata_pre[14] & ( ((YD1_q_a[14] & TB3L2)) # (SC1L1050) ) );


--YB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X61_Y5_N29
--register power-up is low

YB4_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[15],  ,  , VCC);


--SC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~14 at LABCELL_X61_Y5_N33
SC1L639 = ( YD1_q_a[15] & ( ((!SC1L294) # ((TB2L2 & YB4_av_readdata_pre[15]))) # (TB3L2) ) ) # ( !YD1_q_a[15] & ( (!SC1L294) # ((TB2L2 & YB4_av_readdata_pre[15])) ) );


--YB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X61_Y5_N10
--register power-up is low

YB4_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[16],  ,  , VCC);


--SC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~15 at LABCELL_X61_Y5_N48
SC1L640 = ( YD1_q_a[16] & ( (!SC1L294) # (((TB2L2 & YB4_av_readdata_pre[16])) # (TB3L2)) ) ) # ( !YD1_q_a[16] & ( (!SC1L294) # ((TB2L2 & YB4_av_readdata_pre[16])) ) );


--YB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X50_Y6_N55
--register power-up is low

YB4_av_readdata_pre[5] = DFFEAS(YB4L11, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at LABCELL_X61_Y5_N36
SC1L629 = ( YD1_q_a[5] & ( SC1L294 & ( ((YB4_av_readdata_pre[5] & TB2L2)) # (TB3L2) ) ) ) # ( !YD1_q_a[5] & ( SC1L294 & ( (YB4_av_readdata_pre[5] & TB2L2) ) ) ) # ( YD1_q_a[5] & ( !SC1L294 ) ) # ( !YD1_q_a[5] & ( !SC1L294 ) );


--SC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X70_Y6_N57
SC1L247 = ( SC1_D_iw[12] & ( ((SC1_D_iw[11] & !SC1_D_iw[16])) # (SC1_D_iw[15]) ) );


--SC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at MLABCELL_X65_Y7_N0
SC1L248 = ( SC1L579 & ( (SC1L247 & (!SC1_D_iw[13] & SC1_D_iw[14])) ) );


--SC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15 at MLABCELL_X72_Y4_N18
SC1L446 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[0]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[2]));


--SC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X73_Y5_N48
SC1L578 = ( SC1L574 ) # ( !SC1L574 & ( ((SC1_R_valid) # (SC1L570)) # (SC1L576) ) );


--SC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X66_Y6_N21
SC1L215 = ( !SC1L591 & ( (!SC1L218 & (!SC1L219 & !SC1L220)) ) );


--SC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X67_Y7_N51
SC1L602 = ( SC1_D_iw[15] & ( !SC1_D_iw[12] & ( (!SC1_D_iw[11] & (!SC1_D_iw[14] & (SC1_D_iw[16] & SC1_D_iw[13]))) ) ) );


--SC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X67_Y7_N0
SC1L603 = ( !SC1_D_iw[14] & ( SC1_D_iw[16] & ( (SC1_D_iw[13] & (SC1_D_iw[15] & (SC1_D_iw[11] & !SC1_D_iw[12]))) ) ) );


--SC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X67_Y7_N33
SC1L604 = ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[13] & (SC1_D_iw[16] & (SC1_D_iw[15] & SC1_D_iw[14]))) ) ) );


--SC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X67_Y7_N3
SC1L605 = ( !SC1_D_iw[16] & ( SC1_D_iw[14] & ( (SC1_D_iw[13] & (SC1_D_iw[15] & (!SC1_D_iw[12] & SC1_D_iw[11]))) ) ) );


--SC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X66_Y6_N18
SC1L242 = ( SC1L244 & ( (!SC1L589 & (!SC1L588 & !SC1L579)) ) ) # ( !SC1L244 & ( (!SC1L589 & !SC1L588) ) );


--SC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X66_Y6_N12
SC1L243 = ( SC1L590 & ( SC1L227 ) ) # ( !SC1L590 & ( SC1L227 & ( (!SC1L242) # ((!SC1L215) # (SC1L579)) ) ) ) # ( SC1L590 & ( !SC1L227 ) ) # ( !SC1L590 & ( !SC1L227 & ( (!SC1L242) # ((!SC1L215) # ((SC1L579 & SC1L245))) ) ) );


--SC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X63_Y5_N42
SC1L231 = ( !SC1_D_iw[5] & ( (!SC1L271Q & (!SC1L274Q & (!SC1_D_iw[2] & !SC1_D_iw[4]))) ) );


--YB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X55_Y5_N40
--register power-up is low

YB4_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[6],  ,  , VCC);


--SC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~17 at MLABCELL_X59_Y5_N57
SC1L630 = ( YD1_q_a[6] & ( (!SC1L1050 & (((TB2L2 & YB4_av_readdata_pre[6])) # (TB3L2))) ) ) # ( !YD1_q_a[6] & ( (TB2L2 & (YB4_av_readdata_pre[6] & !SC1L1050)) ) );


--SC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X64_Y6_N12
SC1L773 = ( SC1L208 & ( SC1L774 ) ) # ( !SC1L208 & ( SC1L774 ) ) # ( SC1L208 & ( !SC1L774 ) ) # ( !SC1L208 & ( !SC1L774 & ( ((SC1L699 & SC1_R_valid)) # (SC1L778) ) ) );


--SC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X70_Y5_N51
SC1L252 = ( SC1_D_iw[16] & ( (!SC1_D_iw[11] & (SC1_D_iw[15] & SC1_D_iw[14])) ) ) # ( !SC1_D_iw[16] & ( (!SC1_D_iw[11] & ((!SC1_D_iw[14]) # (SC1_D_iw[15]))) ) );


--SC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at MLABCELL_X65_Y5_N24
SC1L253 = ( SC1L252 & ( (!SC1_D_iw[13] & (SC1_D_iw[12] & SC1L579)) ) );


--YB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X57_Y6_N43
--register power-up is low

YB4_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[8],  ,  , VCC);


--SC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~18 at LABCELL_X60_Y6_N9
SC1L632 = ( YB4_av_readdata_pre[8] & ( (!SC1L1050 & (((TB3L2 & YD1_q_a[8])) # (TB2L2))) ) ) # ( !YB4_av_readdata_pre[8] & ( (TB3L2 & (!SC1L1050 & YD1_q_a[8])) ) );


--SC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at MLABCELL_X65_Y6_N42
SC1L224 = ( !SC1L271Q & ( SC1_D_iw[4] & ( (SC1_D_iw[2] & (!SC1_D_iw[0] & SC1_D_iw[5])) ) ) ) # ( !SC1L271Q & ( !SC1_D_iw[4] & ( (SC1_D_iw[2] & (!SC1_D_iw[0] & (SC1L274Q & SC1_D_iw[5]))) ) ) );


--SC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X67_Y7_N6
SC1L225 = ( !SC1L229 & ( !SC1L228 & ( (!SC1L230 & (!SC1L600 & !SC1L601)) ) ) );


--SC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X67_Y7_N24
SC1L606 = ( SC1_D_iw[13] & ( !SC1_D_iw[14] & ( (SC1_D_iw[11] & (!SC1_D_iw[16] & (!SC1_D_iw[12] & !SC1_D_iw[15]))) ) ) );


--SC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X67_Y7_N42
SC1L607 = ( SC1_D_iw[14] & ( SC1_D_iw[11] & ( (!SC1_D_iw[12] & (!SC1_D_iw[15] & (SC1_D_iw[13] & !SC1_D_iw[16]))) ) ) );


--SC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X67_Y7_N54
SC1L221 = ( !SC1L602 & ( (!SC1L606 & (!SC1L607 & (!SC1L604 & !SC1L603))) ) );


--SC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X64_Y5_N24
SC1L608 = ( !SC1_D_iw[12] & ( !SC1_D_iw[15] & ( (!SC1_D_iw[13] & (!SC1_D_iw[14] & (SC1_D_iw[11] & !SC1_D_iw[16]))) ) ) );


--SC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X67_Y7_N27
SC1L609 = ( SC1_D_iw[14] & ( !SC1_D_iw[13] & ( (SC1_D_iw[11] & (!SC1_D_iw[16] & (!SC1_D_iw[15] & !SC1_D_iw[12]))) ) ) );


--SC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X66_Y6_N0
SC1L222 = ( SC1L609 & ( (!SC1L592 & !SC1L579) ) ) # ( !SC1L609 & ( (!SC1L592 & ((!SC1L608) # (!SC1L579))) ) );


--SC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X66_Y6_N48
SC1L223 = ( SC1L215 & ( SC1L225 & ( (!SC1L242) # ((!SC1L222) # ((SC1L579 & !SC1L221))) ) ) ) # ( !SC1L215 & ( SC1L225 ) ) # ( SC1L215 & ( !SC1L225 & ( (!SC1L242) # ((!SC1L222) # (SC1L579)) ) ) ) # ( !SC1L215 & ( !SC1L225 ) );


--SC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14 at LABCELL_X63_Y6_N27
SC1L593 = ( SC1_D_iw[2] & ( SC1L271Q & ( (!SC1_D_iw[5] & (!SC1L274Q & (SC1_D_iw[4] & !SC1_D_iw[0]))) ) ) );


--SC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X64_Y6_N6
SC1L348 = ( SC1L205 & ( SC1L206 & ( SC1_R_valid ) ) ) # ( !SC1L205 & ( SC1L206 & ( (SC1_R_valid & ((SC1L207) # (SC1L579))) ) ) ) # ( SC1L205 & ( !SC1L206 & ( SC1_R_valid ) ) ) # ( !SC1L205 & ( !SC1L206 & ( (SC1_R_valid & SC1L207) ) ) );


--YB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X55_Y5_N43
--register power-up is low

YB4_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[7],  ,  , VCC);


--SC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~19 at MLABCELL_X59_Y5_N54
SC1L631 = ( YD1_q_a[7] & ( (!SC1L1050 & (((TB2L2 & YB4_av_readdata_pre[7])) # (TB3L2))) ) ) # ( !YD1_q_a[7] & ( (TB2L2 & (YB4_av_readdata_pre[7] & !SC1L1050)) ) );


--YB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X60_Y6_N34
--register power-up is low

YB4_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[9],  ,  , VCC);


--SC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~20 at LABCELL_X60_Y6_N24
SC1L633 = ( YB4_av_readdata_pre[9] & ( (!SC1L1050 & (((TB3L2 & YD1_q_a[9])) # (TB2L2))) ) ) # ( !YB4_av_readdata_pre[9] & ( (TB3L2 & (!SC1L1050 & YD1_q_a[9])) ) );


--YB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X60_Y6_N31
--register power-up is low

YB4_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[10],  ,  , VCC);


--SC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~21 at LABCELL_X60_Y6_N6
SC1L634 = ( YB4_av_readdata_pre[10] & ( (!SC1L1050 & (((TB3L2 & YD1_q_a[10])) # (TB2L2))) ) ) # ( !YB4_av_readdata_pre[10] & ( (TB3L2 & (!SC1L1050 & YD1_q_a[10])) ) );


--SC1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at LABCELL_X64_Y7_N27
SC1L851 = ( SC1_W_alu_result[7] & ( (!SC1_R_ctrl_ld & (!SC1L346)) # (SC1_R_ctrl_ld & ((SC1_av_ld_byte0_data[7]))) ) ) # ( !SC1_W_alu_result[7] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte0_data[7]) ) );


--YB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X60_Y5_N22
--register power-up is low

YB4_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[17],  ,  , VCC);


--SC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~22 at MLABCELL_X59_Y5_N15
SC1L641 = ( SC1L1050 & ( TB3L2 ) ) # ( !SC1L1050 & ( TB3L2 & ( ((TB2L2 & YB4_av_readdata_pre[17])) # (YD1_q_a[17]) ) ) ) # ( SC1L1050 & ( !TB3L2 ) ) # ( !SC1L1050 & ( !TB3L2 & ( (TB2L2 & YB4_av_readdata_pre[17]) ) ) );


--SC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X62_Y5_N7
--register power-up is low

SC1_av_ld_byte1_data[5] = DFFEAS(SC1L927, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L911,  ,  ,  ,  );


--SC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~7 at LABCELL_X64_Y7_N18
SC1L857 = ( SC1_av_ld_byte1_data[5] & ( ((!SC1L346 & SC1_W_alu_result[13])) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[5] & ( (!SC1L346 & (!SC1_R_ctrl_ld & SC1_W_alu_result[13])) ) );


--YB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X61_Y5_N23
--register power-up is low

YB4_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[19],  ,  , VCC);


--SC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~23 at LABCELL_X61_Y5_N3
SC1L643 = ( YD1_q_a[19] & ( (!SC1L294) # (((TB2L2 & YB4_av_readdata_pre[19])) # (TB3L2)) ) ) # ( !YD1_q_a[19] & ( (!SC1L294) # ((TB2L2 & YB4_av_readdata_pre[19])) ) );


--YB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X60_Y6_N16
--register power-up is low

YB4_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[18],  ,  , VCC);


--SC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~24 at LABCELL_X60_Y6_N54
SC1L642 = ( SC1L1050 & ( SC1L1047 ) ) # ( !SC1L1050 & ( SC1L1047 ) ) # ( !SC1L1050 & ( !SC1L1047 & ( (!TB3L2 & (YB4_av_readdata_pre[18] & (TB2L2))) # (TB3L2 & (((YB4_av_readdata_pre[18] & TB2L2)) # (YD1_q_a[18]))) ) ) );


--SC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X62_Y5_N4
--register power-up is low

SC1_av_ld_byte1_data[6] = DFFEAS(SC1L930, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L911,  ,  ,  ,  );


--SC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~8 at LABCELL_X64_Y7_N21
SC1L858 = ( SC1_W_alu_result[14] & ( (!SC1_R_ctrl_ld & (!SC1L346)) # (SC1_R_ctrl_ld & ((SC1_av_ld_byte1_data[6]))) ) ) # ( !SC1_W_alu_result[14] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte1_data[6]) ) );


--YB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X61_Y5_N8
--register power-up is low

YB4_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[20],  ,  , VCC);


--SC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~25 at LABCELL_X61_Y5_N15
SC1L644 = ( YB4_av_readdata_pre[20] & ( ((!SC1L294) # ((TB3L2 & YD1_q_a[20]))) # (TB2L2) ) ) # ( !YB4_av_readdata_pre[20] & ( (!SC1L294) # ((TB3L2 & YD1_q_a[20])) ) );


--SC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X62_Y5_N43
--register power-up is low

SC1_av_ld_byte1_data[7] = DFFEAS(SC1L933, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L911,  ,  ,  ,  );


--SC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~9 at LABCELL_X64_Y7_N24
SC1L859 = (!SC1_R_ctrl_ld & (!SC1L346 & ((SC1L801Q)))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte1_data[7]))));


--YB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X61_Y5_N26
--register power-up is low

YB4_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[21],  ,  , VCC);


--SC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~26 at LABCELL_X61_Y5_N12
SC1L645 = ( SC1L294 & ( (!TB2L2 & (TB3L2 & ((YD1_q_a[21])))) # (TB2L2 & (((TB3L2 & YD1_q_a[21])) # (YB4_av_readdata_pre[21]))) ) ) # ( !SC1L294 );


--SC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~16 at LABCELL_X73_Y5_N54
SC1L462 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[16])) # (SC1_R_ctrl_shift_rot_right & ((SC1L428Q)));


--SC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X60_Y5_N40
--register power-up is low

SC1_av_ld_byte2_data[0] = DFFEAS(SC1L950, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~10 at MLABCELL_X72_Y5_N9
SC1L860 = ( SC1_av_ld_byte2_data[0] & ( ((SC1_W_alu_result[16] & !SC1L346)) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte2_data[0] & ( (SC1_W_alu_result[16] & (!SC1_R_ctrl_ld & !SC1L346)) ) );


--SC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X63_Y6_N6
SC1L257 = ( SC1L580 ) # ( !SC1L580 & ( ((SC1L774) # (SC1L586)) # (SC1L236) ) );


--SC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~11 at LABCELL_X66_Y7_N54
SC1L852 = ( SC1_R_ctrl_ld & ( SC1L792Q & ( SC1_av_ld_byte1_data[0] ) ) ) # ( !SC1_R_ctrl_ld & ( SC1L792Q & ( !SC1L346 ) ) ) # ( SC1_R_ctrl_ld & ( !SC1L792Q & ( SC1_av_ld_byte1_data[0] ) ) );


--SC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X60_Y6_N37
--register power-up is low

SC1_av_ld_byte1_data[1] = DFFEAS(SC1L917, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L911,  ,  ,  ,  );


--SC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~12 at LABCELL_X66_Y8_N51
SC1L853 = ( SC1_R_ctrl_ld & ( SC1_W_alu_result[9] & ( SC1_av_ld_byte1_data[1] ) ) ) # ( !SC1_R_ctrl_ld & ( SC1_W_alu_result[9] & ( !SC1L346 ) ) ) # ( SC1_R_ctrl_ld & ( !SC1_W_alu_result[9] & ( SC1_av_ld_byte1_data[1] ) ) );


--SC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X60_Y6_N1
--register power-up is low

SC1_av_ld_byte1_data[2] = DFFEAS(SC1L920, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L911,  ,  ,  ,  );


--SC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~13 at LABCELL_X71_Y6_N42
SC1L854 = ( SC1_W_alu_result[10] & ( (!SC1_R_ctrl_ld & (!SC1L346)) # (SC1_R_ctrl_ld & ((SC1_av_ld_byte1_data[2]))) ) ) # ( !SC1_W_alu_result[10] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte1_data[2]) ) );


--SC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X62_Y5_N46
--register power-up is low

SC1_av_ld_byte1_data[4] = DFFEAS(SC1L925, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L911,  ,  ,  ,  );


--SC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~14 at LABCELL_X66_Y7_N27
SC1L856 = ( SC1L346 & ( SC1_av_ld_byte1_data[4] & ( SC1_R_ctrl_ld ) ) ) # ( !SC1L346 & ( SC1_av_ld_byte1_data[4] & ( (SC1_R_ctrl_ld) # (SC1L797Q) ) ) ) # ( !SC1L346 & ( !SC1_av_ld_byte1_data[4] & ( (SC1L797Q & !SC1_R_ctrl_ld) ) ) );


--SC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X62_Y5_N25
--register power-up is low

SC1_av_ld_byte1_data[3] = DFFEAS(SC1L922, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L911,  ,  ,  ,  );


--SC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~15 at LABCELL_X64_Y7_N57
SC1L855 = ( SC1_av_ld_byte1_data[3] & ( ((!SC1L346 & SC1_W_alu_result[11])) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[3] & ( (!SC1L346 & (!SC1_R_ctrl_ld & SC1_W_alu_result[11])) ) );


--SC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17 at LABCELL_X67_Y4_N33
SC1L315 = ( SC1L408Q & ( SC1L359 & ( ((SC1L122) # (SC1_R_ctrl_shift_rot)) # (SC1_R_ctrl_logic) ) ) ) # ( !SC1L408Q & ( SC1L359 & ( (!SC1_R_ctrl_shift_rot & ((SC1L122) # (SC1_R_ctrl_logic))) ) ) ) # ( SC1L408Q & ( !SC1L359 & ( ((!SC1_R_ctrl_logic & SC1L122)) # (SC1_R_ctrl_shift_rot) ) ) ) # ( !SC1L408Q & ( !SC1L359 & ( (!SC1_R_ctrl_logic & (!SC1_R_ctrl_shift_rot & SC1L122)) ) ) );


--GC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~5 at LABCELL_X63_Y8_N48
GC1L13 = ( YB8_av_readdata_pre[1] & ( YB4_av_readdata_pre[1] & ( (YB8_read_latency_shift_reg[0]) # (TB2L1) ) ) ) # ( !YB8_av_readdata_pre[1] & ( YB4_av_readdata_pre[1] & ( TB2L1 ) ) ) # ( YB8_av_readdata_pre[1] & ( !YB4_av_readdata_pre[1] & ( YB8_read_latency_shift_reg[0] ) ) );


--GC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~6 at MLABCELL_X65_Y7_N18
GC1L14 = ( YD1_q_a[1] & ( ((YB9_read_latency_shift_reg[0] & YB9_av_readdata_pre[1])) # (TB3L1) ) ) # ( !YD1_q_a[1] & ( (YB9_read_latency_shift_reg[0] & YB9_av_readdata_pre[1]) ) );


--YB7_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[1] at FF_X65_Y8_N32
--register power-up is low

YB7_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , V1_readdata[1],  ,  , VCC);


--YB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[1] at FF_X55_Y6_N38
--register power-up is low

YB6_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , BB1_readdata[1],  ,  , VCC);


--GC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~7 at LABCELL_X55_Y6_N36
GC1L15 = ( YB1_av_readdata_pre[1] & ( ((YB6_read_latency_shift_reg[0] & YB6_av_readdata_pre[1])) # (YB1_read_latency_shift_reg[0]) ) ) # ( !YB1_av_readdata_pre[1] & ( (YB6_read_latency_shift_reg[0] & YB6_av_readdata_pre[1]) ) );


--GC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~8 at MLABCELL_X65_Y8_N42
GC1L16 = ( YB11_av_readdata_pre[1] & ( YB10_read_latency_shift_reg[0] & ( (YB11L12Q) # (YB10_av_readdata_pre[1]) ) ) ) # ( !YB11_av_readdata_pre[1] & ( YB10_read_latency_shift_reg[0] & ( YB10_av_readdata_pre[1] ) ) ) # ( YB11_av_readdata_pre[1] & ( !YB10_read_latency_shift_reg[0] & ( YB11L12Q ) ) );


--GC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~9 at MLABCELL_X65_Y8_N30
GC1L17 = ( !YB7_av_readdata_pre[1] & ( YB7_read_latency_shift_reg[0] & ( (!GC1L16 & (!GC1L15 & ((!YB12_read_latency_shift_reg[0]) # (!YB12_av_readdata_pre[1])))) ) ) ) # ( YB7_av_readdata_pre[1] & ( !YB7_read_latency_shift_reg[0] & ( (!GC1L16 & (!GC1L15 & ((!YB12_read_latency_shift_reg[0]) # (!YB12_av_readdata_pre[1])))) ) ) ) # ( !YB7_av_readdata_pre[1] & ( !YB7_read_latency_shift_reg[0] & ( (!GC1L16 & (!GC1L15 & ((!YB12_read_latency_shift_reg[0]) # (!YB12_av_readdata_pre[1])))) ) ) );


--GC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1] at LABCELL_X66_Y7_N18
GC1_src_data[1] = ( GC1L17 & ( (((YB13L12Q & YB13_av_readdata_pre[1])) # (GC1L13)) # (GC1L14) ) ) # ( !GC1L17 );


--SC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0 at LABCELL_X66_Y5_N12
SC1L623 = ( SC1L619 & ( (SC1_D_iw[7] & SC1_D_iw[6]) ) );


--SC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1] at FF_X62_Y6_N58
--register power-up is low

SC1_W_ienable_reg[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L832, SC1_E_src1[1],  ,  , VCC);


--SC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]~0 at LABCELL_X66_Y5_N3
SC1L824 = ( SC1L280Q & ( (!SC1_D_iw[6] & (!SC1_D_iw[10] & (!SC1_D_iw[9] & !SC1_D_iw[7]))) ) ) # ( !SC1L280Q & ( (SC1_D_iw[6] & (!SC1_D_iw[10] & (!SC1_D_iw[9] & SC1_D_iw[7]))) ) );


--SC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3 at LABCELL_X62_Y6_N12
SC1L353 = ( SC1L623 & ( (SC1_W_ienable_reg[1] & SC1L824) ) ) # ( !SC1L623 & ( (SC1_W_ipending_reg[1] & SC1L824) ) );


--YB3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2] at FF_X57_Y6_N49
--register power-up is low

YB3_av_readdata_pre[2] = DFFEAS(YB3L3, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~10 at LABCELL_X57_Y6_N51
GC1L19 = ( YB3L7Q & ( (!GC1L47 & (!YB3_av_readdata_pre[2] & ((!YB1_av_readdata_pre[2]) # (!YB1_read_latency_shift_reg[0])))) ) ) # ( !YB3L7Q & ( (!GC1L47 & ((!YB1_av_readdata_pre[2]) # (!YB1_read_latency_shift_reg[0]))) ) );


--YB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2] at FF_X53_Y4_N53
--register power-up is low

YB6_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , BB1_readdata[2],  ,  , VCC);


--GC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~11 at LABCELL_X53_Y4_N51
GC1L20 = ( YB6_av_readdata_pre[2] & ( TB2L1 & ( (YB6_read_latency_shift_reg[0]) # (YB4_av_readdata_pre[2]) ) ) ) # ( !YB6_av_readdata_pre[2] & ( TB2L1 & ( YB4_av_readdata_pre[2] ) ) ) # ( YB6_av_readdata_pre[2] & ( !TB2L1 & ( YB6_read_latency_shift_reg[0] ) ) );


--YB7_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[2] at FF_X59_Y8_N41
--register power-up is low

YB7_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , V1_readdata[2],  ,  , VCC);


--GC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~12 at MLABCELL_X59_Y8_N39
GC1L21 = ( YB7_av_readdata_pre[2] & ( TB3L1 & ( (YB7_read_latency_shift_reg[0]) # (YD1_q_a[2]) ) ) ) # ( !YB7_av_readdata_pre[2] & ( TB3L1 & ( YD1_q_a[2] ) ) ) # ( YB7_av_readdata_pre[2] & ( !TB3L1 & ( YB7_read_latency_shift_reg[0] ) ) );


--GC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~13 at MLABCELL_X65_Y8_N12
GC1L22 = ( !YB10_av_readdata_pre[2] & ( YB10_read_latency_shift_reg[0] & ( (!YB8_read_latency_shift_reg[0] & (((!YB9_av_readdata_pre[2]) # (!YB9_read_latency_shift_reg[0])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[2] & ((!YB9_av_readdata_pre[2]) # (!YB9_read_latency_shift_reg[0])))) ) ) ) # ( YB10_av_readdata_pre[2] & ( !YB10_read_latency_shift_reg[0] & ( (!YB8_read_latency_shift_reg[0] & (((!YB9_av_readdata_pre[2]) # (!YB9_read_latency_shift_reg[0])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[2] & ((!YB9_av_readdata_pre[2]) # (!YB9_read_latency_shift_reg[0])))) ) ) ) # ( !YB10_av_readdata_pre[2] & ( !YB10_read_latency_shift_reg[0] & ( (!YB8_read_latency_shift_reg[0] & (((!YB9_av_readdata_pre[2]) # (!YB9_read_latency_shift_reg[0])))) # (YB8_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[2] & ((!YB9_av_readdata_pre[2]) # (!YB9_read_latency_shift_reg[0])))) ) ) );


--GC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~14 at MLABCELL_X65_Y8_N18
GC1L23 = ( YB13_av_readdata_pre[2] & ( YB12_read_latency_shift_reg[0] & ( (!YB13L12Q & (!YB12_av_readdata_pre[2] & ((!YB11L12Q) # (!YB11_av_readdata_pre[2])))) ) ) ) # ( !YB13_av_readdata_pre[2] & ( YB12_read_latency_shift_reg[0] & ( (!YB12_av_readdata_pre[2] & ((!YB11L12Q) # (!YB11_av_readdata_pre[2]))) ) ) ) # ( YB13_av_readdata_pre[2] & ( !YB12_read_latency_shift_reg[0] & ( (!YB13L12Q & ((!YB11L12Q) # (!YB11_av_readdata_pre[2]))) ) ) ) # ( !YB13_av_readdata_pre[2] & ( !YB12_read_latency_shift_reg[0] & ( (!YB11L12Q) # (!YB11_av_readdata_pre[2]) ) ) );


--GC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2] at LABCELL_X62_Y6_N24
GC1_src_data[2] = ( GC1L21 ) # ( !GC1L21 & ( ((!GC1L22) # ((!GC1L23) # (!GC1L19))) # (GC1L20) ) );


--SC1_W_ienable_reg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[2] at FF_X62_Y6_N46
--register power-up is low

SC1_W_ienable_reg[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L832, SC1_E_src1[2],  ,  , VCC);


--SC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[2]~4 at LABCELL_X62_Y6_N3
SC1L354 = ( SC1_W_ipending_reg[2] & ( (SC1L824 & ((!SC1L623) # (SC1_W_ienable_reg[2]))) ) ) # ( !SC1_W_ipending_reg[2] & ( (SC1L824 & (SC1_W_ienable_reg[2] & SC1L623)) ) );


--YB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X57_Y6_N41
--register power-up is low

YB3_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_W_alu_result[2],  ,  , VCC);


--GC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~15 at LABCELL_X57_Y6_N30
GC1L25 = (!GC1L47 & ((!YB3_read_latency_shift_reg[0]) # (!YB3_av_readdata_pre[30])));


--GC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~16 at LABCELL_X63_Y8_N6
GC1L26 = ( YB8_av_readdata_pre[3] & ( YB4_av_readdata_pre[3] & ( (YB8_read_latency_shift_reg[0]) # (TB2L1) ) ) ) # ( !YB8_av_readdata_pre[3] & ( YB4_av_readdata_pre[3] & ( TB2L1 ) ) ) # ( YB8_av_readdata_pre[3] & ( !YB4_av_readdata_pre[3] & ( YB8_read_latency_shift_reg[0] ) ) );


--GC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~17 at MLABCELL_X65_Y7_N51
GC1L27 = ( YB9_av_readdata_pre[3] & ( YD1_q_a[3] & ( (YB9_read_latency_shift_reg[0]) # (TB3L1) ) ) ) # ( !YB9_av_readdata_pre[3] & ( YD1_q_a[3] & ( TB3L1 ) ) ) # ( YB9_av_readdata_pre[3] & ( !YD1_q_a[3] & ( YB9_read_latency_shift_reg[0] ) ) );


--YB7_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[3] at FF_X63_Y7_N14
--register power-up is low

YB7_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , V1_readdata[3],  ,  , VCC);


--YB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3] at FF_X55_Y6_N41
--register power-up is low

YB6_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , BB1_readdata[3],  ,  , VCC);


--GC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~18 at LABCELL_X55_Y6_N39
GC1L28 = ( YB1_av_readdata_pre[3] & ( ((YB6_read_latency_shift_reg[0] & YB6_av_readdata_pre[3])) # (YB1_read_latency_shift_reg[0]) ) ) # ( !YB1_av_readdata_pre[3] & ( (YB6_read_latency_shift_reg[0] & YB6_av_readdata_pre[3]) ) );


--GC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~19 at LABCELL_X63_Y7_N3
GC1L29 = ( YB10_av_readdata_pre[3] & ( ((YB11_read_latency_shift_reg[0] & YB11_av_readdata_pre[3])) # (YB10_read_latency_shift_reg[0]) ) ) # ( !YB10_av_readdata_pre[3] & ( (YB11_read_latency_shift_reg[0] & YB11_av_readdata_pre[3]) ) );


--GC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~20 at LABCELL_X63_Y7_N12
GC1L30 = ( YB7_av_readdata_pre[3] & ( YB12_av_readdata_pre[3] & ( (!GC1L28 & (!YB12_read_latency_shift_reg[0] & (!GC1L29 & !YB7_read_latency_shift_reg[0]))) ) ) ) # ( !YB7_av_readdata_pre[3] & ( YB12_av_readdata_pre[3] & ( (!GC1L28 & (!YB12_read_latency_shift_reg[0] & !GC1L29)) ) ) ) # ( YB7_av_readdata_pre[3] & ( !YB12_av_readdata_pre[3] & ( (!GC1L28 & (!GC1L29 & !YB7_read_latency_shift_reg[0])) ) ) ) # ( !YB7_av_readdata_pre[3] & ( !YB12_av_readdata_pre[3] & ( (!GC1L28 & !GC1L29) ) ) );


--GC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3] at LABCELL_X64_Y7_N12
GC1_src_data[3] = ( YB13L12Q & ( YB13_av_readdata_pre[3] ) ) # ( !YB13L12Q & ( YB13_av_readdata_pre[3] & ( (((!GC1L30) # (!GC1L25)) # (GC1L26)) # (GC1L27) ) ) ) # ( YB13L12Q & ( !YB13_av_readdata_pre[3] & ( (((!GC1L30) # (!GC1L25)) # (GC1L26)) # (GC1L27) ) ) ) # ( !YB13L12Q & ( !YB13_av_readdata_pre[3] & ( (((!GC1L30) # (!GC1L25)) # (GC1L26)) # (GC1L27) ) ) );


--YB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[4] at FF_X60_Y7_N53
--register power-up is low

YB6_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , BB1_readdata[4],  ,  , VCC);


--GC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~21 at LABCELL_X60_Y7_N51
GC1L32 = ( YB6_av_readdata_pre[4] & ( YB8_read_latency_shift_reg[0] & ( (!YB6_read_latency_shift_reg[0] & (!YB8_av_readdata_pre[4] & ((!YB1_av_readdata_pre[4]) # (!YB1_read_latency_shift_reg[0])))) ) ) ) # ( !YB6_av_readdata_pre[4] & ( YB8_read_latency_shift_reg[0] & ( (!YB8_av_readdata_pre[4] & ((!YB1_av_readdata_pre[4]) # (!YB1_read_latency_shift_reg[0]))) ) ) ) # ( YB6_av_readdata_pre[4] & ( !YB8_read_latency_shift_reg[0] & ( (!YB6_read_latency_shift_reg[0] & ((!YB1_av_readdata_pre[4]) # (!YB1_read_latency_shift_reg[0]))) ) ) ) # ( !YB6_av_readdata_pre[4] & ( !YB8_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[4]) # (!YB1_read_latency_shift_reg[0]) ) ) );


--GC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~22 at MLABCELL_X65_Y7_N24
GC1L33 = ( YB4L9Q & ( ((YB9_read_latency_shift_reg[0] & YB9_av_readdata_pre[4])) # (TB2L1) ) ) # ( !YB4L9Q & ( (YB9_read_latency_shift_reg[0] & YB9_av_readdata_pre[4]) ) );


--GC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~23 at MLABCELL_X65_Y7_N21
GC1L34 = ( YD1_q_a[4] & ( ((YB10_read_latency_shift_reg[0] & YB10_av_readdata_pre[4])) # (TB3L1) ) ) # ( !YD1_q_a[4] & ( (YB10_read_latency_shift_reg[0] & YB10_av_readdata_pre[4]) ) );


--GC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~24 at MLABCELL_X65_Y8_N39
GC1L35 = ( YB12_av_readdata_pre[4] & ( ((YB11L12Q & YB11_av_readdata_pre[4])) # (YB12_read_latency_shift_reg[0]) ) ) # ( !YB12_av_readdata_pre[4] & ( (YB11L12Q & YB11_av_readdata_pre[4]) ) );


--GC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4] at LABCELL_X66_Y7_N36
GC1_src_data[4] = ( GC1L34 & ( GC1L32 ) ) # ( !GC1L34 & ( GC1L32 & ( (((YB13L12Q & YB13_av_readdata_pre[4])) # (GC1L35)) # (GC1L33) ) ) ) # ( GC1L34 & ( !GC1L32 ) ) # ( !GC1L34 & ( !GC1L32 ) );


--GC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~25 at MLABCELL_X65_Y7_N57
GC1L37 = ( YB9_av_readdata_pre[5] & ( ((YB4_av_readdata_pre[5] & TB2L1)) # (YB9_read_latency_shift_reg[0]) ) ) # ( !YB9_av_readdata_pre[5] & ( (YB4_av_readdata_pre[5] & TB2L1) ) );


--GC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~26 at LABCELL_X63_Y7_N21
GC1L38 = (!YB10_read_latency_shift_reg[0] & (TB3L1 & (YD1_q_a[5]))) # (YB10_read_latency_shift_reg[0] & (((TB3L1 & YD1_q_a[5])) # (YB10_av_readdata_pre[5])));


--YB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5] at FF_X55_Y6_N29
--register power-up is low

YB6_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , BB1_readdata[5],  ,  , VCC);


--GC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~27 at LABCELL_X55_Y6_N27
GC1L39 = ( YB1_av_readdata_pre[5] & ( ((YB6_read_latency_shift_reg[0] & YB6_av_readdata_pre[5])) # (YB1_read_latency_shift_reg[0]) ) ) # ( !YB1_av_readdata_pre[5] & ( (YB6_read_latency_shift_reg[0] & YB6_av_readdata_pre[5]) ) );


--GC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~28 at MLABCELL_X65_Y8_N24
GC1L40 = ( YB12_av_readdata_pre[5] & ( ((YB11L12Q & YB11_av_readdata_pre[5])) # (YB12_read_latency_shift_reg[0]) ) ) # ( !YB12_av_readdata_pre[5] & ( (YB11L12Q & YB11_av_readdata_pre[5]) ) );


--GC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~29 at MLABCELL_X65_Y8_N54
GC1L41 = ( YB13_av_readdata_pre[5] & ( !GC1L40 & ( (!YB13L12Q & (!GC1L39 & ((!YB8_av_readdata_pre[5]) # (!YB8_read_latency_shift_reg[0])))) ) ) ) # ( !YB13_av_readdata_pre[5] & ( !GC1L40 & ( (!GC1L39 & ((!YB8_av_readdata_pre[5]) # (!YB8_read_latency_shift_reg[0]))) ) ) );


--GC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5] at LABCELL_X64_Y7_N30
GC1_src_data[5] = ( GC1L25 & ( ((!GC1L41) # (GC1L37)) # (GC1L38) ) ) # ( !GC1L25 );


--YB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[6] at FF_X60_Y7_N32
--register power-up is low

YB6_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , BB1_readdata[6],  ,  , VCC);


--GC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~30 at LABCELL_X60_Y7_N30
GC1L43 = ( YB6_av_readdata_pre[6] & ( YB8_read_latency_shift_reg[0] & ( (!YB8_av_readdata_pre[6] & (!YB6_read_latency_shift_reg[0] & ((!YB1_av_readdata_pre[6]) # (!YB1_read_latency_shift_reg[0])))) ) ) ) # ( !YB6_av_readdata_pre[6] & ( YB8_read_latency_shift_reg[0] & ( (!YB8_av_readdata_pre[6] & ((!YB1_av_readdata_pre[6]) # (!YB1_read_latency_shift_reg[0]))) ) ) ) # ( YB6_av_readdata_pre[6] & ( !YB8_read_latency_shift_reg[0] & ( (!YB6_read_latency_shift_reg[0] & ((!YB1_av_readdata_pre[6]) # (!YB1_read_latency_shift_reg[0]))) ) ) ) # ( !YB6_av_readdata_pre[6] & ( !YB8_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[6]) # (!YB1_read_latency_shift_reg[0]) ) ) );


--GC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~31 at MLABCELL_X65_Y7_N3
GC1L44 = ( YB4_av_readdata_pre[6] & ( ((YB9_read_latency_shift_reg[0] & YB9_av_readdata_pre[6])) # (TB2L1) ) ) # ( !YB4_av_readdata_pre[6] & ( (YB9_read_latency_shift_reg[0] & YB9_av_readdata_pre[6]) ) );


--GC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~32 at LABCELL_X63_Y7_N18
GC1L45 = (!YB10_read_latency_shift_reg[0] & (TB3L1 & (YD1_q_a[6]))) # (YB10_read_latency_shift_reg[0] & (((TB3L1 & YD1_q_a[6])) # (YB10_av_readdata_pre[6])));


--GC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~33 at MLABCELL_X65_Y8_N0
GC1L46 = ( YB12_av_readdata_pre[6] & ( YB12_read_latency_shift_reg[0] ) ) # ( !YB12_av_readdata_pre[6] & ( YB12_read_latency_shift_reg[0] & ( (YB11L12Q & YB11_av_readdata_pre[6]) ) ) ) # ( YB12_av_readdata_pre[6] & ( !YB12_read_latency_shift_reg[0] & ( (YB11L12Q & YB11_av_readdata_pre[6]) ) ) ) # ( !YB12_av_readdata_pre[6] & ( !YB12_read_latency_shift_reg[0] & ( (YB11L12Q & YB11_av_readdata_pre[6]) ) ) );


--GC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6] at LABCELL_X64_Y7_N0
GC1_src_data[6] = ( GC1L45 & ( GC1L46 ) ) # ( !GC1L45 & ( GC1L46 ) ) # ( GC1L45 & ( !GC1L46 ) ) # ( !GC1L45 & ( !GC1L46 & ( ((!GC1L43) # ((YB13_av_readdata_pre[6] & YB13L12Q))) # (GC1L44) ) ) );


--U1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X8_Y4_N56
--register power-up is low

U1_r_val = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , U1L83,  ,  , VCC);


--DB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X8_Y4_N41
--register power-up is low

DB1_r_ena1 = AMPP_FUNCTION(A1L123, DB1L47, !Z1_r_sync_rst);


--DB1L25 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at MLABCELL_X8_Y4_N54
DB1L25 = AMPP_FUNCTION(!U1_r_val, !DB1_r_ena1);


--MB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X53_Y5_N8
--register power-up is low

MB2_b_full = DFFEAS(MB2L6, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1L103 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at MLABCELL_X3_Y4_N36
DB1L103 = AMPP_FUNCTION(!DB1_tck_t_dav, !A1L106, !DB1_write_stalled, !DB1_td_shift[10]);


--DB1L104 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at MLABCELL_X3_Y4_N24
DB1L104 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irf_reg[1][0], !Q1_state[4], !DB1_state, !DB1_count[1], !H1_splitter_nodes_receive_0[3]);


--DB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X3_Y4_N58
--register power-up is low

DB1_td_shift[3] = AMPP_FUNCTION(A1L105, DB1L80, !N1_clr_reg, DB1L63);


--DB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at MLABCELL_X3_Y4_N3
DB1L79 = AMPP_FUNCTION(!DB1_count[9], !N1_irf_reg[1][0], !Q1_state[4], !DB1L77, !DB1_rdata[0], !DB1_td_shift[3]);


--DB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at MLABCELL_X8_Y4_N39
DB1L47 = AMPP_FUNCTION(!DB1_rvalid0, !U1_r_val, !DB1_r_ena1);


--DB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X4_Y4_N46
--register power-up is low

DB1_read_req = AMPP_FUNCTION(A1L105, DB1L39, !N1_clr_reg, DB1L104);


--DB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X8_Y4_N59
--register power-up is low

DB1_read1 = AMPP_FUNCTION(A1L123, DB1_read, !Z1_r_sync_rst, GND);


--DB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X8_Y4_N38
--register power-up is low

DB1_read2 = AMPP_FUNCTION(A1L123, DB1_read1, !Z1_r_sync_rst, GND);


--DB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X51_Y4_N49
--register power-up is low

DB1_rst2 = AMPP_FUNCTION(A1L123, DB1_rst1, !Z1_r_sync_rst, GND);


--DB1L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at MLABCELL_X8_Y4_N27
DB1L48 = AMPP_FUNCTION(!DB1_read2, !DB1_user_saw_rvalid, !DB1_read1, !DB1_rst2, !DB1L47, !DB1_read_req);


--ND1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X16_Y5_N33
ND1L69 = (!ND1_jdo[35] & ND1L68);


--ND1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X16_Y5_N57
ND1_take_action_ocimem_a = (ND1L69 & ND1_jdo[34]);


--ND1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X34_Y5_N56
--register power-up is low

ND1_jdo[25] = DFFEAS(ND1L46, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X36_Y5_N16
--register power-up is low

VC1_writedata[0] = DFFEAS(VC1L100, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X51_Y6_N31
--register power-up is low

VC1_address[0] = DFFEAS(VB1_src_data[38], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X59_Y6_N31
--register power-up is low

VC1_address[4] = DFFEAS(VB1_src_data[42], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X59_Y6_N49
--register power-up is low

VC1_address[3] = DFFEAS(VB1_src_data[41], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X59_Y6_N43
--register power-up is low

VC1_address[2] = DFFEAS(VB1_src_data[40], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X59_Y6_N1
--register power-up is low

VC1_address[1] = DFFEAS(VB1_src_data[39], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X59_Y6_N19
--register power-up is low

VC1_address[7] = DFFEAS(VB1_src_data[45], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X59_Y6_N56
--register power-up is low

VC1_address[6] = DFFEAS(VB1_src_data[44], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X59_Y6_N25
--register power-up is low

VC1_address[5] = DFFEAS(VB1_src_data[43], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--AD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X30_Y5_N3
AD1L1 = ( !VC1_address[6] & ( !VC1_address[7] & ( (VC1_address[8] & !VC1_address[5]) ) ) );


--AD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X30_Y5_N6
AD1L2 = ( AD1L1 & ( !VC1_address[3] & ( (!VC1_address[2] & (!VC1_address[1] & !VC1_address[4])) ) ) );


--VC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X40_Y5_N5
--register power-up is low

VC1_debugaccess = DFFEAS(VB1L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--AD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at MLABCELL_X34_Y5_N39
AD1L17 = ( !VC1_address[0] & ( VC1_write & ( (VC1L17Q & AD1L2) ) ) );


--DD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at MLABCELL_X34_Y5_N0
DD1L11 = ( AD1L17 & ( (!ND1_jdo[25] & (((VC1_writedata[0])) # (DD1_monitor_ready))) # (ND1_jdo[25] & (!ND1_take_action_ocimem_a & ((VC1_writedata[0]) # (DD1_monitor_ready)))) ) ) # ( !AD1L17 & ( (DD1_monitor_ready & ((!ND1_jdo[25]) # (!ND1_take_action_ocimem_a))) ) );


--PD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X1_Y2_N9
PD1L63 = ( BD1_break_readreg[2] & ( (!MD1L3 & (((LD1_MonDReg[2])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[4])))) ) ) # ( !BD1_break_readreg[2] & ( (!MD1L3 & (!N1_irf_reg[2][1] & ((LD1_MonDReg[2])))) # (MD1L3 & (((PD1_sr[4])))) ) );


--ND1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X6_Y2_N50
--register power-up is low

ND1_jdo[1] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[1],  ,  , VCC);


--ND1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X8_Y2_N50
--register power-up is low

ND1_jdo[4] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[4],  ,  , VCC);


--LD1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~3 at LABCELL_X16_Y5_N42
LD1L108 = (!ND1_take_action_ocimem_b & !LD1_jtag_ram_rd_d1);


--ND1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X7_Y4_N41
--register power-up is low

ND1_update_jdo_strobe = DFFEAS(ND1L74, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X3_Y2_N44
--register power-up is low

PD1_sr[36] = DFFEAS(PD1L65, A1L105,  ,  , PD1L55,  ,  ,  ,  );


--PD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X3_Y2_N14
--register power-up is low

PD1_sr[37] = DFFEAS(PD1L66, A1L105,  ,  , PD1L55,  ,  ,  ,  );


--ND1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X6_Y4_N53
--register power-up is low

ND1_jxuir = DFFEAS(ND1L64, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X3_Y2_N50
--register power-up is low

PD1_sr[35] = DFFEAS(PD1L67, A1L105,  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X16_Y5_N56
--register power-up is low

LD1_jtag_ram_rd = DFFEAS(LD1L139, GLOBAL(A1L123),  ,  , !ND1_take_action_ocimem_b,  ,  ,  ,  );


--LD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X6_Y4_N19
--register power-up is low

LD1_jtag_ram_wr = DFFEAS(LD1L141, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X30_Y5_N36
LD1L190 = ( VC1L17Q & ( VC1_address[8] & ( (LD1_jtag_ram_wr & LD1_jtag_ram_access) ) ) ) # ( !VC1L17Q & ( VC1_address[8] & ( (LD1_jtag_ram_wr & LD1_jtag_ram_access) ) ) ) # ( VC1L17Q & ( !VC1_address[8] & ( (!LD1_jtag_ram_access & ((VC1_write))) # (LD1_jtag_ram_access & (LD1_jtag_ram_wr)) ) ) ) # ( !VC1L17Q & ( !VC1_address[8] & ( (LD1_jtag_ram_wr & LD1_jtag_ram_access) ) ) );


--Z1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst at FF_X42_Y7_N37
--register power-up is low

Z1_r_early_rst = DFFEAS(Z1L12, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at MLABCELL_X39_Y5_N3
LD1_ociram_reset_req = (!Z1_r_early_rst) # (LD1_jtag_ram_access);


--LD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X36_Y5_N54
LD1L158 = ( LD1_jtag_ram_access & ( VC1_writedata[0] & ( LD1_MonDReg[0] ) ) ) # ( !LD1_jtag_ram_access & ( VC1_writedata[0] ) ) # ( LD1_jtag_ram_access & ( !VC1_writedata[0] & ( LD1_MonDReg[0] ) ) );


--LD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at MLABCELL_X8_Y5_N15
LD1L145 = ( VC1_address[0] & ( (!LD1_jtag_ram_access) # (LD1_MonAReg[2]) ) ) # ( !VC1_address[0] & ( (LD1_MonAReg[2] & LD1_jtag_ram_access) ) );


--LD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at MLABCELL_X15_Y4_N24
LD1L146 = ( LD1L41Q & ( (VC1_address[1]) # (LD1_jtag_ram_access) ) ) # ( !LD1L41Q & ( (!LD1_jtag_ram_access & VC1_address[1]) ) );


--LD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X37_Y5_N30
LD1L147 = (!LD1_jtag_ram_access & ((VC1_address[2]))) # (LD1_jtag_ram_access & (LD1L43Q));


--LD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at MLABCELL_X15_Y3_N12
LD1L148 = ( LD1_MonAReg[5] & ( (VC1_address[3]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonAReg[5] & ( (!LD1_jtag_ram_access & VC1_address[3]) ) );


--LD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X30_Y5_N45
LD1L149 = ( LD1_jtag_ram_access & ( LD1_MonAReg[6] ) ) # ( !LD1_jtag_ram_access & ( VC1_address[4] ) );


--LD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X30_Y5_N12
LD1L150 = ( VC1_address[5] & ( (!LD1_jtag_ram_access) # (LD1_MonAReg[7]) ) ) # ( !VC1_address[5] & ( (LD1_MonAReg[7] & LD1_jtag_ram_access) ) );


--LD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X30_Y5_N33
LD1L151 = ( LD1_MonAReg[8] & ( (LD1_jtag_ram_access) # (VC1_address[6]) ) ) # ( !LD1_MonAReg[8] & ( (VC1_address[6] & !LD1_jtag_ram_access) ) );


--LD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X30_Y5_N51
LD1L152 = ( LD1_jtag_ram_access & ( VC1_address[7] & ( LD1_MonAReg[9] ) ) ) # ( !LD1_jtag_ram_access & ( VC1_address[7] ) ) # ( LD1_jtag_ram_access & ( !VC1_address[7] & ( LD1_MonAReg[9] ) ) );


--VC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X50_Y5_N32
--register power-up is low

VC1_byteenable[0] = DFFEAS(VB1_src_data[32], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X50_Y5_N33
LD1L153 = ( VC1_byteenable[0] ) # ( !VC1_byteenable[0] & ( LD1_jtag_ram_access ) );


--ND1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X8_Y2_N8
--register power-up is low

ND1_jdo[26] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[26],  ,  , VCC);


--ND1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X8_Y2_N17
--register power-up is low

ND1_jdo[28] = DFFEAS(ND1L50, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X8_Y2_N44
--register power-up is low

ND1_jdo[27] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[27],  ,  , VCC);


--LD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X16_Y5_N59
--register power-up is low

LD1_jtag_rd = DFFEAS( , GLOBAL(A1L123),  ,  , !ND1_take_action_ocimem_b, ND1L69,  ,  , VCC);


--SC1L1043 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X66_Y5_N57
SC1L1043 = ( SC1_hbreak_enabled & ( (!SC1L609) # ((!SC1L579) # (SC1_R_ctrl_break)) ) ) # ( !SC1_hbreak_enabled & ( SC1_R_ctrl_break ) );


--AB1L814 is nios_system:u0|servo_controller:servo_controller_0|reg[1][0]~1 at LABCELL_X53_Y6_N12
AB1L814 = ( WB13L2 & ( BC1L17 & ( (!YB2_wait_latency_counter[0] & (!XB2_mem_used[1] & (!YB2_wait_latency_counter[1] & SC1_W_alu_result[2]))) ) ) );


--SC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X63_Y5_N12
SC1L240 = (!SC1_D_iw[4] & SC1L239);


--SC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X63_Y5_N24
SC1L237 = ( SC1_D_iw[0] & ( (!SC1L274Q & ((SC1_D_iw[2]) # (SC1L271Q))) ) );


--SC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X63_Y5_N15
SC1L238 = ( SC1L237 & ( SC1_D_iw[4] ) ) # ( !SC1L237 );


--SC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~0 at LABCELL_X57_Y5_N6
SC1L563 = ( YC2_q_b[9] & ( (!SC1L238 & (YC2_q_b[1])) # (SC1L238 & (((YC2_q_b[25]) # (SC1L240)))) ) ) # ( !YC2_q_b[9] & ( (!SC1L238 & (YC2_q_b[1])) # (SC1L238 & (((!SC1L240 & YC2_q_b[25])))) ) );


--SC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~1 at LABCELL_X57_Y5_N42
SC1L566 = ( YC2_q_b[12] & ( (!SC1L238 & (((YC2_q_b[4])))) # (SC1L238 & (((YC2_q_b[28])) # (SC1L240))) ) ) # ( !YC2_q_b[12] & ( (!SC1L238 & (((YC2_q_b[4])))) # (SC1L238 & (!SC1L240 & ((YC2_q_b[28])))) ) );


--SC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~2 at LABCELL_X57_Y5_N48
SC1L565 = ( SC1L240 & ( (!SC1L238 & (YC2_q_b[3])) # (SC1L238 & ((YC2_q_b[11]))) ) ) # ( !SC1L240 & ( (!SC1L238 & (YC2_q_b[3])) # (SC1L238 & ((YC2_q_b[27]))) ) );


--SC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X57_Y5_N24
SC1L564 = ( SC1L240 & ( (!SC1L238 & (YC2_q_b[2])) # (SC1L238 & ((YC2_q_b[10]))) ) ) # ( !SC1L240 & ( (!SC1L238 & ((YC2_q_b[2]))) # (SC1L238 & (YC2_q_b[26])) ) );


--SC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~4 at LABCELL_X63_Y5_N3
SC1L561 = ( SC1L237 & ( SC1_D_iw[4] ) ) # ( !SC1L237 & ( (!SC1L239) # (SC1_D_iw[4]) ) );


--SC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~5 at LABCELL_X57_Y5_N0
SC1L562 = ( YC2_q_b[24] & ( (!SC1L238 & (YC2_q_b[0])) # (SC1L238 & (((!SC1L240) # (YC2_q_b[8])))) ) ) # ( !YC2_q_b[24] & ( (!SC1L238 & (YC2_q_b[0])) # (SC1L238 & (((SC1L240 & YC2_q_b[8])))) ) );


--SC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~6 at LABCELL_X57_Y5_N54
SC1L568 = ( YC2_q_b[14] & ( (!SC1L238 & (((YC2_q_b[6])))) # (SC1L238 & (((SC1L240)) # (YC2_q_b[30]))) ) ) # ( !YC2_q_b[14] & ( (!SC1L238 & (((YC2_q_b[6])))) # (SC1L238 & (YC2_q_b[30] & ((!SC1L240)))) ) );


--SC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~7 at LABCELL_X57_Y5_N36
SC1L567 = ( YC2_q_b[13] & ( (!SC1L238 & (YC2_q_b[5])) # (SC1L238 & (((YC2_q_b[29]) # (SC1L240)))) ) ) # ( !YC2_q_b[13] & ( (!SC1L238 & (YC2_q_b[5])) # (SC1L238 & (((!SC1L240 & YC2_q_b[29])))) ) );


--Z1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X30_Y5_N40
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ZD1_altera_reset_synchronizer_int_chain_out,  ,  , VCC);


--SC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X62_Y7_N30
SC1L888 = ( GC1_WideOr1 & ( !SC1_av_ld_align_cycle[0] $ (!SC1_av_ld_align_cycle[1]) ) ) # ( !GC1_WideOr1 & ( (!SC1_d_read & (!SC1_av_ld_align_cycle[0] $ (!SC1_av_ld_align_cycle[1]))) ) );


--SC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X62_Y7_N45
SC1L887 = ( GC1_WideOr1 & ( !SC1_av_ld_align_cycle[0] ) ) # ( !GC1_WideOr1 & ( (!SC1_d_read & !SC1_av_ld_align_cycle[0]) ) );


--SC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X73_Y5_N9
SC1L197 = !SC1L575 $ (!SC1_E_shift_rot_cnt[4]);


--SC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X73_Y5_N6
SC1L198 = !SC1_E_shift_rot_cnt[3] $ ((((SC1_E_shift_rot_cnt[0]) # (SC1_E_shift_rot_cnt[1])) # (SC1_E_shift_rot_cnt[2])));


--SC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X73_Y5_N27
SC1L199 = ( SC1_E_shift_rot_cnt[0] & ( SC1_E_shift_rot_cnt[2] ) ) # ( !SC1_E_shift_rot_cnt[0] & ( !SC1_E_shift_rot_cnt[1] $ (SC1_E_shift_rot_cnt[2]) ) );


--SC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X73_Y5_N42
SC1L200 = !SC1_E_shift_rot_cnt[0] $ (SC1_E_shift_rot_cnt[1]);


--U1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X56_Y6_N53
--register power-up is low

U1_ien_AF = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L78, SC1_d_writedata[0],  ,  , VCC);


--U1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X56_Y5_N14
--register power-up is low

U1_read_0 = DFFEAS(U1L73, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X34_Y5_N31
--register power-up is low

VC1_readdata[0] = DFFEAS(VC1L80, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--V1_readdata[0] is nios_system:u0|nios_system_keys:keys|readdata[0] at FF_X60_Y6_N23
--register power-up is low

V1_readdata[0] = DFFEAS(V1L26, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X56_Y7_N36
Y1L2 = ( VB2L59 & ( BC1L2 & ( (!VB2_saved_grant[0]) # ((!AC1L8) # (XB5_mem_used[1])) ) ) ) # ( !VB2L59 & ( BC1L2 & ( (!VB2_saved_grant[0]) # (((!AC1L8) # (!SB1L13)) # (XB5_mem_used[1])) ) ) ) # ( VB2L59 & ( !BC1L2 & ( (!VB2_saved_grant[0]) # ((!AC1L8) # (XB5_mem_used[1])) ) ) ) # ( !VB2L59 & ( !BC1L2 ) );


--VB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0 at LABCELL_X57_Y8_N36
VB2L27 = ( SC1_d_writedata[0] & ( VB2_saved_grant[0] ) );


--VB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38] at MLABCELL_X59_Y6_N6
VB2_src_data[38] = ( SC1_W_alu_result[2] & ( ((VB2_saved_grant[1] & SC1_F_pc[0])) # (VB2_saved_grant[0]) ) ) # ( !SC1_W_alu_result[2] & ( (VB2_saved_grant[1] & SC1_F_pc[0]) ) );


--VB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39] at MLABCELL_X59_Y6_N3
VB2_src_data[39] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[3] & VB2_saved_grant[0])) # (SC1_F_pc[1]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[3] & VB2_saved_grant[0]) ) );


--VB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40] at MLABCELL_X59_Y6_N45
VB2_src_data[40] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[4] & VB2_saved_grant[0])) # (SC1_F_pc[2]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[4] & VB2_saved_grant[0]) ) );


--VB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41] at MLABCELL_X59_Y6_N51
VB2_src_data[41] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[5] & VB2_saved_grant[0])) # (SC1_F_pc[3]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[5] & VB2_saved_grant[0]) ) );


--VB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42] at MLABCELL_X59_Y6_N33
VB2_src_data[42] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[6] & VB2_saved_grant[0])) # (SC1_F_pc[4]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[6] & VB2_saved_grant[0]) ) );


--VB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43] at MLABCELL_X59_Y6_N27
VB2_src_data[43] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[7] & VB2_saved_grant[0])) # (SC1_F_pc[5]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[7] & VB2_saved_grant[0]) ) );


--VB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44] at LABCELL_X71_Y6_N39
VB2_src_data[44] = ( SC1_W_alu_result[8] & ( VB2_saved_grant[0] ) ) # ( !SC1_W_alu_result[8] & ( VB2_saved_grant[0] & ( (SC1_F_pc[6] & VB2_saved_grant[1]) ) ) ) # ( SC1_W_alu_result[8] & ( !VB2_saved_grant[0] & ( (SC1_F_pc[6] & VB2_saved_grant[1]) ) ) ) # ( !SC1_W_alu_result[8] & ( !VB2_saved_grant[0] & ( (SC1_F_pc[6] & VB2_saved_grant[1]) ) ) );


--VB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45] at MLABCELL_X59_Y6_N21
VB2_src_data[45] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[9] & VB2_saved_grant[0])) # (SC1_F_pc[7]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[9] & VB2_saved_grant[0]) ) );


--VB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46] at MLABCELL_X59_Y6_N9
VB2_src_data[46] = ( SC1_F_pc[8] & ( ((VB2_saved_grant[0] & SC1_W_alu_result[10])) # (VB2_saved_grant[1]) ) ) # ( !SC1_F_pc[8] & ( (VB2_saved_grant[0] & SC1_W_alu_result[10]) ) );


--VB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47] at LABCELL_X71_Y6_N57
VB2_src_data[47] = ( VB2_saved_grant[0] & ( ((SC1_F_pc[9] & VB2_saved_grant[1])) # (SC1_W_alu_result[11]) ) ) # ( !VB2_saved_grant[0] & ( (SC1_F_pc[9] & VB2_saved_grant[1]) ) );


--VB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48] at LABCELL_X71_Y6_N45
VB2_src_data[48] = ( SC1_F_pc[10] & ( ((VB2_saved_grant[0] & SC1L797Q)) # (VB2_saved_grant[1]) ) ) # ( !SC1_F_pc[10] & ( (VB2_saved_grant[0] & SC1L797Q) ) );


--VB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49] at LABCELL_X68_Y6_N54
VB2_src_data[49] = ( SC1_W_alu_result[13] & ( ((VB2_saved_grant[1] & SC1_F_pc[11])) # (VB2_saved_grant[0]) ) ) # ( !SC1_W_alu_result[13] & ( (VB2_saved_grant[1] & SC1_F_pc[11]) ) );


--VB2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[50] at LABCELL_X68_Y6_N57
VB2_src_data[50] = ( SC1_F_pc[12] & ( ((VB2_saved_grant[0] & SC1_W_alu_result[14])) # (VB2_saved_grant[1]) ) ) # ( !SC1_F_pc[12] & ( (VB2_saved_grant[0] & SC1_W_alu_result[14]) ) );


--SC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X57_Y5_N31
--register power-up is low

SC1_d_byteenable[0] = DFFEAS(SC1L393, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32] at MLABCELL_X52_Y6_N30
VB2_src_data[32] = ( VB2_saved_grant[0] & ( SC1_d_byteenable[0] ) ) # ( !VB2_saved_grant[0] & ( SC1_d_byteenable[0] & ( VB2_saved_grant[1] ) ) ) # ( VB2_saved_grant[0] & ( !SC1_d_byteenable[0] & ( VB2_saved_grant[1] ) ) ) # ( !VB2_saved_grant[0] & ( !SC1_d_byteenable[0] & ( VB2_saved_grant[1] ) ) );


--YB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X56_Y6_N58
--register power-up is low

YB1_av_readdata_pre[8] = DFFEAS(U1L64, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0 at LABCELL_X57_Y6_N33
SC1L912 = (!YB3_read_latency_shift_reg[0] & (((YB1_av_readdata_pre[8] & YB1_read_latency_shift_reg[0])))) # (YB3_read_latency_shift_reg[0] & (((YB1_av_readdata_pre[8] & YB1_read_latency_shift_reg[0])) # (YB3_av_readdata_pre[30])));


--SC1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1 at LABCELL_X57_Y6_N42
SC1L913 = ( YB4_av_readdata_pre[8] & ( !SC1L912 & ( (!TB2L1 & ((!YD1_q_a[8]) # (!TB3L1))) ) ) ) # ( !YB4_av_readdata_pre[8] & ( !SC1L912 & ( (!YD1_q_a[8]) # (!TB3L1) ) ) );


--SC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X63_Y5_N56
--register power-up is low

SC1_R_ctrl_ld_signed = DFFEAS(SC1L232, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X62_Y5_N18
SC1L883 = ( SC1_av_ld_byte0_data[7] & ( SC1L240 & ( (SC1_R_ctrl_ld_signed & SC1_av_ld_byte1_data[7]) ) ) ) # ( !SC1_av_ld_byte0_data[7] & ( SC1L240 & ( (SC1_R_ctrl_ld_signed & SC1_av_ld_byte1_data[7]) ) ) ) # ( SC1_av_ld_byte0_data[7] & ( !SC1L240 & ( SC1_R_ctrl_ld_signed ) ) );


--SC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~2 at LABCELL_X62_Y5_N51
SC1L914 = ( SC1_av_ld_aligning_data & ( SC1L913 & ( (!SC1L692 & (SC1L883)) # (SC1L692 & ((SC1_av_ld_byte2_data[0]))) ) ) ) # ( SC1_av_ld_aligning_data & ( !SC1L913 & ( (!SC1L692 & (SC1L883)) # (SC1L692 & ((SC1_av_ld_byte2_data[0]))) ) ) ) # ( !SC1_av_ld_aligning_data & ( !SC1L913 ) );


--SC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X60_Y5_N57
SC1L911 = (!SC1L240) # (SC1L899);


--SC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~2 at LABCELL_X68_Y5_N21
SC1L752 = ( SC1_D_iw[21] & ( YC2_q_b[19] & ( (!SC1_R_ctrl_hi_imm16) # (SC1_D_iw[9]) ) ) ) # ( !SC1_D_iw[21] & ( YC2_q_b[19] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_src2_use_imm)) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[9]))) ) ) ) # ( SC1_D_iw[21] & ( !YC2_q_b[19] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm)) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[9]))) ) ) ) # ( !SC1_D_iw[21] & ( !YC2_q_b[19] & ( (SC1_D_iw[9] & SC1_R_ctrl_hi_imm16) ) ) );


--SC1L503 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]~0 at LABCELL_X70_Y6_N54
SC1L503 = ( SC1L748 ) # ( !SC1L748 & ( SC1L747 ) );


--SC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~3 at LABCELL_X68_Y5_N24
SC1L750 = ( YC2_q_b[17] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[7])))) ) ) # ( !YC2_q_b[17] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[7])))) ) );


--SC1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at MLABCELL_X65_Y5_N21
SC1L767 = ( !SC1_R_ctrl_hi_imm16 & ( (!SC1_R_ctrl_force_src2_zero & ((!SC1L771 & ((SC1_D_iw[7]))) # (SC1L771 & (YC2_q_b[1])))) ) );


--SC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~4 at LABCELL_X68_Y5_N27
SC1L751 = ( SC1L280Q & ( ((!SC1_R_src2_use_imm & (YC2_q_b[18])) # (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16) ) ) # ( !SC1L280Q & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm & (YC2_q_b[18])) # (SC1_R_src2_use_imm & ((SC1_D_iw[21]))))) ) );


--SC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~5 at LABCELL_X68_Y5_N30
SC1L756 = ( SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[13]))) ) ) # ( !SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & ((YC2_q_b[23]))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[13])) ) );


--SC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~6 at LABCELL_X68_Y5_N33
SC1L755 = ( SC1_D_iw[12] & ( ((!SC1_R_src2_use_imm & ((YC2_q_b[22]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16) ) ) # ( !SC1_D_iw[12] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm & ((YC2_q_b[22]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21])))) ) );


--SC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~7 at LABCELL_X68_Y5_N12
SC1L754 = ( YC2_q_b[21] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm)) # (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[11])))) ) ) # ( !YC2_q_b[21] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21] & (SC1_R_src2_use_imm))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[11])))) ) );


--SC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~8 at LABCELL_X68_Y5_N15
SC1L753 = ( SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[10]))) ) ) # ( !SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & ((YC2_q_b[20]))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[10])) ) );


--SC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~9 at LABCELL_X68_Y5_N42
SC1L758 = ( SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[15]))) ) ) # ( !SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & (YC2_q_b[25])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[15]))) ) );


--SC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~10 at LABCELL_X68_Y5_N45
SC1L757 = ( YC2_q_b[24] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm)) # (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[14])))) ) ) # ( !YC2_q_b[24] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21] & ((SC1_R_src2_use_imm)))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[14])))) ) );


--SC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~11 at LABCELL_X68_Y5_N51
SC1L764 = ( !SC1L765 & ( (!SC1_R_src2_use_imm & ((!SC1_R_ctrl_hi_imm16 & (YC2_q_b[31])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[21]))))) # (SC1_R_src2_use_imm & (((SC1_D_iw[21])))) ) );


--SC1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~12 at LABCELL_X68_Y5_N0
SC1L763 = ( SC1_D_iw[20] & ( ((!SC1_R_src2_use_imm & ((YC2_q_b[30]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16) ) ) # ( !SC1_D_iw[20] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm & ((YC2_q_b[30]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21])))) ) );


--SC1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~13 at LABCELL_X68_Y5_N3
SC1L760 = ( SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[17]))) ) ) # ( !SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & (YC2_q_b[27])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[17]))) ) );


--SC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~14 at LABCELL_X68_Y5_N6
SC1L759 = ( YC2_q_b[26] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm)) # (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[16])))) ) ) # ( !YC2_q_b[26] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21] & (SC1_R_src2_use_imm))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[16])))) ) );


--SC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~15 at LABCELL_X68_Y5_N48
SC1L762 = ( YC2_q_b[29] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[19])))) ) ) # ( !YC2_q_b[29] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_R_src2_use_imm & ((SC1_D_iw[21])))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[19])))) ) );


--SC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~16 at LABCELL_X68_Y5_N9
SC1L761 = ( SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[18]))) ) ) # ( !SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & ((YC2_q_b[28]))) # (SC1_R_ctrl_hi_imm16 & (SC1_D_iw[18])) ) );


--SC1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at MLABCELL_X65_Y5_N45
SC1L766 = ( SC1_D_iw[6] & ( (!SC1_R_ctrl_force_src2_zero & (!SC1_R_ctrl_hi_imm16 & ((!SC1L771) # (YC2_q_b[0])))) ) ) # ( !SC1_D_iw[6] & ( (SC1L771 & (!SC1_R_ctrl_force_src2_zero & (!SC1_R_ctrl_hi_imm16 & YC2_q_b[0]))) ) );


--SC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X67_Y5_N43
--register power-up is low

SC1_R_ctrl_wrctl_inst = DFFEAS(SC1_D_op_wrctl, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X66_Y5_N48
SC1L878 = ( SC1_E_src1[0] & ( SC1_R_ctrl_wrctl_inst & ( (SC1L620) # (SC1_W_status_reg_pie) ) ) ) # ( !SC1_E_src1[0] & ( SC1_R_ctrl_wrctl_inst & ( (SC1_W_status_reg_pie & !SC1L620) ) ) ) # ( SC1_E_src1[0] & ( !SC1_R_ctrl_wrctl_inst & ( SC1_W_status_reg_pie ) ) ) # ( !SC1_E_src1[0] & ( !SC1_R_ctrl_wrctl_inst & ( SC1_W_status_reg_pie ) ) );


--SC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X66_Y5_N30
SC1L879 = ( SC1_W_estatus_reg & ( SC1_W_bstatus_reg & ( ((SC1L579 & ((SC1L609) # (SC1L608)))) # (SC1L878) ) ) ) # ( !SC1_W_estatus_reg & ( SC1_W_bstatus_reg & ( (!SC1L579 & (SC1L878)) # (SC1L579 & (!SC1L608 & ((SC1L609) # (SC1L878)))) ) ) ) # ( SC1_W_estatus_reg & ( !SC1_W_bstatus_reg & ( (!SC1L579 & (SC1L878)) # (SC1L579 & (((SC1L878 & !SC1L609)) # (SC1L608))) ) ) ) # ( !SC1_W_estatus_reg & ( !SC1_W_bstatus_reg & ( (SC1L878 & ((!SC1L579) # ((!SC1L608 & !SC1L609)))) ) ) );


--SC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X66_Y5_N15
SC1L880 = ( !SC1_R_ctrl_exception & ( (!SC1_R_ctrl_break & SC1L879) ) );


--SC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X67_Y5_N3
SC1L827 = ( SC1_E_src1[0] & ( ((SC1L621 & SC1_R_ctrl_wrctl_inst)) # (SC1_W_estatus_reg) ) ) # ( !SC1_E_src1[0] & ( (SC1_W_estatus_reg & ((!SC1L621) # (!SC1_R_ctrl_wrctl_inst))) ) );


--SC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X66_Y5_N42
SC1L622 = ( !SC1_D_iw[6] & ( (SC1_D_iw[7] & SC1L619) ) );


--SC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X66_Y5_N6
SC1L819 = ( SC1_W_bstatus_reg & ( SC1_W_status_reg_pie & ( (!SC1_R_ctrl_wrctl_inst) # (((!SC1L622) # (SC1_E_src1[0])) # (SC1_R_ctrl_break)) ) ) ) # ( !SC1_W_bstatus_reg & ( SC1_W_status_reg_pie & ( ((SC1_R_ctrl_wrctl_inst & (SC1L622 & SC1_E_src1[0]))) # (SC1_R_ctrl_break) ) ) ) # ( SC1_W_bstatus_reg & ( !SC1_W_status_reg_pie & ( (!SC1_R_ctrl_break & ((!SC1_R_ctrl_wrctl_inst) # ((!SC1L622) # (SC1_E_src1[0])))) ) ) ) # ( !SC1_W_bstatus_reg & ( !SC1_W_status_reg_pie & ( (SC1_R_ctrl_wrctl_inst & (!SC1_R_ctrl_break & (SC1L622 & SC1_E_src1[0]))) ) ) );


--SC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0 at LABCELL_X66_Y5_N0
SC1L832 = ( SC1_R_ctrl_wrctl_inst & ( (SC1_E_valid_from_R & SC1L623) ) );


--AD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X40_Y5_N19
--register power-up is low

AD1_oci_ienable[0] = DFFEAS(AD1L5, GLOBAL(A1L123), !Z1_r_sync_rst,  , AD1L16,  ,  ,  ,  );


--AB1_irq is nios_system:u0|servo_controller:servo_controller_0|irq at FF_X51_Y7_N22
--register power-up is low

AB1_irq = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , AB1L420,  ,  , VCC);


--SC1_W_ipending_reg_nxt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0] at LABCELL_X46_Y5_N24
SC1_W_ipending_reg_nxt[0] = ( AB1_irq & ( SC1_W_ienable_reg[0] & ( !AD1_oci_ienable[0] ) ) );


--SC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X70_Y6_N40
--register power-up is low

SC1_R_ctrl_shift_logical = DFFEAS(SC1L246, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X70_Y6_N37
--register power-up is low

SC1_R_ctrl_rot_right = DFFEAS(SC1_R_ctrl_rot_right_nxt, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L403 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at MLABCELL_X72_Y4_N24
SC1L403 = ( !SC1_R_ctrl_shift_logical & ( (!SC1_R_ctrl_rot_right & (SC1_E_shift_rot_result[31])) # (SC1_R_ctrl_rot_right & ((SC1_E_shift_rot_result[0]))) ) );


--SC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17 at MLABCELL_X72_Y4_N27
SC1L445 = ( SC1_E_shift_rot_result[1] & ( (SC1_R_ctrl_shift_rot_right) # (SC1L403) ) ) # ( !SC1_E_shift_rot_result[1] & ( (SC1L403 & !SC1_R_ctrl_shift_rot_right) ) );


--AD1_oci_ienable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] at FF_X40_Y5_N22
--register power-up is low

AD1_oci_ienable[2] = DFFEAS(AD1L9, GLOBAL(A1L123), !Z1_r_sync_rst,  , AD1L16,  ,  ,  ,  );


--U1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X53_Y5_N1
--register power-up is low

U1_fifo_AE = DFFEAS(U1L58, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X56_Y6_N28
--register power-up is low

U1_ien_AE = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L78, SC1_d_writedata[1],  ,  , VCC);


--U1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X55_Y6_N6
U1_av_readdata[9] = ( U1_ien_AE & ( U1_fifo_AE ) );


--U1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X55_Y6_N19
--register power-up is low

U1_pause_irq = DFFEAS(U1L81, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X56_Y6_N56
--register power-up is low

U1_fifo_AF = DFFEAS(U1L60, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X56_Y6_N57
U1L64 = ( U1_ien_AF & ( (U1_fifo_AF) # (U1_pause_irq) ) );


--SC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[2]~0 at LABCELL_X55_Y6_N9
SC1L840 = ( SC1_W_ienable_reg[2] & ( (!AD1_oci_ienable[2] & ((U1_av_readdata[9]) # (U1L64))) ) );


--AD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X40_Y5_N49
--register power-up is low

AD1_oci_ienable[1] = DFFEAS(AD1L7, GLOBAL(A1L123), !Z1_r_sync_rst,  , AD1L16,  ,  ,  ,  );


--V1_irq_mask[2] is nios_system:u0|nios_system_keys:keys|irq_mask[2] at FF_X56_Y8_N1
--register power-up is low

V1_irq_mask[2] = DFFEAS(V1L21, GLOBAL(A1L123), !Z1_r_sync_rst,  , V1L1,  ,  ,  ,  );


--V1_edge_capture[2] is nios_system:u0|nios_system_keys:keys|edge_capture[2] at FF_X61_Y6_N17
--register power-up is low

V1_edge_capture[2] = DFFEAS(V1L14, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_irq_mask[3] is nios_system:u0|nios_system_keys:keys|irq_mask[3] at FF_X62_Y8_N31
--register power-up is low

V1_irq_mask[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , V1L1, SC1_d_writedata[3],  ,  , VCC);


--V1_edge_capture[3] is nios_system:u0|nios_system_keys:keys|edge_capture[3] at FF_X61_Y6_N14
--register power-up is low

V1_edge_capture[3] = DFFEAS(V1L15, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~1 at LABCELL_X61_Y6_N33
SC1L839 = ( !AD1_oci_ienable[1] & ( V1_irq_mask[3] & ( (SC1_W_ienable_reg[1] & (((V1_edge_capture[2] & V1_irq_mask[2])) # (V1_edge_capture[3]))) ) ) ) # ( !AD1_oci_ienable[1] & ( !V1_irq_mask[3] & ( (SC1_W_ienable_reg[1] & (V1_edge_capture[2] & V1_irq_mask[2])) ) ) );


--VB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1 at LABCELL_X42_Y5_N27
VB2L28 = (SC1_d_writedata[22] & VB2_saved_grant[0]);


--SC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X57_Y5_N34
--register power-up is low

SC1_d_byteenable[2] = DFFEAS(SC1L391, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34] at LABCELL_X50_Y5_N48
VB2_src_data[34] = ( SC1_d_byteenable[2] & ( (VB2_saved_grant[1]) # (VB2_saved_grant[0]) ) ) # ( !SC1_d_byteenable[2] & ( VB2_saved_grant[1] ) );


--SC1L1046 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X40_Y5_N57
SC1L1046 = ( SC1L1047 & ( (!SC1L1044Q) # (!SC1_hbreak_pending) ) ) # ( !SC1L1047 & ( (!SC1L1044Q & SC1_hbreak_pending) ) );


--ND1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X8_Y2_N2
--register power-up is low

ND1_jdo[21] = DFFEAS(ND1L40, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X8_Y2_N35
--register power-up is low

ND1_jdo[20] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[20],  ,  , VCC);


--DD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X11_Y4_N32
--register power-up is low

DD1_break_on_reset = DFFEAS(DD1L2, GLOBAL(A1L123),  ,  , ND1_take_action_ocimem_a,  ,  ,  ,  );


--RD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X11_Y4_N38
--register power-up is low

RD1_dreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , RD1_din_s1,  ,  , VCC);


--DD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X11_Y4_N48
DD1L4 = ( DD1_jtag_break & ( ND1_jdo[20] & ( (!ND1_take_action_ocimem_a & (((!RD1_dreg[0])) # (DD1_break_on_reset))) # (ND1_take_action_ocimem_a & (((ND1_jdo[21])))) ) ) ) # ( !DD1_jtag_break & ( ND1_jdo[20] & ( (!ND1_take_action_ocimem_a & (DD1_break_on_reset & (RD1_dreg[0]))) # (ND1_take_action_ocimem_a & (((ND1_jdo[21])))) ) ) ) # ( DD1_jtag_break & ( !ND1_jdo[20] & ( ((!RD1_dreg[0]) # (DD1_break_on_reset)) # (ND1_take_action_ocimem_a) ) ) ) # ( !DD1_jtag_break & ( !ND1_jdo[20] & ( (!ND1_take_action_ocimem_a & (DD1_break_on_reset & (RD1_dreg[0]))) # (ND1_take_action_ocimem_a & (((ND1_jdo[21])))) ) ) );


--AD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X40_Y5_N35
--register power-up is low

AD1_oci_single_step_mode = DFFEAS(AD1L15, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1056 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X40_Y5_N24
SC1L1056 = ( SC1L691 & ( (SC1L1044Q & AD1_oci_single_step_mode) ) ) # ( !SC1L691 & ( (AD1_oci_single_step_mode & ((SC1_wait_for_one_post_bret_inst) # (SC1L1044Q))) ) );


--VB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2 at MLABCELL_X47_Y5_N51
VB2L29 = ( SC1_d_writedata[23] & ( VB2_saved_grant[0] ) );


--VB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3 at MLABCELL_X52_Y6_N27
VB2L30 = ( SC1_d_writedata[24] & ( VB2_saved_grant[0] ) );


--SC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X57_Y5_N13
--register power-up is low

SC1_d_byteenable[3] = DFFEAS(SC1L392, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35] at LABCELL_X56_Y5_N30
VB2_src_data[35] = ( VB2_saved_grant[0] & ( (SC1_d_byteenable[3]) # (VB2_saved_grant[1]) ) ) # ( !VB2_saved_grant[0] & ( VB2_saved_grant[1] ) );


--VB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4 at LABCELL_X57_Y8_N30
VB2L31 = ( SC1_d_writedata[25] & ( VB2_saved_grant[0] ) );


--VB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5 at MLABCELL_X52_Y6_N57
VB2L32 = ( SC1_d_writedata[26] & ( VB2_saved_grant[0] ) );


--VC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X34_Y5_N13
--register power-up is low

VC1_readdata[1] = DFFEAS(VC1L81, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6 at LABCELL_X57_Y8_N48
VB2L33 = ( SC1_d_writedata[1] & ( VB2_saved_grant[0] ) );


--VB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7 at LABCELL_X57_Y8_N21
VB2L34 = ( SC1_d_writedata[4] & ( VB2_saved_grant[0] ) );


--VB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8 at LABCELL_X67_Y8_N42
VB2L35 = ( SC1_d_writedata[3] & ( VB2_saved_grant[0] ) );


--VC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X40_Y5_N37
--register power-up is low

VC1_readdata[2] = DFFEAS(VC1L82, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9 at LABCELL_X57_Y8_N45
VB2L36 = ( VB2_saved_grant[0] & ( SC1_d_writedata[2] ) );


--SC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at LABCELL_X67_Y5_N45
SC1L216 = ( SC1L217 & ( (!SC1L214) # (SC1L579) ) ) # ( !SC1L217 & ( (!SC1L214) # ((SC1L579 & SC1L227)) ) );


--SC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1 at MLABCELL_X65_Y7_N42
SC1L213 = ( SC1L579 & ( (!SC1_D_iw[12] & (SC1L212 & (SC1_D_iw[13] & SC1_D_iw[16]))) ) );


--SC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X67_Y7_N57
SC1L255 = (!SC1L606 & (!SC1L607 & !SC1L605));


--SC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X66_Y8_N21
SC1L256 = ( SC1L609 & ( SC1L255 & ( (SC1L579) # (SC1L231) ) ) ) # ( !SC1L609 & ( SC1L255 & ( ((SC1L579 & SC1L608)) # (SC1L231) ) ) ) # ( SC1L609 & ( !SC1L255 & ( (SC1L579) # (SC1L231) ) ) ) # ( !SC1L609 & ( !SC1L255 & ( (SC1L579) # (SC1L231) ) ) );


--SC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~6 at LABCELL_X67_Y6_N30
SC1L680 = ( SC1L102 & ( (!SC1L688 & ((SC1L42) # (SC1L689))) ) ) # ( !SC1L102 & ( (!SC1L689 & (!SC1L688 & SC1L42)) ) );


--PD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X4_Y2_N2
--register power-up is low

PD1_sr[34] = DFFEAS(PD1L68, A1L105,  ,  , PD1L44,  ,  ,  ,  );


--VB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10 at MLABCELL_X39_Y5_N33
VB2L37 = ( SC1_d_writedata[11] & ( VB2_saved_grant[0] ) );


--SC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X53_Y5_N19
--register power-up is low

SC1_d_byteenable[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L390,  ,  , VCC);


--VB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33] at LABCELL_X50_Y5_N45
VB2_src_data[33] = ( VB2_saved_grant[0] & ( SC1_d_byteenable[1] ) ) # ( !VB2_saved_grant[0] & ( SC1_d_byteenable[1] & ( VB2_saved_grant[1] ) ) ) # ( VB2_saved_grant[0] & ( !SC1_d_byteenable[1] & ( VB2_saved_grant[1] ) ) ) # ( !VB2_saved_grant[0] & ( !SC1_d_byteenable[1] & ( VB2_saved_grant[1] ) ) );


--VB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11 at LABCELL_X42_Y5_N33
VB2L38 = ( SC1_d_writedata[12] & ( VB2_saved_grant[0] ) );


--VB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12 at LABCELL_X40_Y8_N0
VB2L39 = ( SC1_d_writedata[13] & ( VB2_saved_grant[0] ) );


--VB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13 at LABCELL_X42_Y5_N12
VB2L40 = (SC1_d_writedata[14] & VB2_saved_grant[0]);


--VB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14 at MLABCELL_X47_Y5_N30
VB2L41 = ( SC1_d_writedata[15] & ( VB2_saved_grant[0] ) );


--VB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15 at MLABCELL_X47_Y5_N12
VB2L42 = (VB2_saved_grant[0] & SC1_d_writedata[16]);


--VB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16 at LABCELL_X67_Y8_N0
VB2L43 = ( SC1_d_writedata[5] & ( VB2_saved_grant[0] ) );


--SC1L673 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~7 at LABCELL_X67_Y6_N24
SC1L673 = (!SC1L688 & ((!SC1L689 & (SC1L2)) # (SC1L689 & ((SC1L62)))));


--VB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17 at LABCELL_X57_Y8_N3
VB2L44 = ( VB2_saved_grant[0] & ( SC1_d_writedata[6] ) );


--YB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X55_Y5_N28
--register power-up is low

YB4_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[27],  ,  , VCC);


--SC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at MLABCELL_X59_Y5_N24
SC1L651 = ( YD1_q_a[27] & ( (!SC1L1050 & (((TB2L2 & YB4_av_readdata_pre[27])) # (TB3L2))) ) ) # ( !YD1_q_a[27] & ( (TB2L2 & (!SC1L1050 & YB4_av_readdata_pre[27])) ) );


--YB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X59_Y5_N43
--register power-up is low

YB4_av_readdata_pre[28] = DFFEAS(YB4L38, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at MLABCELL_X59_Y5_N48
SC1L652 = ( YD1_q_a[28] & ( (!SC1L1050 & (((TB2L2 & YB4_av_readdata_pre[28])) # (TB3L2))) ) ) # ( !YD1_q_a[28] & ( (!SC1L1050 & (TB2L2 & YB4_av_readdata_pre[28])) ) );


--YB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X53_Y4_N7
--register power-up is low

YB4_av_readdata_pre[29] = DFFEAS(YB4L40, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at MLABCELL_X59_Y5_N30
SC1L653 = ( YD1_q_a[29] & ( (!SC1L1050 & (((TB2L2 & YB4_av_readdata_pre[29])) # (TB3L2))) ) ) # ( !YD1_q_a[29] & ( (TB2L2 & (YB4_av_readdata_pre[29] & !SC1L1050)) ) );


--YB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X57_Y6_N10
--register power-up is low

YB4_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[30],  ,  , VCC);


--SC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at MLABCELL_X59_Y5_N21
SC1L654 = ( !SC1L1050 & ( YB4_av_readdata_pre[30] & ( ((TB3L2 & YD1_q_a[30])) # (TB2L2) ) ) ) # ( !SC1L1050 & ( !YB4_av_readdata_pre[30] & ( (TB3L2 & YD1_q_a[30]) ) ) );


--YB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X63_Y5_N34
--register power-up is low

YB4_av_readdata_pre[31] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[31],  ,  , VCC);


--SC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at MLABCELL_X59_Y5_N0
SC1L655 = ( !SC1L1050 & ( TB2L2 & ( ((YD1_q_a[31] & TB3L2)) # (YB4_av_readdata_pre[31]) ) ) ) # ( !SC1L1050 & ( !TB2L2 & ( (YD1_q_a[31] & TB3L2) ) ) );


--VB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18 at LABCELL_X42_Y5_N57
VB2L45 = (VB2_saved_grant[0] & SC1_d_writedata[8]);


--SC1L674 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~8 at LABCELL_X67_Y6_N33
SC1L674 = (!SC1L688 & ((!SC1L689 & ((SC1L6))) # (SC1L689 & (SC1L66))));


--VB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19 at MLABCELL_X52_Y6_N15
VB2L46 = ( VB2_saved_grant[0] & ( SC1_d_writedata[7] ) );


--VB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20 at LABCELL_X42_Y5_N36
VB2L47 = ( SC1_d_writedata[9] & ( VB2_saved_grant[0] ) );


--SC1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~9 at LABCELL_X67_Y6_N36
SC1L675 = ( SC1L70 & ( (!SC1L688 & ((SC1L10) # (SC1L689))) ) ) # ( !SC1L70 & ( (!SC1L689 & (!SC1L688 & SC1L10)) ) );


--VB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21 at LABCELL_X42_Y5_N45
VB2L48 = (SC1_d_writedata[10] & VB2_saved_grant[0]);


--SC1L677 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~10 at LABCELL_X67_Y6_N39
SC1L677 = ( SC1L74 & ( (!SC1L688 & ((SC1L14) # (SC1L689))) ) ) # ( !SC1L74 & ( (!SC1L689 & (!SC1L688 & SC1L14)) ) );


--YB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7] at FF_X55_Y6_N5
--register power-up is low

YB6_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , BB1_readdata[7],  ,  , VCC);


--GC1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X55_Y6_N3
GC1L48 = ( !GC1L47 & ( (!YB1_read_latency_shift_reg[0] & ((!YB6_read_latency_shift_reg[0]) # ((!YB6_av_readdata_pre[7])))) # (YB1_read_latency_shift_reg[0] & (!YB1_av_readdata_pre[7] & ((!YB6_read_latency_shift_reg[0]) # (!YB6_av_readdata_pre[7])))) ) );


--GC1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X55_Y5_N0
GC1L49 = ( YB4_av_readdata_pre[7] & ( YD1_q_a[7] & ( (!GC1L48) # ((TB2L1) # (TB3L1)) ) ) ) # ( !YB4_av_readdata_pre[7] & ( YD1_q_a[7] & ( (!GC1L48) # (TB3L1) ) ) ) # ( YB4_av_readdata_pre[7] & ( !YD1_q_a[7] & ( (!GC1L48) # (TB2L1) ) ) ) # ( !YB4_av_readdata_pre[7] & ( !YD1_q_a[7] & ( !GC1L48 ) ) );


--VB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22 at MLABCELL_X47_Y5_N15
VB2L49 = ( SC1_d_writedata[17] & ( VB2_saved_grant[0] ) );


--YB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X55_Y5_N10
--register power-up is low

YB1_av_readdata_pre[13] = DFFEAS(YB1L23, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~3 at LABCELL_X53_Y5_N27
SC1L926 = ( !YB4_av_readdata_pre[13] & ( TB2L1 & ( (!TB3L1 & ((!YB1_read_latency_shift_reg[0]) # ((!YB1_av_readdata_pre[13])))) # (TB3L1 & (!YD1_q_a[13] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[13])))) ) ) ) # ( YB4_av_readdata_pre[13] & ( !TB2L1 & ( (!TB3L1 & ((!YB1_read_latency_shift_reg[0]) # ((!YB1_av_readdata_pre[13])))) # (TB3L1 & (!YD1_q_a[13] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[13])))) ) ) ) # ( !YB4_av_readdata_pre[13] & ( !TB2L1 & ( (!TB3L1 & ((!YB1_read_latency_shift_reg[0]) # ((!YB1_av_readdata_pre[13])))) # (TB3L1 & (!YD1_q_a[13] & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[13])))) ) ) );


--SC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X62_Y5_N40
--register power-up is low

SC1_av_ld_byte2_data[5] = DFFEAS(SC1L964, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~4 at LABCELL_X62_Y5_N6
SC1L927 = ( SC1_av_ld_aligning_data & ( SC1L943Q & ( (SC1L692) # (SC1L883) ) ) ) # ( !SC1_av_ld_aligning_data & ( SC1L943Q & ( !SC1L926 ) ) ) # ( SC1_av_ld_aligning_data & ( !SC1L943Q & ( (SC1L883 & !SC1L692) ) ) ) # ( !SC1_av_ld_aligning_data & ( !SC1L943Q & ( !SC1L926 ) ) );


--VB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23 at LABCELL_X50_Y5_N51
VB2L50 = ( SC1_d_writedata[19] & ( VB2_saved_grant[0] ) );


--VB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24 at LABCELL_X50_Y5_N3
VB2L51 = ( VB2_saved_grant[0] & ( SC1_d_writedata[18] ) );


--YB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X56_Y5_N50
--register power-up is low

YB1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , U1_woverflow,  ,  , VCC);


--SC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~5 at LABCELL_X56_Y5_N48
SC1L928 = ( YB1_read_latency_shift_reg[0] & ( (GC1L25 & !YB1_av_readdata_pre[14]) ) ) # ( !YB1_read_latency_shift_reg[0] & ( GC1L25 ) );


--SC1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~6 at LABCELL_X56_Y5_N42
SC1L929 = ( TB3L1 & ( (!YD1_q_a[14] & (SC1L928 & ((!TB2L1) # (!YB4_av_readdata_pre[14])))) ) ) # ( !TB3L1 & ( (SC1L928 & ((!TB2L1) # (!YB4_av_readdata_pre[14]))) ) );


--SC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X62_Y5_N32
--register power-up is low

SC1_av_ld_byte2_data[6] = DFFEAS(SC1L966, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~7 at LABCELL_X62_Y5_N3
SC1L930 = ( SC1_av_ld_aligning_data & ( SC1L929 & ( (!SC1L692 & (SC1L883)) # (SC1L692 & ((SC1_av_ld_byte2_data[6]))) ) ) ) # ( SC1_av_ld_aligning_data & ( !SC1L929 & ( (!SC1L692 & (SC1L883)) # (SC1L692 & ((SC1_av_ld_byte2_data[6]))) ) ) ) # ( !SC1_av_ld_aligning_data & ( !SC1L929 ) );


--VB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25 at LABCELL_X68_Y7_N24
VB2L52 = ( SC1_d_writedata[20] & ( VB2_saved_grant[0] ) );


--YB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X56_Y5_N26
--register power-up is low

YB1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , U1_rvalid,  ,  , VCC);


--SC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~8 at LABCELL_X56_Y5_N24
SC1L931 = ( YB1_read_latency_shift_reg[0] & ( (!GC1L47 & !YB1_av_readdata_pre[15]) ) ) # ( !YB1_read_latency_shift_reg[0] & ( !GC1L47 ) );


--SC1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~9 at LABCELL_X61_Y5_N27
SC1L932 = ( YD1_q_a[15] & ( (!TB3L1 & (SC1L931 & ((!TB2L1) # (!YB4_av_readdata_pre[15])))) ) ) # ( !YD1_q_a[15] & ( (SC1L931 & ((!TB2L1) # (!YB4_av_readdata_pre[15]))) ) );


--SC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X62_Y5_N35
--register power-up is low

SC1_av_ld_byte2_data[7] = DFFEAS(SC1L968, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~10 at LABCELL_X62_Y5_N42
SC1L933 = ( SC1L692 & ( (!SC1_av_ld_aligning_data & ((!SC1L932))) # (SC1_av_ld_aligning_data & (SC1_av_ld_byte2_data[7])) ) ) # ( !SC1L692 & ( (!SC1_av_ld_aligning_data & ((!SC1L932))) # (SC1_av_ld_aligning_data & (SC1L883)) ) );


--VB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26 at MLABCELL_X47_Y5_N57
VB2L53 = ( SC1_d_writedata[21] & ( VB2_saved_grant[0] ) );


--SC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18 at MLABCELL_X72_Y4_N30
SC1L463 = ( SC1_E_shift_rot_result[19] & ( (SC1_E_shift_rot_result[17]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[19] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[17]) ) );


--SC1L948 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at LABCELL_X56_Y5_N33
SC1L948 = ( YB1_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[16] & GC1L25) ) ) # ( !YB1_read_latency_shift_reg[0] & ( GC1L25 ) );


--SC1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~1 at LABCELL_X61_Y5_N9
SC1L949 = ( SC1L948 & ( (!TB2L1 & ((!TB3L1) # ((!YD1_q_a[16])))) # (TB2L1 & (!YB4_av_readdata_pre[16] & ((!TB3L1) # (!YD1_q_a[16])))) ) );


--SC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~2 at LABCELL_X60_Y5_N39
SC1L950 = ( SC1L949 & ( SC1_av_ld_aligning_data & ( (!SC1L692 & (SC1L883)) # (SC1L692 & ((SC1_av_ld_byte3_data[0]))) ) ) ) # ( !SC1L949 & ( SC1_av_ld_aligning_data & ( (!SC1L692 & (SC1L883)) # (SC1L692 & ((SC1_av_ld_byte3_data[0]))) ) ) ) # ( !SC1L949 & ( !SC1_av_ld_aligning_data ) );


--SC1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11 at LABCELL_X67_Y6_N42
SC1L678 = ( SC1L34 & ( (!SC1L688 & ((!SC1L689) # (SC1L94))) ) ) # ( !SC1L34 & ( (SC1L689 & (!SC1L688 & SC1L94)) ) );


--SC1L679 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~12 at LABCELL_X67_Y6_N45
SC1L679 = (!SC1L688 & ((!SC1L689 & ((SC1L38))) # (SC1L689 & (SC1L98))));


--YB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X55_Y6_N7
--register power-up is low

YB1_av_readdata_pre[9] = DFFEAS(U1_av_readdata[9], GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~11 at LABCELL_X60_Y5_N45
SC1L915 = (!GC1L47 & ((!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[9])));


--SC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~12 at LABCELL_X60_Y6_N33
SC1L916 = ( SC1L915 & ( (!TB2L1 & ((!TB3L1) # ((!YD1_q_a[9])))) # (TB2L1 & (!YB4_av_readdata_pre[9] & ((!TB3L1) # (!YD1_q_a[9])))) ) );


--SC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X60_Y5_N7
--register power-up is low

SC1_av_ld_byte2_data[1] = DFFEAS(SC1L952, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~13 at LABCELL_X60_Y6_N36
SC1L917 = ( SC1L883 & ( (!SC1_av_ld_aligning_data & (!SC1L916)) # (SC1_av_ld_aligning_data & (((!SC1L692) # (SC1_av_ld_byte2_data[1])))) ) ) # ( !SC1L883 & ( (!SC1_av_ld_aligning_data & (!SC1L916)) # (SC1_av_ld_aligning_data & (((SC1L692 & SC1_av_ld_byte2_data[1])))) ) );


--YB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X55_Y6_N2
--register power-up is low

YB1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , U1_ac,  ,  , VCC);


--SC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~14 at LABCELL_X55_Y6_N0
SC1L918 = ( GC1L25 & ( (!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[10]) ) );


--SC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~15 at LABCELL_X60_Y6_N30
SC1L919 = ( SC1L918 & ( (!TB2L1 & ((!TB3L1) # ((!YD1_q_a[10])))) # (TB2L1 & (!YB4_av_readdata_pre[10] & ((!TB3L1) # (!YD1_q_a[10])))) ) );


--SC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X60_Y6_N44
--register power-up is low

SC1_av_ld_byte2_data[2] = DFFEAS(SC1L955, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~16 at LABCELL_X60_Y6_N0
SC1L920 = ( SC1L919 & ( (SC1_av_ld_aligning_data & ((!SC1L692 & (SC1L883)) # (SC1L692 & ((SC1_av_ld_byte2_data[2]))))) ) ) # ( !SC1L919 & ( (!SC1_av_ld_aligning_data) # ((!SC1L692 & (SC1L883)) # (SC1L692 & ((SC1_av_ld_byte2_data[2])))) ) );


--YB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X56_Y5_N56
--register power-up is low

YB1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , MB2_b_non_empty,  ,  , VCC);


--SC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~17 at LABCELL_X56_Y5_N54
SC1L923 = ( YB1_read_latency_shift_reg[0] & ( (!GC1L47 & !YB1_av_readdata_pre[12]) ) ) # ( !YB1_read_latency_shift_reg[0] & ( !GC1L47 ) );


--SC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~18 at LABCELL_X56_Y5_N36
SC1L924 = ( YD1_q_a[12] & ( (!TB3L1 & (SC1L923 & ((!TB2L1) # (!YB4_av_readdata_pre[12])))) ) ) # ( !YD1_q_a[12] & ( (SC1L923 & ((!TB2L1) # (!YB4_av_readdata_pre[12]))) ) );


--SC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X60_Y5_N10
--register power-up is low

SC1_av_ld_byte2_data[4] = DFFEAS(SC1L961, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~19 at LABCELL_X62_Y5_N45
SC1L925 = ( SC1L692 & ( (!SC1_av_ld_aligning_data & (!SC1L924)) # (SC1_av_ld_aligning_data & ((SC1_av_ld_byte2_data[4]))) ) ) # ( !SC1L692 & ( (!SC1_av_ld_aligning_data & ((!SC1L924))) # (SC1_av_ld_aligning_data & (SC1L883)) ) );


--SC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~20 at LABCELL_X61_Y5_N18
SC1L921 = ( YD1_q_a[11] & ( (!TB3L1 & (GC1L25 & ((!TB2L1) # (!YB4_av_readdata_pre[11])))) ) ) # ( !YD1_q_a[11] & ( (GC1L25 & ((!TB2L1) # (!YB4_av_readdata_pre[11]))) ) );


--SC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X62_Y5_N38
--register power-up is low

SC1_av_ld_byte2_data[3] = DFFEAS(SC1L958, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~21 at LABCELL_X62_Y5_N24
SC1L922 = ( SC1_av_ld_byte2_data[3] & ( SC1L692 & ( (!SC1L921) # (SC1_av_ld_aligning_data) ) ) ) # ( !SC1_av_ld_byte2_data[3] & ( SC1L692 & ( (!SC1L921 & !SC1_av_ld_aligning_data) ) ) ) # ( SC1_av_ld_byte2_data[3] & ( !SC1L692 & ( (!SC1_av_ld_aligning_data & ((!SC1L921))) # (SC1_av_ld_aligning_data & (SC1L883)) ) ) ) # ( !SC1_av_ld_byte2_data[3] & ( !SC1L692 & ( (!SC1_av_ld_aligning_data & ((!SC1L921))) # (SC1_av_ld_aligning_data & (SC1L883)) ) ) );


--SC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~13 at LABCELL_X67_Y5_N54
SC1L687 = ( SC1L688 ) # ( !SC1L688 & ( (!SC1L689 & ((SC1L54))) # (SC1L689 & (SC1L114)) ) );


--SC1L676 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~14 at LABCELL_X67_Y6_N12
SC1L676 = ( SC1L58 & ( SC1L118 & ( !SC1L688 ) ) ) # ( !SC1L58 & ( SC1L118 & ( (!SC1L688 & SC1L689) ) ) ) # ( SC1L58 & ( !SC1L118 & ( (!SC1L688 & !SC1L689) ) ) );


--V1_readdata[1] is nios_system:u0|nios_system_keys:keys|readdata[1] at FF_X60_Y6_N19
--register power-up is low

V1_readdata[1] = DFFEAS(V1L27, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[2] is nios_system:u0|nios_system_keys:keys|readdata[2] at FF_X61_Y6_N55
--register power-up is low

V1_readdata[2] = DFFEAS(V1L24, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[3] is nios_system:u0|nios_system_keys:keys|readdata[3] at FF_X61_Y6_N58
--register power-up is low

V1_readdata[3] = DFFEAS(V1L25, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X52_Y5_N50
--register power-up is low

U1_fifo_wr = DFFEAS(U1L75, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X52_Y5_N46
--register power-up is low

MB1_b_non_empty = DFFEAS(MB1L8, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at MLABCELL_X8_Y4_N42
U1L83 = ( DB1L47 & ( MB1_b_non_empty ) );


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X39_Y4_N1
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X39_Y4_N4
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X39_Y4_N7
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X39_Y4_N10
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X39_Y4_N13
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X39_Y4_N16
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X39_Y4_N31
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X39_Y4_N34
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X39_Y4_N37
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X39_Y4_N40
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X39_Y4_N43
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X39_Y4_N46
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--MB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X53_Y5_N22
--register power-up is low

MB2_b_non_empty = DFFEAS(MB2L9, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X56_Y5_N21
U1L72 = ( YB2L7 & ( (!U1_av_waitrequest & (U1L67 & (!SC1_W_alu_result[2] & MB2_b_non_empty))) ) );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X56_Y6_N5
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X56_Y6_N1
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--DB1L56Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X7_Y4_N44
--register power-up is low

DB1L56Q = AMPP_FUNCTION(A1L123, DB1L55, !Z1_r_sync_rst);


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X56_Y6_N16
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X56_Y6_N14
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X56_Y6_N10
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X56_Y6_N8
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--MB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X53_Y5_N15
MB2L5 = ( QB2_counter_reg_bit[5] & ( QB2_counter_reg_bit[4] & ( (QB2_counter_reg_bit[3] & (QB2_counter_reg_bit[2] & MB2_b_non_empty)) ) ) );


--MB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X53_Y5_N6
MB2L6 = ( MB2_b_full & ( DB1L56Q & ( !U1L72 ) ) ) # ( !MB2_b_full & ( DB1L56Q & ( (!U1L72 & (QB2_counter_reg_bit[0] & (QB2L28Q & MB2L5))) ) ) ) # ( MB2_b_full & ( !DB1L56Q & ( !U1L72 ) ) );


--DB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X1_Y4_N49
--register power-up is low

DB1_td_shift[4] = AMPP_FUNCTION(A1L105, DB1L81, !N1_clr_reg, DB1L63);


--DB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at MLABCELL_X3_Y4_N57
DB1L80 = AMPP_FUNCTION(!DB1_count[9], !Q1_state[4], !DB1_rdata[1], !DB1_td_shift[4], !DB1L77);


--DB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X4_Y4_N37
--register power-up is low

DB1_read = AMPP_FUNCTION(A1L105, DB1L41, !N1_clr_reg, DB1L104);


--VB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0 at LABCELL_X42_Y5_N54
VB1L21 = ( VB1_saved_grant[0] & ( SC1_d_writedata[0] ) );


--VB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38] at LABCELL_X51_Y6_N30
VB1_src_data[38] = ( SC1_F_pc[0] & ( VB1_saved_grant[1] ) ) # ( !SC1_F_pc[0] & ( VB1_saved_grant[1] & ( (VB1_saved_grant[0] & SC1_W_alu_result[2]) ) ) ) # ( SC1_F_pc[0] & ( !VB1_saved_grant[1] & ( (VB1_saved_grant[0] & SC1_W_alu_result[2]) ) ) ) # ( !SC1_F_pc[0] & ( !VB1_saved_grant[1] & ( (VB1_saved_grant[0] & SC1_W_alu_result[2]) ) ) );


--VB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42] at MLABCELL_X59_Y6_N30
VB1_src_data[42] = (!SC1_W_alu_result[6] & (SC1_F_pc[4] & (VB1_saved_grant[1]))) # (SC1_W_alu_result[6] & (((SC1_F_pc[4] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41] at MLABCELL_X59_Y6_N48
VB1_src_data[41] = (!SC1_W_alu_result[5] & (SC1_F_pc[3] & (VB1_saved_grant[1]))) # (SC1_W_alu_result[5] & (((SC1_F_pc[3] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40] at MLABCELL_X59_Y6_N42
VB1_src_data[40] = (!SC1_F_pc[2] & (SC1_W_alu_result[4] & ((VB1_saved_grant[0])))) # (SC1_F_pc[2] & (((SC1_W_alu_result[4] & VB1_saved_grant[0])) # (VB1_saved_grant[1])));


--VB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39] at MLABCELL_X59_Y6_N0
VB1_src_data[39] = ( SC1_W_alu_result[3] & ( ((SC1_F_pc[1] & VB1_saved_grant[1])) # (VB1_saved_grant[0]) ) ) # ( !SC1_W_alu_result[3] & ( (SC1_F_pc[1] & VB1_saved_grant[1]) ) );


--VB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45] at MLABCELL_X59_Y6_N18
VB1_src_data[45] = (!SC1_F_pc[7] & (SC1_W_alu_result[9] & ((VB1_saved_grant[0])))) # (SC1_F_pc[7] & (((SC1_W_alu_result[9] & VB1_saved_grant[0])) # (VB1_saved_grant[1])));


--VB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44] at MLABCELL_X59_Y6_N54
VB1_src_data[44] = (!SC1L792Q & (((SC1_F_pc[6] & VB1_saved_grant[1])))) # (SC1L792Q & (((SC1_F_pc[6] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43] at MLABCELL_X59_Y6_N24
VB1_src_data[43] = (!SC1_W_alu_result[7] & (SC1_F_pc[5] & (VB1_saved_grant[1]))) # (SC1_W_alu_result[7] & (((SC1_F_pc[5] & VB1_saved_grant[1])) # (VB1_saved_grant[0])));


--VB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1 at LABCELL_X40_Y5_N3
VB1L22 = (VB1_saved_grant[0] & SC1L1044Q);


--PD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X1_Y2_N33
PD1L64 = ( PD1_sr[5] & ( LD1L58Q & ( ((!N1_irf_reg[2][1]) # (BD1_break_readreg[3])) # (MD1L3) ) ) ) # ( !PD1_sr[5] & ( LD1L58Q & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # (BD1_break_readreg[3]))) ) ) ) # ( PD1_sr[5] & ( !LD1L58Q & ( ((BD1_break_readreg[3] & N1_irf_reg[2][1])) # (MD1L3) ) ) ) # ( !PD1_sr[5] & ( !LD1L58Q & ( (!MD1L3 & (BD1_break_readreg[3] & N1_irf_reg[2][1])) ) ) );


--ND1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X6_Y2_N53
--register power-up is low

ND1_jdo[2] = DFFEAS(ND1L10, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X34_Y5_N26
--register power-up is low

ND1_jdo[5] = DFFEAS(ND1L15, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X42_Y5_N1
--register power-up is low

VC1_writedata[1] = DFFEAS(VB1L23, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at MLABCELL_X34_Y5_N51
LD1L159 = (!LD1_jtag_ram_access & (VC1_writedata[1])) # (LD1_jtag_ram_access & ((LD1_MonDReg[1])));


--ND1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X7_Y4_N38
--register power-up is low

ND1_sync2_udr = DFFEAS( , GLOBAL(A1L123),  ,  ,  , RD4_dreg[0],  ,  , VCC);


--RD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X7_Y4_N53
--register power-up is low

RD4_dreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , RD4_din_s1,  ,  , VCC);


--ND1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X7_Y4_N39
ND1L74 = ( !ND1_sync2_udr & ( RD4_dreg[0] ) );


--PD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at MLABCELL_X3_Y2_N42
PD1L65 = ( PD1_sr[37] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[4])) ) );


--PD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15 at MLABCELL_X3_Y2_N0
PD1L55 = ( N1_irf_reg[2][0] & ( Q1_state[3] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & ((!N1_irf_reg[2][1]) # (Q1_state[4])))) ) ) ) # ( !N1_irf_reg[2][0] & ( Q1_state[3] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & ((N1_irf_reg[2][1]) # (Q1_state[4])))) ) ) ) # ( N1_irf_reg[2][0] & ( !Q1_state[3] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[4])) ) ) ) # ( !N1_irf_reg[2][0] & ( !Q1_state[3] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[4])) ) ) );


--PD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at MLABCELL_X3_Y2_N12
PD1L66 = ( Q1_state[4] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & A1L106)) ) );


--ND1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X6_Y4_N50
--register power-up is low

ND1_sync2_uir = DFFEAS( , GLOBAL(A1L123),  ,  ,  , RD5_dreg[0],  ,  , VCC);


--RD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X6_Y4_N29
--register power-up is low

RD5_dreg[0] = DFFEAS(RD5L5, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at MLABCELL_X6_Y4_N51
ND1L64 = ( RD5_dreg[0] & ( !ND1_sync2_uir ) );


--MD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at MLABCELL_X3_Y2_N57
MD1_virtual_state_cdr = (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[3]));


--PD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X3_Y2_N19
--register power-up is low

PD1_DRsize.100 = DFFEAS( , A1L105,  ,  , MD1_virtual_state_uir, PD1L5,  ,  , VCC);


--PD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at MLABCELL_X3_Y2_N48
PD1L67 = ( PD1_sr[36] & ( MD1L3 & ( (!PD1_DRsize.100) # (A1L106) ) ) ) # ( !PD1_sr[36] & ( MD1L3 & ( (A1L106 & PD1_DRsize.100) ) ) ) # ( PD1_sr[36] & ( !MD1L3 & ( PD1L102 ) ) ) # ( !PD1_sr[36] & ( !MD1L3 & ( PD1L102 ) ) );


--LD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X16_Y5_N54
LD1L139 = ( ND1L69 & ( (!ND1_jdo[34] & (LD1L2)) # (ND1_jdo[34] & ((!ND1_jdo[17]))) ) );


--LD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at MLABCELL_X6_Y4_N18
LD1L141 = ( LD1_jtag_ram_wr & ( ND1L68 & ( (!ND1_jdo[35]) # (LD1L2) ) ) ) # ( !LD1_jtag_ram_wr & ( ND1L68 & ( (LD1L2 & ND1_jdo[35]) ) ) );


--ZD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X37_Y5_N10
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain_out = DFFEAS(ZD2L6, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--Z1L12 is nios_system:u0|altera_reset_controller:rst_controller|always2~0 at LABCELL_X42_Y7_N36
Z1L12 = ( ZD2_altera_reset_synchronizer_int_chain_out & ( Z1_r_sync_rst_chain[2] ) ) # ( ZD2_altera_reset_synchronizer_int_chain_out & ( !Z1_r_sync_rst_chain[2] ) ) # ( !ZD2_altera_reset_synchronizer_int_chain_out & ( !Z1_r_sync_rst_chain[2] ) );


--ND1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X6_Y2_N16
--register power-up is low

ND1_jdo[29] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[29],  ,  , VCC);


--ND1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X8_Y2_N10
--register power-up is low

ND1_jdo[30] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[30],  ,  , VCC);


--ND1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X8_Y2_N26
--register power-up is low

ND1_jdo[31] = DFFEAS(ND1L54, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X8_Y2_N23
--register power-up is low

ND1_jdo[32] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[32],  ,  , VCC);


--ND1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X12_Y2_N14
--register power-up is low

ND1_jdo[33] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[33],  ,  , VCC);


--VB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32] at LABCELL_X50_Y5_N30
VB1_src_data[32] = ( SC1_d_byteenable[0] & ( (VB1_saved_grant[0]) # (VB1_saved_grant[1]) ) ) # ( !SC1_d_byteenable[0] & ( VB1_saved_grant[1] ) );


--SC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~16 at LABCELL_X66_Y4_N39
SC1L869 = ( SC1L346 & ( (SC1_av_ld_byte3_data[1] & SC1_R_ctrl_ld) ) ) # ( !SC1L346 & ( (!SC1_R_ctrl_ld & (SC1_W_alu_result[25])) # (SC1_R_ctrl_ld & ((SC1_av_ld_byte3_data[1]))) ) );


--SC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~17 at LABCELL_X70_Y4_N24
SC1L872 = ( SC1_W_alu_result[28] & ( (!SC1_R_ctrl_ld & (!SC1L346)) # (SC1_R_ctrl_ld & ((SC1_av_ld_byte3_data[4]))) ) ) # ( !SC1_W_alu_result[28] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[4]) ) );


--SC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~18 at LABCELL_X66_Y4_N21
SC1L871 = ( SC1_W_alu_result[27] & ( (!SC1_R_ctrl_ld & ((!SC1L346))) # (SC1_R_ctrl_ld & (SC1_av_ld_byte3_data[3])) ) ) # ( !SC1_W_alu_result[27] & ( (SC1_av_ld_byte3_data[3] & SC1_R_ctrl_ld) ) );


--SC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~19 at LABCELL_X66_Y4_N48
SC1L870 = ( SC1_W_alu_result[26] & ( SC1L346 & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[2]) ) ) ) # ( !SC1_W_alu_result[26] & ( SC1L346 & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[2]) ) ) ) # ( SC1_W_alu_result[26] & ( !SC1L346 & ( (!SC1_R_ctrl_ld) # (SC1_av_ld_byte3_data[2]) ) ) ) # ( !SC1_W_alu_result[26] & ( !SC1L346 & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[2]) ) ) );


--SC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~20 at LABCELL_X70_Y4_N27
SC1L867 = ( SC1L947Q & ( ((!SC1L346 & SC1_W_alu_result[23])) # (SC1_R_ctrl_ld) ) ) # ( !SC1L947Q & ( (!SC1L346 & (!SC1_R_ctrl_ld & SC1_W_alu_result[23])) ) );


--SC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~21 at MLABCELL_X72_Y5_N30
SC1L868 = ( SC1L346 & ( (SC1_av_ld_byte3_data[0] & SC1_R_ctrl_ld) ) ) # ( !SC1L346 & ( (!SC1_R_ctrl_ld & ((SC1_W_alu_result[24]))) # (SC1_R_ctrl_ld & (SC1_av_ld_byte3_data[0])) ) );


--SC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~22 at LABCELL_X70_Y4_N57
SC1L866 = ( SC1_W_alu_result[22] & ( (!SC1_R_ctrl_ld & ((!SC1L346))) # (SC1_R_ctrl_ld & (SC1L945Q)) ) ) # ( !SC1_W_alu_result[22] & ( (SC1L945Q & SC1_R_ctrl_ld) ) );


--SC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~23 at LABCELL_X70_Y4_N42
SC1L865 = ( SC1_av_ld_byte2_data[5] & ( ((!SC1L346 & SC1_W_alu_result[21])) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte2_data[5] & ( (!SC1L346 & (!SC1_R_ctrl_ld & SC1_W_alu_result[21])) ) );


--SC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~24 at LABCELL_X70_Y4_N51
SC1L864 = ( SC1_W_alu_result[20] & ( SC1_av_ld_byte2_data[4] & ( (!SC1L346) # (SC1_R_ctrl_ld) ) ) ) # ( !SC1_W_alu_result[20] & ( SC1_av_ld_byte2_data[4] & ( SC1_R_ctrl_ld ) ) ) # ( SC1_W_alu_result[20] & ( !SC1_av_ld_byte2_data[4] & ( (!SC1L346 & !SC1_R_ctrl_ld) ) ) );


--SC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~25 at LABCELL_X67_Y4_N18
SC1L863 = ( SC1L346 & ( (SC1_R_ctrl_ld & SC1L940Q) ) ) # ( !SC1L346 & ( (!SC1_R_ctrl_ld & (SC1_W_alu_result[19])) # (SC1_R_ctrl_ld & ((SC1L940Q))) ) );


--SC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~26 at LABCELL_X67_Y4_N0
SC1L862 = ( SC1_W_alu_result[18] & ( (!SC1_R_ctrl_ld & (!SC1L346)) # (SC1_R_ctrl_ld & ((SC1L938Q))) ) ) # ( !SC1_W_alu_result[18] & ( (SC1L938Q & SC1_R_ctrl_ld) ) );


--SC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~27 at LABCELL_X67_Y4_N21
SC1L861 = ( SC1_W_alu_result[17] & ( (!SC1_R_ctrl_ld & (!SC1L346)) # (SC1_R_ctrl_ld & ((SC1_av_ld_byte2_data[1]))) ) ) # ( !SC1_W_alu_result[17] & ( (SC1_av_ld_byte2_data[1] & SC1_R_ctrl_ld) ) );


--SC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~28 at LABCELL_X66_Y4_N45
SC1L874 = ( SC1_R_ctrl_ld & ( SC1_W_alu_result[30] & ( SC1_av_ld_byte3_data[6] ) ) ) # ( !SC1_R_ctrl_ld & ( SC1_W_alu_result[30] & ( !SC1L346 ) ) ) # ( SC1_R_ctrl_ld & ( !SC1_W_alu_result[30] & ( SC1_av_ld_byte3_data[6] ) ) );


--SC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~29 at LABCELL_X70_Y4_N21
SC1L873 = ( SC1L346 & ( (SC1_av_ld_byte3_data[5] & SC1_R_ctrl_ld) ) ) # ( !SC1L346 & ( (!SC1_R_ctrl_ld & (SC1_W_alu_result[29])) # (SC1_R_ctrl_ld & ((SC1_av_ld_byte3_data[5]))) ) );


--ZD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X30_Y5_N56
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123), !Z1L13,  ,  , ZD1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--U1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF~0 at LABCELL_X56_Y5_N18
U1L78 = ( DB1_rst1 & ( (!U1_av_waitrequest & (U1L67 & (AC1L8 & SC1_W_alu_result[2]))) ) );


--U1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X56_Y6_N21
U1_wr_rfifo = ( DB1L56Q & ( !MB2L7Q ) );


--DB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X4_Y4_N55
--register power-up is low

DB1_wdata[0] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, GND, DB1L104);


--PB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X50_Y4_N31
--register power-up is low

PB4_counter_reg_bit[0] = DFFEAS(PB4_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X50_Y4_N34
--register power-up is low

PB4_counter_reg_bit[1] = DFFEAS(PB4_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X50_Y4_N37
--register power-up is low

PB4_counter_reg_bit[2] = DFFEAS(PB4_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X50_Y4_N40
--register power-up is low

PB4_counter_reg_bit[3] = DFFEAS(PB4_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X50_Y4_N43
--register power-up is low

PB4_counter_reg_bit[4] = DFFEAS(PB4_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X50_Y4_N46
--register power-up is low

PB4_counter_reg_bit[5] = DFFEAS(PB4_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X50_Y4_N1
--register power-up is low

PB3_counter_reg_bit[0] = DFFEAS(PB3_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X50_Y4_N4
--register power-up is low

PB3_counter_reg_bit[1] = DFFEAS(PB3_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X50_Y4_N7
--register power-up is low

PB3_counter_reg_bit[2] = DFFEAS(PB3_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X50_Y4_N10
--register power-up is low

PB3_counter_reg_bit[3] = DFFEAS(PB3_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X50_Y4_N13
--register power-up is low

PB3_counter_reg_bit[4] = DFFEAS(PB3_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X50_Y4_N16
--register power-up is low

PB3_counter_reg_bit[5] = DFFEAS(PB3_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--U1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X56_Y5_N12
U1L73 = ( U1L67 & ( (!SC1_W_alu_result[2] & (YB2L7 & !U1L69Q)) ) );


--DD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X34_Y5_N44
--register power-up is low

DD1_monitor_error = DFFEAS(DD1L6, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at MLABCELL_X34_Y5_N30
VC1L80 = ( VC1_address[0] & ( AD1_oci_ienable[0] & ( (XD1_q_a[0] & !VC1_address[8]) ) ) ) # ( !VC1_address[0] & ( AD1_oci_ienable[0] & ( (!VC1_address[8] & (XD1_q_a[0])) # (VC1_address[8] & (((AD1L2 & DD1_monitor_error)))) ) ) ) # ( VC1_address[0] & ( !AD1_oci_ienable[0] & ( (!VC1_address[8] & (XD1_q_a[0])) # (VC1_address[8] & ((AD1L2))) ) ) ) # ( !VC1_address[0] & ( !AD1_oci_ienable[0] & ( (!VC1_address[8] & (XD1_q_a[0])) # (VC1_address[8] & (((AD1L2 & DD1_monitor_error)))) ) ) );


--V1_irq_mask[0] is nios_system:u0|nios_system_keys:keys|irq_mask[0] at FF_X59_Y8_N19
--register power-up is low

V1_irq_mask[0] = DFFEAS(V1L18, GLOBAL(A1L123), !Z1_r_sync_rst,  , V1L1,  ,  ,  ,  );


--V1L26 is nios_system:u0|nios_system_keys:keys|read_mux_out~1 at LABCELL_X60_Y6_N21
V1L26 = ( V1_irq_mask[0] & ( (!SC1_W_alu_result[2] & SC1_W_alu_result[3]) ) );


--SC1L393 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X57_Y5_N30
SC1L393 = ( SC1L130 & ( (!SC1L240 & ((SC1L238))) # (SC1L240 & ((!SC1L122) # (!SC1L238))) ) ) # ( !SC1L130 & ( (!SC1L122) # (!SC1L240 $ (!SC1L238)) ) );


--SC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X64_Y6_N55
--register power-up is low

SC1_E_invert_arith_src_msb = DFFEAS(SC1L357, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~30 at LABCELL_X66_Y4_N0
SC1L875 = ( SC1L346 & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[7]) ) ) # ( !SC1L346 & ( (!SC1_R_ctrl_ld & ((SC1_W_alu_result[31]))) # (SC1_R_ctrl_ld & (SC1_av_ld_byte3_data[7])) ) );


--SC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at LABCELL_X66_Y6_N36
SC1L610 = ( SC1_D_iw[14] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[15] & (SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[16]))) ) ) );


--SC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X67_Y5_N42
SC1_D_op_wrctl = (SC1L579 & SC1L610);


--AD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X40_Y5_N54
AD1L16 = ( VC1_write & ( (VC1_debugaccess & (AD1L2 & VC1_address[0])) ) );


--SC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X70_Y6_N39
SC1L246 = ( SC1L251 & ( SC1L579 ) ) # ( !SC1L251 & ( (SC1L579 & SC1L594) ) );


--SC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X70_Y6_N36
SC1_R_ctrl_rot_right_nxt = ( SC1L595 & ( SC1L579 ) );


--SC1L476 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19 at MLABCELL_X72_Y4_N39
SC1L476 = (!SC1_R_ctrl_shift_rot_right & ((SC1L443Q))) # (SC1_R_ctrl_shift_rot_right & (SC1L403));


--VC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X40_Y5_N13
--register power-up is low

VC1_writedata[2] = DFFEAS(VB1L24, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--MB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X52_Y5_N37
--register power-up is low

MB1_b_full = DFFEAS(MB1L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X52_Y5_N11
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X52_Y5_N1
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X52_Y5_N8
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X52_Y5_N5
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--U1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at MLABCELL_X52_Y5_N18
U1L57 = ( QB1_counter_reg_bit[0] & ( QB1_counter_reg_bit[3] ) ) # ( !QB1_counter_reg_bit[0] & ( QB1_counter_reg_bit[3] & ( (QB1L30Q) # (QB1_counter_reg_bit[1]) ) ) );


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X52_Y5_N16
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X52_Y5_N13
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--U1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X53_Y5_N0
U1L58 = ( !QB1_counter_reg_bit[4] & ( !U1L57 & ( (!QB1_counter_reg_bit[5] & !MB1_b_full) ) ) );


--DB1L58Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X7_Y4_N20
--register power-up is low

DB1L58Q = AMPP_FUNCTION(A1L123, DB1L57, !Z1_r_sync_rst);


--U1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X55_Y6_N18
U1L81 = ( MB2_b_non_empty & ( ((!U1_read_0 & U1_pause_irq)) # (DB1L58Q) ) ) # ( !MB2_b_non_empty & ( (!U1_read_0 & U1_pause_irq) ) );


--U1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X56_Y6_N18
U1L59 = ( QB2_counter_reg_bit[0] & ( U1L18 ) ) # ( !QB2_counter_reg_bit[0] & ( (U1L18 & ((U1L22) # (U1L26))) ) );


--U1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X56_Y6_N54
U1L60 = ( !U1L6 & ( (!U1L59 & (!U1L2 & (!U1L14 & !U1L10))) ) );


--V1L12 is nios_system:u0|nios_system_keys:keys|edge_capture_wr_strobe~1 at LABCELL_X62_Y8_N0
V1L12 = ( !YB7_wait_latency_counter[0] & ( V1L11 ) );


--V1L1 is nios_system:u0|nios_system_keys:keys|always1~0 at LABCELL_X62_Y8_N24
V1L1 = ( BC1L13 & ( !XB7_mem_used[1] & ( (DB1_rst1 & (!SC1_W_alu_result[2] & (V1L12 & !YB7_wait_latency_counter[1]))) ) ) );


--V1L13 is nios_system:u0|nios_system_keys:keys|edge_capture_wr_strobe~2 at LABCELL_X62_Y8_N48
V1L13 = ( SC1_W_alu_result[2] & ( (DB1_rst1 & (!YB7_wait_latency_counter[1] & (WB7L1 & V1L12))) ) );


--V1_d1_data_in[2] is nios_system:u0|nios_system_keys:keys|d1_data_in[2] at FF_X61_Y7_N47
--register power-up is low

V1_d1_data_in[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , key2_d3,  ,  , VCC);


--V1_d2_data_in[2] is nios_system:u0|nios_system_keys:keys|d2_data_in[2] at FF_X59_Y6_N41
--register power-up is low

V1_d2_data_in[2] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , V1_d1_data_in[2],  ,  , VCC);


--V1L14 is nios_system:u0|nios_system_keys:keys|edge_capture~0 at LABCELL_X61_Y6_N15
V1L14 = ( V1_d2_data_in[2] & ( (!V1L13 & ((!V1_d1_data_in[2]) # (V1_edge_capture[2]))) ) ) # ( !V1_d2_data_in[2] & ( (!V1L13 & V1_edge_capture[2]) ) );


--V1_d1_data_in[3] is nios_system:u0|nios_system_keys:keys|d1_data_in[3] at FF_X61_Y6_N5
--register power-up is low

V1_d1_data_in[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , key3_d3,  ,  , VCC);


--V1_d2_data_in[3] is nios_system:u0|nios_system_keys:keys|d2_data_in[3] at FF_X61_Y6_N23
--register power-up is low

V1_d2_data_in[3] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , V1_d1_data_in[3],  ,  , VCC);


--V1L15 is nios_system:u0|nios_system_keys:keys|edge_capture~1 at LABCELL_X61_Y6_N12
V1L15 = (!V1L13 & (((V1_d2_data_in[3] & !V1_d1_data_in[3])) # (V1_edge_capture[3])));


--AD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X40_Y5_N52
--register power-up is low

AD1_oci_ienable[31] = DFFEAS(AD1L11, GLOBAL(A1L123), !Z1_r_sync_rst,  , AD1L16,  ,  ,  ,  );


--AD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X40_Y5_N9
AD1L13 = ( AD1L2 & ( (VC1_address[0] & AD1_oci_ienable[31]) ) );


--SC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1 at LABCELL_X57_Y5_N33
SC1L391 = ( SC1L238 & ( (!SC1L240) # (SC1L122) ) ) # ( !SC1L238 & ( ((SC1L122 & !SC1L130)) # (SC1L240) ) );


--ND1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X6_Y2_N32
--register power-up is low

ND1_jdo[19] = DFFEAS(ND1L37, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X6_Y2_N13
--register power-up is low

ND1_jdo[18] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[18],  ,  , VCC);


--DD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X11_Y4_N30
DD1L2 = ( DD1_break_on_reset & ( ND1_jdo[18] & ( ND1_jdo[19] ) ) ) # ( !DD1_break_on_reset & ( ND1_jdo[18] & ( ND1_jdo[19] ) ) ) # ( DD1_break_on_reset & ( !ND1_jdo[18] ) ) # ( !DD1_break_on_reset & ( !ND1_jdo[18] & ( ND1_jdo[19] ) ) );


--RD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X40_Y5_N40
--register power-up is low

RD1_din_s1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , Z1_r_sync_rst,  ,  , VCC);


--VC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X27_Y5_N22
--register power-up is low

VC1_writedata[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , VB1L25,  ,  , VCC);


--AD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X40_Y5_N33
AD1L15 = ( AD1_oci_single_step_mode & ( (!AD1L17) # (VC1_writedata[3]) ) ) # ( !AD1_oci_single_step_mode & ( (AD1L17 & VC1_writedata[3]) ) );


--SC1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at LABCELL_X57_Y5_N12
SC1L392 = ( SC1L130 & ( (!SC1L240 $ (!SC1L238)) # (SC1L122) ) ) # ( !SC1L130 & ( (!SC1L240 & ((SC1L238))) # (SC1L240 & ((!SC1L238) # (SC1L122))) ) );


--VC1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at MLABCELL_X34_Y5_N12
VC1L81 = ( VC1_address[0] & ( XD1_q_a[1] & ( (!VC1_address[8]) # ((!AD1_oci_ienable[1] & AD1L2)) ) ) ) # ( !VC1_address[0] & ( XD1_q_a[1] & ( (!VC1_address[8]) # ((DD1_monitor_ready & AD1L2)) ) ) ) # ( VC1_address[0] & ( !XD1_q_a[1] & ( (!AD1_oci_ienable[1] & (VC1_address[8] & AD1L2)) ) ) ) # ( !VC1_address[0] & ( !XD1_q_a[1] & ( (DD1_monitor_ready & (VC1_address[8] & AD1L2)) ) ) );


--AD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1 at LABCELL_X40_Y5_N6
AD1L12 = ( AD1L2 & ( (!VC1_address[0] & ((AD1_oci_single_step_mode))) # (VC1_address[0] & (AD1_oci_ienable[31])) ) );


--DD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X11_Y5_N25
--register power-up is low

DD1_monitor_go = DFFEAS(DD1L9, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X40_Y5_N36
VC1L82 = ( XD1_q_a[2] & ( AD1L2 & ( (!VC1_address[8]) # ((!VC1_address[0] & (DD1_monitor_go)) # (VC1_address[0] & ((!AD1_oci_ienable[2])))) ) ) ) # ( !XD1_q_a[2] & ( AD1L2 & ( (VC1_address[8] & ((!VC1_address[0] & (DD1_monitor_go)) # (VC1_address[0] & ((!AD1_oci_ienable[2]))))) ) ) ) # ( XD1_q_a[2] & ( !AD1L2 & ( !VC1_address[8] ) ) );


--PD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X7_Y2_N33
PD1L5 = ( !N1_irf_reg[2][0] & ( !N1_irf_reg[2][1] ) );


--PD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X4_Y2_N0
PD1L68 = ( MD1L3 & ( PD1_sr[35] ) ) # ( !MD1L3 & ( (DD1L7Q & PD1L5) ) );


--PD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~19 at LABCELL_X4_Y2_N51
PD1L44 = ( N1_irf_reg[2][0] & ( Q1_state[4] & ( (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3]) ) ) ) # ( !N1_irf_reg[2][0] & ( Q1_state[4] & ( (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3]) ) ) ) # ( N1_irf_reg[2][0] & ( !Q1_state[4] & ( (Q1_state[3] & (!N1_virtual_ir_scan_reg & (!N1_irf_reg[2][1] & H1_splitter_nodes_receive_1[3]))) ) ) ) # ( !N1_irf_reg[2][0] & ( !Q1_state[4] & ( (Q1_state[3] & (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3])) ) ) );


--PD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X7_Y2_N48
PD1L69 = ( N1_irf_reg[2][1] & ( MD1L3 & ( PD1_sr[18] ) ) ) # ( !N1_irf_reg[2][1] & ( MD1L3 & ( PD1_sr[18] ) ) ) # ( N1_irf_reg[2][1] & ( !MD1L3 & ( BD1_break_readreg[16] ) ) ) # ( !N1_irf_reg[2][1] & ( !MD1L3 & ( LD1_MonDReg[16] ) ) );


--PD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~21 at MLABCELL_X3_Y2_N45
PD1L45 = ( Q1_state[4] & ( (N1_irf_reg[2][0] & (!N1_irf_reg[2][1] & ((!H1_splitter_nodes_receive_1[3]) # (N1_virtual_ir_scan_reg)))) ) ) # ( !Q1_state[4] & ( (N1_irf_reg[2][0] & !N1_irf_reg[2][1]) ) );


--SC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3 at LABCELL_X57_Y5_N15
SC1L390 = ( SC1L238 & ( (!SC1L122) # (!SC1L240) ) ) # ( !SC1L238 & ( ((!SC1L122 & SC1L130)) # (SC1L240) ) );


--VB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27 at MLABCELL_X52_Y6_N18
VB2L54 = ( VB2_saved_grant[0] & ( SC1_d_writedata[27] ) );


--VB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28 at MLABCELL_X52_Y6_N9
VB2L55 = ( VB2_saved_grant[0] & ( SC1_d_writedata[28] ) );


--VB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29 at MLABCELL_X52_Y6_N3
VB2L56 = ( VB2_saved_grant[0] & ( SC1_d_writedata[29] ) );


--VB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30 at MLABCELL_X52_Y6_N42
VB2L57 = ( VB2_saved_grant[0] & ( SC1_d_writedata[30] ) );


--SC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X57_Y5_N20
--register power-up is low

SC1_d_writedata[31] = DFFEAS(SC1L569, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31 at LABCELL_X56_Y7_N45
VB2L58 = (SC1_d_writedata[31] & VB2_saved_grant[0]);


--SC1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3 at LABCELL_X55_Y4_N39
SC1L962 = ( YB1_read_latency_shift_reg[0] & ( GC1L25 & ( !YB1_av_readdata_pre[21] ) ) ) # ( !YB1_read_latency_shift_reg[0] & ( GC1L25 ) );


--SC1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~4 at LABCELL_X61_Y5_N24
SC1L963 = ( SC1L962 & ( (!TB2L1 & ((!TB3L1) # ((!YD1_q_a[21])))) # (TB2L1 & (!YB4_av_readdata_pre[21] & ((!TB3L1) # (!YD1_q_a[21])))) ) );


--SC1L964 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~5 at LABCELL_X62_Y5_N39
SC1L964 = ( SC1_av_ld_byte3_data[5] & ( (!SC1_av_ld_aligning_data & (((!SC1L963)))) # (SC1_av_ld_aligning_data & (((SC1L692)) # (SC1L883))) ) ) # ( !SC1_av_ld_byte3_data[5] & ( (!SC1_av_ld_aligning_data & (((!SC1L963)))) # (SC1_av_ld_aligning_data & (SC1L883 & (!SC1L692))) ) );


--U1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X56_Y5_N47
--register power-up is low

U1_woverflow = DFFEAS(U1L92, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L965 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~6 at LABCELL_X55_Y5_N33
SC1L965 = ( YB4_av_readdata_pre[22] & ( YB1_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[22] & (!TB2L1 & ((!TB3L1) # (!YD1_q_a[22])))) ) ) ) # ( !YB4_av_readdata_pre[22] & ( YB1_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[22] & ((!TB3L1) # (!YD1_q_a[22]))) ) ) ) # ( YB4_av_readdata_pre[22] & ( !YB1_read_latency_shift_reg[0] & ( (!TB2L1 & ((!TB3L1) # (!YD1_q_a[22]))) ) ) ) # ( !YB4_av_readdata_pre[22] & ( !YB1_read_latency_shift_reg[0] & ( (!TB3L1) # (!YD1_q_a[22]) ) ) );


--SC1L966 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~7 at LABCELL_X62_Y5_N30
SC1L966 = ( SC1L692 & ( (!SC1_av_ld_aligning_data & (!SC1L965)) # (SC1_av_ld_aligning_data & ((SC1_av_ld_byte3_data[6]))) ) ) # ( !SC1L692 & ( (!SC1_av_ld_aligning_data & ((!SC1L965))) # (SC1_av_ld_aligning_data & (SC1L883)) ) );


--U1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X56_Y5_N16
--register power-up is low

U1_rvalid = DFFEAS(U1L86, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L967 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~8 at LABCELL_X56_Y5_N39
SC1L967 = ( !GC1L47 & ( (!TB2L1 & ((!TB3L1) # ((!YD1_q_a[23])))) # (TB2L1 & (!YB4_av_readdata_pre[23] & ((!TB3L1) # (!YD1_q_a[23])))) ) );


--SC1L968 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~9 at LABCELL_X62_Y5_N33
SC1L968 = ( SC1L692 & ( (!SC1_av_ld_aligning_data & (!SC1L967)) # (SC1_av_ld_aligning_data & ((SC1_av_ld_byte3_data[7]))) ) ) # ( !SC1L692 & ( (!SC1_av_ld_aligning_data & ((!SC1L967))) # (SC1_av_ld_aligning_data & (SC1L883)) ) );


--SC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20 at MLABCELL_X72_Y4_N9
SC1L464 = ( SC1_E_shift_rot_result[20] & ( (SC1_E_shift_rot_result[18]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[20] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[18]) ) );


--GC1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at LABCELL_X60_Y5_N12
GC1L50 = ( YB4_av_readdata_pre[24] & ( ((TB3L1 & YD1_q_a[24])) # (TB2L1) ) ) # ( !YB4_av_readdata_pre[24] & ( (TB3L1 & YD1_q_a[24]) ) );


--SC1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~10 at LABCELL_X60_Y5_N21
SC1L951 = ( YB4_av_readdata_pre[17] & ( YB1_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[17] & (!TB2L1 & ((!YD1_q_a[17]) # (!TB3L1)))) ) ) ) # ( !YB4_av_readdata_pre[17] & ( YB1_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[17] & ((!YD1_q_a[17]) # (!TB3L1))) ) ) ) # ( YB4_av_readdata_pre[17] & ( !YB1_read_latency_shift_reg[0] & ( (!TB2L1 & ((!YD1_q_a[17]) # (!TB3L1))) ) ) ) # ( !YB4_av_readdata_pre[17] & ( !YB1_read_latency_shift_reg[0] & ( (!YD1_q_a[17]) # (!TB3L1) ) ) );


--SC1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~11 at LABCELL_X60_Y5_N6
SC1L952 = ( SC1L692 & ( (!SC1_av_ld_aligning_data & (!SC1L951)) # (SC1_av_ld_aligning_data & ((SC1_av_ld_byte3_data[1]))) ) ) # ( !SC1L692 & ( (!SC1_av_ld_aligning_data & ((!SC1L951))) # (SC1_av_ld_aligning_data & (SC1L883)) ) );


--U1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X55_Y6_N23
--register power-up is low

U1_ac = DFFEAS(U1L62, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~12 at LABCELL_X53_Y6_N30
SC1L953 = ( GC1L25 & ( YB1_av_readdata_pre[18] & ( !YB1_read_latency_shift_reg[0] ) ) ) # ( GC1L25 & ( !YB1_av_readdata_pre[18] ) );


--SC1L954 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~13 at LABCELL_X60_Y6_N15
SC1L954 = ( TB3L1 & ( (!YD1_q_a[18] & (SC1L953 & ((!TB2L1) # (!YB4_av_readdata_pre[18])))) ) ) # ( !TB3L1 & ( (SC1L953 & ((!TB2L1) # (!YB4_av_readdata_pre[18]))) ) );


--SC1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~14 at LABCELL_X60_Y6_N42
SC1L955 = ( SC1L692 & ( (!SC1_av_ld_aligning_data & (!SC1L954)) # (SC1_av_ld_aligning_data & ((SC1_av_ld_byte3_data[2]))) ) ) # ( !SC1L692 & ( (!SC1_av_ld_aligning_data & (!SC1L954)) # (SC1_av_ld_aligning_data & ((SC1L883))) ) );


--SC1L959 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~15 at LABCELL_X57_Y6_N24
SC1L959 = ( YB3_av_readdata_pre[30] & ( ((YB1_av_readdata_pre[20] & YB1_read_latency_shift_reg[0])) # (YB3_read_latency_shift_reg[0]) ) ) # ( !YB3_av_readdata_pre[30] & ( (YB1_av_readdata_pre[20] & YB1_read_latency_shift_reg[0]) ) );


--SC1L960 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~16 at LABCELL_X61_Y5_N6
SC1L960 = ( YD1_q_a[20] & ( (!TB3L1 & (!SC1L959 & ((!TB2L1) # (!YB4_av_readdata_pre[20])))) ) ) # ( !YD1_q_a[20] & ( (!SC1L959 & ((!TB2L1) # (!YB4_av_readdata_pre[20]))) ) );


--SC1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~17 at LABCELL_X60_Y5_N9
SC1L961 = ( SC1_av_ld_byte3_data[4] & ( (!SC1_av_ld_aligning_data & (((!SC1L960)))) # (SC1_av_ld_aligning_data & (((SC1L692)) # (SC1L883))) ) ) # ( !SC1_av_ld_byte3_data[4] & ( (!SC1_av_ld_aligning_data & (((!SC1L960)))) # (SC1_av_ld_aligning_data & (SC1L883 & (!SC1L692))) ) );


--SC1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~18 at LABCELL_X51_Y5_N42
SC1L956 = ( GC1L25 & ( (!YB1_read_latency_shift_reg[0]) # (!YB1_av_readdata_pre[19]) ) );


--SC1L957 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~19 at LABCELL_X61_Y5_N21
SC1L957 = ( SC1L956 & ( (!TB2L1 & ((!TB3L1) # ((!YD1_q_a[19])))) # (TB2L1 & (!YB4_av_readdata_pre[19] & ((!TB3L1) # (!YD1_q_a[19])))) ) );


--SC1L958 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~20 at LABCELL_X62_Y5_N36
SC1L958 = ( SC1L692 & ( (!SC1_av_ld_aligning_data & (!SC1L957)) # (SC1_av_ld_aligning_data & ((SC1_av_ld_byte3_data[3]))) ) ) # ( !SC1L692 & ( (!SC1_av_ld_aligning_data & ((!SC1L957))) # (SC1_av_ld_aligning_data & (SC1L883)) ) );


--V1_irq_mask[1] is nios_system:u0|nios_system_keys:keys|irq_mask[1] at FF_X65_Y6_N4
--register power-up is low

V1_irq_mask[1] = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , V1L1, SC1_d_writedata[1],  ,  , VCC);


--V1L27 is nios_system:u0|nios_system_keys:keys|read_mux_out~2 at LABCELL_X60_Y6_N18
V1L27 = (!SC1_W_alu_result[2] & (SC1_W_alu_result[3] & V1_irq_mask[1]));


--DB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X4_Y4_N28
--register power-up is low

DB1_wdata[1] = AMPP_FUNCTION(A1L105, DB1_td_shift[5], !N1_clr_reg, GND, DB1L91);


--DB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X4_Y4_N19
--register power-up is low

DB1_wdata[2] = AMPP_FUNCTION(A1L105, DB1_td_shift[6], !N1_clr_reg, GND, DB1L91);


--key2_d3 is key2_d3 at FF_X56_Y4_N37
--register power-up is low

key2_d3 = DFFEAS(A1L313, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--V1L24 is nios_system:u0|nios_system_keys:keys|read_mux_out[2]~3 at LABCELL_X61_Y6_N54
V1L24 = ( V1_edge_capture[2] & ( (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & ((key2_d3)))) # (SC1_W_alu_result[3] & (((V1_irq_mask[2])) # (SC1_W_alu_result[2]))) ) ) # ( !V1_edge_capture[2] & ( (!SC1_W_alu_result[2] & ((!SC1_W_alu_result[3] & ((key2_d3))) # (SC1_W_alu_result[3] & (V1_irq_mask[2])))) ) );


--key3_d3 is key3_d3 at FF_X56_Y4_N55
--register power-up is low

key3_d3 = DFFEAS(A1L319, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--V1L25 is nios_system:u0|nios_system_keys:keys|read_mux_out[3]~4 at LABCELL_X61_Y6_N57
V1L25 = ( V1_irq_mask[3] & ( (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & ((key3_d3)))) # (SC1_W_alu_result[3] & ((!SC1_W_alu_result[2]) # ((V1_edge_capture[3])))) ) ) # ( !V1_irq_mask[3] & ( (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & ((key3_d3)))) # (SC1_W_alu_result[3] & (SC1_W_alu_result[2] & (V1_edge_capture[3]))) ) );


--DB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X4_Y4_N22
--register power-up is low

DB1_wdata[3] = AMPP_FUNCTION(A1L105, DB1_td_shift[7], !N1_clr_reg, GND, DB1L91);


--DB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X4_Y4_N13
--register power-up is low

DB1_wdata[4] = AMPP_FUNCTION(A1L105, DB1_td_shift[8], !N1_clr_reg, GND, DB1L91);


--DB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X4_Y4_N34
--register power-up is low

DB1_wdata[5] = AMPP_FUNCTION(A1L105, DB1L96, !N1_clr_reg, DB1L91);


--DB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X4_Y4_N31
--register power-up is low

DB1_wdata[6] = AMPP_FUNCTION(A1L105, DB1_td_shift[10], !N1_clr_reg, GND, DB1L91);


--U1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X56_Y5_N51
U1L91 = ( !SC1_W_alu_result[2] & ( (!U1_av_waitrequest & (DB1_rst1 & (U1L67 & AC1L8))) ) );


--U1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at MLABCELL_X52_Y5_N48
U1L75 = ( !MB1_b_full & ( U1L91 ) );


--MB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at MLABCELL_X52_Y5_N24
MB1L6 = ( !QB1_counter_reg_bit[5] & ( (!QB1_counter_reg_bit[4] & (!QB1_counter_reg_bit[1] & !QB1L30Q)) ) );


--MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at MLABCELL_X52_Y5_N27
MB1L7 = ( U1L83 & ( (MB1L6 & (!QB1_counter_reg_bit[3] & QB1_counter_reg_bit[0])) ) );


--MB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at MLABCELL_X52_Y5_N45
MB1L8 = ( MB1_b_non_empty & ( U1_fifo_wr ) ) # ( !MB1_b_non_empty & ( U1_fifo_wr ) ) # ( MB1_b_non_empty & ( !U1_fifo_wr & ( (!MB1L7) # (MB1_b_full) ) ) ) # ( !MB1_b_non_empty & ( !U1_fifo_wr & ( MB1_b_full ) ) );


--MB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X53_Y5_N57
MB2L1 = ( !QB2_counter_reg_bit[4] & ( (!QB2_counter_reg_bit[3] & (!QB2_counter_reg_bit[5] & !U1_wr_rfifo)) ) );


--MB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X53_Y5_N54
MB2L2 = ( QB2_counter_reg_bit[0] & ( (!QB2_counter_reg_bit[2] & (!QB2L28Q & MB2L1)) ) );


--MB2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X53_Y5_N21
MB2L9 = ( MB2_b_non_empty & ( DB1L56Q & ( (!MB2L2) # ((!U1L72) # (MB2_b_full)) ) ) ) # ( !MB2_b_non_empty & ( DB1L56Q ) ) # ( MB2_b_non_empty & ( !DB1L56Q & ( (!MB2L2) # ((!U1L72) # (MB2_b_full)) ) ) ) # ( !MB2_b_non_empty & ( !DB1L56Q & ( MB2_b_full ) ) );


--MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X56_Y6_N24
MB2L3 = ( YB2L7 & ( SC1_W_alu_result[2] & ( U1_wr_rfifo ) ) ) # ( !YB2L7 & ( SC1_W_alu_result[2] & ( U1_wr_rfifo ) ) ) # ( YB2L7 & ( !SC1_W_alu_result[2] & ( !U1_wr_rfifo $ (((!MB2_b_non_empty) # ((!U1L67) # (U1L69Q)))) ) ) ) # ( !YB2L7 & ( !SC1_W_alu_result[2] & ( U1_wr_rfifo ) ) );


--DB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X7_Y4_N23
--register power-up is low

DB1_write1 = AMPP_FUNCTION(A1L123, DB1L108Q, !Z1_r_sync_rst, GND);


--DB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X7_Y4_N25
--register power-up is low

DB1_write2 = AMPP_FUNCTION(A1L123, DB1_write1, !Z1_r_sync_rst, GND);


--DB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X7_Y4_N24
DB1L2 = AMPP_FUNCTION(!DB1_write1, !DB1_write2);


--DB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X4_Y4_N1
--register power-up is low

DB1_write_valid = AMPP_FUNCTION(A1L105, DB1_td_shift[10], !N1_clr_reg, GND, DB1L104);


--DB1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X7_Y4_N42
DB1L55 = AMPP_FUNCTION(!DB1_write_stalled, !DB1_write_valid, !U1_t_dav, !DB1_rst2, !DB1L56Q, !DB1L2);


--DB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X3_Y4_N14
--register power-up is low

DB1_td_shift[5] = AMPP_FUNCTION(A1L105, DB1L82, !N1_clr_reg, DB1L63);


--DB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X1_Y4_N48
DB1L81 = AMPP_FUNCTION(!DB1L77, !DB1_td_shift[5], !DB1_rdata[2], !DB1_count[9], !Q1_state[4]);


--PD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at LABCELL_X7_Y2_N18
PD1L70 = ( N1_irf_reg[2][1] & ( PD1_sr[26] & ( (MD1L3) # (BD1_break_readreg[24]) ) ) ) # ( !N1_irf_reg[2][1] & ( PD1_sr[26] & ( (LD1_MonDReg[24]) # (MD1L3) ) ) ) # ( N1_irf_reg[2][1] & ( !PD1_sr[26] & ( (BD1_break_readreg[24] & !MD1L3) ) ) ) # ( !N1_irf_reg[2][1] & ( !PD1_sr[26] & ( (!MD1L3 & LD1_MonDReg[24]) ) ) );


--LD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X37_Y5_N25
--register power-up is low

LD1_MonDReg[4] = DFFEAS(LD1L119, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--PD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at LABCELL_X9_Y2_N57
PD1L71 = ( BD1_break_readreg[4] & ( LD1_MonDReg[4] & ( (!MD1L3) # (PD1_sr[6]) ) ) ) # ( !BD1_break_readreg[4] & ( LD1_MonDReg[4] & ( (!MD1L3 & (!N1_irf_reg[2][1])) # (MD1L3 & ((PD1_sr[6]))) ) ) ) # ( BD1_break_readreg[4] & ( !LD1_MonDReg[4] & ( (!MD1L3 & (N1_irf_reg[2][1])) # (MD1L3 & ((PD1_sr[6]))) ) ) ) # ( !BD1_break_readreg[4] & ( !LD1_MonDReg[4] & ( (MD1L3 & PD1_sr[6]) ) ) );


--ND1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X12_Y2_N35
--register power-up is low

ND1_jdo[6] = DFFEAS(ND1L17, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at LABCELL_X37_Y5_N12
LD1L160 = (!LD1_jtag_ram_access & (VC1_writedata[2])) # (LD1_jtag_ram_access & ((LD1_MonDReg[2])));


--VB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2 at LABCELL_X42_Y5_N0
VB1L23 = (VB1_saved_grant[0] & SC1_d_writedata[1]);


--RD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X7_Y4_N49
--register power-up is low

RD4_din_s1 = DFFEAS(MD1L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--RD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X6_Y4_N26
--register power-up is low

RD5_din_s1 = DFFEAS(RD5L2, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X37_Y5_N14
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ZD2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--PD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X1_Y2_N44
--register power-up is low

PD1_sr[31] = DFFEAS(PD1L49, A1L105,  ,  ,  ,  ,  ,  ,  );


--PD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X4_Y2_N59
--register power-up is low

PD1_sr[33] = DFFEAS(PD1L85, A1L105,  ,  , PD1L44,  ,  ,  ,  );


--PD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at LABCELL_X4_Y2_N27
PD1L72 = ( LD1_MonDReg[25] & ( MD1L3 & ( PD1_sr[27] ) ) ) # ( !LD1_MonDReg[25] & ( MD1L3 & ( PD1_sr[27] ) ) ) # ( LD1_MonDReg[25] & ( !MD1L3 & ( (!N1_irf_reg[2][1]) # (BD1_break_readreg[25]) ) ) ) # ( !LD1_MonDReg[25] & ( !MD1L3 & ( (BD1_break_readreg[25] & N1_irf_reg[2][1]) ) ) );


--PD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X7_Y2_N15
PD1L73 = ( PD1_sr[29] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[27]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[27]))) # (MD1L3) ) ) # ( !PD1_sr[29] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[27]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[27])))) ) );


--PD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at LABCELL_X7_Y2_N12
PD1L74 = ( PD1_sr[28] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[26])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[26])))) # (MD1L3) ) ) # ( !PD1_sr[28] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[26])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[26]))))) ) );


--GC1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at LABCELL_X60_Y5_N42
GC1L51 = ( TB3L1 & ( (((TB2L1 & YB4_av_readdata_pre[25])) # (YD1_q_a[25])) # (GC1L47) ) ) # ( !TB3L1 & ( ((TB2L1 & YB4_av_readdata_pre[25])) # (GC1L47) ) );


--SC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~18 at LABCELL_X66_Y4_N27
SC1L339 = ( SC1_E_shift_rot_result[25] & ( ((!SC1_R_ctrl_logic & (SC1L146)) # (SC1_R_ctrl_logic & ((SC1L383)))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[25] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & (SC1L146)) # (SC1_R_ctrl_logic & ((SC1L383))))) ) );


--GC1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X60_Y5_N0
GC1L52 = ( GC1L47 & ( TB2L1 ) ) # ( !GC1L47 & ( TB2L1 & ( ((TB3L1 & YD1_q_a[28])) # (YB4_av_readdata_pre[28]) ) ) ) # ( GC1L47 & ( !TB2L1 ) ) # ( !GC1L47 & ( !TB2L1 & ( (TB3L1 & YD1_q_a[28]) ) ) );


--SC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~19 at LABCELL_X70_Y4_N12
SC1L342 = ( SC1_R_ctrl_shift_rot & ( SC1L386 & ( SC1L440Q ) ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1L386 & ( (SC1_R_ctrl_logic) # (SC1L150) ) ) ) # ( SC1_R_ctrl_shift_rot & ( !SC1L386 & ( SC1L440Q ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1L386 & ( (SC1L150 & !SC1_R_ctrl_logic) ) ) );


--GC1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at LABCELL_X60_Y5_N54
GC1L53 = ( TB2L1 & ( (((YD1_q_a[27] & TB3L1)) # (GC1L47)) # (YB4_av_readdata_pre[27]) ) ) # ( !TB2L1 & ( ((YD1_q_a[27] & TB3L1)) # (GC1L47) ) );


--SC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~20 at LABCELL_X66_Y4_N57
SC1L341 = ( SC1L154 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L385)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[27])))) ) ) # ( !SC1L154 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L385)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[27])))) ) );


--GC1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X60_Y5_N24
GC1L54 = ( YD1_q_a[26] & ( (((YB4_av_readdata_pre[26] & TB2L1)) # (GC1L47)) # (TB3L1) ) ) # ( !YD1_q_a[26] & ( ((YB4_av_readdata_pre[26] & TB2L1)) # (GC1L47) ) );


--SC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~21 at LABCELL_X66_Y4_N54
SC1L340 = ( SC1L158 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L384)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[26])))) ) ) # ( !SC1L158 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L384))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[26])))) ) );


--SC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~22 at LABCELL_X70_Y4_N9
SC1L337 = ( SC1L381 & ( SC1_E_shift_rot_result[23] & ( ((SC1_R_ctrl_shift_rot) # (SC1L162)) # (SC1_R_ctrl_logic) ) ) ) # ( !SC1L381 & ( SC1_E_shift_rot_result[23] & ( ((!SC1_R_ctrl_logic & SC1L162)) # (SC1_R_ctrl_shift_rot) ) ) ) # ( SC1L381 & ( !SC1_E_shift_rot_result[23] & ( (!SC1_R_ctrl_shift_rot & ((SC1L162) # (SC1_R_ctrl_logic))) ) ) ) # ( !SC1L381 & ( !SC1_E_shift_rot_result[23] & ( (!SC1_R_ctrl_logic & (SC1L162 & !SC1_R_ctrl_shift_rot)) ) ) );


--SC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~23 at MLABCELL_X72_Y5_N0
SC1L338 = ( SC1_R_ctrl_logic & ( SC1_E_shift_rot_result[24] & ( (SC1_R_ctrl_shift_rot) # (SC1L382) ) ) ) # ( !SC1_R_ctrl_logic & ( SC1_E_shift_rot_result[24] & ( (SC1_R_ctrl_shift_rot) # (SC1L166) ) ) ) # ( SC1_R_ctrl_logic & ( !SC1_E_shift_rot_result[24] & ( (SC1L382 & !SC1_R_ctrl_shift_rot) ) ) ) # ( !SC1_R_ctrl_logic & ( !SC1_E_shift_rot_result[24] & ( (SC1L166 & !SC1_R_ctrl_shift_rot) ) ) );


--SC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~24 at LABCELL_X70_Y4_N3
SC1L336 = ( SC1L380 & ( (!SC1_R_ctrl_shift_rot & (((SC1L170)) # (SC1_R_ctrl_logic))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[22])))) ) ) # ( !SC1L380 & ( (!SC1_R_ctrl_shift_rot & (!SC1_R_ctrl_logic & ((SC1L170)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[22])))) ) );


--SC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~25 at LABCELL_X70_Y4_N33
SC1L335 = ( SC1L432Q & ( ((!SC1_R_ctrl_logic & ((SC1L174))) # (SC1_R_ctrl_logic & (SC1L379))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1L432Q & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & ((SC1L174))) # (SC1_R_ctrl_logic & (SC1L379)))) ) );


--SC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~26 at LABCELL_X70_Y4_N36
SC1L334 = ( SC1_E_shift_rot_result[20] & ( ((!SC1_R_ctrl_logic & (SC1L178)) # (SC1_R_ctrl_logic & ((SC1L378)))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[20] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & (SC1L178)) # (SC1_R_ctrl_logic & ((SC1L378))))) ) );


--SC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~27 at LABCELL_X67_Y4_N36
SC1L333 = ( SC1L182 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L377)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[19])))) ) ) # ( !SC1L182 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L377)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[19])))) ) );


--SC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~28 at LABCELL_X67_Y4_N42
SC1L332 = ( SC1L428Q & ( ((!SC1_R_ctrl_logic & (SC1L186)) # (SC1_R_ctrl_logic & ((SC1L376)))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1L428Q & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & (SC1L186)) # (SC1_R_ctrl_logic & ((SC1L376))))) ) );


--SC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~29 at LABCELL_X67_Y4_N39
SC1L331 = ( SC1_E_shift_rot_result[17] & ( ((!SC1_R_ctrl_logic & (SC1L190)) # (SC1_R_ctrl_logic & ((SC1L375)))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[17] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & (SC1L190)) # (SC1_R_ctrl_logic & ((SC1L375))))) ) );


--GC1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at LABCELL_X60_Y5_N30
GC1L55 = ( YD1_q_a[30] & ( GC1L25 & ( ((YB4_av_readdata_pre[30] & TB2L1)) # (TB3L1) ) ) ) # ( !YD1_q_a[30] & ( GC1L25 & ( (YB4_av_readdata_pre[30] & TB2L1) ) ) ) # ( YD1_q_a[30] & ( !GC1L25 ) ) # ( !YD1_q_a[30] & ( !GC1L25 ) );


--SC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~30 at LABCELL_X66_Y4_N15
SC1L344 = ( SC1_R_ctrl_logic & ( SC1L443Q & ( (SC1L388) # (SC1_R_ctrl_shift_rot) ) ) ) # ( !SC1_R_ctrl_logic & ( SC1L443Q & ( (SC1_R_ctrl_shift_rot) # (SC1L142) ) ) ) # ( SC1_R_ctrl_logic & ( !SC1L443Q & ( (!SC1_R_ctrl_shift_rot & SC1L388) ) ) ) # ( !SC1_R_ctrl_logic & ( !SC1L443Q & ( (SC1L142 & !SC1_R_ctrl_shift_rot) ) ) );


--GC1L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at LABCELL_X57_Y6_N12
GC1L56 = ( TB2L1 & ( TB3L1 & ( (((YB3_read_latency_shift_reg[0] & YB3_av_readdata_pre[30])) # (YD1_q_a[29])) # (YB4_av_readdata_pre[29]) ) ) ) # ( !TB2L1 & ( TB3L1 & ( ((YB3_read_latency_shift_reg[0] & YB3_av_readdata_pre[30])) # (YD1_q_a[29]) ) ) ) # ( TB2L1 & ( !TB3L1 & ( ((YB3_read_latency_shift_reg[0] & YB3_av_readdata_pre[30])) # (YB4_av_readdata_pre[29]) ) ) ) # ( !TB2L1 & ( !TB3L1 & ( (YB3_read_latency_shift_reg[0] & YB3_av_readdata_pre[30]) ) ) );


--SC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~31 at LABCELL_X70_Y4_N0
SC1L343 = ( SC1_E_shift_rot_result[29] & ( ((!SC1_R_ctrl_logic & (SC1L194)) # (SC1_R_ctrl_logic & ((SC1L387)))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[29] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & (SC1L194)) # (SC1_R_ctrl_logic & ((SC1L387))))) ) );


--ZD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X30_Y5_N29
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[0] = DFFEAS(ZD1L3, GLOBAL(A1L123), !Z1L13,  ,  ,  ,  ,  ,  );


--DD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X21_Y5_N26
--register power-up is low

DD1_resetrequest = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_take_action_ocimem_a, ND1_jdo[22],  ,  , VCC);


--Z1L13 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 at MLABCELL_X21_Y5_N24
Z1L13 = ( DD1_resetrequest & ( key0_d3 ) ) # ( DD1_resetrequest & ( !key0_d3 ) ) # ( !DD1_resetrequest & ( !key0_d3 ) );


--DD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at MLABCELL_X34_Y5_N42
DD1L6 = ( DD1_monitor_error & ( AD1L17 & ( (!ND1_take_action_ocimem_a) # (!ND1_jdo[25]) ) ) ) # ( !DD1_monitor_error & ( AD1L17 & ( (VC1_writedata[1] & ((!ND1_take_action_ocimem_a) # (!ND1_jdo[25]))) ) ) ) # ( DD1_monitor_error & ( !AD1L17 & ( (!ND1_take_action_ocimem_a) # (!ND1_jdo[25]) ) ) );


--SC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X64_Y5_N30
SC1L356 = ( SC1L596 & ( (!SC1L582 & (!SC1L581 & !SC1L579)) ) ) # ( !SC1L596 & ( (!SC1L582 & (!SC1L581 & ((!SC1L598) # (!SC1L579)))) ) );


--SC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X64_Y6_N54
SC1L357 = ( SC1L593 & ( SC1_R_valid ) ) # ( !SC1L593 & ( SC1_R_valid & ( (!SC1L356) # (SC1L587) ) ) );


--GC1L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at LABCELL_X60_Y5_N48
GC1L57 = ( YB4_av_readdata_pre[31] & ( (((TB3L1 & YD1_q_a[31])) # (GC1L47)) # (TB2L1) ) ) # ( !YB4_av_readdata_pre[31] & ( ((TB3L1 & YD1_q_a[31])) # (GC1L47) ) );


--SC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~32 at LABCELL_X66_Y4_N9
SC1L345 = ( SC1L134 & ( SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[31] ) ) ) # ( !SC1L134 & ( SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[31] ) ) ) # ( SC1L134 & ( !SC1_R_ctrl_shift_rot & ( (!SC1_R_ctrl_logic) # (SC1L389) ) ) ) # ( !SC1L134 & ( !SC1_R_ctrl_shift_rot & ( (SC1_R_ctrl_logic & SC1L389) ) ) );


--SC1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21 at MLABCELL_X72_Y4_N51
SC1L475 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[29])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[31])));


--VB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3 at LABCELL_X40_Y5_N12
VB1L24 = (SC1_d_writedata[2] & VB1_saved_grant[0]);


--MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at MLABCELL_X52_Y5_N33
MB1L3 = ( MB1_b_non_empty & ( QB1_counter_reg_bit[5] & ( (U1_fifo_wr & (QB1_counter_reg_bit[4] & QB1_counter_reg_bit[3])) ) ) );


--MB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at MLABCELL_X52_Y5_N36
MB1L4 = ( MB1_b_full & ( MB1L3 & ( !U1L83 ) ) ) # ( !MB1_b_full & ( MB1L3 & ( (QB1_counter_reg_bit[0] & (!U1L83 & (QB1_counter_reg_bit[1] & QB1_counter_reg_bit[2]))) ) ) ) # ( MB1_b_full & ( !MB1L3 & ( !U1L83 ) ) );


--MB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at MLABCELL_X52_Y5_N57
MB1L1 = !U1_fifo_wr $ (!U1L83);


--DB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X7_Y4_N56
--register power-up is low

DB1_jupdate1 = AMPP_FUNCTION(A1L123, DB1_jupdate, !Z1_r_sync_rst, GND);


--DB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X7_Y4_N58
--register power-up is low

DB1_jupdate2 = AMPP_FUNCTION(A1L123, DB1_jupdate1, !Z1_r_sync_rst, GND);


--DB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X7_Y4_N57
DB1L3 = AMPP_FUNCTION(!DB1_jupdate2, !DB1_jupdate1);


--DB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X7_Y4_N18
DB1L57 = AMPP_FUNCTION(!DB1_write_stalled, !DB1_write_valid, !U1_t_dav, !DB1_rst2, !DB1L3, !DB1L2);


--VC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X42_Y5_N26
--register power-up is low

VC1_writedata[22] = DFFEAS(VB1L26, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at LABCELL_X42_Y5_N21
LD1L180 = ( VC1_writedata[22] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[22]) ) ) # ( !VC1_writedata[22] & ( (LD1_jtag_ram_access & LD1_MonDReg[22]) ) );


--VC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X50_Y5_N37
--register power-up is low

VC1_byteenable[2] = DFFEAS(VB1_src_data[34], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at MLABCELL_X39_Y5_N27
LD1L155 = ( VC1_byteenable[2] ) # ( !VC1_byteenable[2] & ( LD1_jtag_ram_access ) );


--PD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X7_Y2_N54
PD1L75 = ( BD1_break_readreg[20] & ( (!MD1L3 & (((LD1_MonDReg[20])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[22])))) ) ) # ( !BD1_break_readreg[20] & ( (!MD1L3 & (!N1_irf_reg[2][1] & (LD1_MonDReg[20]))) # (MD1L3 & (((PD1_sr[22])))) ) );


--PD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X4_Y2_N9
PD1L76 = ( N1_irf_reg[2][1] & ( MD1L3 & ( PD1_sr[21] ) ) ) # ( !N1_irf_reg[2][1] & ( MD1L3 & ( PD1_sr[21] ) ) ) # ( N1_irf_reg[2][1] & ( !MD1L3 & ( BD1_break_readreg[19] ) ) ) # ( !N1_irf_reg[2][1] & ( !MD1L3 & ( LD1_MonDReg[19] ) ) );


--VB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4 at MLABCELL_X39_Y5_N21
VB1L25 = (VB1_saved_grant[0] & SC1L994Q);


--VC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X48_Y6_N20
--register power-up is low

VC1_writedata[23] = DFFEAS(VB1L27, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at LABCELL_X48_Y6_N33
LD1L181 = ( LD1_jtag_ram_access & ( LD1_MonDReg[23] ) ) # ( !LD1_jtag_ram_access & ( LD1_MonDReg[23] & ( VC1_writedata[23] ) ) ) # ( !LD1_jtag_ram_access & ( !LD1_MonDReg[23] & ( VC1_writedata[23] ) ) );


--VC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X48_Y6_N22
--register power-up is low

VC1_writedata[24] = DFFEAS(VB1L28, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at LABCELL_X42_Y5_N48
LD1L182 = ( LD1_MonDReg[24] & ( (VC1_writedata[24]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonDReg[24] & ( (!LD1_jtag_ram_access & VC1_writedata[24]) ) );


--VC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X50_Y5_N20
--register power-up is low

VC1_byteenable[3] = DFFEAS(VB1_src_data[35], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at LABCELL_X50_Y5_N21
LD1L156 = ( VC1_byteenable[3] ) # ( !VC1_byteenable[3] & ( LD1_jtag_ram_access ) );


--VC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X39_Y5_N31
--register power-up is low

VC1_writedata[25] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , VB1L29,  ,  , VCC);


--LD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at LABCELL_X30_Y5_N18
LD1L183 = ( LD1_MonDReg[25] & ( VC1_writedata[25] ) ) # ( !LD1_MonDReg[25] & ( VC1_writedata[25] & ( !LD1_jtag_ram_access ) ) ) # ( LD1_MonDReg[25] & ( !VC1_writedata[25] & ( LD1_jtag_ram_access ) ) );


--VC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X48_Y6_N25
--register power-up is low

VC1_writedata[26] = DFFEAS(VB1L30, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at LABCELL_X42_Y5_N18
LD1L184 = (!LD1_jtag_ram_access & (VC1_writedata[26])) # (LD1_jtag_ram_access & ((LD1_MonDReg[26])));


--VC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X39_Y5_N53
--register power-up is low

VC1_writedata[4] = DFFEAS(VB1L31, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8 at MLABCELL_X39_Y5_N6
LD1L162 = (!LD1_jtag_ram_access & ((VC1_writedata[4]))) # (LD1_jtag_ram_access & (LD1_MonDReg[4]));


--LD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9 at LABCELL_X27_Y5_N21
LD1L161 = ( VC1_writedata[3] & ( LD1_jtag_ram_access & ( LD1_MonDReg[3] ) ) ) # ( !VC1_writedata[3] & ( LD1_jtag_ram_access & ( LD1_MonDReg[3] ) ) ) # ( VC1_writedata[3] & ( !LD1_jtag_ram_access ) );


--ND1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X8_Y2_N29
--register power-up is low

ND1_jdo[23] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[23],  ,  , VCC);


--DD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X11_Y5_N24
DD1L9 = ( DD1_monitor_go & ( ND1_jdo[23] & ( (!Q1_state[1]) # ((!ND1_jdo[35] & (ND1L68 & ND1_jdo[34]))) ) ) ) # ( !DD1_monitor_go & ( ND1_jdo[23] & ( (!ND1_jdo[35] & (ND1L68 & ND1_jdo[34])) ) ) ) # ( DD1_monitor_go & ( !ND1_jdo[23] & ( !Q1_state[1] ) ) );


--PD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X7_Y2_N3
PD1L77 = ( LD1_MonDReg[17] & ( MD1L3 & ( PD1_sr[19] ) ) ) # ( !LD1_MonDReg[17] & ( MD1L3 & ( PD1_sr[19] ) ) ) # ( LD1_MonDReg[17] & ( !MD1L3 & ( (!N1_irf_reg[2][1]) # (BD1_break_readreg[17]) ) ) ) # ( !LD1_MonDReg[17] & ( !MD1L3 & ( (N1_irf_reg[2][1] & BD1_break_readreg[17]) ) ) );


--ND1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X6_Y2_N31
--register power-up is low

ND1_jdo[16] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[16],  ,  , VCC);


--VC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X39_Y5_N41
--register power-up is low

VC1_writedata[11] = DFFEAS(VB1L32, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10 at MLABCELL_X39_Y5_N36
LD1L169 = ( VC1_writedata[11] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[11]) ) ) # ( !VC1_writedata[11] & ( (LD1_MonDReg[11] & LD1_jtag_ram_access) ) );


--VC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X50_Y5_N17
--register power-up is low

VC1_byteenable[1] = DFFEAS(VB1_src_data[33], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X50_Y5_N12
LD1L154 = ( VC1_byteenable[1] ) # ( !VC1_byteenable[1] & ( LD1_jtag_ram_access ) );


--LD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X37_Y5_N28
--register power-up is low

LD1_MonDReg[12] = DFFEAS(LD1L120, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--VC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X42_Y5_N10
--register power-up is low

VC1_writedata[12] = DFFEAS(VB1L33, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11 at LABCELL_X37_Y5_N51
LD1L170 = (!LD1_jtag_ram_access & ((VC1_writedata[12]))) # (LD1_jtag_ram_access & (LD1_MonDReg[12]));


--VC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X42_Y5_N4
--register power-up is low

VC1_writedata[13] = DFFEAS(VB1L34, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~12 at MLABCELL_X39_Y5_N57
LD1L171 = ( LD1_MonDReg[13] & ( (VC1_writedata[13]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonDReg[13] & ( (!LD1_jtag_ram_access & VC1_writedata[13]) ) );


--VC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X42_Y5_N17
--register power-up is low

VC1_writedata[14] = DFFEAS(VB1L35, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~13 at LABCELL_X42_Y5_N30
LD1L172 = ( LD1_jtag_ram_access & ( LD1_MonDReg[14] ) ) # ( !LD1_jtag_ram_access & ( VC1_writedata[14] ) );


--LD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X17_Y5_N13
--register power-up is low

LD1_MonDReg[15] = DFFEAS(LD1L82, GLOBAL(A1L123),  ,  , LD1L81,  ,  ,  ,  );


--VC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X39_Y5_N14
--register power-up is low

VC1_writedata[15] = DFFEAS(VB1L36, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~14 at MLABCELL_X39_Y5_N15
LD1L173 = ( VC1_writedata[15] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[15]) ) ) # ( !VC1_writedata[15] & ( (LD1_jtag_ram_access & LD1_MonDReg[15]) ) );


--VC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X47_Y5_N5
--register power-up is low

VC1_writedata[16] = DFFEAS(VB1L37, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15 at MLABCELL_X47_Y5_N0
LD1L174 = ( LD1_jtag_ram_access & ( LD1_MonDReg[16] ) ) # ( !LD1_jtag_ram_access & ( VC1_writedata[16] ) );


--LD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X17_Y5_N7
--register power-up is low

LD1_MonDReg[5] = DFFEAS(LD1L129, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--VC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X39_Y5_N50
--register power-up is low

VC1_writedata[5] = DFFEAS(VB1L38, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at MLABCELL_X39_Y5_N54
LD1L163 = ( VC1_writedata[5] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[5]) ) ) # ( !VC1_writedata[5] & ( (LD1_jtag_ram_access & LD1_MonDReg[5]) ) );


--VC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X40_Y5_N44
--register power-up is low

VC1_writedata[6] = DFFEAS(VB1L39, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~17 at MLABCELL_X39_Y5_N42
LD1L164 = ( LD1_MonDReg[6] & ( (LD1_jtag_ram_access) # (VC1_writedata[6]) ) ) # ( !LD1_MonDReg[6] & ( (VC1_writedata[6] & !LD1_jtag_ram_access) ) );


--SC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X57_Y5_N18
SC1L569 = ( YC2_q_b[15] & ( (!SC1L238 & (((YC2_q_b[7])))) # (SC1L238 & (((YC2_q_b[31])) # (SC1L240))) ) ) # ( !YC2_q_b[15] & ( (!SC1L238 & (((YC2_q_b[7])))) # (SC1L238 & (!SC1L240 & ((YC2_q_b[31])))) ) );


--LD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X48_Y5_N1
--register power-up is low

LD1_MonDReg[8] = DFFEAS(LD1L68, GLOBAL(A1L123),  ,  , LD1L81,  ,  ,  ,  );


--VC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X48_Y5_N8
--register power-up is low

VC1_writedata[8] = DFFEAS(VB1L40, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18 at LABCELL_X48_Y5_N9
LD1L166 = ( VC1_writedata[8] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[8]) ) ) # ( !VC1_writedata[8] & ( (LD1_jtag_ram_access & LD1_MonDReg[8]) ) );


--VC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X50_Y6_N13
--register power-up is low

VC1_writedata[7] = DFFEAS(VB1L41, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~19 at LABCELL_X27_Y5_N48
LD1L165 = ( LD1_jtag_ram_access & ( LD1_MonDReg[7] ) ) # ( !LD1_jtag_ram_access & ( VC1_writedata[7] ) );


--VC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X39_Y5_N10
--register power-up is low

VC1_writedata[9] = DFFEAS(VB1L42, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~20 at LABCELL_X27_Y5_N12
LD1L167 = ( LD1_MonDReg[9] & ( LD1_jtag_ram_access ) ) # ( LD1_MonDReg[9] & ( !LD1_jtag_ram_access & ( VC1_writedata[9] ) ) ) # ( !LD1_MonDReg[9] & ( !LD1_jtag_ram_access & ( VC1_writedata[9] ) ) );


--VC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X42_Y5_N44
--register power-up is low

VC1_writedata[10] = DFFEAS(VB1L43, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21 at LABCELL_X42_Y5_N51
LD1L168 = ( VC1_writedata[10] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[10]) ) ) # ( !VC1_writedata[10] & ( (LD1_jtag_ram_access & LD1_MonDReg[10]) ) );


--DB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X4_Y4_N25
--register power-up is low

DB1_wdata[7] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, GND, DB1L91);


--VC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X47_Y5_N43
--register power-up is low

VC1_writedata[17] = DFFEAS(VB1L44, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~22 at LABCELL_X37_Y5_N3
LD1L175 = (!LD1_jtag_ram_access & ((VC1_writedata[17]))) # (LD1_jtag_ram_access & (LD1_MonDReg[17]));


--VC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X50_Y5_N56
--register power-up is low

VC1_writedata[19] = DFFEAS(VB1L45, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23 at LABCELL_X50_Y5_N57
LD1L177 = (!LD1_jtag_ram_access & ((VC1_writedata[19]))) # (LD1_jtag_ram_access & (LD1_MonDReg[19]));


--LD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X17_Y5_N25
--register power-up is low

LD1_MonDReg[18] = DFFEAS(LD1L125, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--VC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X50_Y5_N28
--register power-up is low

VC1_writedata[18] = DFFEAS(VB1L46, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~24 at MLABCELL_X39_Y5_N0
LD1L176 = ( LD1_MonDReg[18] & ( (VC1_writedata[18]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonDReg[18] & ( (!LD1_jtag_ram_access & VC1_writedata[18]) ) );


--U1L92 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~1 at LABCELL_X56_Y5_N45
U1L92 = ( MB1_b_full & ( (U1_woverflow) # (U1L91) ) ) # ( !MB1_b_full & ( (!U1L91 & U1_woverflow) ) );


--VC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X48_Y6_N28
--register power-up is low

VC1_writedata[20] = DFFEAS(VB1L47, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~25 at MLABCELL_X8_Y4_N48
LD1L178 = ( LD1_jtag_ram_access & ( VC1_writedata[20] & ( LD1_MonDReg[20] ) ) ) # ( !LD1_jtag_ram_access & ( VC1_writedata[20] ) ) # ( LD1_jtag_ram_access & ( !VC1_writedata[20] & ( LD1_MonDReg[20] ) ) );


--U1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X56_Y5_N15
U1L86 = ( U1L73 & ( MB2_b_non_empty ) ) # ( !U1L73 & ( U1_rvalid ) );


--VC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X47_Y5_N41
--register power-up is low

VC1_writedata[21] = DFFEAS(VB1L48, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~26 at MLABCELL_X47_Y5_N36
LD1L179 = ( VC1_writedata[21] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[21]) ) ) # ( !VC1_writedata[21] & ( (LD1_jtag_ram_access & LD1_MonDReg[21]) ) );


--SC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22 at MLABCELL_X72_Y4_N6
SC1L465 = ( SC1L432Q & ( (SC1_E_shift_rot_result[19]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1L432Q & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[19]) ) );


--U1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X55_Y6_N21
U1L62 = ( SC1_d_writedata[10] & ( (((!U1L78 & U1_ac)) # (DB1L56Q)) # (DB1L58Q) ) ) # ( !SC1_d_writedata[10] & ( ((U1_ac) # (DB1L56Q)) # (DB1L58Q) ) );


--DB1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at MLABCELL_X3_Y4_N27
DB1L91 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irf_reg[1][0], !DB1_state, !Q1_state[4], !DB1_count[8], !H1_splitter_nodes_receive_0[3]);


--DB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X3_Y4_N17
--register power-up is low

DB1_td_shift[6] = AMPP_FUNCTION(A1L105, DB1L83, !N1_clr_reg, DB1L63);


--key2_d2 is key2_d2 at FF_X56_Y4_N17
--register power-up is low

key2_d2 = DFFEAS(A1L311, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--key3_d2 is key3_d2 at FF_X56_Y4_N35
--register power-up is low

key3_d2 = DFFEAS(A1L317, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--DB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X3_Y4_N32
--register power-up is low

DB1_td_shift[7] = AMPP_FUNCTION(A1L105, DB1L84, !N1_clr_reg, DB1L63);


--DB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X4_Y4_N17
--register power-up is low

DB1_write = AMPP_FUNCTION(A1L105, DB1L107, !N1_clr_reg, GND, DB1L91);


--DB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at MLABCELL_X3_Y4_N12
DB1L82 = AMPP_FUNCTION(!Q1_state[4], !N1_irf_reg[1][0], !DB1_count[9], !DB1L77, !DB1_td_shift[6], !DB1_rdata[3]);


--ND1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X6_Y2_N47
--register power-up is low

ND1_jdo[24] = DFFEAS(ND1L44, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--PD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X1_Y2_N47
--register power-up is low

PD1_sr[7] = DFFEAS( , A1L105,  ,  ,  , PD1L89,  ,  , VCC);


--PD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X9_Y2_N24
PD1L78 = ( N1_irf_reg[2][1] & ( BD1_break_readreg[5] & ( (!MD1L3) # (PD1_sr[7]) ) ) ) # ( !N1_irf_reg[2][1] & ( BD1_break_readreg[5] & ( (!MD1L3 & ((LD1_MonDReg[5]))) # (MD1L3 & (PD1_sr[7])) ) ) ) # ( N1_irf_reg[2][1] & ( !BD1_break_readreg[5] & ( (PD1_sr[7] & MD1L3) ) ) ) # ( !N1_irf_reg[2][1] & ( !BD1_break_readreg[5] & ( (!MD1L3 & ((LD1_MonDReg[5]))) # (MD1L3 & (PD1_sr[7])) ) ) );


--ND1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X9_Y2_N32
--register power-up is low

ND1_jdo[7] = DFFEAS(ND1L19, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X37_Y5_N24
LD1L119 = ( XD1_q_a[4] & ( (!ND1_take_action_ocimem_b & (((LD1_jtag_ram_rd_d1)) # (LD1L117))) # (ND1_take_action_ocimem_b & (((ND1_jdo[7])))) ) ) # ( !XD1_q_a[4] & ( (!ND1_take_action_ocimem_b & (LD1L117)) # (ND1_take_action_ocimem_b & ((ND1_jdo[7]))) ) );


--MD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X7_Y4_N48
MD1L4 = ( Q1_state[8] & ( H1_splitter_nodes_receive_1[3] & ( !N1_virtual_ir_scan_reg ) ) );


--ZD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X37_Y5_N8
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ZD2L4,  ,  , VCC);


--PD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at LABCELL_X7_Y2_N42
PD1L79 = ( BD1_break_readreg[28] & ( (!MD1L3 & (((LD1_MonDReg[28])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[30])))) ) ) # ( !BD1_break_readreg[28] & ( (!MD1L3 & (!N1_irf_reg[2][1] & (LD1_MonDReg[28]))) # (MD1L3 & (((PD1_sr[30])))) ) );


--LD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X17_Y5_N19
--register power-up is low

LD1_MonDReg[29] = DFFEAS(LD1L121, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--PD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X7_Y2_N45
PD1L80 = ( BD1_break_readreg[29] & ( (!MD1L3 & (((LD1_MonDReg[29])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[31])))) ) ) # ( !BD1_break_readreg[29] & ( (!MD1L3 & (!N1_irf_reg[2][1] & ((LD1_MonDReg[29])))) # (MD1L3 & (((PD1_sr[31])))) ) );


--PD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~33 at MLABCELL_X3_Y2_N15
PD1L46 = ( Q1_state[3] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & ((!N1_irf_reg[2][0]) # (!N1_irf_reg[2][1])))) ) );


--PD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at LABCELL_X27_Y5_N27
PD1L81 = ( LD1_MonDReg[30] & ( (!N1_irf_reg[2][1]) # (BD1_break_readreg[30]) ) ) # ( !LD1_MonDReg[30] & ( (BD1_break_readreg[30] & N1_irf_reg[2][1]) ) );


--PD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at MLABCELL_X3_Y2_N54
PD1L82 = ( Q1_state[3] & ( (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & !N1_irf_reg[2][0])) ) );


--PD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at MLABCELL_X8_Y2_N18
PD1L83 = ( PD1L81 & ( PD1_sr[32] & ( (((!PD1L46 & PD1_sr[31])) # (MD1L3)) # (PD1L82) ) ) ) # ( !PD1L81 & ( PD1_sr[32] & ( ((!PD1L46 & PD1_sr[31])) # (MD1L3) ) ) ) # ( PD1L81 & ( !PD1_sr[32] & ( (!MD1L3 & (((!PD1L46 & PD1_sr[31])) # (PD1L82))) ) ) ) # ( !PD1L81 & ( !PD1_sr[32] & ( (!PD1L46 & (PD1_sr[31] & !MD1L3)) ) ) );


--PD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X7_Y2_N24
PD1L84 = ( LD1_MonDReg[31] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[31])))) # (MD1L3 & (((PD1_sr[33])))) ) ) # ( !LD1_MonDReg[31] & ( (!MD1L3 & (N1_irf_reg[2][1] & ((BD1_break_readreg[31])))) # (MD1L3 & (((PD1_sr[33])))) ) );


--DD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X11_Y4_N40
--register power-up is low

DD1_resetlatch = DFFEAS(DD1L13, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X4_Y2_N57
PD1L85 = ( PD1L5 & ( MD1L3 & ( PD1_sr[34] ) ) ) # ( !PD1L5 & ( MD1L3 & ( PD1_sr[34] ) ) ) # ( PD1L5 & ( !MD1L3 & ( DD1_resetlatch ) ) );


--SC1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~23 at MLABCELL_X72_Y4_N54
SC1L470 = ( SC1_E_shift_rot_result[24] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[26]) ) ) # ( !SC1_E_shift_rot_result[24] & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[26]) ) );


--SC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~24 at MLABCELL_X72_Y4_N48
SC1L473 = ( SC1_E_shift_rot_result[27] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[29]) ) ) # ( !SC1_E_shift_rot_result[27] & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[29]) ) );


--SC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~25 at MLABCELL_X72_Y4_N15
SC1L472 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[26]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[28]));


--SC1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~26 at MLABCELL_X72_Y4_N36
SC1L471 = ( SC1_E_shift_rot_result[27] & ( (SC1_E_shift_rot_result[25]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[27] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[25]) ) );


--SC1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~27 at MLABCELL_X72_Y4_N21
SC1L468 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[22]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[24]));


--SC1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~28 at MLABCELL_X72_Y4_N57
SC1L469 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[23]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[25]));


--SC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~29 at MLABCELL_X72_Y4_N42
SC1L467 = ( SC1_E_shift_rot_result[23] & ( (SC1_E_shift_rot_result[21]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[23] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[21]) ) );


--SC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~30 at MLABCELL_X72_Y4_N45
SC1L466 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[20])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[22])));


--SC1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~31 at MLABCELL_X72_Y4_N12
SC1L474 = ( SC1_E_shift_rot_result[30] & ( (SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[28]) ) ) # ( !SC1_E_shift_rot_result[30] & ( (SC1_E_shift_rot_result[28] & !SC1_R_ctrl_shift_rot_right) ) );


--ZD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X30_Y5_N26
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[1] = DFFEAS(ZD1L5, GLOBAL(A1L123), !Z1L13,  ,  ,  ,  ,  ,  );


--ND1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X12_Y2_N20
--register power-up is low

ND1_jdo[22] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[22],  ,  , VCC);


--DB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X1_Y5_N34
--register power-up is low

DB1_jupdate = AMPP_FUNCTION(!A1L105, DB1L22, !N1_clr_reg, GND);


--VB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5 at LABCELL_X42_Y5_N24
VB1L26 = ( VB1_saved_grant[0] & ( SC1_d_writedata[22] ) );


--VB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34] at LABCELL_X50_Y5_N36
VB1_src_data[34] = ( VB1_saved_grant[1] ) # ( !VB1_saved_grant[1] & ( (VB1_saved_grant[0] & SC1_d_byteenable[2]) ) );


--PD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X7_Y2_N57
PD1L86 = ( BD1_break_readreg[21] & ( (!MD1L3 & (((LD1_MonDReg[21])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[23])))) ) ) # ( !BD1_break_readreg[21] & ( (!MD1L3 & (!N1_irf_reg[2][1] & (LD1_MonDReg[21]))) # (MD1L3 & (((PD1_sr[23])))) ) );


--PD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X7_Y2_N30
PD1L87 = ( BD1_break_readreg[18] & ( (!MD1L3 & (((LD1_MonDReg[18]) # (N1_irf_reg[2][1])))) # (MD1L3 & (PD1_sr[20])) ) ) # ( !BD1_break_readreg[18] & ( (!MD1L3 & (((!N1_irf_reg[2][1] & LD1_MonDReg[18])))) # (MD1L3 & (PD1_sr[20])) ) );


--VB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6 at LABCELL_X48_Y6_N18
VB1L27 = ( SC1_d_writedata[23] & ( VB1_saved_grant[0] ) );


--VB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7 at LABCELL_X48_Y6_N21
VB1L28 = ( SC1_d_writedata[24] & ( VB1_saved_grant[0] ) );


--VB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35] at LABCELL_X50_Y5_N18
VB1_src_data[35] = ( VB1_saved_grant[0] & ( (SC1_d_byteenable[3]) # (VB1_saved_grant[1]) ) ) # ( !VB1_saved_grant[0] & ( VB1_saved_grant[1] ) );


--VB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8 at LABCELL_X50_Y5_N9
VB1L29 = ( SC1_d_writedata[25] & ( VB1_saved_grant[0] ) );


--VB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9 at LABCELL_X48_Y6_N24
VB1L30 = (VB1_saved_grant[0] & SC1_d_writedata[26]);


--VB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10 at MLABCELL_X39_Y5_N51
VB1L31 = ( SC1_d_writedata[4] & ( VB1_saved_grant[0] ) );


--ND1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X6_Y2_N14
--register power-up is low

ND1_jdo[14] = DFFEAS(ND1L29, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11 at MLABCELL_X39_Y5_N39
VB1L32 = ( VB1_saved_grant[0] & ( SC1_d_writedata[11] ) );


--VB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33] at LABCELL_X50_Y5_N15
VB1_src_data[33] = ( VB1_saved_grant[0] & ( (VB1_saved_grant[1]) # (SC1_d_byteenable[1]) ) ) # ( !VB1_saved_grant[0] & ( VB1_saved_grant[1] ) );


--ND1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X4_Y2_N41
--register power-up is low

ND1_jdo[15] = DFFEAS(ND1L31, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X37_Y5_N27
LD1L120 = ( XD1_q_a[12] & ( (!ND1_take_action_ocimem_b & (((LD1_jtag_ram_rd_d1)) # (LD1L117))) # (ND1_take_action_ocimem_b & (((ND1_jdo[15])))) ) ) # ( !XD1_q_a[12] & ( (!ND1_take_action_ocimem_b & (LD1L117)) # (ND1_take_action_ocimem_b & ((ND1_jdo[15]))) ) );


--VB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12 at LABCELL_X42_Y5_N9
VB1L33 = ( SC1_d_writedata[12] & ( VB1_saved_grant[0] ) );


--VB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13 at LABCELL_X42_Y5_N3
VB1L34 = ( SC1_d_writedata[13] & ( VB1_saved_grant[0] ) );


--VB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14 at LABCELL_X42_Y5_N15
VB1L35 = ( VB1_saved_grant[0] & ( SC1_d_writedata[14] ) );


--LD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6 at LABCELL_X16_Y5_N3
LD1L81 = ( LD1_jtag_rd_d1 & ( (!ND1L68) # (ND1_jdo[35]) ) ) # ( !LD1_jtag_rd_d1 & ( (ND1_jdo[35] & ND1L68) ) );


--VB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15 at MLABCELL_X39_Y5_N12
VB1L36 = ( SC1_d_writedata[15] & ( VB1_saved_grant[0] ) );


--VB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16 at MLABCELL_X47_Y5_N3
VB1L37 = ( VB1_saved_grant[0] & ( SC1_d_writedata[16] ) );


--ND1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X9_Y2_N41
--register power-up is low

ND1_jdo[8] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[8],  ,  , VCC);


--VB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17 at MLABCELL_X39_Y5_N48
VB1L38 = ( SC1_d_writedata[5] & ( VB1_saved_grant[0] ) );


--ND1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X27_Y5_N32
--register power-up is low

ND1_jdo[9] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[9],  ,  , VCC);


--VB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18 at LABCELL_X40_Y5_N42
VB1L39 = ( SC1_d_writedata[6] & ( VB1_saved_grant[0] ) );


--VC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X48_Y6_N8
--register power-up is low

VC1_writedata[27] = DFFEAS(VB1L49, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at LABCELL_X48_Y6_N9
LD1L185 = ( LD1_MonDReg[27] & ( (LD1_jtag_ram_access) # (VC1_writedata[27]) ) ) # ( !LD1_MonDReg[27] & ( (VC1_writedata[27] & !LD1_jtag_ram_access) ) );


--VC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X47_Y5_N19
--register power-up is low

VC1_writedata[28] = DFFEAS(VB1L50, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at LABCELL_X37_Y5_N54
LD1L186 = (!LD1_jtag_ram_access & ((VC1_writedata[28]))) # (LD1_jtag_ram_access & (LD1_MonDReg[28]));


--VC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X39_Y5_N20
--register power-up is low

VC1_writedata[29] = DFFEAS(VB1L51, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at MLABCELL_X39_Y5_N24
LD1L187 = ( VC1_writedata[29] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[29]) ) ) # ( !VC1_writedata[29] & ( (LD1_jtag_ram_access & LD1_MonDReg[29]) ) );


--VC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X27_Y5_N38
--register power-up is low

VC1_writedata[30] = DFFEAS(VB1L52, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at LABCELL_X27_Y5_N39
LD1L188 = ( LD1_MonDReg[30] & ( (LD1_jtag_ram_access) # (VC1_writedata[30]) ) ) # ( !LD1_MonDReg[30] & ( (VC1_writedata[30] & !LD1_jtag_ram_access) ) );


--VC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X42_Y5_N40
--register power-up is low

VC1_writedata[31] = DFFEAS(VB1L53, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X37_Y5_N42
LD1L189 = ( LD1_MonDReg[31] & ( (LD1_jtag_ram_access) # (VC1_writedata[31]) ) ) # ( !LD1_MonDReg[31] & ( (VC1_writedata[31] & !LD1_jtag_ram_access) ) );


--ND1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X12_Y2_N32
--register power-up is low

ND1_jdo[11] = DFFEAS(ND1L24, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7 at LABCELL_X48_Y5_N0
LD1L68 = ( XD1_q_a[8] & ( LD1L43Q & ( (!ND1_take_action_ocimem_b & (LD1_jtag_ram_rd_d1)) # (ND1_take_action_ocimem_b & ((ND1_jdo[11]))) ) ) ) # ( !XD1_q_a[8] & ( LD1L43Q & ( (ND1_take_action_ocimem_b & ND1_jdo[11]) ) ) ) # ( XD1_q_a[8] & ( !LD1L43Q & ( (!ND1_take_action_ocimem_b & (((LD1_MonAReg[2])) # (LD1_jtag_ram_rd_d1))) # (ND1_take_action_ocimem_b & (((ND1_jdo[11])))) ) ) ) # ( !XD1_q_a[8] & ( !LD1L43Q & ( (!ND1_take_action_ocimem_b & (!LD1_jtag_ram_rd_d1 & (LD1_MonAReg[2]))) # (ND1_take_action_ocimem_b & (((ND1_jdo[11])))) ) ) );


--VB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19 at LABCELL_X48_Y5_N6
VB1L40 = ( SC1_d_writedata[8] & ( VB1_saved_grant[0] ) );


--ND1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X27_Y5_N59
--register power-up is low

ND1_jdo[10] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[10],  ,  , VCC);


--VB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20 at LABCELL_X50_Y6_N12
VB1L41 = ( VB1_saved_grant[0] & ( SC1_d_writedata[7] ) );


--ND1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X27_Y5_N17
--register power-up is low

ND1_jdo[12] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[12],  ,  , VCC);


--VB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21 at MLABCELL_X39_Y5_N9
VB1L42 = ( VB1_saved_grant[0] & ( SC1_d_writedata[9] ) );


--ND1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X6_Y2_N35
--register power-up is low

ND1_jdo[13] = DFFEAS(ND1L27, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22 at LABCELL_X42_Y5_N42
VB1L43 = ( VB1_saved_grant[0] & ( SC1_d_writedata[10] ) );


--VB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23 at MLABCELL_X47_Y5_N42
VB1L44 = ( SC1_d_writedata[17] & ( VB1_saved_grant[0] ) );


--VB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24 at LABCELL_X50_Y5_N54
VB1L45 = ( SC1_d_writedata[19] & ( VB1_saved_grant[0] ) );


--VB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25 at LABCELL_X50_Y5_N27
VB1L46 = ( VB1_saved_grant[0] & ( SC1_d_writedata[18] ) );


--VB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26 at LABCELL_X48_Y6_N27
VB1L47 = ( SC1_d_writedata[20] & ( VB1_saved_grant[0] ) );


--VB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27 at MLABCELL_X47_Y5_N39
VB1L48 = ( VB1_saved_grant[0] & ( SC1_d_writedata[21] ) );


--DB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at MLABCELL_X3_Y4_N15
DB1L83 = AMPP_FUNCTION(!Q1_state[4], !N1_irf_reg[1][0], !DB1L77, !DB1_count[9], !DB1_td_shift[7], !DB1_rdata[4]);


--key2_d1 is key2_d1 at FF_X56_Y4_N41
--register power-up is low

key2_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , A1L325,  ,  , VCC);


--key3_d1 is key3_d1 at FF_X56_Y4_N32
--register power-up is low

key3_d1 = DFFEAS(A1L315, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--DB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at MLABCELL_X3_Y4_N30
DB1L84 = AMPP_FUNCTION(!DB1_rdata[5], !Q1_state[4], !DB1_count[9], !DB1_td_shift[8], !DB1L77);


--DB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at MLABCELL_X3_Y4_N39
DB1L85 = AMPP_FUNCTION(!DB1_td_shift[9], !DB1_count[9], !DB1_rdata[6]);


--PD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X12_Y2_N57
PD1L88 = ( N1_irf_reg[2][1] & ( BD1_break_readreg[6] ) ) # ( !N1_irf_reg[2][1] & ( LD1_MonDReg[6] ) );


--PD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X9_Y2_N42
PD1L89 = ( MD1_virtual_state_cdr & ( PD1L88 & ( (!MD1L3 & ((!N1_irf_reg[2][0]))) # (MD1L3 & (PD1_sr[8])) ) ) ) # ( !MD1_virtual_state_cdr & ( PD1L88 & ( (!MD1L3 & (PD1_sr[7])) # (MD1L3 & ((PD1_sr[8]))) ) ) ) # ( MD1_virtual_state_cdr & ( !PD1L88 & ( (PD1_sr[8] & MD1L3) ) ) ) # ( !MD1_virtual_state_cdr & ( !PD1L88 & ( (!MD1L3 & (PD1_sr[7])) # (MD1L3 & ((PD1_sr[8]))) ) ) );


--DD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X11_Y4_N39
DD1L13 = ( DD1_resetlatch & ( ND1_jdo[24] & ( !ND1_take_action_ocimem_a ) ) ) # ( !DD1_resetlatch & ( ND1_jdo[24] & ( (RD1_dreg[0] & !ND1_take_action_ocimem_a) ) ) ) # ( DD1_resetlatch & ( !ND1_jdo[24] ) ) # ( !DD1_resetlatch & ( !ND1_jdo[24] & ( (RD1_dreg[0] & !ND1_take_action_ocimem_a) ) ) );


--DB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X1_Y5_N27
DB1L22 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !Q1_state[8], !N1_irf_reg[1][0], !DB1L23Q);


--PD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X7_Y2_N36
PD1L90 = ( PD1_sr[24] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[22])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[22])))) # (MD1L3) ) ) # ( !PD1_sr[24] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[22])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[22]))))) ) );


--PD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X7_Y2_N27
PD1L91 = ( PD1_sr[17] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[15])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[15])))) # (MD1L3) ) ) # ( !PD1_sr[17] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[15])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[15]))))) ) );


--PD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X1_Y2_N17
--register power-up is low

PD1_sr[15] = DFFEAS(PD1L96, A1L105,  ,  ,  ,  ,  ,  ,  );


--VB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28 at LABCELL_X48_Y6_N6
VB1L49 = ( VB1_saved_grant[0] & ( SC1_d_writedata[27] ) );


--VB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29 at MLABCELL_X47_Y5_N18
VB1L50 = ( SC1_d_writedata[28] & ( VB1_saved_grant[0] ) );


--VB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30 at MLABCELL_X39_Y5_N18
VB1L51 = ( SC1_d_writedata[29] & ( VB1_saved_grant[0] ) );


--VB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31 at LABCELL_X27_Y5_N36
VB1L52 = ( VB1_saved_grant[0] & ( SC1_d_writedata[30] ) );


--VB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32 at LABCELL_X42_Y5_N39
VB1L53 = ( SC1_d_writedata[31] & ( VB1_saved_grant[0] ) );


--PD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X7_Y2_N39
PD1L92 = ( BD1_break_readreg[23] & ( (!MD1L3 & (((LD1_MonDReg[23])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[25])))) ) ) # ( !BD1_break_readreg[23] & ( (!MD1L3 & (!N1_irf_reg[2][1] & (LD1_MonDReg[23]))) # (MD1L3 & (((PD1_sr[25])))) ) );


--PD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X9_Y2_N3
PD1L93 = ( BD1_break_readreg[7] & ( (!MD1L3 & (((LD1L65Q)) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[9])))) ) ) # ( !BD1_break_readreg[7] & ( (!MD1L3 & (!N1_irf_reg[2][1] & ((LD1L65Q)))) # (MD1L3 & (((PD1_sr[9])))) ) );


--PD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X1_Y2_N39
PD1L94 = ( PD1_sr[15] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[13]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[13]))) # (MD1L3) ) ) # ( !PD1_sr[15] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[13]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[13])))) ) );


--PD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X3_Y2_N22
--register power-up is low

PD1_DRsize.010 = DFFEAS(PD1L47, A1L105,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X4_Y2_N33
PD1L95 = ( N1_irf_reg[2][1] & ( N1_irf_reg[2][0] & ( (PD1_sr[15] & !MD1_virtual_state_cdr) ) ) ) # ( !N1_irf_reg[2][1] & ( N1_irf_reg[2][0] & ( (PD1_sr[15] & !MD1_virtual_state_cdr) ) ) ) # ( N1_irf_reg[2][1] & ( !N1_irf_reg[2][0] & ( (!MD1_virtual_state_cdr & (PD1_sr[15])) # (MD1_virtual_state_cdr & ((BD1_break_readreg[14]))) ) ) ) # ( !N1_irf_reg[2][1] & ( !N1_irf_reg[2][0] & ( (!MD1_virtual_state_cdr & ((PD1_sr[15]))) # (MD1_virtual_state_cdr & (LD1_MonDReg[14])) ) ) );


--PD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y2_N15
PD1L96 = ( PD1L95 & ( PD1_sr[16] & ( (!PD1_DRsize.010) # ((!MD1L3) # (A1L106)) ) ) ) # ( !PD1L95 & ( PD1_sr[16] & ( (MD1L3 & ((!PD1_DRsize.010) # (A1L106))) ) ) ) # ( PD1L95 & ( !PD1_sr[16] & ( (!MD1L3) # ((PD1_DRsize.010 & A1L106)) ) ) ) # ( !PD1L95 & ( !PD1_sr[16] & ( (PD1_DRsize.010 & (MD1L3 & A1L106)) ) ) );


--PD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X1_Y2_N36
PD1L97 = ( PD1_sr[10] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[8])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[8])))) # (MD1L3) ) ) # ( !PD1_sr[10] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[8])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[8]))))) ) );


--PD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X9_Y2_N0
PD1L98 = ( BD1_break_readreg[10] & ( (!MD1L3 & (((LD1_MonDReg[10])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[12])))) ) ) # ( !BD1_break_readreg[10] & ( (!MD1L3 & (!N1_irf_reg[2][1] & (LD1_MonDReg[10]))) # (MD1L3 & (((PD1_sr[12])))) ) );


--PD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X1_Y2_N24
PD1L99 = ( PD1_sr[11] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[9]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[9]))) # (MD1L3) ) ) # ( !PD1_sr[11] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[9]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[9])))) ) );


--PD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X1_Y2_N3
PD1L100 = ( PD1_sr[13] & ( LD1_MonDReg[11] & ( (!N1_irf_reg[2][1]) # ((BD1_break_readreg[11]) # (MD1L3)) ) ) ) # ( !PD1_sr[13] & ( LD1_MonDReg[11] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # (BD1_break_readreg[11]))) ) ) ) # ( PD1_sr[13] & ( !LD1_MonDReg[11] & ( ((N1_irf_reg[2][1] & BD1_break_readreg[11])) # (MD1L3) ) ) ) # ( !PD1_sr[13] & ( !LD1_MonDReg[11] & ( (N1_irf_reg[2][1] & (!MD1L3 & BD1_break_readreg[11])) ) ) );


--PD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X1_Y2_N27
PD1L101 = ( BD1_break_readreg[12] & ( (!MD1L3 & (((LD1_MonDReg[12])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[14])))) ) ) # ( !BD1_break_readreg[12] & ( (!MD1L3 & (!N1_irf_reg[2][1] & (LD1_MonDReg[12]))) # (MD1L3 & (((PD1_sr[14])))) ) );


--PD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~55 at MLABCELL_X3_Y2_N21
PD1L47 = ( N1_irf_reg[2][0] & ( N1_irf_reg[2][1] ) );


--AB1L492 is nios_system:u0|servo_controller:servo_controller_0|angleCount[30]~159 at LABCELL_X46_Y7_N30
AB1L492 = ( AB1L418 & ( !AB1_maxAngleCount[30] ) ) # ( !AB1L418 & ( !AB1_minAngleCount[30] ) );


--AB1L487 is nios_system:u0|servo_controller:servo_controller_0|angleCount[29]~160 at MLABCELL_X47_Y7_N12
AB1L487 = ( AB1_maxAngleCount[29] & ( (!AB1_minAngleCount[29] & !AB1L418) ) ) # ( !AB1_maxAngleCount[29] & ( (!AB1_minAngleCount[29]) # (AB1L418) ) );


--AB1L482 is nios_system:u0|servo_controller:servo_controller_0|angleCount[28]~161 at LABCELL_X45_Y8_N36
AB1L482 = ( AB1L418 & ( !AB1_maxAngleCount[28] ) ) # ( !AB1L418 & ( !AB1_minAngleCount[28] ) );


--AB1L477 is nios_system:u0|servo_controller:servo_controller_0|angleCount[27]~162 at LABCELL_X45_Y8_N54
AB1L477 = ( AB1L418 & ( !AB1_maxAngleCount[27] ) ) # ( !AB1L418 & ( !AB1_minAngleCount[27] ) );


--PD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at MLABCELL_X3_Y2_N36
PD1L102 = ( RD2_dreg[0] & ( (!MD1_virtual_state_cdr & (((PD1_sr[35])))) # (MD1_virtual_state_cdr & ((!N1_irf_reg[2][1] & ((!N1_irf_reg[2][0]))) # (N1_irf_reg[2][1] & (PD1_sr[35] & N1_irf_reg[2][0])))) ) ) # ( !RD2_dreg[0] & ( (PD1_sr[35] & ((!MD1_virtual_state_cdr) # ((N1_irf_reg[2][1] & N1_irf_reg[2][0])))) ) );


--AB1L658 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~30 at LABCELL_X51_Y9_N30
AB1L658 = ( AB1_currCount[16] & ( (AB1L427 & (!AB1_currCount[15] & AB1L431)) ) ) # ( !AB1_currCount[16] & ( ((AB1L427 & !AB1_currCount[15])) # (AB1L431) ) );


--AB1L659 is nios_system:u0|servo_controller:servo_controller_0|LessThan3~31 at LABCELL_X51_Y9_N45
AB1L659 = ( AB1L435 & ( (!AB1L439 & (!AB1L516Q & !AB1_currCount[18])) # (AB1L439 & ((!AB1L516Q) # (!AB1_currCount[18]))) ) ) # ( !AB1L435 & ( (AB1L439 & !AB1_currCount[18]) ) );


--AB1L575 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~27 at MLABCELL_X47_Y8_N3
AB1L575 = ( AB1L383 & ( AB1_maxAngleCount[5] & ( (!AB1L379 & (AB1_maxAngleCount[4] & (!AB1L387 $ (AB1_maxAngleCount[6])))) # (AB1L379 & (!AB1_maxAngleCount[4] & (!AB1L387 $ (AB1_maxAngleCount[6])))) ) ) ) # ( !AB1L383 & ( !AB1_maxAngleCount[5] & ( (!AB1L379 & (AB1_maxAngleCount[4] & (!AB1L387 $ (AB1_maxAngleCount[6])))) # (AB1L379 & (!AB1_maxAngleCount[4] & (!AB1L387 $ (AB1_maxAngleCount[6])))) ) ) );


--AB1L576 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~28 at LABCELL_X51_Y8_N18
AB1L576 = (!AB1L367 & ((!AB1_maxAngleCount[1]) # ((!AB1L363 & !AB1_maxAngleCount[0])))) # (AB1L367 & (!AB1L363 & (!AB1_maxAngleCount[0] & !AB1_maxAngleCount[1])));


--AB1L577 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~29 at LABCELL_X45_Y7_N12
AB1L577 = ( AB1L431 & ( (!AB1L689Q & (!AB1_maxAngleCount[15] & !AB1L427)) ) ) # ( !AB1L431 & ( (!AB1L689Q) # ((!AB1_maxAngleCount[15] & !AB1L427)) ) );


--AB1L578 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~30 at LABCELL_X45_Y7_N6
AB1L578 = ( AB1_maxAngleCount[17] & ( (!AB1L435 & ((!AB1L439) # (AB1_maxAngleCount[18]))) # (AB1L435 & (!AB1L439 & AB1_maxAngleCount[18])) ) ) # ( !AB1_maxAngleCount[17] & ( (!AB1L439 & AB1_maxAngleCount[18]) ) );


--AB1L579 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~31 at LABCELL_X46_Y8_N36
AB1L579 = ( AB1L459 & ( (!AB1L455 & (AB1L698Q & AB1_maxAngleCount[22])) ) ) # ( !AB1L459 & ( ((!AB1L455 & AB1_maxAngleCount[22])) # (AB1L698Q) ) );


--AB1L580 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~32 at LABCELL_X46_Y8_N39
AB1L580 = ( AB1_maxAngleCount[25] & ( (!AB1L467) # ((!AB1L463 & AB1_maxAngleCount[24])) ) ) # ( !AB1_maxAngleCount[25] & ( (!AB1L463 & (AB1_maxAngleCount[24] & !AB1L467)) ) );


--AB1L615 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~27 at LABCELL_X50_Y8_N0
AB1L615 = ( AB1_minAngleCount[5] & ( AB1L379 & ( (AB1L383 & (AB1_minAngleCount[4] & (!AB1_minAngleCount[6] $ (!AB1L387)))) ) ) ) # ( !AB1_minAngleCount[5] & ( AB1L379 & ( (!AB1L383 & (AB1_minAngleCount[4] & (!AB1_minAngleCount[6] $ (!AB1L387)))) ) ) ) # ( AB1_minAngleCount[5] & ( !AB1L379 & ( (AB1L383 & (!AB1_minAngleCount[4] & (!AB1_minAngleCount[6] $ (!AB1L387)))) ) ) ) # ( !AB1_minAngleCount[5] & ( !AB1L379 & ( (!AB1L383 & (!AB1_minAngleCount[4] & (!AB1_minAngleCount[6] $ (!AB1L387)))) ) ) );


--AB1L616 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~28 at LABCELL_X51_Y8_N21
AB1L616 = ( AB1_minAngleCount[1] & ( ((AB1L363 & AB1L709Q)) # (AB1L367) ) ) # ( !AB1_minAngleCount[1] & ( (AB1L363 & (AB1L367 & AB1L709Q)) ) );


--AB1L617 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~29 at LABCELL_X45_Y7_N3
AB1L617 = ( AB1L431 & ( (!AB1_minAngleCount[16]) # ((AB1L427 & AB1_minAngleCount[15])) ) ) # ( !AB1L431 & ( (AB1L427 & (AB1_minAngleCount[15] & !AB1_minAngleCount[16])) ) );


--AB1L618 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~30 at LABCELL_X45_Y7_N15
AB1L618 = ( AB1L439 & ( (!AB1_minAngleCount[18]) # ((!AB1_minAngleCount[17] & AB1L435)) ) ) # ( !AB1L439 & ( (!AB1_minAngleCount[17] & (!AB1_minAngleCount[18] & AB1L435)) ) );


--AB1L619 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~31 at LABCELL_X46_Y8_N54
AB1L619 = ( AB1L459 & ( (!AB1_minAngleCount[23]) # ((AB1L455 & !AB1L746Q)) ) ) # ( !AB1L459 & ( (!AB1_minAngleCount[23] & (AB1L455 & !AB1L746Q)) ) );


--AB1L620 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~32 at LABCELL_X46_Y8_N57
AB1L620 = ( AB1_minAngleCount[24] & ( (!AB1_minAngleCount[25] & AB1L467) ) ) # ( !AB1_minAngleCount[24] & ( (!AB1L463 & (!AB1_minAngleCount[25] & AB1L467)) # (AB1L463 & ((!AB1_minAngleCount[25]) # (AB1L467))) ) );


--AB1L581 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~33 at LABCELL_X50_Y9_N36
AB1L581 = ( AB1L395 & ( AB1_maxAngleCount[8] & ( (!AB1_maxAngleCount[11] & (!AB1L407 & (!AB1L403 $ (!AB1_maxAngleCount[10])))) # (AB1_maxAngleCount[11] & (AB1L407 & (!AB1L403 $ (!AB1_maxAngleCount[10])))) ) ) ) # ( !AB1L395 & ( !AB1_maxAngleCount[8] & ( (!AB1_maxAngleCount[11] & (!AB1L407 & (!AB1L403 $ (!AB1_maxAngleCount[10])))) # (AB1_maxAngleCount[11] & (AB1L407 & (!AB1L403 $ (!AB1_maxAngleCount[10])))) ) ) );


--AB1L582 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~34 at MLABCELL_X47_Y9_N9
AB1L582 = ( AB1_maxAngleCount[12] & ( (AB1L411 & (!AB1_maxAngleCount[13] $ (AB1L415))) ) ) # ( !AB1_maxAngleCount[12] & ( (!AB1L411 & (!AB1_maxAngleCount[13] $ (AB1L415))) ) );


--AB1L583 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~35 at LABCELL_X50_Y9_N33
AB1L583 = ( AB1L407 & ( AB1_maxAngleCount[8] & ( (AB1_maxAngleCount[11] & (!AB1_maxAngleCount[10] $ (!AB1L403))) ) ) ) # ( !AB1L407 & ( AB1_maxAngleCount[8] & ( (!AB1_maxAngleCount[11] & (!AB1_maxAngleCount[10] $ (!AB1L403))) ) ) ) # ( AB1L407 & ( !AB1_maxAngleCount[8] & ( (!AB1_maxAngleCount[9] & (AB1_maxAngleCount[11] & (!AB1_maxAngleCount[10] $ (!AB1L403)))) ) ) ) # ( !AB1L407 & ( !AB1_maxAngleCount[8] & ( (!AB1_maxAngleCount[9] & (!AB1_maxAngleCount[11] & (!AB1_maxAngleCount[10] $ (!AB1L403)))) ) ) );


--AB1L584 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~36 at LABCELL_X45_Y7_N24
AB1L584 = ( AB1L435 & ( AB1_maxAngleCount[15] & ( (AB1_maxAngleCount[17] & (!AB1L427 & (!AB1L439 $ (AB1_maxAngleCount[18])))) ) ) ) # ( !AB1L435 & ( AB1_maxAngleCount[15] & ( (!AB1_maxAngleCount[17] & (!AB1L427 & (!AB1L439 $ (AB1_maxAngleCount[18])))) ) ) ) # ( AB1L435 & ( !AB1_maxAngleCount[15] & ( (AB1_maxAngleCount[17] & (AB1L427 & (!AB1L439 $ (AB1_maxAngleCount[18])))) ) ) ) # ( !AB1L435 & ( !AB1_maxAngleCount[15] & ( (!AB1_maxAngleCount[17] & (AB1L427 & (!AB1L439 $ (AB1_maxAngleCount[18])))) ) ) );


--AB1L585 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~37 at LABCELL_X43_Y7_N33
AB1L585 = ( AB1_maxAngleCount[20] & ( (AB1L447 & (!AB1L443 $ (AB1_maxAngleCount[19]))) ) ) # ( !AB1_maxAngleCount[20] & ( (!AB1L447 & (!AB1L443 $ (AB1_maxAngleCount[19]))) ) );


--AB1L586 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~38 at LABCELL_X46_Y8_N15
AB1L586 = ( AB1_maxAngleCount[22] & ( AB1L463 & ( (AB1L455 & (AB1_maxAngleCount[24] & (!AB1_maxAngleCount[25] $ (AB1L467)))) ) ) ) # ( !AB1_maxAngleCount[22] & ( AB1L463 & ( (!AB1L455 & (AB1_maxAngleCount[24] & (!AB1_maxAngleCount[25] $ (AB1L467)))) ) ) ) # ( AB1_maxAngleCount[22] & ( !AB1L463 & ( (AB1L455 & (!AB1_maxAngleCount[24] & (!AB1_maxAngleCount[25] $ (AB1L467)))) ) ) ) # ( !AB1_maxAngleCount[22] & ( !AB1L463 & ( (!AB1L455 & (!AB1_maxAngleCount[24] & (!AB1_maxAngleCount[25] $ (AB1L467)))) ) ) );


--AB1L587 is nios_system:u0|servo_controller:servo_controller_0|LessThan1~39 at LABCELL_X45_Y8_N45
AB1L587 = ( AB1L475 & ( (AB1_maxAngleCount[27] & (!AB1L471 $ (AB1_maxAngleCount[26]))) ) ) # ( !AB1L475 & ( (!AB1_maxAngleCount[27] & (!AB1L471 $ (AB1_maxAngleCount[26]))) ) );


--AB1L621 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~33 at LABCELL_X48_Y9_N0
AB1L621 = ( AB1_minAngleCount[8] & ( AB1_minAngleCount[11] & ( (!AB1L395 & (AB1L407 & (!AB1L728Q $ (AB1L403)))) ) ) ) # ( !AB1_minAngleCount[8] & ( AB1_minAngleCount[11] & ( (AB1L395 & (AB1L407 & (!AB1L728Q $ (AB1L403)))) ) ) ) # ( AB1_minAngleCount[8] & ( !AB1_minAngleCount[11] & ( (!AB1L395 & (!AB1L407 & (!AB1L728Q $ (AB1L403)))) ) ) ) # ( !AB1_minAngleCount[8] & ( !AB1_minAngleCount[11] & ( (AB1L395 & (!AB1L407 & (!AB1L728Q $ (AB1L403)))) ) ) );


--AB1L622 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~34 at MLABCELL_X47_Y9_N51
AB1L622 = ( AB1L732Q & ( (AB1L415 & (!AB1_minAngleCount[12] $ (AB1L411))) ) ) # ( !AB1L732Q & ( (!AB1L415 & (!AB1_minAngleCount[12] $ (AB1L411))) ) );


--AB1L623 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~35 at LABCELL_X48_Y9_N6
AB1L623 = ( AB1_minAngleCount[9] & ( AB1L728Q & ( (AB1L403 & (!AB1_minAngleCount[11] $ (AB1L407))) ) ) ) # ( !AB1_minAngleCount[9] & ( AB1L728Q & ( (AB1_minAngleCount[8] & (AB1L403 & (!AB1_minAngleCount[11] $ (AB1L407)))) ) ) ) # ( AB1_minAngleCount[9] & ( !AB1L728Q & ( (!AB1L403 & (!AB1_minAngleCount[11] $ (AB1L407))) ) ) ) # ( !AB1_minAngleCount[9] & ( !AB1L728Q & ( (AB1_minAngleCount[8] & (!AB1L403 & (!AB1_minAngleCount[11] $ (AB1L407)))) ) ) );


--AB1L624 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~36 at LABCELL_X45_Y7_N18
AB1L624 = ( AB1L427 & ( AB1_minAngleCount[17] & ( (AB1L435 & (!AB1_minAngleCount[15] & (!AB1_minAngleCount[18] $ (AB1L439)))) ) ) ) # ( !AB1L427 & ( AB1_minAngleCount[17] & ( (AB1L435 & (AB1_minAngleCount[15] & (!AB1_minAngleCount[18] $ (AB1L439)))) ) ) ) # ( AB1L427 & ( !AB1_minAngleCount[17] & ( (!AB1L435 & (!AB1_minAngleCount[15] & (!AB1_minAngleCount[18] $ (AB1L439)))) ) ) ) # ( !AB1L427 & ( !AB1_minAngleCount[17] & ( (!AB1L435 & (AB1_minAngleCount[15] & (!AB1_minAngleCount[18] $ (AB1L439)))) ) ) );


--AB1L625 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~37 at MLABCELL_X47_Y6_N33
AB1L625 = ( AB1L742Q & ( (AB1L447 & (!AB1L443 $ (AB1_minAngleCount[19]))) ) ) # ( !AB1L742Q & ( (!AB1L447 & (!AB1L443 $ (AB1_minAngleCount[19]))) ) );


--AB1L626 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~38 at LABCELL_X46_Y8_N18
AB1L626 = ( AB1_minAngleCount[25] & ( AB1L463 & ( (AB1L467 & (AB1_minAngleCount[24] & (!AB1L455 $ (AB1L746Q)))) ) ) ) # ( !AB1_minAngleCount[25] & ( AB1L463 & ( (!AB1L467 & (AB1_minAngleCount[24] & (!AB1L455 $ (AB1L746Q)))) ) ) ) # ( AB1_minAngleCount[25] & ( !AB1L463 & ( (AB1L467 & (!AB1_minAngleCount[24] & (!AB1L455 $ (AB1L746Q)))) ) ) ) # ( !AB1_minAngleCount[25] & ( !AB1L463 & ( (!AB1L467 & (!AB1_minAngleCount[24] & (!AB1L455 $ (AB1L746Q)))) ) ) );


--AB1L627 is nios_system:u0|servo_controller:servo_controller_0|LessThan2~39 at LABCELL_X45_Y8_N51
AB1L627 = ( AB1L475 & ( (AB1_minAngleCount[27] & (!AB1L471 $ (AB1_minAngleCount[26]))) ) ) # ( !AB1L475 & ( (!AB1_minAngleCount[27] & (!AB1L471 $ (AB1_minAngleCount[26]))) ) );


--SC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at LABCELL_X66_Y6_N54
SC1L217 = ( SC1_D_iw[14] & ( SC1_D_iw[15] & ( (SC1_D_iw[16] & (!SC1_D_iw[12] & (SC1_D_iw[13] & SC1_D_iw[11]))) ) ) ) # ( SC1_D_iw[14] & ( !SC1_D_iw[15] & ( (SC1_D_iw[16] & (!SC1_D_iw[12] & SC1_D_iw[13])) ) ) ) # ( !SC1_D_iw[14] & ( !SC1_D_iw[15] & ( (SC1_D_iw[16] & (SC1_D_iw[13] & ((!SC1_D_iw[12]) # (SC1_D_iw[11])))) ) ) );


--SC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at MLABCELL_X65_Y6_N54
SC1L205 = ( !SC1L274Q & ( (SC1_D_iw[4] & (!SC1_D_iw[0] & (!SC1_D_iw[2] $ (SC1L271Q)))) ) );


--SC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X66_Y6_N6
SC1L206 = ( !SC1_D_iw[13] & ( !SC1_D_iw[12] & ( (!SC1_D_iw[11] & (!SC1_D_iw[15] $ (((!SC1_D_iw[14]))))) # (SC1_D_iw[11] & (SC1_D_iw[15] & (SC1_D_iw[16] & SC1_D_iw[14]))) ) ) );


--SC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X66_Y6_N30
SC1L244 = ( SC1_D_iw[15] & ( (SC1_D_iw[13] & (!SC1_D_iw[16] & (!SC1_D_iw[12] & SC1_D_iw[14]))) ) ) # ( !SC1_D_iw[15] & ( (SC1_D_iw[13] & (SC1_D_iw[16] & (!SC1_D_iw[12] & SC1_D_iw[14]))) ) );


--SC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X66_Y6_N57
SC1L245 = ( SC1_D_iw[15] & ( SC1_D_iw[14] & ( (SC1_D_iw[16] & (!SC1_D_iw[12] & (SC1_D_iw[11] & SC1_D_iw[13]))) ) ) ) # ( SC1_D_iw[15] & ( !SC1_D_iw[14] & ( (SC1_D_iw[16] & (!SC1_D_iw[12] & SC1_D_iw[13])) ) ) ) # ( !SC1_D_iw[15] & ( !SC1_D_iw[14] & ( (SC1_D_iw[16] & (SC1_D_iw[13] & ((!SC1_D_iw[12]) # (SC1_D_iw[11])))) ) ) );


--SC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at MLABCELL_X65_Y6_N57
SC1L233 = ( SC1_D_iw[2] & ( (SC1_D_iw[0] & (SC1L271Q & ((!SC1_D_iw[4]) # (!SC1L274Q)))) ) ) # ( !SC1_D_iw[2] & ( (!SC1_D_iw[4] & (SC1_D_iw[0] & SC1L271Q)) ) );


--SC1L778 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5 at LABCELL_X64_Y6_N36
SC1L778 = ( SC1_D_iw[4] & ( (!SC1L271Q & (!SC1L274Q & (SC1_D_iw[0] & SC1_D_iw[2]))) ) ) # ( !SC1_D_iw[4] & ( (!SC1L271Q & (SC1_D_iw[0] & SC1_D_iw[2])) ) );


--SC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at MLABCELL_X65_Y6_N24
SC1L218 = ( SC1L271Q & ( SC1_D_iw[4] & ( (SC1_D_iw[2] & (SC1_D_iw[0] & (SC1L274Q & !SC1_D_iw[5]))) ) ) ) # ( !SC1L271Q & ( SC1_D_iw[4] & ( (SC1_D_iw[2] & (SC1_D_iw[0] & (SC1L274Q & !SC1_D_iw[5]))) ) ) ) # ( SC1L271Q & ( !SC1_D_iw[4] & ( (!SC1_D_iw[2] & (!SC1_D_iw[0] & (!SC1L274Q & SC1_D_iw[5]))) ) ) ) # ( !SC1L271Q & ( !SC1_D_iw[4] & ( (!SC1_D_iw[2] & (SC1_D_iw[0] & SC1_D_iw[5])) ) ) );


--SC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at MLABCELL_X65_Y6_N18
SC1L219 = ( SC1L271Q & ( SC1_D_iw[4] & ( (!SC1_D_iw[2] & (!SC1_D_iw[0] & !SC1_D_iw[5])) ) ) ) # ( !SC1L271Q & ( SC1_D_iw[4] & ( (!SC1_D_iw[2] & (SC1_D_iw[0] & !SC1_D_iw[5])) ) ) ) # ( SC1L271Q & ( !SC1_D_iw[4] & ( (!SC1_D_iw[2] & (!SC1_D_iw[0] & (SC1L274Q & !SC1_D_iw[5]))) ) ) ) # ( !SC1L271Q & ( !SC1_D_iw[4] & ( (!SC1_D_iw[2] & (SC1_D_iw[0] & (SC1L274Q & !SC1_D_iw[5]))) ) ) );


--SC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at MLABCELL_X65_Y6_N12
SC1L220 = ( SC1L271Q & ( SC1_D_iw[4] & ( (SC1_D_iw[2] & (SC1L274Q & SC1_D_iw[5])) ) ) ) # ( !SC1L271Q & ( SC1_D_iw[4] & ( (SC1_D_iw[5] & ((!SC1_D_iw[2] & ((SC1L274Q) # (SC1_D_iw[0]))) # (SC1_D_iw[2] & (SC1_D_iw[0] & SC1L274Q)))) ) ) );


--SC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X64_Y5_N0
SC1L226 = ( SC1_D_iw[12] & ( !SC1_D_iw[15] & ( (SC1_D_iw[13] & (SC1_D_iw[16] & (SC1_D_iw[11] & !SC1_D_iw[14]))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1_D_iw[15] & ( (SC1_D_iw[13] & (SC1_D_iw[16] & ((!SC1_D_iw[11]) # (!SC1_D_iw[14])))) ) ) );


--SC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X66_Y6_N24
SC1L227 = ( SC1_D_iw[13] & ( SC1_D_iw[15] & ( (!SC1_D_iw[16] & ((!SC1_D_iw[12] & ((!SC1_D_iw[14]))) # (SC1_D_iw[12] & (SC1_D_iw[11])))) # (SC1_D_iw[16] & ((!SC1_D_iw[11] & (SC1_D_iw[14])) # (SC1_D_iw[11] & ((SC1_D_iw[12]))))) ) ) ) # ( !SC1_D_iw[13] & ( SC1_D_iw[15] & ( (!SC1_D_iw[16] & (SC1_D_iw[11] & ((!SC1_D_iw[12])))) # (SC1_D_iw[16] & ((!SC1_D_iw[14] & ((SC1_D_iw[12]))) # (SC1_D_iw[14] & (!SC1_D_iw[11] & !SC1_D_iw[12])))) ) ) ) # ( SC1_D_iw[13] & ( !SC1_D_iw[15] & ( (SC1_D_iw[11] & (SC1_D_iw[12] & ((!SC1_D_iw[16]) # (SC1_D_iw[14])))) ) ) ) # ( !SC1_D_iw[13] & ( !SC1_D_iw[15] & ( (!SC1_D_iw[16] & (!SC1_D_iw[11] & (!SC1_D_iw[14] $ (SC1_D_iw[12])))) # (SC1_D_iw[16] & (((SC1_D_iw[11] & !SC1_D_iw[14])) # (SC1_D_iw[12]))) ) ) );


--SC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X67_Y7_N12
SC1L228 = ( SC1_D_iw[14] & ( !SC1_D_iw[13] & ( (!SC1_D_iw[12] & (SC1_D_iw[15] & (SC1_D_iw[11] & !SC1_D_iw[16]))) # (SC1_D_iw[12] & (!SC1_D_iw[15] & ((SC1_D_iw[16])))) ) ) ) # ( !SC1_D_iw[14] & ( !SC1_D_iw[13] & ( (!SC1_D_iw[15] & (SC1_D_iw[16] & ((SC1_D_iw[11]) # (SC1_D_iw[12])))) ) ) );


--SC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X67_Y7_N36
SC1L229 = ( SC1_D_iw[14] & ( SC1_D_iw[11] & ( (SC1_D_iw[12] & (!SC1_D_iw[15] & (SC1_D_iw[13] & !SC1_D_iw[16]))) ) ) ) # ( !SC1_D_iw[14] & ( SC1_D_iw[11] & ( (!SC1_D_iw[12] & (SC1_D_iw[15] & !SC1_D_iw[16])) ) ) ) # ( SC1_D_iw[14] & ( !SC1_D_iw[11] & ( (SC1_D_iw[12] & (!SC1_D_iw[15] & (!SC1_D_iw[13] & !SC1_D_iw[16]))) ) ) ) # ( !SC1_D_iw[14] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[12] & (!SC1_D_iw[16] & (!SC1_D_iw[15] $ (SC1_D_iw[13])))) ) ) );


--SC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X67_Y7_N18
SC1L230 = ( SC1_D_iw[13] & ( SC1_D_iw[11] & ( (SC1_D_iw[12] & (SC1_D_iw[16] & (!SC1_D_iw[15] $ (!SC1_D_iw[14])))) ) ) ) # ( !SC1_D_iw[13] & ( SC1_D_iw[11] & ( (SC1_D_iw[12] & (SC1_D_iw[15] & (!SC1_D_iw[14] & SC1_D_iw[16]))) ) ) ) # ( SC1_D_iw[13] & ( !SC1_D_iw[11] & ( (!SC1_D_iw[12] & (SC1_D_iw[15] & (SC1_D_iw[14] & SC1_D_iw[16]))) ) ) ) # ( !SC1_D_iw[13] & ( !SC1_D_iw[11] & ( (SC1_D_iw[15] & (SC1_D_iw[16] & (!SC1_D_iw[12] $ (!SC1_D_iw[14])))) ) ) );


--SC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at MLABCELL_X65_Y6_N30
SC1L201 = ( SC1L271Q & ( SC1_D_iw[4] & ( (!SC1_D_iw[0] & (SC1L274Q & (!SC1_D_iw[2] $ (!SC1_D_iw[5])))) ) ) ) # ( !SC1L271Q & ( SC1_D_iw[4] & ( (!SC1_D_iw[2] & (!SC1_D_iw[0] & (SC1L274Q & !SC1_D_iw[5]))) ) ) ) # ( SC1L271Q & ( !SC1_D_iw[4] & ( (SC1_D_iw[2] & !SC1_D_iw[0]) ) ) ) # ( !SC1L271Q & ( !SC1_D_iw[4] & ( (!SC1_D_iw[2] & (!SC1_D_iw[0] & ((SC1_D_iw[5]) # (SC1L274Q)))) ) ) );


--SC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X63_Y5_N30
SC1L202 = ( SC1_D_iw[5] & ( SC1_D_iw[2] & ( (!SC1_D_iw[4] & (SC1L271Q & !SC1_D_iw[0])) ) ) ) # ( !SC1_D_iw[5] & ( SC1_D_iw[2] & ( (SC1L271Q & (!SC1_D_iw[0] & ((!SC1_D_iw[4]) # (SC1L274Q)))) ) ) ) # ( SC1_D_iw[5] & ( !SC1_D_iw[2] & ( (!SC1_D_iw[4] & (!SC1L271Q & !SC1_D_iw[0])) ) ) ) # ( !SC1_D_iw[5] & ( !SC1_D_iw[2] & ( (SC1L274Q & (!SC1L271Q & !SC1_D_iw[0])) ) ) );


--SC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2 at LABCELL_X64_Y5_N33
SC1L203 = ( SC1L202 & ( (!SC1L204) # (SC1L201) ) ) # ( !SC1L202 & ( (SC1L201 & SC1L204) ) );


--SC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X63_Y6_N39
SC1L207 = ( !SC1_D_iw[0] & ( SC1L274Q & ( (!SC1_D_iw[4] & (!SC1L271Q $ (SC1_D_iw[2]))) ) ) );


--SC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3 at LABCELL_X64_Y5_N54
SC1L204 = ( !SC1_D_iw[11] & ( SC1_D_iw[15] & ( (!SC1_D_iw[16] & (SC1_D_iw[14] & (!SC1_D_iw[13] & !SC1_D_iw[12]))) ) ) ) # ( !SC1_D_iw[11] & ( !SC1_D_iw[15] & ( (!SC1_D_iw[13] & (!SC1_D_iw[12] & ((SC1_D_iw[14]) # (SC1_D_iw[16])))) ) ) );


--SC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at MLABCELL_X65_Y6_N48
SC1L235 = ( SC1L271Q & ( SC1L234 ) ) # ( !SC1L271Q & ( SC1L234 ) ) # ( !SC1L271Q & ( !SC1L234 & ( (!SC1_D_iw[0] & (SC1_D_iw[2] & ((SC1L274Q) # (SC1_D_iw[4])))) ) ) );


--SC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X63_Y6_N33
SC1L236 = ( SC1_D_iw[2] & ( !SC1L271Q & ( (!SC1_D_iw[5] & (!SC1_D_iw[0] & ((SC1_D_iw[4]) # (SC1L274Q)))) ) ) );


--SC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X64_Y5_N42
SC1L249 = ( SC1_D_iw[11] & ( SC1_D_iw[15] & ( (!SC1_D_iw[13] & (SC1_D_iw[12] & ((!SC1_D_iw[16]) # (SC1_D_iw[14])))) ) ) ) # ( !SC1_D_iw[11] & ( SC1_D_iw[15] & ( (!SC1_D_iw[13] & (SC1_D_iw[12] & ((!SC1_D_iw[16]) # (SC1_D_iw[14])))) ) ) ) # ( SC1_D_iw[11] & ( !SC1_D_iw[15] & ( (!SC1_D_iw[16] & (!SC1_D_iw[13] & SC1_D_iw[12])) ) ) ) # ( !SC1_D_iw[11] & ( !SC1_D_iw[15] & ( (!SC1_D_iw[16] & (!SC1_D_iw[14] & (!SC1_D_iw[13] & SC1_D_iw[12]))) ) ) );


--SC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X64_Y5_N18
SC1L250 = ( SC1L579 & ( SC1L249 ) );


--SC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2 at LABCELL_X70_Y6_N6
SC1L251 = ( SC1_D_iw[11] & ( SC1_D_iw[12] & ( (SC1_D_iw[15] & (!SC1_D_iw[13] & !SC1_D_iw[16])) ) ) ) # ( !SC1_D_iw[11] & ( SC1_D_iw[12] & ( (!SC1_D_iw[14] & (SC1_D_iw[15] & (!SC1_D_iw[13] & !SC1_D_iw[16]))) ) ) );


--AB1L734 is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[14]~0 at MLABCELL_X47_Y9_N6
AB1L734 = ( !AB1_reg[0][14] );


--AB1L726 is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[9]~1 at LABCELL_X48_Y9_N21
AB1L726 = ( !AB1_reg[0][9] );


--AB1L724 is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[8]~2 at LABCELL_X50_Y9_N54
AB1L724 = !AB1_reg[0][8];


--AB1L716 is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[3]~3 at LABCELL_X50_Y9_N51
AB1L716 = !AB1_reg[0][3];


--AB1L713 is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[2]~4 at LABCELL_X51_Y8_N57
AB1L713 = ( !AB1_reg[0][2] );


--AB1L711 is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[1]~5 at LABCELL_X53_Y7_N36
AB1L711 = ( !AB1_reg[0][1] );


--AB1L708 is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[0]~6 at MLABCELL_X52_Y8_N15
AB1L708 = !AB1_reg[0][0];


--AB1L721 is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[6]~7 at MLABCELL_X52_Y8_N45
AB1L721 = ( !AB1_reg[0][6] );


--AB1L736 is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[15]~8 at LABCELL_X46_Y7_N51
AB1L736 = ( !AB1_reg[0][15] );


--Z1L11 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X42_Y7_N6
Z1L11 = ( !Z1_altera_reset_synchronizer_int_chain[3] );


--DB1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X1_Y4_N18
DB1L60 = AMPP_FUNCTION(!U1_t_dav);


--AB1L675 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[7]~1 at LABCELL_X46_Y8_N48
AB1L675 = ( !AB1_reg[1][7] );


--AB1L671 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[4]~2 at LABCELL_X53_Y8_N54
AB1L671 = ( !AB1_reg[1][4] );


--AB1L665 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[1]~3 at LABCELL_X53_Y7_N45
AB1L665 = ( !AB1_reg[1][1] );


--AB1L663 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[0]~4 at LABCELL_X53_Y7_N12
AB1L663 = ( !AB1_reg[1][0] );


--AB1L669 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[3]~5 at LABCELL_X51_Y8_N0
AB1L669 = !AB1_reg[1][3];


--AB1L667 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[2]~6 at LABCELL_X51_Y8_N54
AB1L667 = !AB1_reg[1][2];


--AB1L678 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[9]~7 at LABCELL_X50_Y9_N0
AB1L678 = !AB1_reg[1][9];


--AB1L680 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[10]~8 at LABCELL_X50_Y9_N57
AB1L680 = !AB1_reg[1][10];


--AB1L688 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[16]~9 at MLABCELL_X47_Y7_N45
AB1L688 = ( !AB1_reg[1][16] );


--AB1L686 is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[15]~10 at MLABCELL_X47_Y7_N21
AB1L686 = ( !AB1_reg[1][15] );


--AB1L760 is nios_system:u0|servo_controller:servo_controller_0|next_state.SW_LEFT~0 at LABCELL_X51_Y7_N42
AB1L760 = !AB1_current_state.INT_RIGHT;


--KC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X56_Y7_N27
KC2L7 = ( !KC2L3 );


--VB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0 at LABCELL_X56_Y7_N0
VB2L4 = ( !VB2L60 );


--KC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X55_Y7_N33
KC1L7 = ( !KC1L3 );


--VB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0 at LABCELL_X55_Y7_N6
VB1L3 = ( !VB1L55 );


--YB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2]~0 at LABCELL_X57_Y6_N48
YB3L3 = !SC1_W_alu_result[2];


--AD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at LABCELL_X40_Y5_N18
AD1L5 = ( !VC1_writedata[0] );


--AD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1 at LABCELL_X40_Y5_N21
AD1L9 = ( !VC1_writedata[2] );


--AD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2 at LABCELL_X40_Y5_N48
AD1L7 = !VC1_writedata[1];


--YB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X55_Y5_N9
YB1L23 = ( !MB1_b_full );


--DB1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at MLABCELL_X8_Y4_N33
DB1L40 = AMPP_FUNCTION(!DB1_read);


--DB1L107 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X4_Y4_N9
DB1L107 = AMPP_FUNCTION(!DB1_write);


--ZD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X37_Y5_N45
ZD2L4 = GND;


--AB1L466 is nios_system:u0|servo_controller:servo_controller_0|angleCount[25]~21 at LABCELL_X43_Y8_N6
AB1L466 = ( AB1_minAngleCount[25] & ( AB1L466 ) ) # ( !AB1_minAngleCount[25] & ( AB1L466 & ( !Z1_r_sync_rst ) ) ) # ( AB1_minAngleCount[25] & ( !AB1L466 & ( Z1_r_sync_rst ) ) );


--AB1L479 is nios_system:u0|servo_controller:servo_controller_0|angleCount[28]~9 at LABCELL_X45_Y8_N48
AB1L479 = ( AB1L479 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[28]) ) ) # ( !AB1L479 & ( (Z1_r_sync_rst & AB1_minAngleCount[28]) ) );


--AB1L474 is nios_system:u0|servo_controller:servo_controller_0|angleCount[27]~13 at LABCELL_X45_Y8_N42
AB1L474 = ( AB1L474 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[27]) ) ) # ( !AB1L474 & ( (Z1_r_sync_rst & AB1_minAngleCount[27]) ) );


--AB1L470 is nios_system:u0|servo_controller:servo_controller_0|angleCount[26]~17 at LABCELL_X43_Y8_N39
AB1L470 = ( AB1L470 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[26]) ) ) # ( !AB1L470 & ( (Z1_r_sync_rst & AB1_minAngleCount[26]) ) );


--AB1L458 is nios_system:u0|servo_controller:servo_controller_0|angleCount[23]~29 at MLABCELL_X47_Y6_N9
AB1L458 = ( AB1_minAngleCount[23] & ( AB1L458 ) ) # ( !AB1_minAngleCount[23] & ( AB1L458 & ( !Z1_r_sync_rst ) ) ) # ( AB1_minAngleCount[23] & ( !AB1L458 & ( Z1_r_sync_rst ) ) );


--AB1L462 is nios_system:u0|servo_controller:servo_controller_0|angleCount[24]~25 at LABCELL_X43_Y8_N24
AB1L462 = ( AB1L462 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[24]) ) ) # ( !AB1L462 & ( (Z1_r_sync_rst & AB1_minAngleCount[24]) ) );


--AB1L454 is nios_system:u0|servo_controller:servo_controller_0|angleCount[22]~33 at MLABCELL_X47_Y6_N30
AB1L454 = ( AB1L454 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[22]) ) ) # ( !AB1L454 & ( (Z1_r_sync_rst & AB1_minAngleCount[22]) ) );


--AB1L406 is nios_system:u0|servo_controller:servo_controller_0|angleCount[11]~77 at LABCELL_X48_Y9_N12
AB1L406 = ( AB1L406 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[11]) ) ) # ( !AB1L406 & ( (Z1_r_sync_rst & AB1_minAngleCount[11]) ) );


--AB1L422 is nios_system:u0|servo_controller:servo_controller_0|angleCount[14]~65 at MLABCELL_X47_Y9_N12
AB1L422 = ( AB1L422 & ( (!AB1_minAngleCount[14]) # (!Z1_r_sync_rst) ) ) # ( !AB1L422 & ( (!AB1_minAngleCount[14] & Z1_r_sync_rst) ) );


--AB1L414 is nios_system:u0|servo_controller:servo_controller_0|angleCount[13]~69 at LABCELL_X48_Y10_N48
AB1L414 = ( AB1L414 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[13]) ) ) # ( !AB1L414 & ( (Z1_r_sync_rst & AB1_minAngleCount[13]) ) );


--AB1L410 is nios_system:u0|servo_controller:servo_controller_0|angleCount[12]~73 at LABCELL_X48_Y10_N12
AB1L410 = ( Z1_r_sync_rst & ( AB1L410 & ( AB1_minAngleCount[12] ) ) ) # ( !Z1_r_sync_rst & ( AB1L410 ) ) # ( Z1_r_sync_rst & ( !AB1L410 & ( AB1_minAngleCount[12] ) ) );


--AB1L402 is nios_system:u0|servo_controller:servo_controller_0|angleCount[10]~81 at LABCELL_X48_Y9_N24
AB1L402 = ( AB1L402 & ( (!Z1_r_sync_rst) # (AB1L728Q) ) ) # ( !AB1L402 & ( (Z1_r_sync_rst & AB1L728Q) ) );


--AB1L398 is nios_system:u0|servo_controller:servo_controller_0|angleCount[9]~85 at LABCELL_X48_Y9_N18
AB1L398 = ( AB1L398 & ( (!AB1_minAngleCount[9]) # (!Z1_r_sync_rst) ) ) # ( !AB1L398 & ( (!AB1_minAngleCount[9] & Z1_r_sync_rst) ) );


--AB1L394 is nios_system:u0|servo_controller:servo_controller_0|angleCount[8]~89 at LABCELL_X50_Y9_N12
AB1L394 = ( AB1L394 & ( (!Z1_r_sync_rst) # (!AB1_minAngleCount[8]) ) ) # ( !AB1L394 & ( (Z1_r_sync_rst & !AB1_minAngleCount[8]) ) );


--AB1L374 is nios_system:u0|servo_controller:servo_controller_0|angleCount[3]~109 at LABCELL_X50_Y9_N48
AB1L374 = ( AB1L374 & ( (!Z1_r_sync_rst) # (!AB1_minAngleCount[3]) ) ) # ( !AB1L374 & ( (Z1_r_sync_rst & !AB1_minAngleCount[3]) ) );


--AB1L370 is nios_system:u0|servo_controller:servo_controller_0|angleCount[2]~113 at LABCELL_X51_Y8_N30
AB1L370 = ( AB1L370 & ( (!AB1L714Q) # (!Z1_r_sync_rst) ) ) # ( !AB1L370 & ( (!AB1L714Q & Z1_r_sync_rst) ) );


--AB1L366 is nios_system:u0|servo_controller:servo_controller_0|angleCount[1]~117 at LABCELL_X51_Y7_N6
AB1L366 = ( AB1L366 & ( (!AB1_minAngleCount[1]) # (!Z1_r_sync_rst) ) ) # ( !AB1L366 & ( (!AB1_minAngleCount[1] & Z1_r_sync_rst) ) );


--AB1L362 is nios_system:u0|servo_controller:servo_controller_0|angleCount[0]~121 at MLABCELL_X52_Y8_N33
AB1L362 = ( Z1_r_sync_rst & ( AB1L362 & ( !AB1_minAngleCount[0] ) ) ) # ( !Z1_r_sync_rst & ( AB1L362 ) ) # ( Z1_r_sync_rst & ( !AB1L362 & ( !AB1_minAngleCount[0] ) ) );


--AB1L382 is nios_system:u0|servo_controller:servo_controller_0|angleCount[5]~101 at LABCELL_X53_Y8_N6
AB1L382 = ( AB1L382 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[5]) ) ) # ( !AB1L382 & ( (Z1_r_sync_rst & AB1_minAngleCount[5]) ) );


--AB1L390 is nios_system:u0|servo_controller:servo_controller_0|angleCount[7]~93 at MLABCELL_X47_Y8_N24
AB1L390 = ( AB1_minAngleCount[7] & ( AB1L390 ) ) # ( !AB1_minAngleCount[7] & ( AB1L390 & ( !Z1_r_sync_rst ) ) ) # ( AB1_minAngleCount[7] & ( !AB1L390 & ( Z1_r_sync_rst ) ) );


--AB1L386 is nios_system:u0|servo_controller:servo_controller_0|angleCount[6]~97 at MLABCELL_X47_Y8_N18
AB1L386 = ( AB1L386 & ( (!Z1_r_sync_rst) # (!AB1_minAngleCount[6]) ) ) # ( !AB1L386 & ( (Z1_r_sync_rst & !AB1_minAngleCount[6]) ) );


--AB1L378 is nios_system:u0|servo_controller:servo_controller_0|angleCount[4]~105 at MLABCELL_X52_Y8_N12
AB1L378 = ( AB1L378 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[4]) ) ) # ( !AB1L378 & ( (Z1_r_sync_rst & AB1_minAngleCount[4]) ) );


--AB1L450 is nios_system:u0|servo_controller:servo_controller_0|angleCount[21]~37 at MLABCELL_X47_Y6_N42
AB1L450 = ( AB1L450 & ( (!Z1_r_sync_rst) # (AB1L744Q) ) ) # ( !AB1L450 & ( (AB1L744Q & Z1_r_sync_rst) ) );


--AB1L446 is nios_system:u0|servo_controller:servo_controller_0|angleCount[20]~41 at LABCELL_X43_Y7_N24
AB1L446 = ( AB1L446 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[20]) ) ) # ( !AB1L446 & ( (Z1_r_sync_rst & AB1_minAngleCount[20]) ) );


--AB1L442 is nios_system:u0|servo_controller:servo_controller_0|angleCount[19]~45 at LABCELL_X43_Y7_N6
AB1L442 = ( AB1L442 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[19]) ) ) # ( !AB1L442 & ( (Z1_r_sync_rst & AB1_minAngleCount[19]) ) );


--AB1L438 is nios_system:u0|servo_controller:servo_controller_0|angleCount[18]~49 at LABCELL_X45_Y7_N48
AB1L438 = ( AB1L438 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[18]) ) ) # ( !AB1L438 & ( (AB1_minAngleCount[18] & Z1_r_sync_rst) ) );


--AB1L430 is nios_system:u0|servo_controller:servo_controller_0|angleCount[16]~57 at MLABCELL_X47_Y7_N18
AB1L430 = ( AB1L430 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[16]) ) ) # ( !AB1L430 & ( (Z1_r_sync_rst & AB1_minAngleCount[16]) ) );


--AB1L434 is nios_system:u0|servo_controller:servo_controller_0|angleCount[17]~53 at LABCELL_X46_Y7_N18
AB1L434 = ( AB1L434 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[17]) ) ) # ( !AB1L434 & ( (Z1_r_sync_rst & AB1_minAngleCount[17]) ) );


--AB1L426 is nios_system:u0|servo_controller:servo_controller_0|angleCount[15]~61 at LABCELL_X46_Y7_N48
AB1L426 = ( AB1L426 & ( (!Z1_r_sync_rst) # (!AB1_minAngleCount[15]) ) ) # ( !AB1L426 & ( (Z1_r_sync_rst & !AB1_minAngleCount[15]) ) );


--AB1L489 is nios_system:u0|servo_controller:servo_controller_0|angleCount[30]~1 at LABCELL_X46_Y7_N6
AB1L489 = ( AB1_minAngleCount[30] & ( AB1L489 ) ) # ( !AB1_minAngleCount[30] & ( AB1L489 & ( !Z1_r_sync_rst ) ) ) # ( AB1_minAngleCount[30] & ( !AB1L489 & ( Z1_r_sync_rst ) ) );


--AB1L484 is nios_system:u0|servo_controller:servo_controller_0|angleCount[29]~5 at LABCELL_X46_Y7_N33
AB1L484 = ( AB1L484 & ( (!Z1_r_sync_rst) # (AB1_minAngleCount[29]) ) ) # ( !AB1L484 & ( (AB1_minAngleCount[29] & Z1_r_sync_rst) ) );


--A1L371 is ~GND at LABCELL_X55_Y6_N54
A1L371 = GND;


--DB1L17 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X1_Y4_N42
DB1L17 = AMPP_FUNCTION(!DB1_count[9]);


--SC1L397 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X73_Y5_N45
SC1L397 = !SC1_E_shift_rot_cnt[0];


--LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X17_Y5_N3
LD1L3 = !LD1L2;


--A1L107 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L107 = EQUATION NOT SUPPORTED;

--A1L108 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L108 = EQUATION NOT SUPPORTED;

--A1L105 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L105 = EQUATION NOT SUPPORTED;

--A1L106 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L106 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X2_Y4_N14
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L105, Q1L20, A1L108, GND);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X2_Y4_N32
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L105, Q1L23, A1L108, GND);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X2_Y4_N4
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L105, Q1L25, A1L108, GND);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X2_Y4_N56
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L105, Q1L29, A1L108, GND);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X2_Y4_N26
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L105, Q1L31, A1L108, GND);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X3_Y3_N38
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L105, N1L82, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L70);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X3_Y3_N55
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L105, N1L84, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L70);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X2_Y2_N50
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L105, Q1L39, !A1L108, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X2_Y2_N20
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L105, Q1L41, !A1L108, GND);


--P1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X4_Y3_N24
P1L31 = AMPP_FUNCTION(!P1_clear_signal, !P1L12Q, !A1L106, !P1_word_counter[0], !Q1_state[4], !P1_word_counter[1], !P1L8Q);


--N1L78 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at MLABCELL_X3_Y3_N12
N1L78 = AMPP_FUNCTION(!A1L106, !N1_irsr_reg[6], !ZD2L4, !N1_virtual_ir_scan_reg, !Q1_state[3], !ZD2L4, !Q1_state[4]);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L105, N1L149);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X1_Y3_N50
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L105, N1L120, !N1_clr_reg, N1L121);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X2_Y4_N8
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L105, N1L22, Q1_state[0], N1L151);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X2_Y2_N14
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L105, N1L2);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X1_Y3_N23
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L105, Q1L19, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X2_Y2_N44
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L105, Q1L21, GND);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X2_Y2_N5
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L105, Q1L22);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y3_N2
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L105, Q1L24);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X1_Y3_N20
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L105, Q1L26);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X1_Y3_N56
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L105, Q1L27);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X2_Y2_N35
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L105, N1L118, GND);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X2_Y2_N32
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L105, Q1L28);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X2_Y2_N53
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L105, Q1L30);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X2_Y2_N17
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L105, Q1L32);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X2_Y2_N2
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L105, N1L151, GND);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X3_Y3_N8
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L105, N1L57, !N1_clr_reg, GND);


--H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X1_Y3_N38
--register power-up is low

H1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L105, N1L122, !N1_clr_reg, N1L121);


--N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X2_Y3_N14
--register power-up is low

N1_irf_reg[2][0] = AMPP_FUNCTION(A1L105, N1L63, !N1_clr_reg, N1L61);


--N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X2_Y3_N17
--register power-up is low

N1_irf_reg[2][1] = AMPP_FUNCTION(A1L105, N1L64, !N1_clr_reg, N1L61);


--N1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X2_Y4_N48
N1L25 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4]);


--N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y3_N32
--register power-up is low

N1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L105, N1_irsr_reg[6], !N1_clr_reg, GND, N1L124);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y3_N14
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L105, N1L76Q, !N1_clr_reg, GND, N1L124);


--N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y3_N12
N1L142 = AMPP_FUNCTION(!DB1_adapted_tdo, !N1_virtual_ir_scan_reg, !N1_irsr_reg[0], !N1_virtual_ir_tdo_sel_reg[0], !N1_virtual_ir_tdo_sel_reg[1]);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X3_Y3_N40
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L105, N1L83, !N1_clr_reg, N1L70);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X3_Y3_N14
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L105, N1L78, !N1_clr_reg);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y3_N8
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L105, N1L75, !N1_clr_reg, GND);


--N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X4_Y3_N54
N1L23 = AMPP_FUNCTION(!N1L76Q, !N1_irsr_reg[6]);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X4_Y3_N49
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L105, P1L25, P1L20);


--N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X2_Y3_N6
N1L143 = AMPP_FUNCTION(!P1_WORD_SR[0], !N1_irsr_reg[1], !N1_irsr_reg[0], !N1_virtual_ir_scan_reg, !N1_irsr_reg[2], !N1L23);


--N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y3_N30
N1L144 = AMPP_FUNCTION(!DB1_adapted_tdo, !N1_virtual_ir_scan_reg, !PD1_sr[0], !N1_irsr_reg[5], !N1_irsr_reg[6], !N1_virtual_ir_tdo_sel_reg[1]);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y3_N25
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L105, N1L141, GND);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X3_Y5_N50
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L105, N1L31, N1L25);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y1_N13
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L105, N1L13, N1L9);


--N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at MLABCELL_X3_Y3_N51
N1L145 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_hub_minor_ver_reg[0], !N1_design_hash_reg[0]);


--N1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X1_Y3_N21
N1L146 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[1]);


--N1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y3_N9
N1L147 = AMPP_FUNCTION(!N1L76Q, !N1_virtual_ir_scan_reg, !N1_irsr_reg[1], !N1_irsr_reg[2], !N1_irsr_reg[6], !N1_irsr_reg[0]);


--N1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y3_N24
N1L148 = AMPP_FUNCTION(!N1L146, !N1L25, !Q1_state[8], !N1L147, !N1_tdo_bypass_reg, !N1L145);


--N1L149 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L149 = AMPP_FUNCTION(!N1L143, !N1L142, !N1L144, !N1L148, !N1L25);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X2_Y3_N50
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L105, N1L38, !N1_clr_reg, GND);


--N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X2_Y3_N45
N1L119 = AMPP_FUNCTION(!A1L108, !Q1_state[2], !N1_hub_mode_reg[1]);


--N1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X1_Y3_N48
N1L120 = AMPP_FUNCTION(!Q1_state[4], !N1L119, !N1L76Q, !N1_irsr_reg[6], !A1L106, !A1L108);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X2_Y4_N44
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L105, N1L21, Q1_state[0], N1L151);


--N1L121 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X7_Y3_N12
N1L121 = AMPP_FUNCTION(!Q1_state[2], !Q1_state[4], !N1_virtual_dr_scan_reg, !A1L108, !Q1_state[15], !N1_virtual_ir_scan_reg);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X6_Y4_N7
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[2], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X6_Y4_N37
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[5], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X6_Y4_N56
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X6_Y4_N10
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L105, N1L92, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X6_Y4_N58
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L105, N1L89, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X6_Y4_N17
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L105, A1L106, Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X6_Y4_N13
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L105, N1L101, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X6_Y4_N35
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L105, N1L99, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X6_Y4_N31
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L105, N1L97, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X6_Y4_N41
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[6], Q1_state[0], GND, Q1_state[11]);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X6_Y4_N39
N1L20 = AMPP_FUNCTION(!N1_jtag_ir_reg[8], !N1_jtag_ir_reg[9], !N1_jtag_ir_reg[7], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[5]);


--N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X2_Y4_N6
N1L22 = AMPP_FUNCTION(!N1L20, !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[1], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[2]);


--N1L151 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X2_Y2_N39
N1L151 = AMPP_FUNCTION(!Q1_state[12], !Q1_state[14], !A1L108);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X2_Y2_N37
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L105, N1L41, N1_virtual_ir_scan_reg, GND);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X2_Y2_N12
N1L2 = AMPP_FUNCTION(!Q1_state[1], !N1_hub_mode_reg[2]);


--Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X2_Y2_N48
Q1L19 = AMPP_FUNCTION(!A1L108, !Q1_state[0], !Q1_tms_cnt[2], !Q1_state[9]);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X2_Y4_N15
Q1L20 = AMPP_FUNCTION(!Q1_state[0], !Q1_state[1], !Q1_state[15], !Q1_state[8]);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X2_Y4_N36
Q1L21 = AMPP_FUNCTION(!A1L108, !Q1_state[8], !Q1_state[15], !Q1_state[1]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X2_Y2_N3
Q1L22 = AMPP_FUNCTION(!A1L108, !Q1_state[2]);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X2_Y4_N39
Q1L23 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !Q1_state[7]);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X1_Y3_N0
Q1L24 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[3], !A1L108);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X2_Y4_N0
Q1L25 = AMPP_FUNCTION(!Q1_state[6], !Q1_state[5]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X1_Y3_N18
Q1L26 = AMPP_FUNCTION(!A1L108, !Q1_state[6]);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X1_Y3_N54
Q1L27 = AMPP_FUNCTION(!A1L108, !Q1_state[7], !Q1_state[5]);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X2_Y4_N27
N1L118 = AMPP_FUNCTION(!A1L108, !Q1_state[2]);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X2_Y2_N30
Q1L28 = AMPP_FUNCTION(!A1L108, !Q1_state[9]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X2_Y4_N57
Q1L29 = AMPP_FUNCTION(!Q1_state[14], !Q1_state[10], !Q1_state[11]);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X2_Y2_N51
Q1L30 = AMPP_FUNCTION(!A1L108, !Q1_state[11], !Q1_state[10]);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X2_Y4_N21
Q1L31 = AMPP_FUNCTION(!Q1_state[12], !Q1_state[13]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X2_Y2_N15
Q1L32 = AMPP_FUNCTION(!A1L108, !Q1_state[13]);


--N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X1_Y3_N11
--register power-up is low

N1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L105, N1L130, !N1_clr_reg, GND);


--N1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at MLABCELL_X3_Y3_N9
N1L55 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_shadow_irf_reg[1][0], !N1_irsr_reg[1], !N1_irsr_reg[0], !N1_irsr_reg[2], !N1L76Q);


--N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X2_Y3_N42
N1L133 = AMPP_FUNCTION(!Q1_state[3], !A1L108, !Q1_state[7], !N1_virtual_ir_scan_reg, !Q1_state[5]);


--N1L56 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at MLABCELL_X3_Y3_N18
N1L56 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_irsr_reg[1], !N1_irf_reg[1][0], !N1L76Q, !N1_irsr_reg[2], !N1_shadow_irf_reg[1][0]);


--N1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at MLABCELL_X3_Y3_N0
N1L57 = AMPP_FUNCTION(!N1L56, !N1L55, !N1_irf_reg[1][0], !N1_irsr_reg[6], !N1_irsr_reg[0], !N1L133);


--N1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X1_Y3_N36
N1L122 = AMPP_FUNCTION(!Q1_state[4], !N1L119, !N1L76Q, !N1_irsr_reg[6], !A1L106, !A1L108);


--N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X2_Y3_N29
--register power-up is low

N1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L105, N1L136, !N1_clr_reg, N1L134);


--N1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at LABCELL_X2_Y3_N12
N1L63 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_irsr_reg[0], !N1_shadow_irf_reg[2][0]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X2_Y3_N21
Q1L33 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5]);


--N1L60 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X2_Y3_N51
N1L60 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[2], !N1_irsr_reg[1], !N1_irsr_reg[0], !N1L76Q, !N1_hub_mode_reg[1]);


--N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at LABCELL_X2_Y3_N18
N1L61 = AMPP_FUNCTION(!Q1_state[3], !A1L108, !Q1L33, !N1_virtual_ir_scan_reg, !N1L60);


--N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X2_Y3_N25
--register power-up is low

N1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L105, N1L137, !N1_clr_reg, N1L134);


--N1L64 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at LABCELL_X2_Y3_N15
N1L64 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][1], !N1_irsr_reg[1]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X1_Y3_N44
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L105, N1L42, !N1_clr_reg, N1L124);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X3_Y3_N47
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L105, N1L85, !N1_clr_reg, N1L70);


--N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at MLABCELL_X3_Y3_N36
N1L82 = AMPP_FUNCTION(!PD1_ir_out[0], !N1_hub_mode_reg[0], !N1_irsr_reg[6], !N1_irf_reg[1][0], !N1L73Q);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X3_Y3_N43
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L105, N1L86, !N1_clr_reg, N1L70);


--N1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at MLABCELL_X3_Y3_N57
N1L69 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_hub_mode_reg[0], !N1L76Q, !N1_irsr_reg[4], !N1_irsr_reg[3]);


--N1L70 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at MLABCELL_X3_Y3_N27
N1L70 = AMPP_FUNCTION(!Q1_state[3], !N1L69, !N1_virtual_ir_scan_reg, !Q1_state[4]);


--N1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X2_Y3_N36
N1L124 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[7], !A1L108, !Q1_state[5]);


--N1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at MLABCELL_X3_Y3_N39
N1L83 = AMPP_FUNCTION(!N1_irsr_reg[3], !Q1_state[3]);


--N1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at MLABCELL_X3_Y3_N54
N1L84 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_hub_mode_reg[0], !PD1_ir_out[1], !N1L73Q);


--N1L75 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X1_Y3_N3
N1L75 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !N1_irsr_reg[5], !N1_irsr_reg[6], !N1_virtual_ir_scan_reg);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X2_Y2_N10
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L105, P1L27, GND, P1L20);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X2_Y4_N33
P1_clear_signal = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X4_Y3_N46
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L105, P1L13, GND, P1L10);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X4_Y3_N5
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L105, P1L14, GND, P1L10);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X4_Y3_N35
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L105, P1L15, GND, P1L10);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X4_Y3_N17
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L105, P1L16, GND, P1L10);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X4_Y3_N23
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L105, P1L17, GND, P1L10);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X4_Y3_N42
P1L24 = AMPP_FUNCTION(!P1_word_counter[4], !P1_word_counter[1], !P1_word_counter[2], !P1L4Q);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X4_Y3_N48
P1L25 = AMPP_FUNCTION(!P1_word_counter[3], !P1L24, !Q1_state[4], !P1_WORD_SR[1], !P1_clear_signal);


--P1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X1_Y4_N15
P1L20 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_dr_scan_reg, !Q1_state[8], !Q1_state[3], !N1_virtual_ir_scan_reg);


--N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X1_Y3_N15
N1L141 = AMPP_FUNCTION(!N1_tdo_bypass_reg, !A1L106, !Q1_state[4]);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X3_Y5_N10
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L105, N1L32, N1L25);


--N1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at MLABCELL_X3_Y5_N48
N1L31 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[1], !Q1_state[3]);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X1_Y4_N57
N1L4 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X1_Y1_N55
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L105, N1L113, GND, N1L106);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X1_Y1_N59
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L105, N1L110, N1L106);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X1_Y1_N29
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L105, N1L115, GND, N1L106);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X1_Y1_N20
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L105, N1L116, GND, N1L106);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X1_Y1_N5
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L105, N1L117, GND, N1L106);


--N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at LABCELL_X1_Y1_N42
N1L8 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[0], !N1L112Q, !N1_mixer_addr_reg_internal[1], !N1L109Q);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y1_N16
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L105, N1L15, N1L9);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X1_Y1_N49
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[0], GND, H1L6);


--N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X1_Y1_N24
N1L12 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[0], !N1L112Q, !N1_mixer_addr_reg_internal[1], !N1L109Q);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y1_N12
N1L13 = AMPP_FUNCTION(!N1L8, !N1L4, !N1L12, !H1_sldfabric_ident_writedata[0], !N1_design_hash_reg[1]);


--N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X1_Y4_N3
N1L9 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_dr_scan_reg, !Q1_state[3]);


--N1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X2_Y3_N30
N1L38 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1L124, !N1_hub_mode_reg[1], !N1_irsr_reg[1], !N1_irsr_reg[2], !N1L23);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X2_Y4_N42
N1L21 = AMPP_FUNCTION(!N1L20, !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[1], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[2]);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X1_Y3_N28
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L105, N1L124, GND);


--N1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X2_Y3_N39
N1L40 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[2], !N1L76Q, !N1_irsr_reg[1]);


--N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X2_Y3_N3
N1L41 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_hub_mode_reg[2], !N1L40, !N1_reset_ena_reg, !N1_hub_mode_reg[1]);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X2_Y2_N26
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L105, Q1L36);


--Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X2_Y2_N18
Q1L39 = AMPP_FUNCTION(!Q1_tms_cnt[2], !Q1_tms_cnt[1], !Q1_tms_cnt[0]);


--N1L127 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at MLABCELL_X3_Y3_N24
N1L127 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[1]);


--N1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at MLABCELL_X3_Y3_N48
N1L128 = AMPP_FUNCTION(!N1L76Q, !N1_hub_mode_reg[1], !Q1_state[3], !N1_irsr_reg[6]);


--N1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X2_Y4_N18
N1L129 = AMPP_FUNCTION(!N1_irsr_reg[0], !Q1_state[3], !N1_irf_reg[1][0]);


--N1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at MLABCELL_X3_Y3_N30
N1L130 = AMPP_FUNCTION(!Q1L27, !N1_shadow_irf_reg[1][0], !N1L128, !N1_virtual_ir_scan_reg, !N1L129, !N1L127);


--N1L136 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X2_Y3_N27
N1L136 = AMPP_FUNCTION(!N1_irsr_reg[0], !Q1_state[3], !N1_irf_reg[2][0]);


--N1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at LABCELL_X2_Y3_N54
N1L134 = AMPP_FUNCTION(!Q1L33, !N1_virtual_ir_scan_reg, !N1_irsr_reg[6], !Q1_state[3], !A1L108, !N1_hub_mode_reg[1]);


--N1L137 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X2_Y3_N24
N1L137 = AMPP_FUNCTION(!Q1_state[3], !N1_irf_reg[2][1], !N1_irsr_reg[1]);


--N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X1_Y3_N42
N1L42 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_irsr_reg[2], !N1L76Q, !N1_irsr_reg[6], !N1_irsr_reg[1]);


--N1L85 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at MLABCELL_X3_Y3_N45
N1L85 = AMPP_FUNCTION(!Q1_state[3], !N1L76Q);


--N1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at MLABCELL_X3_Y3_N42
N1L86 = AMPP_FUNCTION(!Q1_state[3], !N1L73Q);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X4_Y3_N38
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L105, P1L30, P1L20);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X4_Y3_N6
P1L26 = AMPP_FUNCTION(!P1L4Q, !P1L12Q);


--P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X4_Y3_N30
P1L27 = AMPP_FUNCTION(!P1_word_counter[1], !P1L8Q, !P1_clear_signal, !Q1_state[4], !P1_WORD_SR[2], !P1L26);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X4_Y3_N0
P1L13 = AMPP_FUNCTION(!P1L4Q, !P1L8Q, !P1_word_counter[1], !P1L12Q, !P1_clear_signal, !P1_word_counter[3]);


--P1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X1_Y4_N0
P1L10 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_dr_scan_reg, !Q1_state[3], !Q1_state[8], !N1_virtual_ir_scan_reg);


--P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X4_Y3_N12
P1L14 = AMPP_FUNCTION(!P1L4Q, !P1L8Q, !P1_word_counter[3], !P1L12Q, !P1_clear_signal, !P1_word_counter[1]);


--P1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at MLABCELL_X8_Y3_N36
P1L15 = AMPP_FUNCTION(!P1L4Q, !P1L6Q, !P1_clear_signal);


--P1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X4_Y3_N18
P1L16 = AMPP_FUNCTION(!P1L4Q, !P1L8Q, !P1_word_counter[3], !P1L12Q, !P1_clear_signal, !P1_word_counter[1]);


--P1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X4_Y3_N57
P1L17 = AMPP_FUNCTION(!P1_word_counter[2], !P1L4Q, !P1_clear_signal, !P1_word_counter[1]);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X3_Y5_N13
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L105, N1L33, N1L25);


--N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at MLABCELL_X3_Y5_N9
N1L32 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[2]);


--N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X1_Y1_N0
N1L113 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[1], !P1_clear_signal);


--N1L106 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X1_Y4_N54
N1L106 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg, !Q1_state[8], !N1_virtual_ir_scan_reg);


--N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X1_Y1_N45
N1L114 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[0], !P1_clear_signal, !N1_mixer_addr_reg_internal[1], !N1L109Q);


--N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X1_Y1_N33
N1L115 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !P1_clear_signal);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at MLABCELL_X3_Y1_N27
N1L116 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[0]);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X1_Y1_N30
N1L117 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !P1_clear_signal, !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1]);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X1_Y1_N21
N1L14 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1L109Q);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y1_N40
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L105, N1L17, N1L9);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y1_N53
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[1], GND, H1L6);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y1_N15
N1L15 = AMPP_FUNCTION(!N1L8, !N1L4, !N1L14, !H1_sldfabric_ident_writedata[1], !N1_design_hash_reg[2]);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X1_Y5_N22
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L105, N1L46, N1L45);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X1_Y4_N12
H1L6 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_dr_scan_reg, !N1L40, !Q1_state[8], !N1_irsr_reg[0]);


--Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X2_Y2_N57
Q1L40 = AMPP_FUNCTION(!Q1_tms_cnt[0], !A1L108);


--Q1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X2_Y2_N45
Q1L41 = AMPP_FUNCTION(!Q1_tms_cnt[1], !Q1_tms_cnt[0]);


--P1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X4_Y3_N9
P1L28 = AMPP_FUNCTION(!P1_word_counter[1], !P1L8Q, !N1_virtual_ir_scan_reg, !Q1_state[4], !Q1_state[8]);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X4_Y3_N25
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L105, P1L31, P1L20);


--P1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X4_Y3_N51
P1L29 = AMPP_FUNCTION(!P1_word_counter[3], !P1L12Q, !P1_word_counter[2], !P1_word_counter[1]);


--P1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X4_Y3_N36
P1L30 = AMPP_FUNCTION(!P1_WORD_SR[3], !P1L28, !P1L29, !Q1_state[4], !P1_clear_signal, !P1_word_counter[0]);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X3_Y5_N34
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L105, N1L34, N1L25);


--N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at MLABCELL_X3_Y5_N12
N1L33 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[3]);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X1_Y1_N27
N1L16 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[1], !N1L109Q);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y1_N37
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L105, N1L19, N1L9);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y1_N8
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L105, H1L9, H1L6);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y1_N39
N1L17 = AMPP_FUNCTION(!N1L8, !N1L4, !H1_sldfabric_ident_writedata[2], !N1_design_hash_reg[3], !N1L16);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X1_Y5_N52
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L105, N1L48, N1L45);


--N1L45 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X1_Y4_N30
N1L45 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_dr_scan_reg, !N1L23, !N1_irsr_reg[0], !N1_irsr_reg[2], !N1_irsr_reg[1]);


--N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at MLABCELL_X3_Y5_N33
N1L34 = AMPP_FUNCTION(!Q1_state[3], !A1L106);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X1_Y1_N18
N1L18 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1L109Q);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y1_N10
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[3], GND, H1L6);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y1_N36
N1L19 = AMPP_FUNCTION(!N1L8, !N1L4, !H1_sldfabric_ident_writedata[3], !A1L106, !N1L18);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X1_Y5_N8
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L105, N1L50, N1L45);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X3_Y5_N26
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L105, N1L52, N1L45);


--N1L92 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X6_Y4_N9
N1L92 = AMPP_FUNCTION(!N1_jtag_ir_reg[3]);


--N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X6_Y4_N57
N1L89 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);






--SW[8] is SW[8] at PIN_AD10
SW[8] = INPUT();



--SW[9] is SW[9] at PIN_AE12
SW[9] = INPUT();



--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();


--A1L330 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L330 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L332 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L332 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L334 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L334 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L336 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L336 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L338 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L338 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L340 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L340 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L342 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L342 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L344 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L344 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--A1L346 is LEDR[8]~output at IOOBUF_X89_Y8_N5
A1L346 = OUTPUT_BUFFER.O(.I(cntr[24]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_W21
LEDR[8] = OUTPUT();


--A1L348 is LEDR[9]~output at IOOBUF_X89_Y6_N22
A1L348 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[9] is LEDR[9] at PIN_Y21
LEDR[9] = OUTPUT();


--A1L152 is GPIO_0[0]~output at IOOBUF_X64_Y0_N2
A1L152 = OUTPUT_BUFFER.O(.I(AB1_out_wave), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[0] is GPIO_0[0] at PIN_AC18
GPIO_0[0] = OUTPUT();


--A1L154 is GPIO_0[1]~output at IOOBUF_X68_Y0_N2
A1L154 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[1] is GPIO_0[1] at PIN_Y17
GPIO_0[1] = OUTPUT();


--A1L156 is GPIO_0[2]~output at IOOBUF_X64_Y0_N19
A1L156 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[2] is GPIO_0[2] at PIN_AD17
GPIO_0[2] = OUTPUT();


--A1L158 is GPIO_0[3]~output at IOOBUF_X72_Y0_N2
A1L158 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[3] is GPIO_0[3] at PIN_Y18
GPIO_0[3] = OUTPUT();


--A1L160 is GPIO_0[4]~output at IOOBUF_X54_Y0_N53
A1L160 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO_0[4] is GPIO_0[4] at PIN_AK16
GPIO_0[4] = OUTPUT();


--A1L176 is HEX0[0]~output at IOOBUF_X89_Y8_N39
A1L176 = OUTPUT_BUFFER.O(.I(S1_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[0] is HEX0[0] at PIN_AE26
HEX0[0] = OUTPUT();


--A1L178 is HEX0[1]~output at IOOBUF_X89_Y11_N79
A1L178 = OUTPUT_BUFFER.O(.I(S1L8Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[1] is HEX0[1] at PIN_AE27
HEX0[1] = OUTPUT();


--A1L180 is HEX0[2]~output at IOOBUF_X89_Y11_N96
A1L180 = OUTPUT_BUFFER.O(.I(S1_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[2] is HEX0[2] at PIN_AE28
HEX0[2] = OUTPUT();


--A1L182 is HEX0[3]~output at IOOBUF_X89_Y4_N79
A1L182 = OUTPUT_BUFFER.O(.I(S1_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[3] is HEX0[3] at PIN_AG27
HEX0[3] = OUTPUT();


--A1L184 is HEX0[4]~output at IOOBUF_X89_Y13_N56
A1L184 = OUTPUT_BUFFER.O(.I(S1_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[4] is HEX0[4] at PIN_AF28
HEX0[4] = OUTPUT();


--A1L186 is HEX0[5]~output at IOOBUF_X89_Y13_N39
A1L186 = OUTPUT_BUFFER.O(.I(S1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[5] is HEX0[5] at PIN_AG28
HEX0[5] = OUTPUT();


--A1L188 is HEX0[6]~output at IOOBUF_X89_Y4_N96
A1L188 = OUTPUT_BUFFER.O(.I(S1_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[6] is HEX0[6] at PIN_AH28
HEX0[6] = OUTPUT();


--A1L191 is HEX1[0]~output at IOOBUF_X89_Y6_N39
A1L191 = OUTPUT_BUFFER.O(.I(S2_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[0] is HEX1[0] at PIN_AJ29
HEX1[0] = OUTPUT();


--A1L193 is HEX1[1]~output at IOOBUF_X89_Y6_N56
A1L193 = OUTPUT_BUFFER.O(.I(S2_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[1] is HEX1[1] at PIN_AH29
HEX1[1] = OUTPUT();


--A1L195 is HEX1[2]~output at IOOBUF_X89_Y16_N39
A1L195 = OUTPUT_BUFFER.O(.I(S2_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[2] is HEX1[2] at PIN_AH30
HEX1[2] = OUTPUT();


--A1L197 is HEX1[3]~output at IOOBUF_X89_Y16_N56
A1L197 = OUTPUT_BUFFER.O(.I(S2L8Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[3] is HEX1[3] at PIN_AG30
HEX1[3] = OUTPUT();


--A1L199 is HEX1[4]~output at IOOBUF_X89_Y15_N39
A1L199 = OUTPUT_BUFFER.O(.I(S2_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[4] is HEX1[4] at PIN_AF29
HEX1[4] = OUTPUT();


--A1L201 is HEX1[5]~output at IOOBUF_X89_Y15_N56
A1L201 = OUTPUT_BUFFER.O(.I(S2_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[5] is HEX1[5] at PIN_AF30
HEX1[5] = OUTPUT();


--A1L203 is HEX1[6]~output at IOOBUF_X89_Y8_N56
A1L203 = OUTPUT_BUFFER.O(.I(S2_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX1[6] is HEX1[6] at PIN_AD27
HEX1[6] = OUTPUT();


--A1L206 is HEX2[0]~output at IOOBUF_X89_Y9_N22
A1L206 = OUTPUT_BUFFER.O(.I(S3_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[0] is HEX2[0] at PIN_AB23
HEX2[0] = OUTPUT();


--A1L208 is HEX2[1]~output at IOOBUF_X89_Y23_N39
A1L208 = OUTPUT_BUFFER.O(.I(S3_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[1] is HEX2[1] at PIN_AE29
HEX2[1] = OUTPUT();


--A1L210 is HEX2[2]~output at IOOBUF_X89_Y23_N56
A1L210 = OUTPUT_BUFFER.O(.I(S3_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[2] is HEX2[2] at PIN_AD29
HEX2[2] = OUTPUT();


--A1L212 is HEX2[3]~output at IOOBUF_X89_Y20_N79
A1L212 = OUTPUT_BUFFER.O(.I(S3_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[3] is HEX2[3] at PIN_AC28
HEX2[3] = OUTPUT();


--A1L214 is HEX2[4]~output at IOOBUF_X89_Y25_N39
A1L214 = OUTPUT_BUFFER.O(.I(S3_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[4] is HEX2[4] at PIN_AD30
HEX2[4] = OUTPUT();


--A1L216 is HEX2[5]~output at IOOBUF_X89_Y20_N96
A1L216 = OUTPUT_BUFFER.O(.I(S3_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[5] is HEX2[5] at PIN_AC29
HEX2[5] = OUTPUT();


--A1L218 is HEX2[6]~output at IOOBUF_X89_Y25_N56
A1L218 = OUTPUT_BUFFER.O(.I(S3L13Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX2[6] is HEX2[6] at PIN_AC30
HEX2[6] = OUTPUT();


--A1L221 is HEX3[0]~output at IOOBUF_X89_Y16_N5
A1L221 = OUTPUT_BUFFER.O(.I(S4_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX3[0] is HEX3[0] at PIN_AD26
HEX3[0] = OUTPUT();


--A1L223 is HEX3[1]~output at IOOBUF_X89_Y16_N22
A1L223 = OUTPUT_BUFFER.O(.I(S4_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX3[1] is HEX3[1] at PIN_AC27
HEX3[1] = OUTPUT();


--A1L225 is HEX3[2]~output at IOOBUF_X89_Y4_N45
A1L225 = OUTPUT_BUFFER.O(.I(S4_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX3[2] is HEX3[2] at PIN_AD25
HEX3[2] = OUTPUT();


--A1L227 is HEX3[3]~output at IOOBUF_X89_Y4_N62
A1L227 = OUTPUT_BUFFER.O(.I(S4_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX3[3] is HEX3[3] at PIN_AC25
HEX3[3] = OUTPUT();


--A1L229 is HEX3[4]~output at IOOBUF_X89_Y21_N39
A1L229 = OUTPUT_BUFFER.O(.I(S4_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX3[4] is HEX3[4] at PIN_AB28
HEX3[4] = OUTPUT();


--A1L231 is HEX3[5]~output at IOOBUF_X89_Y11_N62
A1L231 = OUTPUT_BUFFER.O(.I(S4_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX3[5] is HEX3[5] at PIN_AB25
HEX3[5] = OUTPUT();


--A1L233 is HEX3[6]~output at IOOBUF_X89_Y9_N5
A1L233 = OUTPUT_BUFFER.O(.I(S4_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX3[6] is HEX3[6] at PIN_AB22
HEX3[6] = OUTPUT();


--A1L236 is HEX4[0]~output at IOOBUF_X89_Y11_N45
A1L236 = OUTPUT_BUFFER.O(.I(S5_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX4[0] is HEX4[0] at PIN_AA24
HEX4[0] = OUTPUT();


--A1L238 is HEX4[1]~output at IOOBUF_X89_Y13_N5
A1L238 = OUTPUT_BUFFER.O(.I(S5_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX4[1] is HEX4[1] at PIN_Y23
HEX4[1] = OUTPUT();


--A1L240 is HEX4[2]~output at IOOBUF_X89_Y13_N22
A1L240 = OUTPUT_BUFFER.O(.I(S5L6Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX4[2] is HEX4[2] at PIN_Y24
HEX4[2] = OUTPUT();


--A1L242 is HEX4[3]~output at IOOBUF_X89_Y8_N22
A1L242 = OUTPUT_BUFFER.O(.I(S5L8Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX4[3] is HEX4[3] at PIN_W22
HEX4[3] = OUTPUT();


--A1L244 is HEX4[4]~output at IOOBUF_X89_Y15_N22
A1L244 = OUTPUT_BUFFER.O(.I(S5_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX4[4] is HEX4[4] at PIN_W24
HEX4[4] = OUTPUT();


--A1L246 is HEX4[5]~output at IOOBUF_X89_Y15_N5
A1L246 = OUTPUT_BUFFER.O(.I(S5_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX4[5] is HEX4[5] at PIN_V23
HEX4[5] = OUTPUT();


--A1L248 is HEX4[6]~output at IOOBUF_X89_Y20_N45
A1L248 = OUTPUT_BUFFER.O(.I(S5_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX4[6] is HEX4[6] at PIN_W25
HEX4[6] = OUTPUT();


--A1L251 is HEX5[0]~output at IOOBUF_X89_Y20_N62
A1L251 = OUTPUT_BUFFER.O(.I(S6_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX5[0] is HEX5[0] at PIN_V25
HEX5[0] = OUTPUT();


--A1L253 is HEX5[1]~output at IOOBUF_X89_Y21_N56
A1L253 = OUTPUT_BUFFER.O(.I(S6_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX5[1] is HEX5[1] at PIN_AA28
HEX5[1] = OUTPUT();


--A1L255 is HEX5[2]~output at IOOBUF_X89_Y25_N22
A1L255 = OUTPUT_BUFFER.O(.I(S6_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX5[2] is HEX5[2] at PIN_Y27
HEX5[2] = OUTPUT();


--A1L257 is HEX5[3]~output at IOOBUF_X89_Y23_N22
A1L257 = OUTPUT_BUFFER.O(.I(S6_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX5[3] is HEX5[3] at PIN_AB27
HEX5[3] = OUTPUT();


--A1L259 is HEX5[4]~output at IOOBUF_X89_Y9_N56
A1L259 = OUTPUT_BUFFER.O(.I(S6_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX5[4] is HEX5[4] at PIN_AB26
HEX5[4] = OUTPUT();


--A1L261 is HEX5[5]~output at IOOBUF_X89_Y23_N5
A1L261 = OUTPUT_BUFFER.O(.I(S6_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX5[5] is HEX5[5] at PIN_AA26
HEX5[5] = OUTPUT();


--A1L263 is HEX5[6]~output at IOOBUF_X89_Y9_N39
A1L263 = OUTPUT_BUFFER.O(.I(S6_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX5[6] is HEX5[6] at PIN_AA25
HEX5[6] = OUTPUT();


--A1L122 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L122 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L321 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L321 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L351 is SW[0]~input at IOIBUF_X12_Y0_N18
A1L351 = INPUT_BUFFER(.I(SW[0]), );


--SW[0] is SW[0] at PIN_AB12
SW[0] = INPUT();


--A1L353 is SW[1]~input at IOIBUF_X16_Y0_N1
A1L353 = INPUT_BUFFER(.I(SW[1]), );


--SW[1] is SW[1] at PIN_AC12
SW[1] = INPUT();


--A1L355 is SW[2]~input at IOIBUF_X8_Y0_N35
A1L355 = INPUT_BUFFER(.I(SW[2]), );


--SW[2] is SW[2] at PIN_AF9
SW[2] = INPUT();


--A1L357 is SW[3]~input at IOIBUF_X4_Y0_N52
A1L357 = INPUT_BUFFER(.I(SW[3]), );


--SW[3] is SW[3] at PIN_AF10
SW[3] = INPUT();


--A1L359 is SW[4]~input at IOIBUF_X2_Y0_N41
A1L359 = INPUT_BUFFER(.I(SW[4]), );


--SW[4] is SW[4] at PIN_AD11
SW[4] = INPUT();


--A1L361 is SW[5]~input at IOIBUF_X16_Y0_N18
A1L361 = INPUT_BUFFER(.I(SW[5]), );


--SW[5] is SW[5] at PIN_AD12
SW[5] = INPUT();


--A1L363 is SW[6]~input at IOIBUF_X4_Y0_N35
A1L363 = INPUT_BUFFER(.I(SW[6]), );


--SW[6] is SW[6] at PIN_AE11
SW[6] = INPUT();


--A1L365 is SW[7]~input at IOIBUF_X4_Y0_N1
A1L365 = INPUT_BUFFER(.I(SW[7]), );


--SW[7] is SW[7] at PIN_AC9
SW[7] = INPUT();


--A1L325 is KEY[2]~input at IOIBUF_X40_Y0_N1
A1L325 = INPUT_BUFFER(.I(KEY[2]), );


--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();


--A1L327 is KEY[3]~input at IOIBUF_X40_Y0_N18
A1L327 = INPUT_BUFFER(.I(KEY[3]), );


--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();










--A1L123 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L123 = cyclonev_clkena(.INCLK = A1L122) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--SC1L1019 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at MLABCELL_X65_Y5_N0
SC1L1019 = YC2_q_b[0];


--SC1L1003 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X57_Y5_N3
SC1L1003 = YC2_q_b[0];


--SC1L1021 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at MLABCELL_X65_Y5_N3
SC1L1021 = ( YC2_q_b[1] );


--SC1L1005 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X57_Y5_N9
SC1L1005 = YC2_q_b[1];


--SC1L1023 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at MLABCELL_X65_Y5_N30
SC1L1023 = YC2_q_b[2];


--SC1L1007 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X57_Y5_N27
SC1L1007 = YC2_q_b[2];


--SC1L1025 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at MLABCELL_X65_Y5_N15
SC1L1025 = YC2_q_b[3];


--SC1L1009 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X57_Y5_N51
SC1L1009 = YC2_q_b[3];


--SC1L1027 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at MLABCELL_X65_Y5_N12
SC1L1027 = YC2_q_b[4];


--SC1L1011 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X57_Y5_N45
SC1L1011 = YC2_q_b[4];


--SC1L997 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]~feeder at LABCELL_X67_Y8_N48
SC1L997 = ( YC2_q_b[5] );


--SC1L1029 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at MLABCELL_X65_Y5_N9
SC1L1029 = YC2_q_b[5];


--SC1L1013 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X57_Y5_N39
SC1L1013 = YC2_q_b[5];


--SC1L1031 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at MLABCELL_X65_Y5_N6
SC1L1031 = ( YC2_q_b[6] );


--SC1L1015 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X57_Y5_N57
SC1L1015 = YC2_q_b[6];


--SC1L999 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]~feeder at LABCELL_X57_Y8_N57
SC1L999 = ( YC2_q_b[6] );


--DB1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at LABCELL_X4_Y4_N45
DB1L39 = AMPP_FUNCTION(!DB1_td_shift[9]);


--DB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at LABCELL_X4_Y4_N33
DB1L96 = AMPP_FUNCTION(!DB1_td_shift[9]);


--ND1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder at MLABCELL_X6_Y2_N51
ND1L10 = ( PD1_sr[2] );


--SC1L526 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X70_Y5_N54
SC1L526 = SC1_D_iw[12];


--SC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X70_Y5_N3
SC1L530 = SC1_D_iw[14];


--SC1L1033 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at MLABCELL_X65_Y5_N51
SC1L1033 = YC2_q_b[7];


--SC1L1017 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X57_Y5_N21
SC1L1017 = YC2_q_b[7];


--SC1L1001 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]~feeder at LABCELL_X55_Y5_N21
SC1L1001 = ( YC2_q_b[7] );


--SC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X70_Y5_N45
SC1L536 = SC1_D_iw[17];


--ND1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at MLABCELL_X6_Y2_N42
ND1L12 = ( PD1_sr[3] );


--AB1L803 is nios_system:u0|servo_controller:servo_controller_0|reg[0][23]~feeder at LABCELL_X48_Y6_N57
AB1L803 = ( SC1_d_writedata[23] );


--AB1L848 is nios_system:u0|servo_controller:servo_controller_0|reg[1][23]~feeder at LABCELL_X48_Y6_N12
AB1L848 = ( SC1_d_writedata[23] );


--AB1L789 is nios_system:u0|servo_controller:servo_controller_0|reg[0][14]~feeder at MLABCELL_X52_Y8_N21
AB1L789 = ( SC1_d_writedata[14] );


--AB1L783 is nios_system:u0|servo_controller:servo_controller_0|reg[0][9]~feeder at MLABCELL_X52_Y8_N39
AB1L783 = ( SC1_d_writedata[9] );


--AB1L799 is nios_system:u0|servo_controller:servo_controller_0|reg[0][20]~feeder at LABCELL_X48_Y6_N54
AB1L799 = ( SC1_d_writedata[20] );


--AB1L844 is nios_system:u0|servo_controller:servo_controller_0|reg[1][20]~feeder at LABCELL_X48_Y6_N39
AB1L844 = ( SC1_d_writedata[20] );


--AB1L796 is nios_system:u0|servo_controller:servo_controller_0|reg[0][18]~feeder at MLABCELL_X52_Y6_N39
AB1L796 = ( SC1_d_writedata[18] );


--AB1L841 is nios_system:u0|servo_controller:servo_controller_0|reg[1][18]~feeder at LABCELL_X53_Y7_N54
AB1L841 = ( SC1_d_writedata[18] );


--AB1L837 is nios_system:u0|servo_controller:servo_controller_0|reg[1][16]~feeder at LABCELL_X53_Y7_N33
AB1L837 = ( SC1_d_writedata[16] );


--AB1L839 is nios_system:u0|servo_controller:servo_controller_0|reg[1][17]~feeder at LABCELL_X53_Y7_N48
AB1L839 = ( SC1_d_writedata[17] );


--AB1L794 is nios_system:u0|servo_controller:servo_controller_0|reg[0][17]~feeder at MLABCELL_X52_Y7_N6
AB1L794 = ( SC1_d_writedata[17] );


--AB1L791 is nios_system:u0|servo_controller:servo_controller_0|reg[0][15]~feeder at MLABCELL_X52_Y7_N51
AB1L791 = ( SC1_d_writedata[15] );


--SC1L505 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]~feeder at LABCELL_X68_Y4_N27
SC1L505 = ( YC1_q_b[21] );


--YB4L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]~feeder at LABCELL_X55_Y5_N12
YB4L31 = ( VC1_readdata[24] );


--YB4L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]~feeder at MLABCELL_X59_Y5_N45
YB4L35 = ( VC1_readdata[26] );


--ND1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder at MLABCELL_X8_Y2_N57
ND1L34 = ( PD1_sr[17] );


--YB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X50_Y6_N54
YB4L11 = ( VC1_readdata[5] );


--ND1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder at MLABCELL_X34_Y5_N54
ND1L46 = ( PD1_sr[25] );


--ND1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder at MLABCELL_X34_Y5_N24
ND1L15 = ( PD1_sr[5] );


--ND1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder at MLABCELL_X8_Y2_N15
ND1L50 = ( PD1_sr[28] );


--ND1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder at MLABCELL_X8_Y2_N0
ND1L40 = ( PD1_sr[21] );


--YB4L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder at MLABCELL_X59_Y5_N42
YB4L38 = ( VC1_readdata[28] );


--YB4L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]~feeder at LABCELL_X53_Y4_N6
YB4L40 = ( VC1_readdata[29] );


--ND1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder at LABCELL_X12_Y2_N33
ND1L17 = ( PD1_sr[6] );


--ND1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder at MLABCELL_X6_Y2_N30
ND1L37 = ( PD1_sr[19] );


--ND1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at MLABCELL_X6_Y2_N45
ND1L44 = ( PD1_sr[24] );


--ND1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder at MLABCELL_X6_Y2_N12
ND1L29 = PD1_sr[14];


--ND1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at LABCELL_X12_Y2_N30
ND1L24 = ( PD1_sr[11] );


--ND1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at MLABCELL_X6_Y2_N33
ND1L27 = ( PD1_sr[13] );


--DB1L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder at LABCELL_X1_Y4_N9
DB1L9 = AMPP_FUNCTION(!DB1_count[2]);


--YB9L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[0]~feeder at LABCELL_X61_Y8_N3
YB9L3 = ( S2_data_out[0] );


--YB10L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[3]~feeder at LABCELL_X57_Y9_N39
YB10L6 = ( S3_data_out[3] );


--ND1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder at MLABCELL_X6_Y2_N15
ND1L7 = ( PD1_sr[0] );


--AB1L770 is nios_system:u0|servo_controller:servo_controller_0|reg[0][0]~feeder at MLABCELL_X52_Y8_N36
AB1L770 = ( SC1_d_writedata[0] );


--V1L18 is nios_system:u0|nios_system_keys:keys|irq_mask[0]~feeder at MLABCELL_X59_Y8_N18
V1L18 = ( SC1_d_writedata[0] );


--S1L6 is nios_system:u0|nios_system_hex0:hex0|data_out[0]~feeder at LABCELL_X63_Y8_N0
S1L6 = ( SC1_d_writedata[0] );


--AB1L815 is nios_system:u0|servo_controller:servo_controller_0|reg[1][0]~feeder at LABCELL_X53_Y7_N57
AB1L815 = ( SC1_d_writedata[0] );


--S6L5 is nios_system:u0|nios_system_hex0:hex5|data_out[1]~feeder at LABCELL_X67_Y8_N30
S6L5 = ( SC1_d_writedata[1] );


--S4L5 is nios_system:u0|nios_system_hex0:hex3|data_out[1]~feeder at LABCELL_X67_Y8_N15
S4L5 = ( SC1_d_writedata[1] );


--S3L5 is nios_system:u0|nios_system_hex0:hex2|data_out[1]~feeder at LABCELL_X63_Y7_N57
S3L5 = ( SC1_d_writedata[1] );


--S2L5 is nios_system:u0|nios_system_hex0:hex1|data_out[1]~feeder at MLABCELL_X65_Y7_N39
S2L5 = ( SC1_d_writedata[1] );


--AB1L817 is nios_system:u0|servo_controller:servo_controller_0|reg[1][1]~feeder at LABCELL_X53_Y7_N24
AB1L817 = ( SC1_d_writedata[1] );


--AB1L772 is nios_system:u0|servo_controller:servo_controller_0|reg[0][1]~feeder at MLABCELL_X52_Y8_N0
AB1L772 = ( SC1_d_writedata[1] );


--V1L21 is nios_system:u0|nios_system_keys:keys|irq_mask[2]~feeder at LABCELL_X56_Y8_N0
V1L21 = ( SC1_d_writedata[2] );


--S3L7 is nios_system:u0|nios_system_hex0:hex2|data_out[2]~feeder at LABCELL_X63_Y7_N36
S3L7 = ( SC1_d_writedata[2] );


--S1L10 is nios_system:u0|nios_system_hex0:hex0|data_out[2]~feeder at LABCELL_X63_Y8_N39
S1L10 = ( SC1_d_writedata[2] );


--S6L7 is nios_system:u0|nios_system_hex0:hex5|data_out[2]~feeder at LABCELL_X67_Y8_N39
S6L7 = ( SC1_d_writedata[2] );


--AB1L774 is nios_system:u0|servo_controller:servo_controller_0|reg[0][2]~feeder at MLABCELL_X52_Y8_N9
AB1L774 = ( SC1_d_writedata[2] );


--AB1L819 is nios_system:u0|servo_controller:servo_controller_0|reg[1][2]~feeder at LABCELL_X50_Y6_N48
AB1L819 = ( SC1_d_writedata[2] );


--S3L9 is nios_system:u0|nios_system_hex0:hex2|data_out[3]~feeder at LABCELL_X63_Y7_N39
S3L9 = ( SC1_d_writedata[3] );


--S4L8 is nios_system:u0|nios_system_hex0:hex3|data_out[3]~feeder at LABCELL_X63_Y7_N6
S4L8 = ( SC1_d_writedata[3] );


--AB1L821 is nios_system:u0|servo_controller:servo_controller_0|reg[1][3]~feeder at LABCELL_X50_Y6_N9
AB1L821 = ( SC1_d_writedata[3] );


--S2L9 is nios_system:u0|nios_system_hex0:hex1|data_out[3]~feeder at MLABCELL_X65_Y7_N36
S2L9 = ( SC1_d_writedata[3] );


--S1L12 is nios_system:u0|nios_system_hex0:hex0|data_out[3]~feeder at LABCELL_X63_Y8_N42
S1L12 = ( SC1_d_writedata[3] );


--AB1L777 is nios_system:u0|servo_controller:servo_controller_0|reg[0][4]~feeder at MLABCELL_X52_Y8_N27
AB1L777 = ( SC1_d_writedata[4] );


--S1L14 is nios_system:u0|nios_system_hex0:hex0|data_out[4]~feeder at LABCELL_X63_Y8_N12
S1L14 = ( SC1_d_writedata[4] );


--S2L11 is nios_system:u0|nios_system_hex0:hex1|data_out[4]~feeder at MLABCELL_X65_Y7_N30
S2L11 = ( SC1_d_writedata[4] );


--AB1L823 is nios_system:u0|servo_controller:servo_controller_0|reg[1][4]~feeder at LABCELL_X53_Y7_N30
AB1L823 = ( SC1_d_writedata[4] );


--S1L17 is nios_system:u0|nios_system_hex0:hex0|data_out[6]~feeder at LABCELL_X57_Y8_N15
S1L17 = ( SC1_d_writedata[6] );


--S5L12 is nios_system:u0|nios_system_hex0:hex4|data_out[6]~feeder at LABCELL_X57_Y8_N9
S5L12 = ( SC1_d_writedata[6] );


--S6L12 is nios_system:u0|nios_system_hex0:hex5|data_out[6]~feeder at LABCELL_X67_Y8_N9
S6L12 = ( SC1_d_writedata[6] );


--AB1L826 is nios_system:u0|servo_controller:servo_controller_0|reg[1][6]~feeder at MLABCELL_X47_Y8_N33
AB1L826 = ( SC1_d_writedata[6] );


--S4L12 is nios_system:u0|nios_system_hex0:hex3|data_out[6]~feeder at LABCELL_X63_Y7_N9
S4L12 = SC1_d_writedata[6];


--A1L308 is key0_d3~feeder at LABCELL_X35_Y2_N12
A1L308 = ( key0_d2 );


--YB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]~feeder at LABCELL_X53_Y4_N18
YB6L12 = ( SB1L9 );


--RD5L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1~feeder at MLABCELL_X6_Y4_N24
RD5L2 = ( MD1_virtual_state_uir );


--A1L306 is key0_d2~feeder at LABCELL_X35_Y2_N33
A1L306 = ( key0_d1 );


--AB1L750 is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[25]~feeder at LABCELL_X43_Y8_N45
AB1L750 = ( AB1_reg[0][25] );


--SC1L524 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X70_Y5_N48
SC1L524 = SC1_D_iw[11];


--SC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X70_Y5_N39
SC1L528 = ( SC1_D_iw[13] );


--SC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X70_Y5_N30
SC1L532 = SC1_D_iw[15];


--SC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X70_Y5_N27
SC1L534 = ( SC1_D_iw[16] );


--SC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X70_Y5_N6
SC1L540 = ( SC1_D_iw[19] );


--SC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X70_Y5_N42
SC1L538 = SC1_D_iw[18];


--SC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X70_Y5_N15
SC1L542 = ( SC1_D_iw[20] );


--SC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X70_Y5_N18
SC1L544 = SC1_D_iw[21];


--BD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder at MLABCELL_X6_Y2_N3
BD1L3 = ND1_jdo[0];


--BD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder at MLABCELL_X6_Y2_N0
BD1L8 = ( ND1_jdo[3] );


--AB1L850 is nios_system:u0|servo_controller:servo_controller_0|reg[1][24]~feeder at LABCELL_X48_Y6_N15
AB1L850 = ( SC1_d_writedata[24] );


--AB1L857 is nios_system:u0|servo_controller:servo_controller_0|reg[1][30]~feeder at MLABCELL_X52_Y7_N33
AB1L857 = ( SC1_d_writedata[30] );


--AB1L810 is nios_system:u0|servo_controller:servo_controller_0|reg[0][29]~feeder at MLABCELL_X52_Y8_N57
AB1L810 = ( SC1_d_writedata[29] );


--SC1L398 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X74_Y5_N39
SC1L398 = SC1_E_src2[0];


--SC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid~feeder at LABCELL_X64_Y6_N24
SC1L780 = ( SC1_D_valid );


--LD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at LABCELL_X16_Y5_N39
LD1L116 = ND1_jdo[34];


--LD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at LABCELL_X16_Y5_N36
LD1L79 = ND1_jdo[17];


--DB1L105 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at LABCELL_X4_Y4_N51
DB1L105 = AMPP_FUNCTION(!DB1L103);


--LD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at MLABCELL_X34_Y5_N3
LD1L98 = ND1_jdo[25];


--BD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder at MLABCELL_X6_Y2_N21
BD1L44 = ( ND1_jdo[25] );


--BD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder at MLABCELL_X6_Y2_N6
BD1L5 = ND1_jdo[1];


--LD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at MLABCELL_X34_Y5_N48
LD1L54 = ( ND1_jdo[4] );


--ND1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder at LABCELL_X4_Y2_N18
ND1L61 = ( PD1L56Q );


--ND1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder at LABCELL_X4_Y2_N12
ND1L59 = ( PD1_sr[35] );


--BD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder at MLABCELL_X6_Y2_N18
BD1L46 = ND1_jdo[26];


--LD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at LABCELL_X16_Y5_N48
LD1L100 = ND1_jdo[26];


--LD1L104 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X8_Y2_N36
LD1L104 = ( ND1_jdo[28] );


--BD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder at MLABCELL_X6_Y2_N9
BD1L49 = ( ND1_jdo[28] );


--LD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at LABCELL_X16_Y5_N27
LD1L102 = ND1_jdo[27];


--Z1L7 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X42_Y7_N54
Z1L7 = ( Z1_altera_reset_synchronizer_int_chain[0] );


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X55_Y6_N12
YB1L3 = U1_ien_AF;


--YB4L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X55_Y5_N48
YB4L3 = ( VC1_readdata[0] );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X55_Y6_N15
YB1L5 = U1_ien_AE;


--BD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder at LABCELL_X12_Y2_N48
BD1L39 = ( ND1_jdo[21] );


--LD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at LABCELL_X16_Y5_N51
LD1L89 = ND1_jdo[20];


--BD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder at MLABCELL_X6_Y2_N39
BD1L37 = ( ND1_jdo[20] );


--VC1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]~feeder at LABCELL_X36_Y5_N15
VC1L100 = ( VB1L21 );


--LD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at MLABCELL_X34_Y5_N21
LD1L56 = ( ND1_jdo[5] );


--LD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at LABCELL_X16_Y5_N12
LD1L106 = ND1_jdo[29];


--BD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder at LABCELL_X12_Y2_N42
BD1L52 = ( ND1_jdo[30] );


--LD1L109 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at LABCELL_X16_Y5_N9
LD1L109 = ( ND1_jdo[30] );


--BD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder at LABCELL_X12_Y2_N3
BD1L54 = ( ND1_jdo[31] );


--LD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X34_Y5_N6
LD1L111 = ( ND1_jdo[31] );


--LD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X27_Y5_N24
LD1L114 = ( ND1_jdo[33] );


--VC1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at LABCELL_X40_Y5_N0
VC1L69 = ( AD1L13 );


--VC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X40_Y5_N15
VC1L79 = ( AD1L13 );


--VC1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at LABCELL_X37_Y5_N36
VC1L25 = AD1L13;


--VC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at LABCELL_X37_Y5_N39
VC1L71 = AD1L13;


--VC1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at LABCELL_X37_Y5_N48
VC1L77 = ( AD1L13 );


--VC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X37_Y5_N18
VC1L53 = AD1L13;


--VC1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at LABCELL_X37_Y5_N21
VC1L41 = AD1L13;


--VC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X37_Y5_N15
VC1L27 = AD1L13;


--VC1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at LABCELL_X37_Y5_N57
VC1L29 = ( AD1L13 );


--VC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at LABCELL_X37_Y5_N0
VC1L31 = ( AD1L13 );


--VC1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X37_Y5_N33
VC1L37 = ( AD1L13 );


--VC1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X51_Y5_N27
VC1L57 = AD1L13;


--VC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at LABCELL_X51_Y5_N24
VC1L59 = AD1L13;


--VC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at LABCELL_X51_Y5_N9
VC1L63 = ( AD1L13 );


--VC1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at LABCELL_X51_Y5_N15
VC1L45 = AD1L13;


--VC1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X51_Y5_N12
VC1L73 = AD1L13;


--VC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X51_Y5_N57
VC1L75 = AD1L13;


--VC1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X51_Y5_N54
VC1L49 = AD1L13;


--VC1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at LABCELL_X51_Y5_N36
VC1L61 = ( AD1L13 );


--VC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at LABCELL_X51_Y5_N3
VC1L39 = AD1L13;


--VC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X51_Y5_N0
VC1L51 = AD1L13;


--VC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at LABCELL_X51_Y5_N18
VC1L47 = AD1L13;


--VC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at LABCELL_X51_Y5_N21
VC1L67 = AD1L13;


--VC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at LABCELL_X51_Y5_N30
VC1L43 = AD1L13;


--VC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at LABCELL_X51_Y5_N33
VC1L55 = AD1L13;


--VC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at LABCELL_X51_Y5_N51
VC1L35 = AD1L13;


--VC1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at LABCELL_X51_Y5_N48
VC1L65 = AD1L13;


--VC1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at LABCELL_X48_Y5_N15
VC1L33 = AD1L13;


--LD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X16_Y5_N24
LD1L87 = ND1_jdo[19];


--BD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder at MLABCELL_X6_Y2_N24
BD1L34 = ( ND1_jdo[18] );


--BD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X12_Y2_N51
BD1L12 = ( ND1_jdo[6] );


--LD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at LABCELL_X27_Y5_N3
LD1L59 = ( ND1_jdo[6] );


--RD5L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]~feeder at MLABCELL_X6_Y4_N27
RD5L5 = ( RD5_din_s1 );


--ZD2L6 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder at LABCELL_X37_Y5_N9
ZD2L6 = ( ZD2_altera_reset_synchronizer_int_chain[0] );


--ND1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder at MLABCELL_X8_Y2_N24
ND1L54 = ( PD1_sr[31] );


--LD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X16_Y5_N30
LD1L94 = ND1_jdo[23];


--LD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at LABCELL_X16_Y5_N21
LD1L77 = ( ND1_jdo[16] );


--A1L313 is key2_d3~feeder at LABCELL_X56_Y4_N36
A1L313 = ( key2_d2 );


--A1L319 is key3_d3~feeder at LABCELL_X56_Y4_N54
A1L319 = ( key3_d2 );


--LD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X16_Y5_N45
LD1L96 = ( ND1_jdo[24] );


--ND1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder at LABCELL_X9_Y2_N30
ND1L19 = ( PD1_sr[7] );


--BD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X12_Y2_N27
BD1L14 = ( ND1_jdo[7] );


--PD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder at LABCELL_X1_Y2_N42
PD1L49 = ( PD1L83 );


--ZD1L3 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X30_Y5_N27
ZD1L3 = ( ZD1_altera_reset_synchronizer_int_chain[1] );


--LD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X16_Y5_N15
LD1L92 = ND1_jdo[22];


--LD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at LABCELL_X16_Y5_N18
LD1L74 = ND1_jdo[14];


--BD1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder at MLABCELL_X6_Y2_N54
BD1L29 = ( ND1_jdo[14] );


--LD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X27_Y5_N45
LD1L63 = ( ND1_jdo[9] );


--BD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder at LABCELL_X12_Y2_N36
BD1L19 = ( ND1_jdo[9] );


--BD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder at LABCELL_X12_Y2_N45
BD1L23 = ( ND1_jdo[11] );


--LD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X27_Y5_N51
LD1L66 = ND1_jdo[10];


--BD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder at LABCELL_X12_Y2_N9
BD1L21 = ( ND1_jdo[10] );


--LD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at LABCELL_X27_Y5_N6
LD1L70 = ND1_jdo[12];


--BD1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder at LABCELL_X12_Y2_N39
BD1L25 = ( ND1_jdo[12] );


--BD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder at MLABCELL_X6_Y2_N27
BD1L27 = ND1_jdo[13];


--LD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at LABCELL_X27_Y5_N9
LD1L72 = ( ND1_jdo[13] );


--A1L311 is key2_d2~feeder at LABCELL_X56_Y4_N15
A1L311 = ( key2_d1 );


--A1L317 is key3_d2~feeder at LABCELL_X56_Y4_N33
A1L317 = ( key3_d1 );


--ND1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder at LABCELL_X4_Y2_N39
ND1L31 = ( PD1_sr[15] );


--PD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~feeder at LABCELL_X1_Y2_N57
PD1L19 = ( PD1L93 );


--DB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder at LABCELL_X4_Y4_N36
DB1L41 = AMPP_FUNCTION(!DB1L40);


--YB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X55_Y6_N42
YB1L17 = A1L371;


--YB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X55_Y6_N45
YB1L7 = A1L371;


--YB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X55_Y6_N33
YB1L15 = A1L371;


--YB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X55_Y6_N30
YB1L13 = A1L371;


--YB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X55_Y6_N51
YB1L11 = A1L371;


--YB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X55_Y6_N48
YB1L9 = A1L371;


--N1L52 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder at MLABCELL_X3_Y5_N24
N1L52 = AMPP_FUNCTION(!A1L106);


--N1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at MLABCELL_X6_Y4_N12
N1L101 = AMPP_FUNCTION(!N1_jtag_ir_reg[9]);


--N1L99 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at MLABCELL_X6_Y4_N33
N1L99 = AMPP_FUNCTION(!N1_jtag_ir_reg[8]);


--N1L97 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at MLABCELL_X6_Y4_N30
N1L97 = AMPP_FUNCTION(!N1_jtag_ir_reg[7]);


--N1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder at LABCELL_X1_Y1_N57
N1L110 = AMPP_FUNCTION(!N1L114);


--Q1L36 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]~feeder at LABCELL_X2_Y2_N24
Q1L36 = AMPP_FUNCTION(!Q1L40);


--N1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder at LABCELL_X1_Y5_N21
N1L46 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[1]);


--N1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder at LABCELL_X1_Y5_N51
N1L48 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[2]);


--H1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder at LABCELL_X1_Y1_N6
H1L9 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[2]);


--N1L50 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at LABCELL_X1_Y5_N6
N1L50 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[3]);


--BB1L4 is nios_system:u0|nios_system_switches:switches|readdata[1]~feeder at MLABCELL_X52_Y4_N27
BB1L4 = ( A1L353 );


--BB1L6 is nios_system:u0|nios_system_switches:switches|readdata[2]~feeder at LABCELL_X53_Y4_N0
BB1L6 = ( A1L355 );


--BB1L8 is nios_system:u0|nios_system_switches:switches|readdata[3]~feeder at MLABCELL_X52_Y4_N6
BB1L8 = ( A1L357 );


--BB1L13 is nios_system:u0|nios_system_switches:switches|readdata[7]~feeder at MLABCELL_X52_Y6_N51
BB1L13 = ( A1L365 );


--A1L315 is key3_d1~feeder at LABCELL_X56_Y4_N30
A1L315 = ( A1L327 );


--DB1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X62_Y7_N0
DB1L43 = AMPP_FUNCTION();


--PD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at MLABCELL_X3_Y2_N33
PD1L2 = VCC;


--YB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:servo_controller_0_avalon_slave_0_translator|av_readdata_pre[0]~feeder at LABCELL_X55_Y4_N12
YB2L3 = VCC;


--AD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X40_Y5_N51
AD1L11 = VCC;


--ZD1L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X30_Y5_N24
ZD1L5 = VCC;


--AB1L501Q is nios_system:u0|servo_controller:servo_controller_0|currCount[3]~DUPLICATE at FF_X53_Y10_N10
--register power-up is low

AB1L501Q = DFFEAS(AB1L58, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1L498Q is nios_system:u0|servo_controller:servo_controller_0|currCount[1]~DUPLICATE at FF_X53_Y10_N4
--register power-up is low

AB1L498Q = DFFEAS(AB1L66, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1L521Q is nios_system:u0|servo_controller:servo_controller_0|currCount[20]~DUPLICATE at FF_X53_Y9_N1
--register power-up is low

AB1L521Q = DFFEAS(AB1L94, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1L519Q is nios_system:u0|servo_controller:servo_controller_0|currCount[19]~DUPLICATE at FF_X53_Y10_N58
--register power-up is low

AB1L519Q = DFFEAS(AB1L98, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1L516Q is nios_system:u0|servo_controller:servo_controller_0|currCount[17]~DUPLICATE at FF_X53_Y10_N52
--register power-up is low

AB1L516Q = DFFEAS(AB1L110, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--AB1L533Q is nios_system:u0|servo_controller:servo_controller_0|currCount[31]~DUPLICATE at FF_X53_Y9_N34
--register power-up is low

AB1L533Q = DFFEAS(AB1L118, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , AB1L547,  );


--SC1L801Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]~DUPLICATE at FF_X72_Y5_N55
--register power-up is low

SC1L801Q = DFFEAS(SC1L329, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1L792Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]~DUPLICATE at FF_X71_Y6_N1
--register power-up is low

SC1L792Q = DFFEAS(SC1L322, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1L797Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]~DUPLICATE at FF_X72_Y5_N22
--register power-up is low

SC1L797Q = DFFEAS(SC1L326, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L346,  );


--SC1L410Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]~DUPLICATE at FF_X72_Y4_N4
--register power-up is low

SC1L410Q = DFFEAS(SC1L447, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[2],  ,  , SC1_E_new_inst);


--SC1L420Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE at FF_X72_Y6_N7
--register power-up is low

SC1L420Q = DFFEAS(SC1L456, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[11],  ,  , SC1_E_new_inst);


--SC1L667Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]~DUPLICATE at FF_X67_Y6_N4
--register power-up is low

SC1L667Q = DFFEAS(SC1L681, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1L408Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE at FF_X72_Y4_N19
--register power-up is low

SC1L408Q = DFFEAS(SC1L446, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[1],  ,  , SC1_E_new_inst);


--SC1L280Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]~DUPLICATE at FF_X60_Y6_N10
--register power-up is low

SC1L280Q = DFFEAS(SC1L632, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  , SC1L1047,  );


--LD1L43Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X17_Y5_N37
--register power-up is low

LD1L43Q = DFFEAS(LD1L11, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[28],  ,  , ND1_take_action_ocimem_a);


--LD1L41Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE at FF_X17_Y5_N34
--register power-up is low

LD1L41Q = DFFEAS(LD1L15, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[27],  ,  , ND1_take_action_ocimem_a);


--SC1L497Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~DUPLICATE at FF_X68_Y4_N31
--register power-up is low

SC1L497Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[17],  , SC1L503, VCC);


--SC1L499Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]~DUPLICATE at FF_X68_Y4_N19
--register power-up is low

SC1L499Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC1_q_b[18],  , SC1L503, VCC);


--SC1L504Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]~DUPLICATE at FF_X68_Y4_N28
--register power-up is low

SC1L504Q = DFFEAS(SC1L505, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  , SC1L503,  );


--SC1L406Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]~DUPLICATE at FF_X72_Y4_N28
--register power-up is low

SC1L406Q = DFFEAS(SC1L445, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[0],  ,  , SC1_E_new_inst);


--SC1L428Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]~DUPLICATE at FF_X72_Y4_N31
--register power-up is low

SC1L428Q = DFFEAS(SC1L463, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L499Q,  ,  , SC1_E_new_inst);


--LD1L58Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE at FF_X27_Y5_N4
--register power-up is low

LD1L58Q = DFFEAS(LD1L59, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[3],  , LD1L108, !ND1_take_action_ocimem_b);


--SC1L443Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]~DUPLICATE at FF_X72_Y4_N52
--register power-up is low

SC1L443Q = DFFEAS(SC1L475, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[30],  ,  , SC1_E_new_inst);


--SC1L440Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X72_Y4_N49
--register power-up is low

SC1L440Q = DFFEAS(SC1L473, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1_E_src1[28],  ,  , SC1_E_new_inst);


--SC1L432Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]~DUPLICATE at FF_X72_Y4_N46
--register power-up is low

SC1L432Q = DFFEAS(SC1L466, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SC1L504Q,  ,  , SC1_E_new_inst);


--LD1L65Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~DUPLICATE at FF_X27_Y5_N52
--register power-up is low

LD1L65Q = DFFEAS(LD1L66, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[7],  , LD1L108, !ND1_take_action_ocimem_b);


--S1L8Q is nios_system:u0|nios_system_hex0:hex0|data_out[1]~DUPLICATE at FF_X63_Y8_N34
--register power-up is low

S1L8Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S1L3, SC1_d_writedata[1],  ,  , VCC);


--S2L8Q is nios_system:u0|nios_system_hex0:hex1|data_out[3]~DUPLICATE at FF_X65_Y7_N37
--register power-up is low

S2L8Q = DFFEAS(S2L9, GLOBAL(A1L123), !Z1_r_sync_rst,  , S2L1,  ,  ,  ,  );


--S3L13Q is nios_system:u0|nios_system_hex0:hex2|data_out[6]~DUPLICATE at FF_X63_Y7_N49
--register power-up is low

S3L13Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S3L1, SC1_d_writedata[6],  ,  , VCC);


--S5L6Q is nios_system:u0|nios_system_hex0:hex4|data_out[2]~DUPLICATE at FF_X67_Y7_N22
--register power-up is low

S5L6Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S5L1, SC1_d_writedata[2],  ,  , VCC);


--S5L8Q is nios_system:u0|nios_system_hex0:hex4|data_out[3]~DUPLICATE at FF_X62_Y8_N46
--register power-up is low

S5L8Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , S5L1, SC1_d_writedata[3],  ,  , VCC);


--AC1L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE at FF_X61_Y7_N25
--register power-up is low

AC1L12Q = DFFEAS(AC1L11, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L994Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]~DUPLICATE at FF_X56_Y5_N11
--register power-up is low

SC1L994Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , YC2_q_b[3],  ,  , VCC);


--YB9L15Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter[0]~DUPLICATE at FF_X59_Y8_N4
--register power-up is low

YB9L15Q = DFFEAS(YB9L17, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB11L17Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|wait_latency_counter[1]~DUPLICATE at FF_X62_Y7_N25
--register power-up is low

YB11L17Q = DFFEAS(YB11L19, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L754Q is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[28]~DUPLICATE at FF_X45_Y8_N34
--register power-up is low

AB1L754Q = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][28],  ,  , VCC);


--AB1L746Q is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[22]~DUPLICATE at FF_X47_Y6_N55
--register power-up is low

AB1L746Q = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][22],  ,  , VCC);


--AB1L732Q is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[13]~DUPLICATE at FF_X48_Y10_N4
--register power-up is low

AB1L732Q = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][13],  ,  , VCC);


--AB1L728Q is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[10]~DUPLICATE at FF_X48_Y9_N58
--register power-up is low

AB1L728Q = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][10],  ,  , VCC);


--AB1L717Q is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[3]~DUPLICATE at FF_X50_Y9_N52
--register power-up is low

AB1L717Q = DFFEAS(AB1L716, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L714Q is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[2]~DUPLICATE at FF_X51_Y8_N59
--register power-up is low

AB1L714Q = DFFEAS(AB1L713, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L709Q is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[0]~DUPLICATE at FF_X52_Y8_N16
--register power-up is low

AB1L709Q = DFFEAS(AB1L708, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L744Q is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[21]~DUPLICATE at FF_X43_Y7_N4
--register power-up is low

AB1L744Q = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][21],  ,  , VCC);


--AB1L742Q is nios_system:u0|servo_controller:servo_controller_0|minAngleCount[20]~DUPLICATE at FF_X43_Y7_N52
--register power-up is low

AB1L742Q = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[0][20],  ,  , VCC);


--YB11L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X62_Y7_N13
--register power-up is low

YB11L12Q = DFFEAS(YB11L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB13L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X60_Y8_N43
--register power-up is low

YB13L12Q = DFFEAS(YB13L13, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3L7Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X57_Y6_N22
--register power-up is low

YB3L7Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , SB1L8,  ,  , VCC);


--U1L69Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~DUPLICATE at FF_X56_Y5_N59
--register power-up is low

U1L69Q = DFFEAS(U1L68, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L731Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]~DUPLICATE at FF_X68_Y4_N16
--register power-up is low

SC1L731Q = DFFEAS(SC1L306, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L729Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]~DUPLICATE at FF_X68_Y4_N37
--register power-up is low

SC1L729Q = DFFEAS(SC1L305, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L698Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp~DUPLICATE at FF_X62_Y6_N22
--register power-up is low

SC1L698Q = DFFEAS(SC1L211, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L494Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]~DUPLICATE at FF_X73_Y5_N34
--register power-up is low

SC1L494Q = DFFEAS(SC1L745, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1L695Q is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[21]~DUPLICATE at FF_X47_Y6_N4
--register power-up is low

AB1L695Q = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][21],  ,  , VCC);


--AB1L689Q is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[16]~DUPLICATE at FF_X47_Y7_N46
--register power-up is low

AB1L689Q = DFFEAS(AB1L688, GLOBAL(A1L123),  ,  , AB1L662,  ,  ,  ,  );


--AB1L698Q is nios_system:u0|servo_controller:servo_controller_0|maxAngleCount[23]~DUPLICATE at FF_X47_Y6_N22
--register power-up is low

AB1L698Q = DFFEAS( , GLOBAL(A1L123),  ,  , AB1L662, AB1_reg[1][23],  ,  , VCC);


--SC1L271Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]~DUPLICATE at FF_X61_Y5_N52
--register power-up is low

SC1L271Q = DFFEAS(SC1L625, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--SC1L274Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]~DUPLICATE at FF_X61_Y5_N46
--register power-up is low

SC1L274Q = DFFEAS(SC1L627, GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1L691,  ,  ,  ,  );


--XB5L10Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE at FF_X57_Y7_N31
--register power-up is low

XB5L10Q = DFFEAS(XB5L9, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L5Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~DUPLICATE at FF_X56_Y7_N2
--register power-up is low

VB2L5Q = DFFEAS(VB2L4, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L84Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~DUPLICATE at FF_X48_Y5_N23
--register power-up is low

VC1L84Q = DFFEAS(VC1L83, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--SC1L1044Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~DUPLICATE at FF_X66_Y5_N10
--register power-up is low

SC1L1044Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  , SC1_E_valid_from_R, SC1L1043,  ,  , VCC);


--YB4L34Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]~DUPLICATE at FF_X59_Y5_N47
--register power-up is low

YB4L34Q = DFFEAS(YB4L35, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L9Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE at FF_X61_Y5_N55
--register power-up is low

YB4L9Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[4],  ,  , VCC);


--YB4L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]~DUPLICATE at FF_X53_Y4_N4
--register power-up is low

YB4L6Q = DFFEAS( , GLOBAL(A1L123), !Z1_r_sync_rst,  ,  , VC1_readdata[2],  ,  , VCC);


--MB2L7Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE at FF_X53_Y5_N7
--register power-up is low

MB2L7Q = DFFEAS(MB2L6, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L17Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess~DUPLICATE at FF_X40_Y5_N4
--register power-up is low

VC1L17Q = DFFEAS(VB1L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD1L56Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE at FF_X3_Y2_N43
--register power-up is low

PD1L56Q = DFFEAS(PD1L65, A1L105,  ,  , PD1L55,  ,  ,  ,  );


--SC1L943Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]~DUPLICATE at FF_X62_Y5_N41
--register power-up is low

SC1L943Q = DFFEAS(SC1L964, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L945Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]~DUPLICATE at FF_X62_Y5_N31
--register power-up is low

SC1L945Q = DFFEAS(SC1L966, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L947Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]~DUPLICATE at FF_X62_Y5_N34
--register power-up is low

SC1L947Q = DFFEAS(SC1L968, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L938Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]~DUPLICATE at FF_X60_Y6_N43
--register power-up is low

SC1L938Q = DFFEAS(SC1L955, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L940Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]~DUPLICATE at FF_X62_Y5_N37
--register power-up is low

SC1L940Q = DFFEAS(SC1L958, GLOBAL(A1L123), !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB2L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X56_Y6_N4
--register power-up is low

QB2L28Q = DFFEAS(QB2_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--DD1L7Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~DUPLICATE at FF_X34_Y5_N43
--register power-up is low

DD1L7Q = DFFEAS(DD1L6, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--QB1L32Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE at FF_X52_Y5_N10
--register power-up is low

QB1L32Q = DFFEAS(QB1_counter_comb_bita3, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1L30Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE at FF_X52_Y5_N7
--register power-up is low

QB1L30Q = DFFEAS(QB1_counter_comb_bita2, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X52_Y5_N4
--register power-up is low

QB1L28Q = DFFEAS(QB1_counter_comb_bita1, GLOBAL(A1L123), !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--DB1L108Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE at FF_X4_Y4_N16
--register power-up is low

DB1L108Q = AMPP_FUNCTION(A1L105, DB1L107, !N1_clr_reg, GND, DB1L91);


--DB1L23Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE at FF_X1_Y5_N35
--register power-up is low

DB1L23Q = AMPP_FUNCTION(!A1L105, DB1L22, !N1_clr_reg, GND);


--N1L76Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE at FF_X1_Y3_N7
--register power-up is low

N1L76Q = AMPP_FUNCTION(A1L105, N1L75, !N1_clr_reg, GND);


--N1L73Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE at FF_X3_Y3_N46
--register power-up is low

N1L73Q = AMPP_FUNCTION(A1L105, N1L85, !N1_clr_reg, N1L70);


--P1L12Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE at FF_X4_Y3_N4
--register power-up is low

P1L12Q = AMPP_FUNCTION(A1L105, P1L14, GND, P1L10);


--P1L6Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE at FF_X4_Y3_N34
--register power-up is low

P1L6Q = AMPP_FUNCTION(A1L105, P1L15, GND, P1L10);


--P1L4Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE at FF_X4_Y3_N16
--register power-up is low

P1L4Q = AMPP_FUNCTION(A1L105, P1L16, GND, P1L10);


--P1L8Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X4_Y3_N22
--register power-up is low

P1L8Q = AMPP_FUNCTION(A1L105, P1L17, GND, P1L10);


--N1L112Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE at FF_X1_Y1_N56
--register power-up is low

N1L112Q = AMPP_FUNCTION(A1L105, N1L113, GND, N1L106);


--N1L109Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE at FF_X1_Y1_N58
--register power-up is low

N1L109Q = AMPP_FUNCTION(A1L105, N1L110, N1L106);


