#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: top^start_mat_mul.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
top^start_mat_mul.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       1.854     1.854
data arrival time                                                                                                       1.854

clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
top^clk.inpad[0] (.input)                                                                                     0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                             0.000     0.042
cell setup time                                                                                              -0.094    -0.052
data required time                                                                                                     -0.052
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.052
data arrival time                                                                                                      -1.854
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.906


#Path 2
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.reset[0] (matmul_4x4_systolic)                       1.848     1.848
data arrival time                                                                                               1.848

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -1.848
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.900


#Path 3
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[18] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[18] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[18] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[18] (matmul_4x4_systolic)                        1.576     1.838
data arrival time                                                                                                     1.838

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.838
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.890


#Path 4
Startpoint: top^a_data_10~18.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data[18] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
input external delay                                                                                    0.000     0.000
top^a_data_10~18.inpad[0] (.input)                                                                      0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data[18] (matmul_4x4_systolic)                       1.830     1.830
data arrival time                                                                                                 1.830

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.830
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.881


#Path 5
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        1.560     1.822
data arrival time                                                                                                     1.822

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.822
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.874


#Path 6
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[14] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[14] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[14] (matmul_4x4_systolic)                        1.555     1.817
data arrival time                                                                                                     1.817

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.817
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.869


#Path 7
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        1.554     1.817
data arrival time                                                                                                     1.817

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.817
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.868


#Path 8
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data_out[58] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_in[58] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data_out[58] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_in[58] (matmul_4x4_systolic)                        1.541     1.803
data arrival time                                                                                                     1.803

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.803
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.855


#Path 9
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[53] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[53] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[53] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[53] (matmul_4x4_systolic)                        1.514     1.777
data arrival time                                                                                                     1.777

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.777
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.828


#Path 10
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[53] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[53] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[53] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[53] (matmul_4x4_systolic)                        1.508     1.770
data arrival time                                                                                                     1.770

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.770
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.822


#Path 11
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[24] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[24] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[24] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[24] (matmul_4x4_systolic)                        1.456     1.719
data arrival time                                                                                                     1.719

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.719
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.770


#Path 12
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[20] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[20] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[20] (matmul_4x4_systolic)                        1.455     1.718
data arrival time                                                                                                     1.718

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.718
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.769


#Path 13
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.reset[0] (matmul_4x4_systolic)                       1.718     1.718
data arrival time                                                                                               1.718

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -1.718
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.769


#Path 14
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[45] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[45] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[45] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[45] (matmul_4x4_systolic)                        1.434     1.696
data arrival time                                                                                                     1.696

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.696
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.748


#Path 15
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        1.432     1.695
data arrival time                                                                                                     1.695

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.695
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.746


#Path 16
Startpoint: top^b_data_02~25.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
input external delay                                                                                    0.000     0.000
top^b_data_02~25.inpad[0] (.input)                                                                      0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[25] (matmul_4x4_systolic)                       1.692     1.692
data arrival time                                                                                                 1.692

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.692
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.743


#Path 17
Startpoint: top^b_data_02~21.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[21] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
input external delay                                                                                    0.000     0.000
top^b_data_02~21.inpad[0] (.input)                                                                      0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[21] (matmul_4x4_systolic)                       1.685     1.685
data arrival time                                                                                                 1.685

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.685
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.737


#Path 18
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[0] (matmul_4x4_systolic)                        1.422     1.684
data arrival time                                                                                                    1.684

clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                          0.000     0.042
cell setup time                                                                                           -0.094    -0.052
data required time                                                                                                  -0.052
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.052
data arrival time                                                                                                   -1.684
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.736


#Path 19
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data_out[60] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_in[60] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data_out[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_in[60] (matmul_4x4_systolic)                        1.404     1.667
data arrival time                                                                                                     1.667

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.667
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.718


#Path 20
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data_out[56] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_in[56] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data_out[56] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_in[56] (matmul_4x4_systolic)                        1.396     1.659
data arrival time                                                                                                     1.659

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.659
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.710


#Path 21
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[20] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[20] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[20] (matmul_4x4_systolic)                        1.393     1.656
data arrival time                                                                                                     1.656

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.656
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.707


#Path 22
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[33] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~33.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[33] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~33.outpad[0] (.output)                                                                1.439     1.701
data arrival time                                                                                                 1.701

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.701
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.701


#Path 23
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[61] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_02~61.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[61] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_02~61.outpad[0] (.output)                                                                1.436     1.699
data arrival time                                                                                                 1.699

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.699
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.699


#Path 24
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_addr_02~1.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_addr_02~1.outpad[0] (.output)                                                                1.435     1.697
data arrival time                                                                                                1.697

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -1.697
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.697


#Path 25
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[60] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~60.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~60.outpad[0] (.output)                                                                1.427     1.690
data arrival time                                                                                                 1.690

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.690
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.690


#Path 26
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_data[31] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_01~31.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.c_data[31] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_01~31.outpad[0] (.output)                                                                1.425     1.687
data arrival time                                                                                                 1.687

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.687
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.687


#Path 27
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[58] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[58] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[58] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[58] (matmul_4x4_systolic)                        1.370     1.632
data arrival time                                                                                                     1.632

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.632
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.684


#Path 28
Startpoint: top^a_data_10~55.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data[55] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
input external delay                                                                                    0.000     0.000
top^a_data_10~55.inpad[0] (.input)                                                                      0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data[55] (matmul_4x4_systolic)                       1.622     1.622
data arrival time                                                                                                 1.622

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.622
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.673


#Path 29
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[33] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_02~33.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[33] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_02~33.outpad[0] (.output)                                                                1.406     1.668
data arrival time                                                                                                 1.668

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.668
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.668


#Path 30
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[14] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[14] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[14] (matmul_4x4_systolic)                        1.349     1.612
data arrival time                                                                                                     1.612

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.612
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.663


#Path 31
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[28] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[28] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[28] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[28] (matmul_4x4_systolic)                        1.320     1.582
data arrival time                                                                                                     1.582

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.582
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.634


#Path 32
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[50] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[50] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[50] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[50] (matmul_4x4_systolic)                        1.318     1.580
data arrival time                                                                                                     1.580

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.580
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.632


#Path 33
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[0] (matmul_4x4_systolic)                        1.314     1.576
data arrival time                                                                                                    1.576

clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                          0.000     0.042
cell setup time                                                                                           -0.094    -0.052
data required time                                                                                                  -0.052
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.052
data arrival time                                                                                                   -1.576
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.628


#Path 34
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[35] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[35] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[35] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[35] (matmul_4x4_systolic)                        1.314     1.576
data arrival time                                                                                                     1.576

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.576
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.628


#Path 35
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[5] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[5] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[5] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[5] (matmul_4x4_systolic)                        1.311     1.573
data arrival time                                                                                                    1.573

clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                          0.000     0.042
cell setup time                                                                                           -0.094    -0.052
data required time                                                                                                  -0.052
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.052
data arrival time                                                                                                   -1.573
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.625


#Path 36
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[45] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[45] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[45] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[45] (matmul_4x4_systolic)                        1.309     1.572
data arrival time                                                                                                     1.572

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.572
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.623


#Path 37
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[19] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[19] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[19] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[19] (matmul_4x4_systolic)                        1.309     1.571
data arrival time                                                                                                     1.571

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.571
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.623


#Path 38
Startpoint: top^start_mat_mul.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
top^start_mat_mul.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       1.571     1.571
data arrival time                                                                                                       1.571

clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
top^clk.inpad[0] (.input)                                                                                     0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                             0.000     0.042
cell setup time                                                                                              -0.094    -0.052
data required time                                                                                                     -0.052
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.052
data arrival time                                                                                                      -1.571
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.623


#Path 39
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[39] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[39] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[39] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[39] (matmul_4x4_systolic)                        1.307     1.569
data arrival time                                                                                                     1.569

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.569
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.621


#Path 40
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[50] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[50] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[50] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[50] (matmul_4x4_systolic)                        1.305     1.568
data arrival time                                                                                                     1.568

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.568
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.619


#Path 41
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[37] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[37] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[37] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[37] (matmul_4x4_systolic)                        1.305     1.568
data arrival time                                                                                                     1.568

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.568
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.619


#Path 42
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[1] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[1] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[1] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[1] (matmul_4x4_systolic)                        1.305     1.568
data arrival time                                                                                                    1.568

clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                          0.000     0.042
cell setup time                                                                                           -0.094    -0.052
data required time                                                                                                  -0.052
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.052
data arrival time                                                                                                   -1.568
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.619


#Path 43
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[58] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[58] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[58] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[58] (matmul_4x4_systolic)                        1.305     1.567
data arrival time                                                                                                     1.567

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.567
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.619


#Path 44
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[59] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[59] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[59] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[59] (matmul_4x4_systolic)                        1.304     1.566
data arrival time                                                                                                     1.566

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.566
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.618


#Path 45
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[32] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[32] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[32] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[32] (matmul_4x4_systolic)                        1.303     1.566
data arrival time                                                                                                     1.566

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.566
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.617


#Path 46
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[47] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[47] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[47] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[47] (matmul_4x4_systolic)                        1.302     1.565
data arrival time                                                                                                     1.565

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.565
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.616


#Path 47
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[33] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[33] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[33] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[33] (matmul_4x4_systolic)                        1.301     1.564
data arrival time                                                                                                     1.564

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.564
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.615


#Path 48
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[44] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[44] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[44] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[44] (matmul_4x4_systolic)                        1.301     1.563
data arrival time                                                                                                     1.563

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.563
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.615


#Path 49
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[53] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~53.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[53] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~53.outpad[0] (.output)                                                                1.352     1.614
data arrival time                                                                                                 1.614

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.614
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.614


#Path 50
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[55] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[55] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[55] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[55] (matmul_4x4_systolic)                        1.299     1.562
data arrival time                                                                                                     1.562

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.562
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.613


#Path 51
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[54] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_02~54.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[54] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_02~54.outpad[0] (.output)                                                                1.350     1.613
data arrival time                                                                                                 1.613

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.613
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.613


#Path 52
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[36] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[36] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[36] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[36] (matmul_4x4_systolic)                        1.299     1.561
data arrival time                                                                                                     1.561

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.561
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.613


#Path 53
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[51] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[51] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[51] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[51] (matmul_4x4_systolic)                        1.297     1.559
data arrival time                                                                                                     1.559

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.559
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.611


#Path 54
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[24] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[24] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data_out[24] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.b_data_in[24] (matmul_4x4_systolic)                        1.297     1.559
data arrival time                                                                                                     1.559

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.559
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.611


#Path 55
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[62] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[62] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[62] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[62] (matmul_4x4_systolic)                        1.296     1.558
data arrival time                                                                                                     1.558

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.558
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.610


#Path 56
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[51] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[51] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[51] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[51] (matmul_4x4_systolic)                        1.295     1.558
data arrival time                                                                                                     1.558

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.558
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.609


#Path 57
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[19] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[19] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[19] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[19] (matmul_4x4_systolic)                        1.295     1.557
data arrival time                                                                                                     1.557

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.557
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.609


#Path 58
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[53] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_02~53.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[53] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_02~53.outpad[0] (.output)                                                                1.345     1.607
data arrival time                                                                                                 1.607

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.607
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.607


#Path 59
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[63] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[63] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[63] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[63] (matmul_4x4_systolic)                        1.291     1.554
data arrival time                                                                                                     1.554

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.554
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.605


#Path 60
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[15] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[15] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[15] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[15] (matmul_4x4_systolic)                        1.289     1.552
data arrival time                                                                                                     1.552

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.552
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.603


#Path 61
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[49] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_02~49.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[49] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_02~49.outpad[0] (.output)                                                                1.326     1.589
data arrival time                                                                                                 1.589

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.589
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.589


#Path 62
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[6] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[6] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[6] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[6] (matmul_4x4_systolic)                        1.272     1.534
data arrival time                                                                                                    1.534

clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                          0.000     0.042
cell setup time                                                                                           -0.094    -0.052
data required time                                                                                                  -0.052
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.052
data arrival time                                                                                                   -1.534
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.586


#Path 63
Startpoint: top^a_data_10~51.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data[51] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
input external delay                                                                                    0.000     0.000
top^a_data_10~51.inpad[0] (.input)                                                                      0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data[51] (matmul_4x4_systolic)                       1.534     1.534
data arrival time                                                                                                 1.534

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.534
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.586


#Path 64
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[52] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_02~52.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[52] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_02~52.outpad[0] (.output)                                                                1.320     1.582
data arrival time                                                                                                 1.582

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.582
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.582


#Path 65
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[23] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~23.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[23] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~23.outpad[0] (.output)                                                                1.316     1.579
data arrival time                                                                                                 1.579

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.579
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.579


#Path 66
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_addr_02~6.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_addr_02~6.outpad[0] (.output)                                                                1.315     1.578
data arrival time                                                                                                1.578

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -1.578
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.578


#Path 67
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[20] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[20] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[20] (matmul_4x4_systolic)                        1.262     1.525
data arrival time                                                                                                     1.525

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.525
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.576


#Path 68
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[50] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_02~50.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[50] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_02~50.outpad[0] (.output)                                                                1.311     1.574
data arrival time                                                                                                 1.574

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.574
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.574


#Path 69
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.a_data_out[56] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.a_data_in[56] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.a_data_out[56] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.a_data_in[56] (matmul_4x4_systolic)                        1.257     1.519
data arrival time                                                                                                     1.519

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.519
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.571


#Path 70
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[33] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[33] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[33] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[33] (matmul_4x4_systolic)                        1.257     1.519
data arrival time                                                                                                     1.519

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.519
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.571


#Path 71
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[5] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[5] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[5] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[5] (matmul_4x4_systolic)                        1.254     1.517
data arrival time                                                                                                    1.517

clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                          0.000     0.042
cell setup time                                                                                           -0.094    -0.052
data required time                                                                                                  -0.052
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.052
data arrival time                                                                                                   -1.517
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.568


#Path 72
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[60] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[60] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[60] (matmul_4x4_systolic)                        1.251     1.514
data arrival time                                                                                                     1.514

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.514
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.565


#Path 73
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[56] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[56] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[56] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[56] (matmul_4x4_systolic)                        1.251     1.514
data arrival time                                                                                                     1.514

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.514
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.565


#Path 74
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.a_data_out[25] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.a_data_in[25] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.a_data_out[25] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.a_data_in[25] (matmul_4x4_systolic)                        1.249     1.511
data arrival time                                                                                                     1.511

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.511
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.563


#Path 75
Startpoint: top^b_data_02~17.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[17] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
input external delay                                                                                    0.000     0.000
top^b_data_02~17.inpad[0] (.input)                                                                      0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[17] (matmul_4x4_systolic)                       1.511     1.511
data arrival time                                                                                                 1.511

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.511
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.563


#Path 76
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_addr_02~0.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_addr_02~0.outpad[0] (.output)                                                                1.299     1.562
data arrival time                                                                                                1.562

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -1.562
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.562


#Path 77
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[13] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[13] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[13] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[13] (matmul_4x4_systolic)                        1.244     1.507
data arrival time                                                                                                     1.507

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.507
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.558


#Path 78
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[24] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[24] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[24] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[24] (matmul_4x4_systolic)                        1.244     1.506
data arrival time                                                                                                     1.506

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.506
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.558


#Path 79
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[5] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~5.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[5] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~5.outpad[0] (.output)                                                                1.292     1.554
data arrival time                                                                                                1.554

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -1.554
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.554


#Path 80
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[63] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[63] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[63] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[63] (matmul_4x4_systolic)                        1.234     1.497
data arrival time                                                                                                     1.497

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.497
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.548


#Path 81
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[30] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~30.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[30] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~30.outpad[0] (.output)                                                                1.286     1.548
data arrival time                                                                                                 1.548

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.548
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.548


#Path 82
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[13] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[13] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[13] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[13] (matmul_4x4_systolic)                        1.230     1.492
data arrival time                                                                                                     1.492

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.492
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.544


#Path 83
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[31] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~31.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[31] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~31.outpad[0] (.output)                                                                1.279     1.541
data arrival time                                                                                                 1.541

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.541
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.541


#Path 84
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[44] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_02~44.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[44] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_02~44.outpad[0] (.output)                                                                1.276     1.538
data arrival time                                                                                                 1.538

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.538
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.538


#Path 85
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[22] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_02~22.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.c_data[22] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_02~22.outpad[0] (.output)                                                                1.272     1.535
data arrival time                                                                                                 1.535

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.535
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.535


#Path 86
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[61] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[61] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[61] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[61] (matmul_4x4_systolic)                        1.215     1.477
data arrival time                                                                                                     1.477

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.477
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.529


#Path 87
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_addr[6] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^b_addr_01~6.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^b_addr_01~6.outpad[0] (.output)                                                                1.263     1.526
data arrival time                                                                                                1.526

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -1.526
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.526


#Path 88
Startpoint: top^b_data_02~23.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
input external delay                                                                                    0.000     0.000
top^b_data_02~23.inpad[0] (.input)                                                                      0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.b_data[23] (matmul_4x4_systolic)                       1.470     1.470
data arrival time                                                                                                 1.470

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.094    -0.052
data required time                                                                                               -0.052
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.052
data arrival time                                                                                                -1.470
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.522


#Path 89
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[38] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[38] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[38] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[38] (matmul_4x4_systolic)                        1.204     1.467
data arrival time                                                                                                     1.467

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.467
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.518


#Path 90
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[9] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[9] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[9] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[9] (matmul_4x4_systolic)                        1.203     1.466
data arrival time                                                                                                    1.466

clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                          0.000     0.042
cell setup time                                                                                           -0.094    -0.052
data required time                                                                                                  -0.052
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.052
data arrival time                                                                                                   -1.466
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.517


#Path 91
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[11] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[11] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[11] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[11] (matmul_4x4_systolic)                        1.202     1.464
data arrival time                                                                                                     1.464

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.464
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.516


#Path 92
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[44] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[44] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[44] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[44] (matmul_4x4_systolic)                        1.196     1.458
data arrival time                                                                                                     1.458

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.458
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.510


#Path 93
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[8] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[8] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[8] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[8] (matmul_4x4_systolic)                        1.193     1.455
data arrival time                                                                                                    1.455

clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                          0.000     0.042
cell setup time                                                                                           -0.094    -0.052
data required time                                                                                                  -0.052
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.052
data arrival time                                                                                                   -1.455
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.507


#Path 94
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[10] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[10] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[10] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[10] (matmul_4x4_systolic)                        1.193     1.455
data arrival time                                                                                                     1.455

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.455
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.507


#Path 95
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data_out[44] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_in[44] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.a_data_out[44] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_in[44] (matmul_4x4_systolic)                        1.188     1.450
data arrival time                                                                                                     1.450

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.450
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.502


#Path 96
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[35] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[35] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[35] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[35] (matmul_4x4_systolic)                        1.187     1.449
data arrival time                                                                                                     1.449

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.449
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.501


#Path 97
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[14] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[14] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[14] (matmul_4x4_systolic)                        1.186     1.448
data arrival time                                                                                                     1.448

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.448
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.500


#Path 98
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[18] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[18] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[18] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[18] (matmul_4x4_systolic)                        1.184     1.447
data arrival time                                                                                                     1.447

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.447
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.498


#Path 99
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[18] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[18] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[18] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[18] (matmul_4x4_systolic)                        1.181     1.443
data arrival time                                                                                                     1.443

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.443
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.495


#Path 100
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[23] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[23] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data_out[23] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.b_data_in[23] (matmul_4x4_systolic)                        1.180     1.442
data arrival time                                                                                                     1.442

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.442
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.494


#End of timing report
