# Untitled

The total number of d flip-flops(dfxtp_2) is : 1634

And the total number of cells is : 14876

$$
FR = \frac{1634}{14876} = 0.1084 =>  10.84  \% 
$$

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled.png)

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%201.png)

Here we can check the shyntesis, all the mapping have been done

# Day 2

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%202.png)

## Floorplanning

After doing shynthesis what comes it’s the floorplant, where we set specific things in our design

Before that, we’ll see the global variables in our configuration

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%203.png)

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%204.png)

We can set these variables (switches), right now they are place by default

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%205.png)

After we already check the variables for Floorplaning, synthesis etc… we run the command : run_floorplan

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%206.png)

We observe that the floorplan was successfully implemented.

We can calculate the area of the die at “picorv32a.floorplan.def”

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%207.png)

Running Magic

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%208.png)

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%209.png)

Floorplanning in magic

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2010.png)

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2011.png)

We check that the i/o pins are in the correspondent metal

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2012.png)

As we can see, the cells are unplaced, so we run a command to place them ‘’command : Run placement’’

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2013.png)

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2014.png)

# Day 3

For this part, we have to clone vsdstdcelldesing from github 

```jsx
/home/Desktop/work/tools/openlane_working_dir/openlane
git clone https://github.com/nickson-jose/vsdstdcelldesign.git
```

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2015.png)

Now we copy the [sky130A.tech](http://sky130A.tech) file into vsdstdcelldesign

```jsx
cp sky130A.tech /home/jherney30/Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign
```

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2016.png)

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2017.png)

Sending to spice with parasitics

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2018.png)

To open .spice file use

```jsx
vim
```

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2019.png)

Modify the document

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2020.png)

And than, we run the simulation into ngspice

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2021.png)

After running the simulation, we plot our aoutput/inpit vs time

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2022.png)

# Day 4

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2023.png)

We observe the file associated to the tracks, these are using duranting the routing stage.

We ajust the spacing of the layout

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2024.png)

Generation of the .lef file

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2025.png)

We verify if everything is okay 

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2026.png)

![Untitled](Untitled%2076265fc49b49417596b202ad6effd888/Untitled%2027.png)

We see .lef file tha was generated