
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14418 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1259.320 ; gain = 79.863 ; free physical = 824 ; free virtual = 21708
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
INFO: [Synth 8-6157] synthesizing module 'binToBcd' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/binToBcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binToBcd' (1#1) [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/binToBcd.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'B2' does not match port width (16) of module 'binToBcd' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:54]
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/Seg_7_Display.v:21]
INFO: [Synth 8-226] default block is never used [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/Seg_7_Display.v:46]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (2#1) [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/Seg_7_Display.v:21]
WARNING: [Synth 8-689] width (20) of port connection 'x' does not match port width (16) of module 'seg7decimal' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:55]
WARNING: [Synth 8-6104] Input port 'dp1' has an internal driver [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:55]
INFO: [Synth 8-6157] synthesizing module 'SapnaModule' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/sapnamodule.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SapnaModule' (3#1) [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/sapnamodule.v:4]
ERROR: [Synth 8-685] variable 'reset' should not be used in output port connection [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:56]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1304.945 ; gain = 125.488 ; free physical = 833 ; free virtual = 21717
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 15:06:27 2018...
