#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 15 23:28:19 2020
# Process ID: 11156
# Current directory: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3864 C:\Users\robeg\OneDrive - unb.br\UnB\3 Semestre\complemento1\complemento1.xpr
# Log file: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/vivado.log
# Journal file: C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xinlinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:01:46 . Memory (MB): peak = 932.414 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulacaoFinal' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulacaoFinal_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sim_1/new/simulacaoFinal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simulacaoFinal'
ERROR: [VRFC 10-2989] 'soma4' is not declared [C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sim_1/new/simulacaoFinal.vhd:24]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sim_1/new/simulacaoFinal.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sim_1/new/simulacaoFinal.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 932.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 932.414 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_soma4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sim_1/new/simulacaoFinal.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sim_1/new/simulacaoFinal.vhd}}
file delete -force {C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sim_1/new/simulacaoFinal.vhd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_soma4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_soma4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sim_1/new/to_soma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_soma4'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
"xelab -wto bd9d8f2b43034b18bff19e12dc214ef8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_soma4_behav xil_defaultlib.tb_soma4 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xinlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bd9d8f2b43034b18bff19e12dc214ef8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_soma4_behav xil_defaultlib.tb_soma4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.complemento1 [complemento1_default]
Compiling architecture behavioral of entity xil_defaultlib.somador1b [somador1b_default]
Compiling architecture behavioral of entity xil_defaultlib.somador4b [somador4b_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_soma4
Built simulation snapshot tb_soma4_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 932.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_soma4_behav -key {Behavioral:sim_1:Functional:tb_soma4} -tclbatch {tb_soma4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_soma4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 932.414 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_soma4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 932.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 932.414 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_soma4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_soma4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sources_1/new/somador4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'somador4b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sim_1/new/to_soma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_soma4'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
"xelab -wto bd9d8f2b43034b18bff19e12dc214ef8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_soma4_behav xil_defaultlib.tb_soma4 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xinlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bd9d8f2b43034b18bff19e12dc214ef8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_soma4_behav xil_defaultlib.tb_soma4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.complemento1 [complemento1_default]
Compiling architecture behavioral of entity xil_defaultlib.somador1b [somador1b_default]
Compiling architecture behavioral of entity xil_defaultlib.somador4b [somador4b_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_soma4
Built simulation snapshot tb_soma4_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 932.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_soma4_behav -key {Behavioral:sim_1:Functional:tb_soma4} -tclbatch {tb_soma4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_soma4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 932.414 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_soma4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 932.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_soma4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_soma4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sources_1/new/somador4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'somador4b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.srcs/sim_1/new/to_soma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_soma4'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
"xelab -wto bd9d8f2b43034b18bff19e12dc214ef8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_soma4_behav xil_defaultlib.tb_soma4 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xinlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bd9d8f2b43034b18bff19e12dc214ef8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_soma4_behav xil_defaultlib.tb_soma4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.complemento1 [complemento1_default]
Compiling architecture behavioral of entity xil_defaultlib.somador1b [somador1b_default]
Compiling architecture behavioral of entity xil_defaultlib.somador4b [somador4b_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_soma4
Built simulation snapshot tb_soma4_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 932.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/robeg/OneDrive - unb.br/UnB/3 Semestre/complemento1/complemento1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_soma4_behav -key {Behavioral:sim_1:Functional:tb_soma4} -tclbatch {tb_soma4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_soma4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_soma4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 932.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 932.414 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 16 00:01:49 2020...
