{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79996,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 3.74935e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.68985e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 7.46829e-07,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.68985e-05,
	"finish__design__instance__count__class:buffer": 7,
	"finish__design__instance__area__class:buffer": 41.2896,
	"finish__design__instance__count__class:timing_repair_buffer": 7,
	"finish__design__instance__area__class:timing_repair_buffer": 32.5312,
	"finish__design__instance__count__class:sequential_cell": 1,
	"finish__design__instance__area__class:sequential_cell": 25.024,
	"finish__design__instance__count__class:multi_input_combinational_cell": 5,
	"finish__design__instance__area__class:multi_input_combinational_cell": 21.2704,
	"finish__design__instance__count": 20,
	"finish__design__instance__area": 120.115,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.23813,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.906463,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.972399,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.12072e-06,
	"finish__power__switching__total": 2.90791e-07,
	"finish__power__leakage__total": 5.89464e-11,
	"finish__power__total": 9.41157e-06,
	"finish__design__io": 13,
	"finish__design__die__area": 1923.26,
	"finish__design__core__area": 1576.51,
	"finish__design__instance__count": 36,
	"finish__design__instance__area": 140.134,
	"finish__design__instance__count__stdcell": 36,
	"finish__design__instance__area__stdcell": 140.134,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0888889,
	"finish__design__instance__utilization__stdcell": 0.0888889,
	"finish__design__rows": 14,
	"finish__design__rows:unithd": 14,
	"finish__design__sites": 1260,
	"finish__design__sites:unithd": 1260,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}