

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_16u_config2_s'
================================================================
* Date:           Mon Dec  6 16:55:42 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.908 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3138|     3138| 10.459 us | 10.459 us |  3138|  3138|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255  |shift_line_buffer_array_ap_ufixed_1u_config2_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3136|     3136|         4|          4|         16|   784|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     787|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        0|      -|      129|      64|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     260|    -|
|Register             |        -|      -|      434|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|      563|    1111|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+
    |                            Instance                            |                     Module                     | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+
    |call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255  |shift_line_buffer_array_ap_ufixed_1u_config2_s  |        0|      0|  129|  64|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+
    |Total                                                           |                                                |        0|      0|  129|  64|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |acc_11_V_fu_849_p2               |     +    |      0|  0|  18|          11|           3|
    |acc_12_V_fu_878_p2               |     +    |      0|  0|  17|          10|           4|
    |acc_14_V_fu_922_p2               |     +    |      0|  0|  18|          11|          11|
    |acc_1_V_fu_838_p2                |     +    |      0|  0|  17|          10|          10|
    |acc_2_V_fu_817_p2                |     +    |      0|  0|  18|          11|           3|
    |acc_8_V_fu_911_p2                |     +    |      0|  0|  18|          11|           4|
    |acc_9_V_fu_803_p2                |     +    |      0|  0|  17|          10|           3|
    |add_ln301_fu_984_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln303_fu_995_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln306_fu_938_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln308_fu_949_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln703_2000_fu_610_p2         |     +    |      0|  0|  18|          11|           6|
    |add_ln703_2003_fu_828_p2         |     +    |      0|  0|  15|           8|           4|
    |add_ln703_2012_fu_616_p2         |     +    |      0|  0|  18|          11|          11|
    |add_ln708_1_fu_667_p2            |     +    |      0|  0|  18|          11|          11|
    |add_ln708_2_fu_745_p2            |     +    |      0|  0|  18|          11|          11|
    |add_ln708_fu_478_p2              |     +    |      0|  0|  18|          11|          11|
    |add_ln78_fu_276_p2               |     +    |      0|  0|  17|          10|           1|
    |res_V_data_13_V_din              |     +    |      0|  0|  19|          12|          12|
    |res_V_data_5_V_din               |     +    |      0|  0|  19|          12|          12|
    |tmp_data_0_V_4_fu_860_p2         |     +    |      0|  0|  15|           8|           3|
    |sub_ln1118_1_fu_512_p2           |     -    |      0|  0|  19|          12|          12|
    |sub_ln1118_2_fu_687_p2           |     -    |      0|  0|  18|           1|          11|
    |sub_ln1118_3_fu_590_p2           |     -    |      0|  0|  16|           1|           9|
    |sub_ln1118_4_fu_783_p2           |     -    |      0|  0|  18|           1|          11|
    |sub_ln1118_fu_502_p2             |     -    |      0|  0|  18|           1|          11|
    |sub_ln708_fu_560_p2              |     -    |      0|  0|  18|          11|          11|
    |and_ln272_1_fu_450_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln272_2_fu_456_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln272_fu_444_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_249                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_301                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_821                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_write_state5  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op156        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln272_1_fu_398_p2           |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln272_4_fu_418_p2           |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln272_5_fu_438_p2           |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln272_fu_388_p2             |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln293_fu_933_p2             |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln297_fu_979_p2             |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln78_fu_270_p2              |   icmp   |      0|  0|  13|          10|           9|
    |acc_4_V_fu_889_p2                |    or    |      0|  0|   9|           9|           1|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |select_ln303_fu_1000_p3          |  select  |      0|  0|  32|           1|           2|
    |select_ln308_fu_954_p3           |  select  |      0|  0|  32|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 787|         555|         229|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_248_p4  |  15|          3|   32|         96|
    |data_V_data_V_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_reg_234                   |   9|          2|   10|         20|
    |pX_2                                     |   9|          2|   32|         64|
    |pY_2                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                     |   9|          2|    1|          2|
    |sX_2                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 260|         56|  158|        353|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln703_2000_reg_1115         |  11|   0|   11|          0|
    |add_ln703_2012_reg_1120         |  11|   0|   11|          0|
    |add_ln78_reg_1024               |  10|   0|   10|          0|
    |and_ln272_2_reg_1096            |   1|   0|    1|          0|
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |icmp_ln272_1_reg_1079           |   1|   0|    1|          0|
    |icmp_ln272_reg_1069             |   1|   0|    1|          0|
    |icmp_ln78_reg_1020              |   1|   0|    1|          0|
    |indvar_flatten_reg_234          |  10|   0|   10|          0|
    |kernel_data_V_1_0_ret_reg_1040  |   8|   0|    8|          0|
    |kernel_data_V_1_1               |   8|   0|    8|          0|
    |kernel_data_V_1_2               |   8|   0|    8|          0|
    |kernel_data_V_1_4               |   8|   0|    8|          0|
    |kernel_data_V_1_5               |   8|   0|    8|          0|
    |kernel_data_V_1_5_ret_reg_1045  |   8|   0|    8|          0|
    |kernel_data_V_1_6_ret_reg_1034  |   8|   0|    8|          0|
    |kernel_data_V_1_7               |   8|   0|    8|          0|
    |kernel_data_V_1_7_ret_reg_1052  |   8|   0|    8|          0|
    |kernel_data_V_1_8               |   8|   0|    8|          0|
    |kernel_data_V_1_8_ret_reg_1058  |   8|   0|    8|          0|
    |lshr_ln708_1_reg_1110           |   7|   0|    7|          0|
    |lshr_ln708_s_reg_1105           |  10|   0|   10|          0|
    |pX_2                            |  32|   0|   32|          0|
    |pX_2_load_reg_1090              |  32|   0|   32|          0|
    |pY_2                            |  32|   0|   32|          0|
    |pY_2_load_reg_1084              |  32|   0|   32|          0|
    |sX_2                            |  32|   0|   32|          0|
    |sX_2_load_reg_1064              |  32|   0|   32|          0|
    |sY_2                            |  32|   0|   32|          0|
    |sY_2_load_reg_1074              |  32|   0|   32|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp_data_0_V_reg_1029           |   8|   0|    8|          0|
    |trunc_ln_reg_1100               |  11|   0|   11|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 434|   0|  434|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_out               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_write             | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|data_V_data_V_dout      |  in |    8|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|data_V_data_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|data_V_data_V_read      | out |    1|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|res_V_data_0_V_din      | out |   12|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write    | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din      | out |   12|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write    | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din      | out |   12|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write    | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din      | out |   12|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write    | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din      | out |   12|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write    | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din      | out |   12|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write    | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din      | out |   12|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write    | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din      | out |   12|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write    | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din      | out |   12|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write    | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din      | out |   12|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write    | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din     | out |   12|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write   | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din     | out |   12|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write   | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din     | out |   12|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write   | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din     | out |   12|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write   | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din     | out |   12|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write   | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din     | out |   12|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write   | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<12, 6, 5, 3, 0>, 16u>, config2>.exit.i" ]" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.60ns)   --->   "%icmp_ln78 = icmp eq i10 %indvar_flatten, -240" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 26 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.72ns)   --->   "%add_ln78 = add i10 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 27 'add' 'add_ln78' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<12, 6, 5, 3, 0>, 16u>, config2>.exit", label %hls_label_0" [firmware/nnet_utils/nnet_conv2d_stream.h:78->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 29 [1/1] (1.45ns)   --->   "%tmp_data_0_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %data_V_data_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 29 'read' 'tmp_data_0_V' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_218 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 31 'speclooptripcount' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str42) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str64)" [firmware/nnet_utils/nnet_conv2d_stream.h:81->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 33 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 16, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:82->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 34 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_219 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str64, i32 %tmp_s)" [firmware/nnet_utils/nnet_conv2d_stream.h:83->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 35 'specregionend' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_load = load i8* @kernel_data_V_1_1, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 36 'load' 'kernel_data_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_load = load i8* @kernel_data_V_1_2, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 37 'load' 'kernel_data_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_load = load i8* @kernel_data_V_1_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 38 'load' 'kernel_data_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_load = load i8* @kernel_data_V_1_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 39 'load' 'kernel_data_V_1_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_load = load i8* @kernel_data_V_1_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 40 'load' 'kernel_data_V_1_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_load = load i8* @kernel_data_V_1_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 41 'load' 'kernel_data_V_1_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.22ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8 } @"shift_line_buffer<array<ap_ufixed,1u>,config2>"(i8 %tmp_data_0_V, i8 %kernel_data_V_1_1_load, i8 %kernel_data_V_1_2_load, i8 %kernel_data_V_1_4_load, i8 %kernel_data_V_1_5_load, i8 %kernel_data_V_1_7_load, i8 %kernel_data_V_1_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 43 'extractvalue' 'kernel_data_V_1_6_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_1_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 44 'extractvalue' 'kernel_data_V_1_3_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_1_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 45 'extractvalue' 'kernel_data_V_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 46 'extractvalue' 'kernel_data_V_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_1_ret, i8* @kernel_data_V_1_1, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 48 'extractvalue' 'kernel_data_V_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_2_ret, i8* @kernel_data_V_1_2, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 50 'extractvalue' 'kernel_data_V_1_4_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_4_ret, i8* @kernel_data_V_1_4, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 52 'extractvalue' 'kernel_data_V_1_5_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_5_ret, i8* @kernel_data_V_1_5, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 54 'extractvalue' 'kernel_data_V_1_7_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_7_ret, i8* @kernel_data_V_1_7, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 56 'extractvalue' 'kernel_data_V_1_8_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "store i8 %kernel_data_V_1_8_ret, i8* @kernel_data_V_1_8, align 1" [firmware/nnet_utils/nnet_conv_stream.h:269->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sX_2_load = load i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 58 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.85ns)   --->   "%icmp_ln272 = icmp eq i32 %sX_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 59 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sY_2_load = load i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 60 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.85ns)   --->   "%icmp_ln272_1 = icmp eq i32 %sY_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 61 'icmp' 'icmp_ln272_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%pY_2_load = load i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 62 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 63 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.84ns)   --->   "%icmp_ln272_4 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 64 'icmp' 'icmp_ln272_4' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%pX_2_load = load i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 65 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2008 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 66 'partselect' 'tmp_2008' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.84ns)   --->   "%icmp_ln272_5 = icmp sgt i31 %tmp_2008, 0" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 67 'icmp' 'icmp_ln272_5' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_2)   --->   "%and_ln272 = and i1 %icmp_ln272, %icmp_ln272_1" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 68 'and' 'and_ln272' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_2)   --->   "%and_ln272_1 = and i1 %icmp_ln272_4, %icmp_ln272_5" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 69 'and' 'and_ln272_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln272_2 = and i1 %and_ln272_1, %and_ln272" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 70 'and' 'and_ln272_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %and_ln272_2, label %hls_label_2, label %._crit_edge22.i.i" [firmware/nnet_utils/nnet_conv_stream.h:272->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i8 %kernel_data_V_1_1_ret to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 72 'zext' 'zext_ln708_1' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln708_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_1_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 73 'bitconcatenate' 'shl_ln708_1' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln708_2 = zext i10 %shl_ln708_1 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 74 'zext' 'zext_ln708_2' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.72ns)   --->   "%add_ln708 = add i11 %zext_ln708_1, %zext_ln708_2" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 75 'add' 'add_ln708' <Predicate = (and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %add_ln708, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 76 'partselect' 'lshr_ln' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln708_3 = zext i10 %lshr_ln to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 77 'zext' 'zext_ln708_3' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %kernel_data_V_1_1_ret to i12" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 78 'zext' 'zext_ln1116' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.72ns)   --->   "%sub_ln1118 = sub i11 0, %zext_ln708_2" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 79 'sub' 'sub_ln1118' <Predicate = (and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %sub_ln1118 to i12" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 80 'sext' 'sext_ln1118' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.73ns)   --->   "%sub_ln1118_1 = sub i12 %sext_ln1118, %zext_ln1116" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 81 'sub' 'sub_ln1118_1' <Predicate = (and_ln272_2)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %sub_ln1118_1, i32 1, i32 11)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 82 'partselect' 'trunc_ln' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln708_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_2_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 83 'bitconcatenate' 'shl_ln708_2' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln708_4 = zext i9 %shl_ln708_2 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 84 'zext' 'zext_ln708_4' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln708_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %kernel_data_V_1_3_ret, i3 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 85 'bitconcatenate' 'shl_ln708_3' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln708_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_3_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 86 'bitconcatenate' 'shl_ln708_4' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln708_5 = zext i9 %shl_ln708_4 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 87 'zext' 'zext_ln708_5' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.73ns)   --->   "%sub_ln708 = sub i11 %shl_ln708_3, %zext_ln708_5" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 88 'sub' 'sub_ln708' <Predicate = (and_ln272_2)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %sub_ln708, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 89 'partselect' 'lshr_ln708_s' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln708_1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %kernel_data_V_1_4_ret, i32 1, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 90 'partselect' 'lshr_ln708_1' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln708_16 = zext i8 %kernel_data_V_1_8_ret to i9" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 91 'zext' 'zext_ln708_16' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.70ns)   --->   "%sub_ln1118_3 = sub i9 0, %zext_ln708_16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 92 'sub' 'sub_ln1118_3' <Predicate = (and_ln272_2)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %sub_ln1118_3, i32 1, i32 8)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 93 'partselect' 'trunc_ln708_30' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118_1999 = sext i8 %trunc_ln708_30 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 94 'sext' 'sext_ln1118_1999' <Predicate = (and_ln272_2)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.72ns)   --->   "%add_ln703_2000 = add i11 %zext_ln708_3, -21" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 95 'add' 'add_ln703_2000' <Predicate = (and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.71ns)   --->   "%add_ln703_2012 = add i11 %sext_ln1118_1999, %zext_ln708_4" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 96 'add' 'add_ln703_2012' <Predicate = (and_ln272_2)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.90>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_2007 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str66)" [firmware/nnet_utils/nnet_dense_latency.h:45->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 97 'specregionbegin' 'tmp_2007' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 9, [4 x i8]* @p_str28, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_mult.h:81->firmware/nnet_utils/nnet_dense_latency.h:57->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 98 'specresourcelimit' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str66, i32 %tmp_2007)" [firmware/nnet_utils/nnet_dense_latency.h:59->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 99 'specregionend' 'empty' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_0_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 100 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i9 %shl_ln to i10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 101 'zext' 'zext_ln708' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i11 %trunc_ln to i12" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 102 'sext' 'sext_ln708' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln708_6 = zext i10 %lshr_ln708_s to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 103 'zext' 'zext_ln708_6' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln708_7 = zext i7 %lshr_ln708_1 to i8" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 104 'zext' 'zext_ln708_7' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln708_8 = zext i8 %kernel_data_V_1_5_ret to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 105 'zext' 'zext_ln708_8' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln708_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_5_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 106 'bitconcatenate' 'shl_ln708_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln708_9 = zext i9 %shl_ln708_5 to i10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 107 'zext' 'zext_ln708_9' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln708_6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_5_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 108 'bitconcatenate' 'shl_ln708_6' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln708_10 = zext i10 %shl_ln708_6 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 109 'zext' 'zext_ln708_10' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.72ns)   --->   "%add_ln708_1 = add i11 %zext_ln708_8, %zext_ln708_10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 110 'add' 'add_ln708_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%lshr_ln708_2 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %add_ln708_1, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 111 'partselect' 'lshr_ln708_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln708_11 = zext i10 %lshr_ln708_2 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 112 'zext' 'zext_ln708_11' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.72ns)   --->   "%sub_ln1118_2 = sub i11 0, %zext_ln708_10" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 113 'sub' 'sub_ln1118_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %sub_ln1118_2, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 114 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i10 %trunc_ln708_s to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 115 'sext' 'sext_ln708_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%lshr_ln708_3 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %kernel_data_V_1_6_ret, i32 1, i32 7)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 116 'partselect' 'lshr_ln708_3' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln708_12 = zext i7 %lshr_ln708_3 to i8" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 117 'zext' 'zext_ln708_12' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln708_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_6_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 118 'bitconcatenate' 'shl_ln708_7' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln708_13 = zext i9 %shl_ln708_7 to i12" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 119 'zext' 'zext_ln708_13' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln708_14 = zext i8 %kernel_data_V_1_7_ret to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 120 'zext' 'zext_ln708_14' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln708_8 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_7_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 121 'bitconcatenate' 'shl_ln708_8' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln708_15 = zext i10 %shl_ln708_8 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 122 'zext' 'zext_ln708_15' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.72ns)   --->   "%add_ln708_2 = add i11 %zext_ln708_14, %zext_ln708_15" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 123 'add' 'add_ln708_2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %add_ln708_2, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 124 'partselect' 'trunc_ln708_29' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln708_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %kernel_data_V_1_8_ret, i1 false)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 125 'bitconcatenate' 'shl_ln708_9' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i9 %shl_ln708_9 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 126 'zext' 'zext_ln1118' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %kernel_data_V_1_8_ret, i2 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 127 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %shl_ln2 to i11" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 128 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.72ns)   --->   "%sub_ln1118_4 = sub i11 0, %zext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 129 'sub' 'sub_ln1118_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %sub_ln1118_4, i32 1, i32 10)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 130 'partselect' 'trunc_ln708_31' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln703_1378 = sext i10 %trunc_ln708_31 to i11" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 131 'sext' 'sext_ln703_1378' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.71ns)   --->   "%acc_9_V = add i10 %zext_ln708, 4" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 132 'add' 'acc_9_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_data_9_V_4 = zext i10 %acc_9_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 133 'zext' 'tmp_data_9_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %add_ln703_2000 to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 134 'sext' 'sext_ln703' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.72ns)   --->   "%acc_2_V = add i11 %zext_ln708_6, -2" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 135 'add' 'acc_2_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_data_2_V_5 = sext i11 %acc_2_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 136 'sext' 'tmp_data_2_V_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln703_2003 = add i8 %zext_ln708_7, 8" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 137 'add' 'add_ln703_2003' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i8 %add_ln703_2003 to i10" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 138 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.71ns)   --->   "%acc_1_V = add i10 %zext_ln703_1, %zext_ln708_9" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 139 'add' 'acc_1_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_data_1_V_4 = zext i10 %acc_1_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 140 'zext' 'tmp_data_1_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.72ns)   --->   "%acc_11_V = add i11 %zext_ln708_11, -2" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 141 'add' 'acc_11_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_data_11_V_5 = sext i11 %acc_11_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 142 'sext' 'tmp_data_11_V_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.70ns)   --->   "%tmp_data_0_V_4 = add i8 %zext_ln708_12, 6" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 143 'add' 'tmp_data_0_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_0_V_5 = zext i8 %tmp_data_0_V_4 to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 144 'zext' 'tmp_data_0_V_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.73ns)   --->   "%acc_13_V = add i12 %zext_ln708_13, %sext_ln708" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 145 'add' 'acc_13_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.72ns)   --->   "%acc_12_V = add i10 %trunc_ln708_29, 8" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 146 'add' 'acc_12_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data_12_V_5 = zext i10 %acc_12_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 147 'zext' 'tmp_data_12_V_5' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%acc_4_V = or i9 %shl_ln708_9, 1" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 148 'or' 'acc_4_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_data_4_V = zext i9 %acc_4_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 149 'zext' 'tmp_data_4_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln703_1381 = sext i11 %add_ln703_2012 to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 150 'sext' 'sext_ln703_1381' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.73ns)   --->   "%acc_5_V = add i12 %sext_ln703, %sext_ln703_1381" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 151 'add' 'acc_5_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.72ns)   --->   "%acc_8_V = add i11 %sext_ln703_1378, -5" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 152 'add' 'acc_8_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_data_8_V_4 = sext i11 %acc_8_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 153 'sext' 'tmp_data_8_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.72ns)   --->   "%acc_14_V = add i11 %zext_ln1118, %sext_ln708_1" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 154 'add' 'acc_14_V' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_data_14_V_4 = sext i11 %acc_14_V to i12" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 155 'sext' 'tmp_data_14_V_4' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P(i12* %res_V_data_0_V, i12* %res_V_data_1_V, i12* %res_V_data_2_V, i12* %res_V_data_3_V, i12* %res_V_data_4_V, i12* %res_V_data_5_V, i12* %res_V_data_6_V, i12* %res_V_data_7_V, i12* %res_V_data_8_V, i12* %res_V_data_9_V, i12* %res_V_data_10_V, i12* %res_V_data_11_V, i12* %res_V_data_12_V, i12* %res_V_data_13_V, i12* %res_V_data_14_V, i12* %res_V_data_15_V, i12 %tmp_data_0_V_5, i12 %tmp_data_1_V_4, i12 %tmp_data_2_V_5, i12 0, i12 %tmp_data_4_V, i12 %acc_5_V, i12 0, i12 -6, i12 %tmp_data_8_V_4, i12 %tmp_data_9_V_4, i12 %tmp_data_4_V, i12 %tmp_data_11_V_5, i12 %tmp_data_12_V_5, i12 %acc_13_V, i12 %tmp_data_14_V_4, i12 0)" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 156 'write' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge22.i.i" [firmware/nnet_utils/nnet_conv_stream.h:290->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 157 'br' <Predicate = (!icmp_ln78 & and_ln272_2)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.85ns)   --->   "%icmp_ln293 = icmp eq i32 %pX_2_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:293->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 158 'icmp' 'icmp_ln293' <Predicate = (!icmp_ln78)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln293, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:293->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 159 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.88ns)   --->   "%add_ln306 = add nsw i32 %pX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:306->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 160 'add' 'add_ln306' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.60ns)   --->   "store i32 %add_ln306, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:306->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 161 'store' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.60>
ST_5 : Operation 162 [1/1] (0.88ns)   --->   "%add_ln308 = add i32 %sX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 162 'add' 'add_ln308' <Predicate = (!icmp_ln78 & !icmp_ln293 & !icmp_ln272)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.22ns)   --->   "%select_ln308 = select i1 %icmp_ln272, i32 2, i32 %add_ln308" [firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 163 'select' 'select_ln308' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.60ns)   --->   "store i32 %select_ln308, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 164 'store' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.60>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br label %"compute_output_buffer_2d<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<12, 6, 5, 3, 0>, 16u>, config2>.exit.i""   --->   Operation 165 'br' <Predicate = (!icmp_ln78 & !icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.60ns)   --->   "store i32 0, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:295->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 166 'store' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.60>
ST_5 : Operation 167 [1/1] (0.60ns)   --->   "store i32 0, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:296->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 167 'store' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.60>
ST_5 : Operation 168 [1/1] (0.85ns)   --->   "%icmp_ln297 = icmp eq i32 %pY_2_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 168 'icmp' 'icmp_ln297' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln297, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 169 'br' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.88ns)   --->   "%add_ln301 = add nsw i32 %pY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:301->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 170 'add' 'add_ln301' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.60ns)   --->   "store i32 %add_ln301, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:301->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 171 'store' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297)> <Delay = 0.60>
ST_5 : Operation 172 [1/1] (0.88ns)   --->   "%add_ln303 = add i32 %sY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:303->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 172 'add' 'add_ln303' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297 & !icmp_ln272_1)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.22ns)   --->   "%select_ln303 = select i1 %icmp_ln272_1, i32 2, i32 %add_ln303" [firmware/nnet_utils/nnet_conv_stream.h:303->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 173 'select' 'select_ln303' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.60ns)   --->   "br label %4"   --->   Operation 174 'br' <Predicate = (!icmp_ln78 & icmp_ln293 & !icmp_ln297)> <Delay = 0.60>
ST_5 : Operation 175 [1/1] (0.60ns)   --->   "store i32 0, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:298->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 175 'store' <Predicate = (!icmp_ln78 & icmp_ln293 & icmp_ln297)> <Delay = 0.60>
ST_5 : Operation 176 [1/1] (0.60ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:300->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 176 'br' <Predicate = (!icmp_ln78 & icmp_ln293 & icmp_ln297)> <Delay = 0.60>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %select_ln303, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:303->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 177 'phi' 'storemerge_i_i' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "store i32 %storemerge_i_i, i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:299->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 178 'store' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br label %"compute_output_buffer_2d<array<ap_ufixed<8, 3, 5, 3, 0>, 1u>, array<ap_fixed<12, 6, 5, 3, 0>, 16u>, config2>.exit.i"" [firmware/nnet_utils/nnet_conv_stream.h:305->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 179 'br' <Predicate = (!icmp_ln78 & icmp_ln293)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 180 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:109]   --->   Operation 181 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
br_ln78                (br               ) [ 0111110]
indvar_flatten         (phi              ) [ 0010000]
icmp_ln78              (icmp             ) [ 0011110]
add_ln78               (add              ) [ 0111110]
br_ln78                (br               ) [ 0000000]
tmp_data_0_V           (read             ) [ 0000100]
specloopname_ln0       (specloopname     ) [ 0000000]
empty_218              (speclooptripcount) [ 0000000]
specloopname_ln79      (specloopname     ) [ 0000000]
tmp_s                  (specregionbegin  ) [ 0000000]
specpipeline_ln82      (specpipeline     ) [ 0000000]
empty_219              (specregionend    ) [ 0000000]
kernel_data_V_1_1_load (load             ) [ 0000000]
kernel_data_V_1_2_load (load             ) [ 0000000]
kernel_data_V_1_4_load (load             ) [ 0000000]
kernel_data_V_1_5_load (load             ) [ 0000000]
kernel_data_V_1_7_load (load             ) [ 0000000]
kernel_data_V_1_8_load (load             ) [ 0000000]
call_ret               (call             ) [ 0000000]
kernel_data_V_1_6_ret  (extractvalue     ) [ 0000010]
kernel_data_V_1_3_ret  (extractvalue     ) [ 0000000]
kernel_data_V_1_0_ret  (extractvalue     ) [ 0000010]
kernel_data_V_1_1_ret  (extractvalue     ) [ 0000000]
store_ln269            (store            ) [ 0000000]
kernel_data_V_1_2_ret  (extractvalue     ) [ 0000000]
store_ln269            (store            ) [ 0000000]
kernel_data_V_1_4_ret  (extractvalue     ) [ 0000000]
store_ln269            (store            ) [ 0000000]
kernel_data_V_1_5_ret  (extractvalue     ) [ 0000010]
store_ln269            (store            ) [ 0000000]
kernel_data_V_1_7_ret  (extractvalue     ) [ 0000010]
store_ln269            (store            ) [ 0000000]
kernel_data_V_1_8_ret  (extractvalue     ) [ 0000010]
store_ln269            (store            ) [ 0000000]
sX_2_load              (load             ) [ 0000010]
icmp_ln272             (icmp             ) [ 0000010]
sY_2_load              (load             ) [ 0000010]
icmp_ln272_1           (icmp             ) [ 0000010]
pY_2_load              (load             ) [ 0000010]
tmp                    (partselect       ) [ 0000000]
icmp_ln272_4           (icmp             ) [ 0000000]
pX_2_load              (load             ) [ 0000010]
tmp_2008               (partselect       ) [ 0000000]
icmp_ln272_5           (icmp             ) [ 0000000]
and_ln272              (and              ) [ 0000000]
and_ln272_1            (and              ) [ 0000000]
and_ln272_2            (and              ) [ 0011110]
br_ln272               (br               ) [ 0000000]
zext_ln708_1           (zext             ) [ 0000000]
shl_ln708_1            (bitconcatenate   ) [ 0000000]
zext_ln708_2           (zext             ) [ 0000000]
add_ln708              (add              ) [ 0000000]
lshr_ln                (partselect       ) [ 0000000]
zext_ln708_3           (zext             ) [ 0000000]
zext_ln1116            (zext             ) [ 0000000]
sub_ln1118             (sub              ) [ 0000000]
sext_ln1118            (sext             ) [ 0000000]
sub_ln1118_1           (sub              ) [ 0000000]
trunc_ln               (partselect       ) [ 0000010]
shl_ln708_2            (bitconcatenate   ) [ 0000000]
zext_ln708_4           (zext             ) [ 0000000]
shl_ln708_3            (bitconcatenate   ) [ 0000000]
shl_ln708_4            (bitconcatenate   ) [ 0000000]
zext_ln708_5           (zext             ) [ 0000000]
sub_ln708              (sub              ) [ 0000000]
lshr_ln708_s           (partselect       ) [ 0000010]
lshr_ln708_1           (partselect       ) [ 0000010]
zext_ln708_16          (zext             ) [ 0000000]
sub_ln1118_3           (sub              ) [ 0000000]
trunc_ln708_30         (partselect       ) [ 0000000]
sext_ln1118_1999       (sext             ) [ 0000000]
add_ln703_2000         (add              ) [ 0000010]
add_ln703_2012         (add              ) [ 0000010]
tmp_2007               (specregionbegin  ) [ 0000000]
specresourcelimit_ln81 (specresourcelimit) [ 0000000]
empty                  (specregionend    ) [ 0000000]
shl_ln                 (bitconcatenate   ) [ 0000000]
zext_ln708             (zext             ) [ 0000000]
sext_ln708             (sext             ) [ 0000000]
zext_ln708_6           (zext             ) [ 0000000]
zext_ln708_7           (zext             ) [ 0000000]
zext_ln708_8           (zext             ) [ 0000000]
shl_ln708_5            (bitconcatenate   ) [ 0000000]
zext_ln708_9           (zext             ) [ 0000000]
shl_ln708_6            (bitconcatenate   ) [ 0000000]
zext_ln708_10          (zext             ) [ 0000000]
add_ln708_1            (add              ) [ 0000000]
lshr_ln708_2           (partselect       ) [ 0000000]
zext_ln708_11          (zext             ) [ 0000000]
sub_ln1118_2           (sub              ) [ 0000000]
trunc_ln708_s          (partselect       ) [ 0000000]
sext_ln708_1           (sext             ) [ 0000000]
lshr_ln708_3           (partselect       ) [ 0000000]
zext_ln708_12          (zext             ) [ 0000000]
shl_ln708_7            (bitconcatenate   ) [ 0000000]
zext_ln708_13          (zext             ) [ 0000000]
zext_ln708_14          (zext             ) [ 0000000]
shl_ln708_8            (bitconcatenate   ) [ 0000000]
zext_ln708_15          (zext             ) [ 0000000]
add_ln708_2            (add              ) [ 0000000]
trunc_ln708_29         (partselect       ) [ 0000000]
shl_ln708_9            (bitconcatenate   ) [ 0000000]
zext_ln1118            (zext             ) [ 0000000]
shl_ln2                (bitconcatenate   ) [ 0000000]
zext_ln1118_1          (zext             ) [ 0000000]
sub_ln1118_4           (sub              ) [ 0000000]
trunc_ln708_31         (partselect       ) [ 0000000]
sext_ln703_1378        (sext             ) [ 0000000]
acc_9_V                (add              ) [ 0000000]
tmp_data_9_V_4         (zext             ) [ 0000000]
sext_ln703             (sext             ) [ 0000000]
acc_2_V                (add              ) [ 0000000]
tmp_data_2_V_5         (sext             ) [ 0000000]
add_ln703_2003         (add              ) [ 0000000]
zext_ln703_1           (zext             ) [ 0000000]
acc_1_V                (add              ) [ 0000000]
tmp_data_1_V_4         (zext             ) [ 0000000]
acc_11_V               (add              ) [ 0000000]
tmp_data_11_V_5        (sext             ) [ 0000000]
tmp_data_0_V_4         (add              ) [ 0000000]
tmp_data_0_V_5         (zext             ) [ 0000000]
acc_13_V               (add              ) [ 0000000]
acc_12_V               (add              ) [ 0000000]
tmp_data_12_V_5        (zext             ) [ 0000000]
acc_4_V                (or               ) [ 0000000]
tmp_data_4_V           (zext             ) [ 0000000]
sext_ln703_1381        (sext             ) [ 0000000]
acc_5_V                (add              ) [ 0000000]
acc_8_V                (add              ) [ 0000000]
tmp_data_8_V_4         (sext             ) [ 0000000]
acc_14_V               (add              ) [ 0000000]
tmp_data_14_V_4        (sext             ) [ 0000000]
write_ln289            (write            ) [ 0000000]
br_ln290               (br               ) [ 0000000]
icmp_ln293             (icmp             ) [ 0011110]
br_ln293               (br               ) [ 0000000]
add_ln306              (add              ) [ 0000000]
store_ln306            (store            ) [ 0000000]
add_ln308              (add              ) [ 0000000]
select_ln308           (select           ) [ 0000000]
store_ln308            (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
store_ln295            (store            ) [ 0000000]
store_ln296            (store            ) [ 0000000]
icmp_ln297             (icmp             ) [ 0011110]
br_ln297               (br               ) [ 0000000]
add_ln301              (add              ) [ 0000000]
store_ln301            (store            ) [ 0000000]
add_ln303              (add              ) [ 0000000]
select_ln303           (select           ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
store_ln298            (store            ) [ 0000000]
br_ln300               (br               ) [ 0000000]
storemerge_i_i         (phi              ) [ 0000000]
store_ln299            (store            ) [ 0000000]
br_ln305               (br               ) [ 0000000]
br_ln0                 (br               ) [ 0111110]
ret_ln109              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_12_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_13_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_14_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_15_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pX_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sX_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pY_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_1_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_1_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_ufixed,1u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P.i12P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_data_0_V_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln289_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="0" index="2" bw="12" slack="0"/>
<pin id="182" dir="0" index="3" bw="12" slack="0"/>
<pin id="183" dir="0" index="4" bw="12" slack="0"/>
<pin id="184" dir="0" index="5" bw="12" slack="0"/>
<pin id="185" dir="0" index="6" bw="12" slack="0"/>
<pin id="186" dir="0" index="7" bw="12" slack="0"/>
<pin id="187" dir="0" index="8" bw="12" slack="0"/>
<pin id="188" dir="0" index="9" bw="12" slack="0"/>
<pin id="189" dir="0" index="10" bw="12" slack="0"/>
<pin id="190" dir="0" index="11" bw="12" slack="0"/>
<pin id="191" dir="0" index="12" bw="12" slack="0"/>
<pin id="192" dir="0" index="13" bw="12" slack="0"/>
<pin id="193" dir="0" index="14" bw="12" slack="0"/>
<pin id="194" dir="0" index="15" bw="12" slack="0"/>
<pin id="195" dir="0" index="16" bw="12" slack="0"/>
<pin id="196" dir="0" index="17" bw="8" slack="0"/>
<pin id="197" dir="0" index="18" bw="10" slack="0"/>
<pin id="198" dir="0" index="19" bw="11" slack="0"/>
<pin id="199" dir="0" index="20" bw="1" slack="0"/>
<pin id="200" dir="0" index="21" bw="9" slack="0"/>
<pin id="201" dir="0" index="22" bw="12" slack="0"/>
<pin id="202" dir="0" index="23" bw="1" slack="0"/>
<pin id="203" dir="0" index="24" bw="4" slack="0"/>
<pin id="204" dir="0" index="25" bw="11" slack="0"/>
<pin id="205" dir="0" index="26" bw="10" slack="0"/>
<pin id="206" dir="0" index="27" bw="9" slack="0"/>
<pin id="207" dir="0" index="28" bw="11" slack="0"/>
<pin id="208" dir="0" index="29" bw="10" slack="0"/>
<pin id="209" dir="0" index="30" bw="12" slack="0"/>
<pin id="210" dir="0" index="31" bw="11" slack="0"/>
<pin id="211" dir="0" index="32" bw="1" slack="0"/>
<pin id="212" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln289/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="indvar_flatten_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="1"/>
<pin id="236" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="indvar_flatten_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="10" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="storemerge_i_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i_i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="storemerge_i_i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i_i/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="72" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="1"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="0" index="3" bw="8" slack="0"/>
<pin id="260" dir="0" index="4" bw="8" slack="0"/>
<pin id="261" dir="0" index="5" bw="8" slack="0"/>
<pin id="262" dir="0" index="6" bw="8" slack="0"/>
<pin id="263" dir="0" index="7" bw="8" slack="0"/>
<pin id="264" dir="0" index="8" bw="8" slack="0"/>
<pin id="265" dir="0" index="9" bw="8" slack="0"/>
<pin id="266" dir="1" index="10" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln78_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln78_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="kernel_data_V_1_1_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_1_load/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="kernel_data_V_1_2_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_2_load/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="kernel_data_V_1_4_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_4_load/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="kernel_data_V_1_5_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_5_load/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="kernel_data_V_1_7_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_7_load/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="kernel_data_V_1_8_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_8_load/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="kernel_data_V_1_6_ret_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="72" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_6_ret/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="kernel_data_V_1_3_ret_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="72" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_3_ret/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="kernel_data_V_1_0_ret_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="72" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_0_ret/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="kernel_data_V_1_1_ret_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="72" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_1_ret/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln269_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="kernel_data_V_1_2_ret_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="72" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_2_ret/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln269_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="kernel_data_V_1_4_ret_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="72" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_4_ret/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln269_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="kernel_data_V_1_5_ret_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="72" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_5_ret/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln269_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="kernel_data_V_1_7_ret_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="72" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_7_ret/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln269_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="kernel_data_V_1_8_ret_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="72" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_8_ret/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln269_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sX_2_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln272_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sY_2_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln272_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_1/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="pY_2_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="31" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln272_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="0"/>
<pin id="420" dir="0" index="1" bw="31" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_4/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="pX_2_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_2008_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2008/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln272_5_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="31" slack="0"/>
<pin id="440" dir="0" index="1" bw="31" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_5/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="and_ln272_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln272/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="and_ln272_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln272_1/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln272_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln272_2/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln708_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_1/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="shl_ln708_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln708_1/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln708_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_2/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln708_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="10" slack="0"/>
<pin id="481" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln708/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="lshr_ln_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="0" index="1" bw="11" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="0" index="3" bw="5" slack="0"/>
<pin id="489" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln708_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_3/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln1116_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sub_ln1118_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="10" slack="0"/>
<pin id="505" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln1118_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="0"/>
<pin id="510" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sub_ln1118_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="0"/>
<pin id="520" dir="0" index="1" bw="12" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="0" index="3" bw="5" slack="0"/>
<pin id="523" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="shl_ln708_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln708_2/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln708_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_4/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="shl_ln708_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln708_3/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="shl_ln708_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln708_4/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln708_5_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="0"/>
<pin id="558" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_5/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sub_ln708_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="0" index="1" bw="9" slack="0"/>
<pin id="563" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="lshr_ln708_s_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="0"/>
<pin id="568" dir="0" index="1" bw="11" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="0" index="3" bw="5" slack="0"/>
<pin id="571" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln708_s/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="lshr_ln708_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="0" index="3" bw="4" slack="0"/>
<pin id="581" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln708_1/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln708_16_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_16/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sub_ln1118_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_3/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln708_30_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="9" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="0" index="3" bw="5" slack="0"/>
<pin id="601" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_30/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln1118_1999_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1999/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln703_2000_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="6" slack="0"/>
<pin id="613" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2000/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln703_2012_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="9" slack="0"/>
<pin id="619" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2012/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="shl_ln_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="1"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln708_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="0"/>
<pin id="631" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln708_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="1"/>
<pin id="635" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln708_6_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="1"/>
<pin id="638" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_6/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln708_7_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="1"/>
<pin id="641" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_7/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln708_8_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_8/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="shl_ln708_5_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="1"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln708_5/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln708_9_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="0"/>
<pin id="654" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_9/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="shl_ln708_6_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="1"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln708_6/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln708_10_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="0"/>
<pin id="665" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_10/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln708_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="0" index="1" bw="10" slack="0"/>
<pin id="670" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln708_1/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="lshr_ln708_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="0"/>
<pin id="675" dir="0" index="1" bw="11" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="0" index="3" bw="5" slack="0"/>
<pin id="678" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln708_2/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln708_11_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="0"/>
<pin id="685" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_11/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sub_ln1118_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="10" slack="0"/>
<pin id="690" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_2/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln708_s_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="0" index="1" bw="11" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="0" index="3" bw="5" slack="0"/>
<pin id="698" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln708_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="lshr_ln708_3_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="0" index="1" bw="8" slack="1"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="0" index="3" bw="4" slack="0"/>
<pin id="712" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln708_3/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln708_12_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="0"/>
<pin id="718" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_12/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="shl_ln708_7_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="1"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln708_7/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln708_13_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="9" slack="0"/>
<pin id="729" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_13/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln708_14_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_14/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="shl_ln708_8_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="1"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln708_8/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln708_15_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="0"/>
<pin id="743" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_15/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln708_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="10" slack="0"/>
<pin id="748" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln708_2/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln708_29_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="0"/>
<pin id="753" dir="0" index="1" bw="11" slack="0"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="0" index="3" bw="5" slack="0"/>
<pin id="756" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_29/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="shl_ln708_9_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="9" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="1"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln708_9/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln1118_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="9" slack="0"/>
<pin id="770" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="shl_ln2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="1"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln1118_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="10" slack="0"/>
<pin id="781" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sub_ln1118_4_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="10" slack="0"/>
<pin id="786" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_4/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="trunc_ln708_31_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="10" slack="0"/>
<pin id="791" dir="0" index="1" bw="11" slack="0"/>
<pin id="792" dir="0" index="2" bw="1" slack="0"/>
<pin id="793" dir="0" index="3" bw="5" slack="0"/>
<pin id="794" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_31/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln703_1378_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="0"/>
<pin id="801" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1378/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="acc_9_V_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="9" slack="0"/>
<pin id="805" dir="0" index="1" bw="4" slack="0"/>
<pin id="806" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_9_V/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_data_9_V_4_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="10" slack="0"/>
<pin id="811" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_9_V_4/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln703_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="11" slack="1"/>
<pin id="816" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="acc_2_V_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="10" slack="0"/>
<pin id="819" dir="0" index="1" bw="2" slack="0"/>
<pin id="820" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_data_2_V_5_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="11" slack="0"/>
<pin id="825" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_data_2_V_5/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="add_ln703_2003_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="7" slack="0"/>
<pin id="830" dir="0" index="1" bw="5" slack="0"/>
<pin id="831" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2003/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln703_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="acc_1_V_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="9" slack="0"/>
<pin id="841" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_data_1_V_4_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="10" slack="0"/>
<pin id="846" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_1_V_4/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="acc_11_V_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="0"/>
<pin id="851" dir="0" index="1" bw="2" slack="0"/>
<pin id="852" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_11_V/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_data_11_V_5_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="11" slack="0"/>
<pin id="857" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_data_11_V_5/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_data_0_V_4_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="0"/>
<pin id="862" dir="0" index="1" bw="4" slack="0"/>
<pin id="863" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_0_V_4/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_data_0_V_5_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_0_V_5/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="acc_13_V_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="9" slack="0"/>
<pin id="873" dir="0" index="1" bw="11" slack="0"/>
<pin id="874" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_13_V/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="acc_12_V_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="10" slack="0"/>
<pin id="880" dir="0" index="1" bw="5" slack="0"/>
<pin id="881" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_12_V/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_data_12_V_5_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="10" slack="0"/>
<pin id="886" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_12_V_5/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="acc_4_V_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="9" slack="0"/>
<pin id="891" dir="0" index="1" bw="9" slack="0"/>
<pin id="892" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="acc_4_V/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_data_4_V_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="9" slack="0"/>
<pin id="897" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_4_V/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sext_ln703_1381_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="11" slack="1"/>
<pin id="903" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1381/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="acc_5_V_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="11" slack="0"/>
<pin id="906" dir="0" index="1" bw="11" slack="0"/>
<pin id="907" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_5_V/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="acc_8_V_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="0"/>
<pin id="913" dir="0" index="1" bw="4" slack="0"/>
<pin id="914" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_8_V/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_data_8_V_4_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="0"/>
<pin id="919" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_data_8_V_4/5 "/>
</bind>
</comp>

<comp id="922" class="1004" name="acc_14_V_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="9" slack="0"/>
<pin id="924" dir="0" index="1" bw="10" slack="0"/>
<pin id="925" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_14_V/5 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_data_14_V_4_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="11" slack="0"/>
<pin id="930" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_data_14_V_4/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="icmp_ln293_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln293/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln306_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="store_ln306_store_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="add_ln308_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln308/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="select_ln308_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="1"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="0" index="2" bw="32" slack="0"/>
<pin id="958" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln308/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="store_ln308_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="0"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/5 "/>
</bind>
</comp>

<comp id="967" class="1004" name="store_ln295_store_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="32" slack="0"/>
<pin id="970" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/5 "/>
</bind>
</comp>

<comp id="973" class="1004" name="store_ln296_store_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln296/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="icmp_ln297_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln297/5 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln301_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln301/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="store_ln301_store_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="0"/>
<pin id="992" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln301/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln303_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="select_ln303_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="1"/>
<pin id="1002" dir="0" index="1" bw="32" slack="0"/>
<pin id="1003" dir="0" index="2" bw="32" slack="0"/>
<pin id="1004" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln303/5 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="store_ln298_store_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="32" slack="0"/>
<pin id="1011" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/5 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="store_ln299_store_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/5 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="icmp_ln78_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="3"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="add_ln78_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="0"/>
<pin id="1026" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_data_0_V_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="1"/>
<pin id="1031" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="1034" class="1005" name="kernel_data_V_1_6_ret_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="1"/>
<pin id="1036" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_6_ret "/>
</bind>
</comp>

<comp id="1040" class="1005" name="kernel_data_V_1_0_ret_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="1"/>
<pin id="1042" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_0_ret "/>
</bind>
</comp>

<comp id="1045" class="1005" name="kernel_data_V_1_5_ret_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="1"/>
<pin id="1047" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_5_ret "/>
</bind>
</comp>

<comp id="1052" class="1005" name="kernel_data_V_1_7_ret_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="1"/>
<pin id="1054" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_7_ret "/>
</bind>
</comp>

<comp id="1058" class="1005" name="kernel_data_V_1_8_ret_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="1"/>
<pin id="1060" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_8_ret "/>
</bind>
</comp>

<comp id="1064" class="1005" name="sX_2_load_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sX_2_load "/>
</bind>
</comp>

<comp id="1069" class="1005" name="icmp_ln272_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="1"/>
<pin id="1071" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln272 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="sY_2_load_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_2_load "/>
</bind>
</comp>

<comp id="1079" class="1005" name="icmp_ln272_1_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln272_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="pY_2_load_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="1"/>
<pin id="1086" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pY_2_load "/>
</bind>
</comp>

<comp id="1090" class="1005" name="pX_2_load_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pX_2_load "/>
</bind>
</comp>

<comp id="1096" class="1005" name="and_ln272_2_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln272_2 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="trunc_ln_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="11" slack="1"/>
<pin id="1102" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1105" class="1005" name="lshr_ln708_s_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="1"/>
<pin id="1107" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln708_s "/>
</bind>
</comp>

<comp id="1110" class="1005" name="lshr_ln708_1_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="7" slack="1"/>
<pin id="1112" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln708_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="add_ln703_2000_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="11" slack="1"/>
<pin id="1117" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2000 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="add_ln703_2012_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="11" slack="1"/>
<pin id="1122" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2012 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="176"><net_src comp="76" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="213"><net_src comp="164" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="178" pin=8"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="178" pin=9"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="178" pin=10"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="178" pin=11"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="178" pin=12"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="178" pin=13"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="178" pin=14"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="178" pin=15"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="178" pin=16"/></net>

<net id="230"><net_src comp="166" pin="0"/><net_sink comp="178" pin=20"/></net>

<net id="231"><net_src comp="166" pin="0"/><net_sink comp="178" pin=23"/></net>

<net id="232"><net_src comp="168" pin="0"/><net_sink comp="178" pin=24"/></net>

<net id="233"><net_src comp="166" pin="0"/><net_sink comp="178" pin=32"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="267"><net_src comp="100" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="255" pin=8"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="255" pin=9"/></net>

<net id="274"><net_src comp="238" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="238" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="74" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="255" pin=3"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="255" pin=5"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="255" pin=6"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="255" pin=7"/></net>

<net id="315"><net_src comp="255" pin="10"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="255" pin="10"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="255" pin="10"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="255" pin="10"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="255" pin="10"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="255" pin="10"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="255" pin="10"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="255" pin="10"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="50" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="255" pin="10"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="36" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="102" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="94" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="104" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="422"><net_src comp="408" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="106" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="34" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="102" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="94" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="104" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="442"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="106" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="388" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="398" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="418" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="438" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="444" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="324" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="108" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="324" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="110" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="462" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="112" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="94" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="114" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="484" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="324" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="116" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="474" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="498" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="118" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="94" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="120" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="533"><net_src comp="122" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="334" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="124" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="126" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="316" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="128" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="122" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="316" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="124" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="540" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="572"><net_src comp="112" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="94" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="114" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="582"><net_src comp="130" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="344" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="94" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="132" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="589"><net_src comp="374" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="134" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="136" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="94" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="138" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="596" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="494" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="140" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="606" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="536" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="122" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="124" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="632"><net_src comp="622" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="650"><net_src comp="122" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="124" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="655"><net_src comp="645" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="108" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="110" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="666"><net_src comp="656" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="642" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="663" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="679"><net_src comp="112" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="667" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="94" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="114" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="686"><net_src comp="673" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="116" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="663" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="112" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="94" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="114" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="706"><net_src comp="693" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="713"><net_src comp="130" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="94" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="715"><net_src comp="132" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="719"><net_src comp="707" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="122" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="124" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="730"><net_src comp="720" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="739"><net_src comp="108" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="110" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="744"><net_src comp="734" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="731" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="741" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="757"><net_src comp="112" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="745" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="94" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="114" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="766"><net_src comp="122" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="124" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="771"><net_src comp="761" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="108" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="110" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="782"><net_src comp="772" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="116" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="112" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="94" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="114" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="802"><net_src comp="789" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="629" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="150" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="178" pin=26"/></net>

<net id="821"><net_src comp="636" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="152" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="178" pin=19"/></net>

<net id="832"><net_src comp="639" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="154" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="828" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="834" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="652" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="178" pin=18"/></net>

<net id="853"><net_src comp="683" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="152" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="178" pin=28"/></net>

<net id="864"><net_src comp="716" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="156" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="860" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="178" pin=17"/></net>

<net id="875"><net_src comp="727" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="633" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="877"><net_src comp="871" pin="2"/><net_sink comp="178" pin=30"/></net>

<net id="882"><net_src comp="751" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="158" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="178" pin=29"/></net>

<net id="893"><net_src comp="761" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="160" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="178" pin=21"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="178" pin=27"/></net>

<net id="908"><net_src comp="814" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="910"><net_src comp="904" pin="2"/><net_sink comp="178" pin=22"/></net>

<net id="915"><net_src comp="799" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="162" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="178" pin=25"/></net>

<net id="926"><net_src comp="768" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="703" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="922" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="178" pin=31"/></net>

<net id="937"><net_src comp="170" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="94" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="938" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="34" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="94" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="66" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="960"><net_src comp="949" pin="2"/><net_sink comp="954" pin=2"/></net>

<net id="965"><net_src comp="954" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="36" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="62" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="34" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="62" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="36" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="170" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="94" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="984" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="38" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="94" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1005"><net_src comp="66" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1006"><net_src comp="995" pin="2"/><net_sink comp="1000" pin=2"/></net>

<net id="1007"><net_src comp="1000" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="1012"><net_src comp="62" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="38" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="248" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="40" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="270" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="276" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1032"><net_src comp="172" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1037"><net_src comp="312" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1043"><net_src comp="320" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1048"><net_src comp="354" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1051"><net_src comp="1045" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1055"><net_src comp="364" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1061"><net_src comp="374" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1067"><net_src comp="384" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1072"><net_src comp="388" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1077"><net_src comp="394" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1082"><net_src comp="398" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1087"><net_src comp="404" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1093"><net_src comp="424" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1099"><net_src comp="456" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="518" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1108"><net_src comp="566" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1113"><net_src comp="576" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1118"><net_src comp="610" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1123"><net_src comp="616" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="901" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_data_V | {}
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
	Port: res_V_data_4_V | {5 }
	Port: res_V_data_5_V | {5 }
	Port: res_V_data_6_V | {5 }
	Port: res_V_data_7_V | {5 }
	Port: res_V_data_8_V | {5 }
	Port: res_V_data_9_V | {5 }
	Port: res_V_data_10_V | {5 }
	Port: res_V_data_11_V | {5 }
	Port: res_V_data_12_V | {5 }
	Port: res_V_data_13_V | {5 }
	Port: res_V_data_14_V | {5 }
	Port: res_V_data_15_V | {5 }
	Port: pX_2 | {5 }
	Port: sX_2 | {5 }
	Port: pY_2 | {5 }
	Port: sY_2 | {5 }
	Port: kernel_data_V_1_1 | {4 }
	Port: kernel_data_V_1_2 | {4 }
	Port: kernel_data_V_1_4 | {4 }
	Port: kernel_data_V_1_5 | {4 }
	Port: kernel_data_V_1_7 | {4 }
	Port: kernel_data_V_1_8 | {4 }
	Port: line_buffer_Array_V_1_0_0 | {4 }
	Port: line_buffer_Array_V_1_1_0 | {4 }
 - Input state : 
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : data_V_data_V | {3 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : pX_2 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : sX_2 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : pY_2 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : sY_2 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_1 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_2 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_4 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_5 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_7 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : kernel_data_V_1_8 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : line_buffer_Array_V_1_0_0 | {4 }
	Port: conv_2d_cl<array,array<ap_fixed,16u>,config2> : line_buffer_Array_V_1_1_0 | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln78 : 1
		add_ln78 : 1
		br_ln78 : 2
	State 3
	State 4
		empty_219 : 1
		call_ret : 1
		kernel_data_V_1_6_ret : 2
		kernel_data_V_1_3_ret : 2
		kernel_data_V_1_0_ret : 2
		kernel_data_V_1_1_ret : 2
		store_ln269 : 3
		kernel_data_V_1_2_ret : 2
		store_ln269 : 3
		kernel_data_V_1_4_ret : 2
		store_ln269 : 3
		kernel_data_V_1_5_ret : 2
		store_ln269 : 3
		kernel_data_V_1_7_ret : 2
		store_ln269 : 3
		kernel_data_V_1_8_ret : 2
		store_ln269 : 3
		icmp_ln272 : 1
		icmp_ln272_1 : 1
		tmp : 1
		icmp_ln272_4 : 2
		tmp_2008 : 1
		icmp_ln272_5 : 2
		and_ln272 : 2
		and_ln272_1 : 3
		and_ln272_2 : 3
		br_ln272 : 3
		zext_ln708_1 : 3
		shl_ln708_1 : 3
		zext_ln708_2 : 4
		add_ln708 : 5
		lshr_ln : 6
		zext_ln708_3 : 7
		zext_ln1116 : 3
		sub_ln1118 : 5
		sext_ln1118 : 6
		sub_ln1118_1 : 7
		trunc_ln : 8
		shl_ln708_2 : 3
		zext_ln708_4 : 4
		shl_ln708_3 : 3
		shl_ln708_4 : 3
		zext_ln708_5 : 4
		sub_ln708 : 5
		lshr_ln708_s : 6
		lshr_ln708_1 : 3
		zext_ln708_16 : 3
		sub_ln1118_3 : 4
		trunc_ln708_30 : 5
		sext_ln1118_1999 : 6
		add_ln703_2000 : 8
		add_ln703_2012 : 7
	State 5
		empty : 1
		zext_ln708 : 1
		zext_ln708_9 : 1
		zext_ln708_10 : 1
		add_ln708_1 : 2
		lshr_ln708_2 : 3
		zext_ln708_11 : 4
		sub_ln1118_2 : 2
		trunc_ln708_s : 3
		sext_ln708_1 : 4
		zext_ln708_12 : 1
		zext_ln708_13 : 1
		zext_ln708_15 : 1
		add_ln708_2 : 2
		trunc_ln708_29 : 3
		zext_ln1118 : 1
		zext_ln1118_1 : 1
		sub_ln1118_4 : 2
		trunc_ln708_31 : 3
		sext_ln703_1378 : 4
		acc_9_V : 2
		tmp_data_9_V_4 : 3
		acc_2_V : 1
		tmp_data_2_V_5 : 2
		add_ln703_2003 : 1
		zext_ln703_1 : 2
		acc_1_V : 3
		tmp_data_1_V_4 : 4
		acc_11_V : 5
		tmp_data_11_V_5 : 6
		tmp_data_0_V_4 : 2
		tmp_data_0_V_5 : 3
		acc_13_V : 2
		acc_12_V : 4
		tmp_data_12_V_5 : 5
		acc_4_V : 1
		tmp_data_4_V : 1
		acc_5_V : 1
		acc_8_V : 5
		tmp_data_8_V_4 : 6
		acc_14_V : 5
		tmp_data_14_V_4 : 6
		write_ln289 : 7
		br_ln293 : 1
		store_ln306 : 1
		select_ln308 : 1
		store_ln308 : 2
		br_ln297 : 1
		store_ln301 : 1
		select_ln303 : 1
		storemerge_i_i : 2
		store_ln299 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                        |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                         add_ln78_fu_276                        |    0    |    17   |
|          |                        add_ln708_fu_478                        |    0    |    17   |
|          |                      add_ln703_2000_fu_610                     |    0    |    17   |
|          |                      add_ln703_2012_fu_616                     |    0    |    16   |
|          |                       add_ln708_1_fu_667                       |    0    |    17   |
|          |                       add_ln708_2_fu_745                       |    0    |    17   |
|          |                         acc_9_V_fu_803                         |    0    |    16   |
|          |                         acc_2_V_fu_817                         |    0    |    17   |
|          |                      add_ln703_2003_fu_828                     |    0    |    15   |
|          |                         acc_1_V_fu_838                         |    0    |    16   |
|    add   |                         acc_11_V_fu_849                        |    0    |    17   |
|          |                      tmp_data_0_V_4_fu_860                     |    0    |    15   |
|          |                         acc_13_V_fu_871                        |    0    |    18   |
|          |                         acc_12_V_fu_878                        |    0    |    17   |
|          |                         acc_5_V_fu_904                         |    0    |    18   |
|          |                         acc_8_V_fu_911                         |    0    |    17   |
|          |                         acc_14_V_fu_922                        |    0    |    17   |
|          |                        add_ln306_fu_938                        |    0    |    39   |
|          |                        add_ln308_fu_949                        |    0    |    39   |
|          |                        add_ln301_fu_984                        |    0    |    39   |
|          |                        add_ln303_fu_995                        |    0    |    39   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        icmp_ln78_fu_270                        |    0    |    13   |
|          |                        icmp_ln272_fu_388                       |    0    |    20   |
|          |                       icmp_ln272_1_fu_398                      |    0    |    20   |
|   icmp   |                       icmp_ln272_4_fu_418                      |    0    |    20   |
|          |                       icmp_ln272_5_fu_438                      |    0    |    20   |
|          |                        icmp_ln293_fu_933                       |    0    |    20   |
|          |                        icmp_ln297_fu_979                       |    0    |    20   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        sub_ln1118_fu_502                       |    0    |    17   |
|          |                       sub_ln1118_1_fu_512                      |    0    |    18   |
|    sub   |                        sub_ln708_fu_560                        |    0    |    18   |
|          |                       sub_ln1118_3_fu_590                      |    0    |    15   |
|          |                       sub_ln1118_2_fu_687                      |    0    |    17   |
|          |                       sub_ln1118_4_fu_783                      |    0    |    17   |
|----------|----------------------------------------------------------------|---------|---------|
|  select  |                       select_ln308_fu_954                      |    0    |    32   |
|          |                      select_ln303_fu_1000                      |    0    |    32   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        and_ln272_fu_444                        |    0    |    2    |
|    and   |                       and_ln272_1_fu_450                       |    0    |    2    |
|          |                       and_ln272_2_fu_456                       |    0    |    2    |
|----------|----------------------------------------------------------------|---------|---------|
|   read   |                    tmp_data_0_V_read_fu_172                    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   write  |                    write_ln289_write_fu_178                    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   call   | call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255 |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                  kernel_data_V_1_6_ret_fu_312                  |    0    |    0    |
|          |                  kernel_data_V_1_3_ret_fu_316                  |    0    |    0    |
|          |                  kernel_data_V_1_0_ret_fu_320                  |    0    |    0    |
|          |                  kernel_data_V_1_1_ret_fu_324                  |    0    |    0    |
|extractvalue|                  kernel_data_V_1_2_ret_fu_334                  |    0    |    0    |
|          |                  kernel_data_V_1_4_ret_fu_344                  |    0    |    0    |
|          |                  kernel_data_V_1_5_ret_fu_354                  |    0    |    0    |
|          |                  kernel_data_V_1_7_ret_fu_364                  |    0    |    0    |
|          |                  kernel_data_V_1_8_ret_fu_374                  |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                           tmp_fu_408                           |    0    |    0    |
|          |                         tmp_2008_fu_428                        |    0    |    0    |
|          |                         lshr_ln_fu_484                         |    0    |    0    |
|          |                         trunc_ln_fu_518                        |    0    |    0    |
|          |                       lshr_ln708_s_fu_566                      |    0    |    0    |
|partselect|                       lshr_ln708_1_fu_576                      |    0    |    0    |
|          |                      trunc_ln708_30_fu_596                     |    0    |    0    |
|          |                       lshr_ln708_2_fu_673                      |    0    |    0    |
|          |                      trunc_ln708_s_fu_693                      |    0    |    0    |
|          |                       lshr_ln708_3_fu_707                      |    0    |    0    |
|          |                      trunc_ln708_29_fu_751                     |    0    |    0    |
|          |                      trunc_ln708_31_fu_789                     |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                       zext_ln708_1_fu_462                      |    0    |    0    |
|          |                       zext_ln708_2_fu_474                      |    0    |    0    |
|          |                       zext_ln708_3_fu_494                      |    0    |    0    |
|          |                       zext_ln1116_fu_498                       |    0    |    0    |
|          |                       zext_ln708_4_fu_536                      |    0    |    0    |
|          |                       zext_ln708_5_fu_556                      |    0    |    0    |
|          |                      zext_ln708_16_fu_586                      |    0    |    0    |
|          |                        zext_ln708_fu_629                       |    0    |    0    |
|          |                       zext_ln708_6_fu_636                      |    0    |    0    |
|          |                       zext_ln708_7_fu_639                      |    0    |    0    |
|          |                       zext_ln708_8_fu_642                      |    0    |    0    |
|          |                       zext_ln708_9_fu_652                      |    0    |    0    |
|   zext   |                      zext_ln708_10_fu_663                      |    0    |    0    |
|          |                      zext_ln708_11_fu_683                      |    0    |    0    |
|          |                      zext_ln708_12_fu_716                      |    0    |    0    |
|          |                      zext_ln708_13_fu_727                      |    0    |    0    |
|          |                      zext_ln708_14_fu_731                      |    0    |    0    |
|          |                      zext_ln708_15_fu_741                      |    0    |    0    |
|          |                       zext_ln1118_fu_768                       |    0    |    0    |
|          |                      zext_ln1118_1_fu_779                      |    0    |    0    |
|          |                      tmp_data_9_V_4_fu_809                     |    0    |    0    |
|          |                       zext_ln703_1_fu_834                      |    0    |    0    |
|          |                      tmp_data_1_V_4_fu_844                     |    0    |    0    |
|          |                      tmp_data_0_V_5_fu_866                     |    0    |    0    |
|          |                     tmp_data_12_V_5_fu_884                     |    0    |    0    |
|          |                       tmp_data_4_V_fu_895                      |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                       shl_ln708_1_fu_466                       |    0    |    0    |
|          |                       shl_ln708_2_fu_528                       |    0    |    0    |
|          |                       shl_ln708_3_fu_540                       |    0    |    0    |
|          |                       shl_ln708_4_fu_548                       |    0    |    0    |
|          |                          shl_ln_fu_622                         |    0    |    0    |
|bitconcatenate|                       shl_ln708_5_fu_645                       |    0    |    0    |
|          |                       shl_ln708_6_fu_656                       |    0    |    0    |
|          |                       shl_ln708_7_fu_720                       |    0    |    0    |
|          |                       shl_ln708_8_fu_734                       |    0    |    0    |
|          |                       shl_ln708_9_fu_761                       |    0    |    0    |
|          |                         shl_ln2_fu_772                         |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                       sext_ln1118_fu_508                       |    0    |    0    |
|          |                     sext_ln1118_1999_fu_606                    |    0    |    0    |
|          |                        sext_ln708_fu_633                       |    0    |    0    |
|          |                       sext_ln708_1_fu_703                      |    0    |    0    |
|          |                     sext_ln703_1378_fu_799                     |    0    |    0    |
|   sext   |                        sext_ln703_fu_814                       |    0    |    0    |
|          |                      tmp_data_2_V_5_fu_823                     |    0    |    0    |
|          |                     tmp_data_11_V_5_fu_855                     |    0    |    0    |
|          |                     sext_ln703_1381_fu_901                     |    0    |    0    |
|          |                      tmp_data_8_V_4_fu_917                     |    0    |    0    |
|          |                     tmp_data_14_V_4_fu_928                     |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|    or    |                         acc_4_V_fu_889                         |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   Total  |                                                                |    0    |   745   |
|----------|----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    add_ln703_2000_reg_1115   |   11   |
|    add_ln703_2012_reg_1120   |   11   |
|       add_ln78_reg_1024      |   10   |
|     and_ln272_2_reg_1096     |    1   |
|     icmp_ln272_1_reg_1079    |    1   |
|      icmp_ln272_reg_1069     |    1   |
|      icmp_ln78_reg_1020      |    1   |
|    indvar_flatten_reg_234    |   10   |
|kernel_data_V_1_0_ret_reg_1040|    8   |
|kernel_data_V_1_5_ret_reg_1045|    8   |
|kernel_data_V_1_6_ret_reg_1034|    8   |
|kernel_data_V_1_7_ret_reg_1052|    8   |
|kernel_data_V_1_8_ret_reg_1058|    8   |
|     lshr_ln708_1_reg_1110    |    7   |
|     lshr_ln708_s_reg_1105    |   10   |
|      pX_2_load_reg_1090      |   32   |
|      pY_2_load_reg_1084      |   32   |
|      sX_2_load_reg_1064      |   32   |
|      sY_2_load_reg_1074      |   32   |
|    storemerge_i_i_reg_245    |   32   |
|     tmp_data_0_V_reg_1029    |    8   |
|       trunc_ln_reg_1100      |   11   |
+------------------------------+--------+
|             Total            |   282  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   745  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   282  |    -   |
+-----------+--------+--------+
|   Total   |   282  |   745  |
+-----------+--------+--------+
