;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 336, 7
	SUB 336, 7
	SPL 0, <-54
	MOV @-127, @100
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, 792
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @129, 106
	MOV -1, <-26
	SUB @-212, 610
	SUB <-11, <-1
	SUB <-11, <-1
	ADD #129, 109
	SPL 0, <-742
	ADD 0, -20
	SUB 210, 60
	SUB 210, 60
	SLT 1, <0
	SPL -9, @-92
	ADD 210, 60
	ADD <300, 90
	SUB #0, 9
	MOV @121, 106
	MOV @121, 106
	JMZ <130, 9
	SPL -9, @-92
	JMZ <130, 9
	SPL 0, <-54
	DJN -1, @-20
	SPL 0, #2
	SUB #129, 109
	SUB 421, 1
	ADD 210, 60
	SUB @176, -106
	ADD -130, 9
	JMP 6, <-0
	JMP 6, <-0
	MOV -1, <-26
	ADD -130, 9
	ADD -130, 9
	MOV -1, <-26
	SUB @129, 106
	ADD #92, @920
	SUB @-100, 52
	JMZ 300, 60
	JMZ 300, 60
	JMZ 300, 60
	JMZ 300, 60
