<dec f='llvm/llvm/include/llvm/CodeGen/MachineFunction.h' l='765' type='uint32_t * llvm::MachineFunction::allocateRegMask()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineFunction.h' l='764'>/// Allocate and initialize a register mask with @p NumRegister bits.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='2313' u='c' c='_ZN12_GLOBAL__N_18MIParser30parseCustomRegisterMaskOperandERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='2336' u='c' c='_ZN12_GLOBAL__N_18MIParser31parseLiveoutRegisterMaskOperandERN4llvm14MachineOperandE'/>
<def f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='457' ll='463' type='uint32_t * llvm::MachineFunction::allocateRegMask()'/>
<use f='llvm/llvm/lib/CodeGen/StackMapLivenessAnalysis.cpp' l='162' u='c' c='_ZNK12_GLOBAL__N_116StackMapLiveness18createRegisterMaskERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='145' u='c' c='_ZNK4llvm19AArch64RegisterInfo29UpdateCustomCallPreservedMaskERNS_15MachineFunctionEPPKj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4019' u='c' c='_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
