
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000002                       # Number of seconds simulated
sim_ticks                                     1514000                       # Number of ticks simulated
final_tick                                 1648162000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              252924182                       # Simulator instruction rate (inst/s)
host_op_rate                                549748449                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              200459840                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646328                       # Number of bytes of host memory used
host_seconds                                     0.01                       # Real time elapsed on the host
sim_insts                                     1903430                       # Number of instructions simulated
sim_ops                                       4144785                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst            2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst               33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 14                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1394980185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          591809775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1986789960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1394980185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1394980185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       591809775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            591809775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       591809775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1394980185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         591809775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2578599736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          49                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         14                       # Number of write requests accepted
system.mem_ctrls.readBursts                        49                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       14                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   3136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    3136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                       1546500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    49                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   14                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            8                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   247.595062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.232652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            3     37.50%     37.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1     12.50%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2     25.00%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2     25.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            8                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             26                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           0                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26                1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           0                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                       447500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 1366250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9132.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27882.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2071.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       676.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2071.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    591.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                       37                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      15                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate               107.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      24547.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE              0                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                   2578599736                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                  48                       # Transaction distribution
system.membus.trans_dist::ReadResp                 46                       # Transaction distribution
system.membus.trans_dist::Writeback                14                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    110                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::total         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::total         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total                3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                   3904                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer2.occupancy              188500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              12.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy             310000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy             130500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.6                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                     109                       # Number of BP lookups
system.cpu.branchPred.condPredicted               109                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                26                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   74                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                      17                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             22.972973                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                      15                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                             3028                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles                770                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                            668                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                         109                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                 32                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                           202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     119                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                    112                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                       109                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    15                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples               1177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.095157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.592070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                      975     82.84%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                       12      1.02%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        8      0.68%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       12      1.02%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                       19      1.61%     87.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        8      0.68%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                       15      1.27%     89.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        5      0.42%     89.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      123     10.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 1177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.035997                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.220608                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                      780                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                   113                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                       188                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                     3                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                     93                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                   1217                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                     93                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                      793                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                      20                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             84                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                       178                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                     9                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   1134                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                     4                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands                1182                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                  2504                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups             1151                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               593                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                   528                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                      652                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                        48                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                  120                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                  43                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       1030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   5                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                       900                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                15                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined             530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined          518                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples          1177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.764656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.589134                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                 867     73.66%     73.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 101      8.58%     82.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                  59      5.01%     87.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                  34      2.89%     90.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  47      3.99%     94.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  37      3.14%     97.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  20      1.70%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  10      0.85%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   2      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            1177                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       4    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 2      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                   504     56.00%     56.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     56.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     56.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 254     28.22%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.22%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  103     11.44%     96.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                  35      3.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                    900                       # Type of FU issued
system.cpu.iq.rate                           0.297226                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           4                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004444                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads               2352                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes              1132                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses          524                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 646                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                433                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          303                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                    580                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     322                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                9                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads           65                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           26                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                     93                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                1035                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                   120                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                   43                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  5                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              7                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect           26                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                   33                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                   850                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                    97                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                52                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                          131                       # number of memory reference insts executed
system.cpu.iew.exec_branches                       61                       # Number of branches executed
system.cpu.iew.exec_stores                         34                       # Number of stores executed
system.cpu.iew.exec_rate                     0.280713                       # Inst execution rate
system.cpu.iew.wb_sent                            843                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                           827                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                       568                       # num instructions producing a value
system.cpu.iew.wb_consumers                       868                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.273118                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.654378                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts             533                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               5                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts                26                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples         1084                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.472325                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.363070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0          900     83.03%     83.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1           70      6.46%     89.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2           35      3.23%     92.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3           30      2.77%     95.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           21      1.94%     97.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            4      0.37%     97.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            6      0.55%     98.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            2      0.18%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           16      1.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         1084                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                  267                       # Number of instructions committed
system.cpu.commit.committedOps                    512                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                             80                       # Number of memory references committed
system.cpu.commit.loads                            60                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                         32                       # Number of branches committed
system.cpu.commit.fp_insts                        279                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                       293                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    5                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu              210     41.02%     41.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     41.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     41.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            220     42.97%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.39%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead              60     11.72%     96.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite             20      3.91%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total               512                       # Class of committed instruction
system.cpu.commit.bw_lim_events                    16                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                         2113                       # The number of ROB reads
system.cpu.rob.rob_writes                        2170                       # The number of ROB writes
system.cpu.timesIdled                              28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            1851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                         267                       # Number of Instructions Simulated
system.cpu.committedOps                           512                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              11.340824                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        11.340824                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.088177                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.088177                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                      758                       # number of integer regfile reads
system.cpu.int_regfile_writes                     442                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       510                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      289                       # number of floating regfile writes
system.cpu.cc_regfile_reads                       217                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      144                       # number of cc regfile writes
system.cpu.misc_regfile_reads                     314                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      8                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          0                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          0                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                14                       # number of replacements
system.cpu.icache.tags.tagsinuse           355.207073                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                14                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.642857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   355.207073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.693764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.693764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses               251                       # Number of tag accesses
system.cpu.icache.tags.data_accesses              251                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst           74                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total              74                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst            74                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total               74                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst           74                       # number of overall hits
system.cpu.icache.overall_hits::total              74                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           35                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            35                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           35                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             35                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           35                       # number of overall misses
system.cpu.icache.overall_misses::total            35                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      1700750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1700750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      1700750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1700750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      1700750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1700750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst          109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst          109                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          109                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst          109                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          109                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.321101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.321101                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.321101                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.321101                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.321101                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.321101                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 48592.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48592.857143                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 48592.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48592.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 48592.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48592.857143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      1540500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1540500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      1540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      1540500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1540500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.311927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.311927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.311927                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.311927                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.311927                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.311927                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 45308.823529                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45308.823529                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 45308.823529                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45308.823529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 45308.823529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45308.823529                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                14                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 252                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                14                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                    18                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          846                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               222                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              222                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data           65                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total              65                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data           19                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total             19                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data            84                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total               84                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data           84                       # number of overall hits
system.cpu.dcache.overall_hits::total              84                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           19                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           20                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             20                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           20                       # number of overall misses
system.cpu.dcache.overall_misses::total            20                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      1051750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1051750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data        70750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        70750                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      1122500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1122500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      1122500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1122500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data           84                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total           84                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data           20                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total           20                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data          104                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          104                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data          104                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          104                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.226190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.226190                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.050000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050000                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.192308                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.192308                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.192308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.192308                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55355.263158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55355.263158                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        70750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        70750                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data        56125                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        56125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data        56125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        56125                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           15                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           15                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data       708250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       708250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data        67250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        67250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data       775500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       775500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data       775500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       775500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.166667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.050000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.144231                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.144231                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.144231                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.144231                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50589.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50589.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        67250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        67250                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data        51700                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        51700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data        51700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        51700                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
