{"version":"1.1.0","info":[["/mnt/d/ant/rtl/alu.sv",[[[[[["alu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[63,9]],[[["opcode",[[2,2],[2,18]],[[2,12],[2,18]],["alu_tb"],["variable","reg"]],["func7",[[2,2],[2,25]],[[2,20],[2,25]],["alu_tb"],["variable","opcode"]],["func3",[[3,2],[3,17]],[[3,12],[3,17]],["alu_tb"],["variable","reg"]],["imm",[[4,2],[4,16]],[[4,13],[4,16]],["alu_tb"],["variable","reg"]],["a",[[4,2],[4,19]],[[4,18],[4,19]],["alu_tb"],["variable","imm"]],["b",[[4,2],[4,22]],[[4,21],[4,22]],["alu_tb"],["variable","a"]],["result",[[6,2],[6,20]],[[6,14],[6,20]],["alu_tb"],["variable","wire"]],["uut",[[8,2],[17,3]],[[8,6],[8,9]],["alu_tb"],["instance","alu"]]],[],[[[["test_case",[[18,2],[18,27]],[[18,17],[18,26]],["alu_tb"],["task"]],[41,8]],[]]]]]],["/mnt/d/ant/rtl/opcodes.sv"]],null,0]],["/mnt/d/ant/rtl/control_unit.sv",[[[[[["control_unit",[[2,0],[5,2]],[[2,7],[2,19]],[],["module"]],[15,9]],[[["opcode",[[3,4],[3,22]],[[3,16],[3,22]],["control_unit"],["port","input"]],["reg_write",[[4,4],[4,20]],[[4,11],[4,20]],["control_unit"],["port","output"]]]]]],["/mnt/d/ant/rtl/opcodes.sv"]],null,0]],["/mnt/d/ant/rtl/datapath.sv",[[[[[["alu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[63,9]],[[["opcode",[[2,2],[2,18]],[[2,12],[2,18]],["alu_tb"],["variable","reg"]],["func7",[[2,2],[2,25]],[[2,20],[2,25]],["alu_tb"],["variable","opcode"]],["func3",[[3,2],[3,17]],[[3,12],[3,17]],["alu_tb"],["variable","reg"]],["imm",[[4,2],[4,16]],[[4,13],[4,16]],["alu_tb"],["variable","reg"]],["a",[[4,2],[4,19]],[[4,18],[4,19]],["alu_tb"],["variable","imm"]],["b",[[4,2],[4,22]],[[4,21],[4,22]],["alu_tb"],["variable","a"]],["result",[[6,2],[6,20]],[[6,14],[6,20]],["alu_tb"],["variable","wire"]],["uut",[[8,2],[17,3]],[[8,6],[8,9]],["alu_tb"],["instance","alu"]]],[],[[[["test_case",[[18,2],[18,27]],[[18,17],[18,26]],["alu_tb"],["task"]],[41,8]],[]]]]]],["/mnt/d/ant/rtl/opcodes.sv"]],null,0]],["/mnt/d/ant/rtl/decoder.sv",[[[[[["alu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[63,9]],[[["opcode",[[2,2],[2,18]],[[2,12],[2,18]],["alu_tb"],["variable","reg"]],["func7",[[2,2],[2,25]],[[2,20],[2,25]],["alu_tb"],["variable","opcode"]],["func3",[[3,2],[3,17]],[[3,12],[3,17]],["alu_tb"],["variable","reg"]],["imm",[[4,2],[4,16]],[[4,13],[4,16]],["alu_tb"],["variable","reg"]],["a",[[4,2],[4,19]],[[4,18],[4,19]],["alu_tb"],["variable","imm"]],["b",[[4,2],[4,22]],[[4,21],[4,22]],["alu_tb"],["variable","a"]],["result",[[6,2],[6,20]],[[6,14],[6,20]],["alu_tb"],["variable","wire"]],["uut",[[8,2],[17,3]],[[8,6],[8,9]],["alu_tb"],["instance","alu"]]],[],[[[["test_case",[[18,2],[18,27]],[[18,17],[18,26]],["alu_tb"],["task"]],[41,8]],[]]]]]],["/mnt/d/ant/rtl/opcodes.sv"]],null,0]],["/mnt/d/ant/rtl/instruction_fetch.sv",[[[[[["alu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[63,9]],[[["opcode",[[2,2],[2,18]],[[2,12],[2,18]],["alu_tb"],["variable","reg"]],["func7",[[2,2],[2,25]],[[2,20],[2,25]],["alu_tb"],["variable","opcode"]],["func3",[[3,2],[3,17]],[[3,12],[3,17]],["alu_tb"],["variable","reg"]],["imm",[[4,2],[4,16]],[[4,13],[4,16]],["alu_tb"],["variable","reg"]],["a",[[4,2],[4,19]],[[4,18],[4,19]],["alu_tb"],["variable","imm"]],["b",[[4,2],[4,22]],[[4,21],[4,22]],["alu_tb"],["variable","a"]],["result",[[6,2],[6,20]],[[6,14],[6,20]],["alu_tb"],["variable","wire"]],["uut",[[8,2],[17,3]],[[8,6],[8,9]],["alu_tb"],["instance","alu"]]],[],[[[["test_case",[[18,2],[18,27]],[[18,17],[18,26]],["alu_tb"],["task"]],[41,8]],[]]]]]],["/mnt/d/ant/rtl/opcodes.sv"]],null,0]],["/mnt/d/ant/rtl/instruction_memory.sv",[[[[[["alu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[63,9]],[[["opcode",[[2,2],[2,18]],[[2,12],[2,18]],["alu_tb"],["variable","reg"]],["func7",[[2,2],[2,25]],[[2,20],[2,25]],["alu_tb"],["variable","opcode"]],["func3",[[3,2],[3,17]],[[3,12],[3,17]],["alu_tb"],["variable","reg"]],["imm",[[4,2],[4,16]],[[4,13],[4,16]],["alu_tb"],["variable","reg"]],["a",[[4,2],[4,19]],[[4,18],[4,19]],["alu_tb"],["variable","imm"]],["b",[[4,2],[4,22]],[[4,21],[4,22]],["alu_tb"],["variable","a"]],["result",[[6,2],[6,20]],[[6,14],[6,20]],["alu_tb"],["variable","wire"]],["uut",[[8,2],[17,3]],[[8,6],[8,9]],["alu_tb"],["instance","alu"]]],[],[[[["test_case",[[18,2],[18,27]],[[18,17],[18,26]],["alu_tb"],["task"]],[41,8]],[]]]]]],["/mnt/d/ant/rtl/opcodes.sv"]],null,0]],["/mnt/d/ant/rtl/opcodes.sv",[[[[[["alu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[63,9]],[[["opcode",[[2,2],[2,18]],[[2,12],[2,18]],["alu_tb"],["variable","reg"]],["func7",[[2,2],[2,25]],[[2,20],[2,25]],["alu_tb"],["variable","opcode"]],["func3",[[3,2],[3,17]],[[3,12],[3,17]],["alu_tb"],["variable","reg"]],["imm",[[4,2],[4,16]],[[4,13],[4,16]],["alu_tb"],["variable","reg"]],["a",[[4,2],[4,19]],[[4,18],[4,19]],["alu_tb"],["variable","imm"]],["b",[[4,2],[4,22]],[[4,21],[4,22]],["alu_tb"],["variable","a"]],["result",[[6,2],[6,20]],[[6,14],[6,20]],["alu_tb"],["variable","wire"]],["uut",[[8,2],[17,3]],[[8,6],[8,9]],["alu_tb"],["instance","alu"]]],[],[[[["test_case",[[18,2],[18,27]],[[18,17],[18,26]],["alu_tb"],["task"]],[41,8]],[]]]]]],["/mnt/d/ant/rtl/opcodes.sv"]],null,0]],["/mnt/d/ant/rtl/processor.sv",[[[[[["instruction_memory",["file:///mnt/d/ant/rtl/instruction_memory.sv",[[0,0],[4,2]]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[[0,7],[0,25]]],[],["module"]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[1,5]]],[[["reset",["file:///mnt/d/ant/rtl/instruction_memory.sv",[[1,4],[1,15]]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[[1,10],[1,15]]],["instruction_memory"],["port","input"]],["pc",["file:///mnt/d/ant/rtl/instruction_memory.sv",[[2,4],[2,19]]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[[2,17],[2,19]]],["instruction_memory"],["port","input"]],["instruction",["file:///mnt/d/ant/rtl/instruction_memory.sv",[[3,4],[3,29]]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[[3,18],[3,29]]],["instruction_memory"],["port","output"]],["memory",["file:///mnt/d/ant/rtl/instruction_memory.sv",[[5,2],[5,22]]],["file:///mnt/d/ant/rtl/instruction_memory.sv",[[5,13],[5,19]]],["instruction_memory"],["variable","reg"]]]]],[[["instruction_fetch",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[2,0],[6,2]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[2,7],[2,24]]],[],["module"]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[0,31]]],[[["clock",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[3,4],[3,15]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[3,10],[3,15]]],["instruction_fetch"],["port","input"]],["reset",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[4,4],[4,15]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[4,10],[4,15]]],["instruction_fetch"],["port","input"]],["instruction",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[5,4],[5,29]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[5,18],[5,29]]],["instruction_fetch"],["port","output"]],["pc",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[8,2],[8,23]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[8,13],[8,15]]],["instruction_fetch"],["variable","reg"]],["INST_MEM",["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[10,2],[14,3]]],["file:///mnt/d/ant/rtl/instruction_fetch.sv",[[10,21],[10,29]]],["instruction_fetch"],["instance","instruction_memory"]]]]],[[["decoder",["file:///mnt/d/ant/rtl/decoder.sv",[[2,0],[11,2]]],["file:///mnt/d/ant/rtl/decoder.sv",[[2,7],[2,14]]],[],["module"]],["file:///mnt/d/ant/rtl/decoder.sv",[3,13]]],[[["instruction",["file:///mnt/d/ant/rtl/decoder.sv",[[3,4],[3,28]]],["file:///mnt/d/ant/rtl/decoder.sv",[[3,17],[3,28]]],["decoder"],["port","input"]],["rd",["file:///mnt/d/ant/rtl/decoder.sv",[[5,4],[5,24]]],["file:///mnt/d/ant/rtl/decoder.sv",[[5,22],[5,24]]],["decoder"],["port","wire"]],["func3",["file:///mnt/d/ant/rtl/decoder.sv",[[6,4],[6,27]]],["file:///mnt/d/ant/rtl/decoder.sv",[[6,22],[6,27]]],["decoder"],["port","wire"]],["rs1",["file:///mnt/d/ant/rtl/decoder.sv",[[7,4],[7,25]]],["file:///mnt/d/ant/rtl/decoder.sv",[[7,22],[7,25]]],["decoder"],["port","wire"]],["rs2",["file:///mnt/d/ant/rtl/decoder.sv",[[8,4],[8,25]]],["file:///mnt/d/ant/rtl/decoder.sv",[[8,22],[8,25]]],["decoder"],["port","wire"]],["func7",["file:///mnt/d/ant/rtl/decoder.sv",[[9,4],[9,27]]],["file:///mnt/d/ant/rtl/decoder.sv",[[9,22],[9,27]]],["decoder"],["port","wire"]],["imm",["file:///mnt/d/ant/rtl/decoder.sv",[[10,4],[10,25]]],["file:///mnt/d/ant/rtl/decoder.sv",[[10,22],[10,25]]],["decoder"],["port","reg"]]]]],[[["reg_file",["file:///mnt/d/ant/rtl/reg_file.sv",[[0,0],[12,2]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[0,7],[0,15]]],[],["module"]],["file:///mnt/d/ant/rtl/reg_file.sv",[1,4]]],[[["clock",["file:///mnt/d/ant/rtl/reg_file.sv",[[1,4],[1,15]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[1,10],[1,15]]],["reg_file"],["port","input"]],["reset",["file:///mnt/d/ant/rtl/reg_file.sv",[[2,4],[2,15]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[2,10],[2,15]]],["reg_file"],["port","input"]],["reg_read1",["file:///mnt/d/ant/rtl/reg_file.sv",[[4,4],[4,27]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[4,18],[4,27]]],["reg_file"],["port","input"]],["reg_read2",["file:///mnt/d/ant/rtl/reg_file.sv",[[5,4],[5,27]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[5,18],[5,27]]],["reg_file"],["port","input"]],["read_data1",["file:///mnt/d/ant/rtl/reg_file.sv",[[6,4],[6,28]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[6,18],[6,28]]],["reg_file"],["port","output"]],["read_data2",["file:///mnt/d/ant/rtl/reg_file.sv",[[7,4],[7,28]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[7,18],[7,28]]],["reg_file"],["port","output"]],["reg_write",["file:///mnt/d/ant/rtl/reg_file.sv",[[9,4],[9,19]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[9,10],[9,19]]],["reg_file"],["port","input"]],["write_reg",["file:///mnt/d/ant/rtl/reg_file.sv",[[10,4],[10,25]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[10,16],[10,25]]],["reg_file"],["port","input"]],["write_data",["file:///mnt/d/ant/rtl/reg_file.sv",[[11,4],[11,27]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[11,17],[11,27]]],["reg_file"],["port","input"]],["register",["file:///mnt/d/ant/rtl/reg_file.sv",[[13,2],[13,25]]],["file:///mnt/d/ant/rtl/reg_file.sv",[[13,13],[13,21]]],["reg_file"],["variable","reg"]]]]],[[["alu",["file:///mnt/d/ant/rtl/alu.sv",[[3,0],[12,2]]],["file:///mnt/d/ant/rtl/alu.sv",[[3,7],[3,10]]],[],["module"]],["file:///mnt/d/ant/rtl/alu.sv",[0,41]]],[[["opcode",["file:///mnt/d/ant/rtl/alu.sv",[[4,4],[4,23]]],["file:///mnt/d/ant/rtl/alu.sv",[[4,17],[4,23]]],["alu"],["port","input"]],["func3",["file:///mnt/d/ant/rtl/alu.sv",[[5,4],[5,22]]],["file:///mnt/d/ant/rtl/alu.sv",[[5,17],[5,22]]],["alu"],["port","input"]],["func7",["file:///mnt/d/ant/rtl/alu.sv",[[6,4],[6,22]]],["file:///mnt/d/ant/rtl/alu.sv",[[6,17],[6,22]]],["alu"],["port","input"]],["imm",["file:///mnt/d/ant/rtl/alu.sv",[[7,4],[7,20]]],["file:///mnt/d/ant/rtl/alu.sv",[[7,17],[7,20]]],["alu"],["port","input"]],["a",["file:///mnt/d/ant/rtl/alu.sv",[[9,4],[9,18]]],["file:///mnt/d/ant/rtl/alu.sv",[[9,17],[9,18]]],["alu"],["port","input"]],["b",["file:///mnt/d/ant/rtl/alu.sv",[[10,4],[10,18]]],["file:///mnt/d/ant/rtl/alu.sv",[[10,17],[10,18]]],["alu"],["port","input"]],["result",["file:///mnt/d/ant/rtl/alu.sv",[[11,4],[11,28]]],["file:///mnt/d/ant/rtl/alu.sv",[[11,22],[11,28]]],["alu"],["port","reg"]]]]],[[["datapath",["file:///mnt/d/ant/rtl/datapath.sv",[[3,0],[15,2]]],["file:///mnt/d/ant/rtl/datapath.sv",[[3,7],[3,15]]],[],["module"]],["file:///mnt/d/ant/rtl/datapath.sv",[5,0]]],[[["clock",["file:///mnt/d/ant/rtl/datapath.sv",[[4,4],[4,15]]],["file:///mnt/d/ant/rtl/datapath.sv",[[4,10],[4,15]]],["datapath"],["port","input"]],["reset",["file:///mnt/d/ant/rtl/datapath.sv",[[5,4],[5,15]]],["file:///mnt/d/ant/rtl/datapath.sv",[[5,10],[5,15]]],["datapath"],["port","input"]],["reg_write",["file:///mnt/d/ant/rtl/datapath.sv",[[6,4],[6,19]]],["file:///mnt/d/ant/rtl/datapath.sv",[[6,10],[6,19]]],["datapath"],["port","input"]],["rd",["file:///mnt/d/ant/rtl/datapath.sv",[[7,4],[7,12]]],["file:///mnt/d/ant/rtl/datapath.sv",[[7,10],[7,12]]],["datapath"],["port","input"]],["rs1",["file:///mnt/d/ant/rtl/datapath.sv",[[8,4],[8,18]]],["file:///mnt/d/ant/rtl/datapath.sv",[[8,15],[8,18]]],["datapath"],["port","input"]],["rs2",["file:///mnt/d/ant/rtl/datapath.sv",[[9,4],[9,18]]],["file:///mnt/d/ant/rtl/datapath.sv",[[9,15],[9,18]]],["datapath"],["port","input"]],["opcode",["file:///mnt/d/ant/rtl/datapath.sv",[[11,4],[11,22]]],["file:///mnt/d/ant/rtl/datapath.sv",[[11,16],[11,22]]],["datapath"],["port","input"]],["func3",["file:///mnt/d/ant/rtl/datapath.sv",[[12,4],[12,21]]],["file:///mnt/d/ant/rtl/datapath.sv",[[12,16],[12,21]]],["datapath"],["port","input"]],["func7",["file:///mnt/d/ant/rtl/datapath.sv",[[13,4],[13,21]]],["file:///mnt/d/ant/rtl/datapath.sv",[[13,16],[13,21]]],["datapath"],["port","input"]],["imm",["file:///mnt/d/ant/rtl/datapath.sv",[[14,4],[14,20]]],["file:///mnt/d/ant/rtl/datapath.sv",[[14,17],[14,20]]],["datapath"],["port","input"]],["write_data",["file:///mnt/d/ant/rtl/datapath.sv",[[17,2],[17,24]]],["file:///mnt/d/ant/rtl/datapath.sv",[[17,14],[17,24]]],["datapath"],["variable","wire"]],["read_data1",["file:///mnt/d/ant/rtl/datapath.sv",[[18,2],[18,24]]],["file:///mnt/d/ant/rtl/datapath.sv",[[18,14],[18,24]]],["datapath"],["variable","wire"]],["read_data2",["file:///mnt/d/ant/rtl/datapath.sv",[[19,2],[19,24]]],["file:///mnt/d/ant/rtl/datapath.sv",[[19,14],[19,24]]],["datapath"],["variable","wire"]],["INST_REG",["file:///mnt/d/ant/rtl/datapath.sv",[[21,2],[33,3]]],["file:///mnt/d/ant/rtl/datapath.sv",[[21,11],[21,19]]],["datapath"],["instance","reg_file"]],["INST_ALU",["file:///mnt/d/ant/rtl/datapath.sv",[[35,2],[44,3]]],["file:///mnt/d/ant/rtl/datapath.sv",[[35,6],[35,14]]],["datapath"],["instance","alu"]]]]],[[["processor",[[4,0],[7,2]],[[4,7],[4,16]],[],["module"]],[50,9]],[[["clock",[[5,4],[5,15]],[[5,10],[5,15]],["processor"],["port","input"]],["reset",[[6,4],[6,15]],[[6,10],[6,15]],["processor"],["port","input"]],["instruction",[[8,2],[8,25]],[[8,14],[8,25]],["processor"],["variable","wire"]],["rd",[[9,2],[9,16]],[[9,14],[9,16]],["processor"],["variable","wire"]],["func3",[[10,2],[10,19]],[[10,14],[10,19]],["processor"],["variable","wire"]],["rs1",[[11,2],[11,17]],[[11,14],[11,17]],["processor"],["variable","wire"]],["rs2",[[12,2],[12,17]],[[12,14],[12,17]],["processor"],["variable","wire"]],["func7",[[13,2],[13,19]],[[13,14],[13,19]],["processor"],["variable","wire"]],["imm",[[14,2],[14,17]],[[14,14],[14,17]],["processor"],["variable","wire"]],["INST_IFU",[[16,2],[20,3]],[[16,20],[16,28]],["processor"],["instance","instruction_fetch"]],["INST_DECODER",[[22,2],[30,3]],[[22,10],[22,22]],["processor"],["instance","decoder"]],["INST_CONTROL",[[32,2],[35,3]],[[32,15],[32,27]],["processor"],["instance","control_unit"]],["INST_DATAPATH",[[37,2],[49,3]],[[37,11],[37,24]],["processor"],["instance","datapath"]]]]]],["/mnt/d/ant/rtl/instruction_fetch.sv","/mnt/d/ant/rtl/decoder.sv","/mnt/d/ant/rtl/datapath.sv"]],null,0]],["/mnt/d/ant/rtl/reg_file.sv",[[[[[["alu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[63,9]],[[["opcode",[[2,2],[2,18]],[[2,12],[2,18]],["alu_tb"],["variable","reg"]],["func7",[[2,2],[2,25]],[[2,20],[2,25]],["alu_tb"],["variable","opcode"]],["func3",[[3,2],[3,17]],[[3,12],[3,17]],["alu_tb"],["variable","reg"]],["imm",[[4,2],[4,16]],[[4,13],[4,16]],["alu_tb"],["variable","reg"]],["a",[[4,2],[4,19]],[[4,18],[4,19]],["alu_tb"],["variable","imm"]],["b",[[4,2],[4,22]],[[4,21],[4,22]],["alu_tb"],["variable","a"]],["result",[[6,2],[6,20]],[[6,14],[6,20]],["alu_tb"],["variable","wire"]],["uut",[[8,2],[17,3]],[[8,6],[8,9]],["alu_tb"],["instance","alu"]]],[],[[[["test_case",[[18,2],[18,27]],[[18,17],[18,26]],["alu_tb"],["task"]],[41,8]],[]]]]]],["/mnt/d/ant/rtl/opcodes.sv"]],null,0]],["/mnt/d/ant/tests/alu_tb.sv",[[[[[["alu_tb",[[1,0],[1,14]],[[1,7],[1,13]],[],["module"]],[63,9]],[[["opcode",[[2,2],[2,18]],[[2,12],[2,18]],["alu_tb"],["variable","reg"]],["func7",[[2,2],[2,25]],[[2,20],[2,25]],["alu_tb"],["variable","opcode"]],["func3",[[3,2],[3,17]],[[3,12],[3,17]],["alu_tb"],["variable","reg"]],["imm",[[4,2],[4,16]],[[4,13],[4,16]],["alu_tb"],["variable","reg"]],["a",[[4,2],[4,19]],[[4,18],[4,19]],["alu_tb"],["variable","imm"]],["b",[[4,2],[4,22]],[[4,21],[4,22]],["alu_tb"],["variable","a"]],["result",[[6,2],[6,20]],[[6,14],[6,20]],["alu_tb"],["variable","wire"]],["uut",[[8,2],[17,3]],[[8,6],[8,9]],["alu_tb"],["instance","alu"]]],[],[[[["test_case",[[18,2],[18,27]],[[18,17],[18,26]],["alu_tb"],["task"]],[41,8]],[]]]]]],["/mnt/d/ant/rtl/opcodes.sv"]],null,0]],["/mnt/d/ant/tests/instruction_tb.sv",[[[[[["instruction_tb",[[0,0],[0,22]],[[0,7],[0,21]],[],["module"]],[4,9]],[]]]],null,0]]]}