// Seed: 3205958737
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[1] = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_8,
      id_9,
      id_7
  );
  assign id_8[-1'b0==-1] = -1;
  always force id_5 = 1;
endmodule
