

Implementation tool: Xilinx Vivado v.2023.2
Project:             template
Solution:            solution1
Device target:       xc7a200t-fbg484-3
Report date:         Tue Jan 07 14:22:04 -03 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2542
FF:            3619
DSP:              0
BRAM:             3
URAM:             0
LATCH:            0
SRL:            441
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.799
Timing met
