
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035524                       # Number of seconds simulated
sim_ticks                                 35523886392                       # Number of ticks simulated
final_tick                               565088266329                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134067                       # Simulator instruction rate (inst/s)
host_op_rate                                   173791                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1477094                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906684                       # Number of bytes of host memory used
host_seconds                                 24049.84                       # Real time elapsed on the host
sim_insts                                  3224294261                       # Number of instructions simulated
sim_ops                                    4179640258                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1913856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1200128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1879296                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4998272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1637504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1637504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14952                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9376                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14682                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39049                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12793                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12793                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39635                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53875186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33783691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     52902320                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140701722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39635                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46842                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54048                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             140525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46095857                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46095857                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46095857                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39635                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53875186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33783691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     52902320                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186797580                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85189177                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31030702                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25461975                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015996                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12702192                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12078308                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3155170                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86749                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31988497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170250489                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31030702                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15233478                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36582749                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10791812                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6676620                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15649775                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808171                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83992674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47409925     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660408      4.36%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3192937      3.80%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3434938      4.09%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3001267      3.57%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1561075      1.86%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1021110      1.22%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2714349      3.23%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17996665     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83992674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364256                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998499                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33660886                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6248531                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34791600                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       553295                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8738353                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077153                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6484                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201955982                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51052                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8738353                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35331407                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2757282                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       768494                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33644126                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2753004                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195095633                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         7319                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1741876                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       741830                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           47                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271039594                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909589110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909589110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102780335                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33470                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17448                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7248947                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19241467                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10016133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240282                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2881652                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183930655                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147722811                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281195                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61110698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186686504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1407                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83992674                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758758                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912433                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29854710     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17921600     21.34%     56.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11790787     14.04%     70.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7600389      9.05%     79.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7596640      9.04%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4415269      5.26%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3398711      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       753245      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       661323      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83992674                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085430     69.92%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            37      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205474     13.24%     83.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261391     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121527329     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014027      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15707221     10.63%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8458212      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147722811                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734056                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1552332                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010508                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381271819                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245075855                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143573668                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149275143                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       258788                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7029338                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          419                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1066                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2274460                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8738353                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2030411                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162382                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183964106                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       302879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19241467                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10016133                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17429                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7699                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1066                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1227746                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363206                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145138342                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14765037                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584465                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22974662                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20577847                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8209625                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703718                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143719122                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143573668                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93653591                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261757767                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685351                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357787                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61545751                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039803                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75254321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626776                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173677                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29957637     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453791     27.18%     66.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8375632     11.13%     78.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289997      5.70%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3677462      4.89%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1797622      2.39%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1981136      2.63%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006252      1.34%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3714792      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75254321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3714792                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255507200                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376681921                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1196503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851892                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851892                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173858                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173858                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655208277                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196943904                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189358851                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85189177                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31131645                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25336879                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2080603                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13271218                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12276128                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3204010                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91864                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34416305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170019185                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31131645                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15480138                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35729616                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10673579                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5310691                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16823406                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       836142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84014266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48284650     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1931663      2.30%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2516798      3.00%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3783228      4.50%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3678685      4.38%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2793665      3.33%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1662350      1.98%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2486301      2.96%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16876926     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84014266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365441                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995784                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35552745                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5193330                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34442588                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       268220                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8557382                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5271485                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203395645                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1359                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8557382                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37436722                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1038525                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1414898                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32782906                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2783827                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     197471392                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          905                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1203629                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       874048                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           79                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275161574                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919640086                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919640086                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171097842                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104063732                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42033                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23745                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7868366                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18300277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9701094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       188088                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3161246                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183535358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39869                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147854228                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       274523                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59671128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    181428399                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84014266                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759870                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897431                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29099049     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18501315     22.02%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11942431     14.21%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8147863      9.70%     80.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7620373      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4066797      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2992072      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       898375      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       745991      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84014266                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         727213     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149964     14.26%     83.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174713     16.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123029200     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2089188      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16702      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14595395      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8123743      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147854228                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735599                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1051894                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007114                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381049139                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    243247165                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143706562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148906122                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       502702                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7009771                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          845                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2464317                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           92                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8557382                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         609577                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98702                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183575232                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1259910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18300277                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9701094                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23167                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74597                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          845                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1273956                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2445848                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145027983                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13742341                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2826245                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21686134                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20314561                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7943793                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.702423                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143744503                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143706562                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92325485                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259248900                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686911                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356127                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100203072                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123153851                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60421671                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2115019                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75456884                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632109                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28998759     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21726667     28.79%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8003072     10.61%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4584289      6.08%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3823379      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1883121      2.50%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1870689      2.48%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       800346      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3766562      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75456884                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100203072                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123153851                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18527283                       # Number of memory references committed
system.switch_cpus1.commit.loads             11290506                       # Number of loads committed
system.switch_cpus1.commit.membars              16702                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17663136                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111006479                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2512856                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3766562                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255265844                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375712969                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1174911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100203072                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123153851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100203072                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850165                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850165                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176242                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176242                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652637644                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198484252                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187870622                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33404                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85189177                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31056188                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27156045                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1963696                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15572768                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14943083                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2232519                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61893                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36622535                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172848376                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31056188                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17175602                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35587383                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9643079                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4146992                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         18052623                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       776806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84025121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.367714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48437738     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1761757      2.10%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3230376      3.84%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3026447      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4992377      5.94%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5186979      6.17%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1226389      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          921556      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15241502     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84025121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364556                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.028995                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37777059                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4007714                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34440190                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       137620                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7662537                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3373831                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5657                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     193360737                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7662537                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39361852                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1366857                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       456752                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32978746                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2198376                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188279317                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        753255                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       886708                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    249907789                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    856986697                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    856986697                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162851276                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        87056513                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22165                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10844                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5885370                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     29007908                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6295139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104387                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2101805                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178229485                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21672                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150490736                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       199161                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53324504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    146533546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84025121                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791021                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840273                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28976458     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15704413     18.69%     53.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13706945     16.31%     69.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8384194      9.98%     79.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8781314     10.45%     89.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5175966      6.16%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2273355      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       605173      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       417303      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84025121                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         590523     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        189480     21.29%     87.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       110005     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118012420     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1184425      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10829      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25936671     17.23%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5346391      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150490736                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766548                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             890008                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005914                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386095762                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231576146                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145602656                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151380744                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       367088                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8255260                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          959                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          486                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1539514                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7662537                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         728631                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        63934                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178251161                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       208201                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     29007908                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6295139                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10844                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          230                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          486                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1048296                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154392                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2202688                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147692500                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24933243                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2798236                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30149372                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22329108                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5216129                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733700                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145764588                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145602656                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89458387                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218218792                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.709168                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409948                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109441506                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124297787                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53954095                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21656                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1968899                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76362584                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627732                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.322102                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35028181     45.87%     45.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16219574     21.24%     67.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9080224     11.89%     79.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3071603      4.02%     83.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2944257      3.86%     86.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1227262      1.61%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3293403      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       955440      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4542640      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76362584                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109441506                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124297787                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25508273                       # Number of memory references committed
system.switch_cpus2.commit.loads             20752648                       # Number of loads committed
system.switch_cpus2.commit.membars              10828                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19467227                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108497336                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1678007                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4542640                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250071826                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364172803                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1164056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109441506                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124297787                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109441506                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.778399                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.778399                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.284688                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.284688                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       683286841                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190797252                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199383464                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21656                       # number of misc regfile writes
system.l2.replacements                          39049                       # number of replacements
system.l2.tagsinuse                      32767.980826                       # Cycle average of tags in use
system.l2.total_refs                          1202502                       # Total number of references to valid blocks.
system.l2.sampled_refs                          71817                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.743974                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           609.778213                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.499878                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6552.966961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.724763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3975.105649                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.760673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6228.939975                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5917.667643                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4479.644587                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4977.892483                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018609                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.199981                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000266                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.121311                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.190092                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.180593                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.136708                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.151913                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81024                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42936                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39323                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  163283                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52423                       # number of Writeback hits
system.l2.Writeback_hits::total                 52423                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81024                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42936                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39323                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163283                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81024                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42936                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39323                       # number of overall hits
system.l2.overall_hits::total                  163283                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14952                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9372                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14682                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39045                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14952                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9376                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14682                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39049                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14952                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9376                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14682                       # number of overall misses
system.l2.overall_misses::total                 39049                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       428567                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    822500998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       554559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    498481183                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       634044                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    790322839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2112922190                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       177662                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        177662                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       428567                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    822500998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       554559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    498658845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       634044                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    790322839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2113099852                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       428567                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    822500998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       554559                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    498658845                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       634044                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    790322839                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2113099852                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95976                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52308                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        54005                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              202328                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52423                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52423                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95976                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52312                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        54005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               202332                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95976                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52312                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        54005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              202332                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.155789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.179170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.271864                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.192979                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.155789                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.179232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.271864                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192995                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.155789                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.179232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.271864                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192995                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 38960.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55009.430043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42658.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53188.346458                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42269.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53829.371952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54115.051607                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 44415.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 44415.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 38960.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55009.430043                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42658.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53184.603776                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42269.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53829.371952                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54114.058030                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 38960.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55009.430043                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42658.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53184.603776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42269.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53829.371952                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54114.058030                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12793                       # number of writebacks
system.l2.writebacks::total                     12793                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14952                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9372                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14682                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39045                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39049                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    736696030                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       479430                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    443933019                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       546733                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    705196105                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1887215705                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       153727                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       153727                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    736696030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       479430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    444086746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       546733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    705196105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1887369432                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    736696030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       479430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    444086746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       546733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    705196105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1887369432                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.155789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.179170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.271864                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.192979                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.155789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.179232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.271864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192995                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.155789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.179232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.271864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192995                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33126.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49270.735019                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36879.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47368.013124                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36448.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48031.338033                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48334.375848                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 38431.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38431.750000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33126.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49270.735019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36879.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47364.200725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36448.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48031.338033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48333.361469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33126.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49270.735019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36879.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47364.200725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36448.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48031.338033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48333.361469                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996604                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015657424                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843298.410163                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996604                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15649763                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15649763                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15649763                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15649763                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15649763                       # number of overall hits
system.cpu0.icache.overall_hits::total       15649763                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       518996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       518996                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       518996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       518996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       518996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       518996                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15649775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15649775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15649775                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15649775                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15649775                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15649775                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43249.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43249.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43249.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43249.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43249.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43249.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       440237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       440237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       440237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       440237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       440237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       440237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40021.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40021.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95976                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191866891                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96232                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1993.795110                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.488486                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.511514                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11602864                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11602864                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709472                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16711                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16711                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19312336                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19312336                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19312336                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19312336                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359425                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359425                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           53                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359478                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359478                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359478                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359478                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10475584027                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10475584027                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1814223                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1814223                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10477398250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10477398250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10477398250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10477398250                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11962289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11962289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19671814                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19671814                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19671814                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19671814                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030047                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030047                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018274                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018274                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018274                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018274                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29145.396194                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29145.396194                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34230.622642                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34230.622642                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29146.145939                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29146.145939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29146.145939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29146.145939                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17220                       # number of writebacks
system.cpu0.dcache.writebacks::total            17220                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263449                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263449                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           53                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263502                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263502                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263502                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263502                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95976                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95976                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95976                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95976                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95976                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95976                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1629399857                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1629399857                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1629399857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1629399857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1629399857                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1629399857                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004879                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004879                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004879                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004879                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16977.159467                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16977.159467                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16977.159467                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16977.159467                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16977.159467                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16977.159467                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996888                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020046811                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056545.989919                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996888                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16823390                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16823390                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16823390                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16823390                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16823390                       # number of overall hits
system.cpu1.icache.overall_hits::total       16823390                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       744892                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       744892                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       744892                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       744892                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       744892                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       744892                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16823406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16823406                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16823406                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16823406                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16823406                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16823406                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46555.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46555.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46555.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46555.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46555.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46555.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       576045                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       576045                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       576045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       576045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       576045                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       576045                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44311.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44311.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44311.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44311.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44311.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44311.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52312                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174156821                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52568                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3312.981681                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.221380                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.778620                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911021                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088979                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10453862                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10453862                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7199433                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7199433                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17663                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17663                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16702                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16702                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17653295                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17653295                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17653295                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17653295                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133835                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133835                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2931                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2931                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136766                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136766                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136766                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136766                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4584425753                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4584425753                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    174850036                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    174850036                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4759275789                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4759275789                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4759275789                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4759275789                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10587697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10587697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7202364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7202364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16702                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16702                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17790061                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17790061                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17790061                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17790061                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012641                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012641                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000407                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007688                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007688                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007688                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007688                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34254.311301                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34254.311301                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 59655.419993                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59655.419993                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34798.676491                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34798.676491                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34798.676491                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34798.676491                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       345851                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 34585.100000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23881                       # number of writebacks
system.cpu1.dcache.writebacks::total            23881                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81527                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81527                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2927                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2927                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84454                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84454                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84454                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84454                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52308                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52308                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52312                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52312                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    906589667                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    906589667                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       194286                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       194286                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    906783953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    906783953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    906783953                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    906783953                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17331.759329                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17331.759329                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 48571.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48571.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17334.148054                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17334.148054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17334.148054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17334.148054                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.993927                       # Cycle average of tags in use
system.cpu2.icache.total_refs               929518597                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1714978.961255                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.993927                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024029                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18052607                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18052607                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18052607                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18052607                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18052607                       # number of overall hits
system.cpu2.icache.overall_hits::total       18052607                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       738780                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       738780                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       738780                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       738780                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       738780                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       738780                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18052623                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18052623                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18052623                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18052623                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18052623                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18052623                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46173.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46173.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46173.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46173.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46173.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46173.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       665738                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       665738                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       665738                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       665738                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       665738                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       665738                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44382.533333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44382.533333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44382.533333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44382.533333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44382.533333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44382.533333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54005                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               232368676                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54261                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4282.425241                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.055070                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.944930                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.832246                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.167754                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22643852                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22643852                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4733950                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4733950                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10842                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10842                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10828                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10828                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27377802                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27377802                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27377802                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27377802                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       170977                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       170977                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       170977                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        170977                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       170977                       # number of overall misses
system.cpu2.dcache.overall_misses::total       170977                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6947536294                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6947536294                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6947536294                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6947536294                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6947536294                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6947536294                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22814829                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22814829                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4733950                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4733950                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10828                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10828                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27548779                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27548779                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27548779                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27548779                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007494                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006206                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006206                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006206                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006206                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40634.332653                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40634.332653                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40634.332653                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40634.332653                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40634.332653                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40634.332653                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11322                       # number of writebacks
system.cpu2.dcache.writebacks::total            11322                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       116972                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       116972                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       116972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       116972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       116972                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       116972                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54005                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54005                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54005                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54005                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54005                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54005                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1135130953                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1135130953                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1135130953                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1135130953                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1135130953                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1135130953                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001960                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001960                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21018.997371                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21018.997371                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21018.997371                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21018.997371                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21018.997371                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21018.997371                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
