{"index": 102, "svad": "This property verifies that when the horizontal counter (hor_counter) is less than 68, the write data (write_data) must equal the lower 3 bits of the vertical counter (vert_counter[2:0]). The check occurs on every rising edge of the 50 MHz clock (clk_50) and is disabled when the active-high reset (reset_n) is low.", "reference_sva": "property p_write_data_assignment;\n    @(posedge clk_50) disable iff (reset_n == 0)\n        hor_counter < 68 |-> write_data == vert_counter[2:0];\nendproperty\nassert_p_write_data_assignment: assert property (p_write_data_assignment) else $error(\"Assertion failed: write_data does not match vert_counter[2:0] when hor_counter is less than 68\");", "generated_sva": "property p_write_data_equals_vert_counter_lower_bits;\n  @(posedge clk_50) disable iff (!reset_n)\n  (hor_counter < 68) |-> (write_data == vert_counter[2:0]);\nendproperty\n\nassert property (p_write_data_equals_vert_counter_lower_bits)\n  else $error(\"Assertion failed: write_data does not equal vert_counter[2:0] when hor_counter < 68\");", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_write_data_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `hor_counter`, `vert_counter`, `write_data`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clk_50` (posedge)\n    * Reset Signal: `reset_n` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `hor_counter < 68`\n    * Response condition: `write_data == vert_counter[2:0]`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `hor_counter < 68`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `write_data == vert_counter[2:0]`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (reset_n == 0)`\n    * Property is disabled when reset `reset_n` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clk_50) hor_counter < 68 |-> write_data == vert_counter[2:0]`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_write_data_assignment;\n    @(posedge clk_50) disable iff (reset_n == 0)\n        hor_counter < 68 |-> write_data == vert_counter[2:0];\nendproperty\nassert_p_write_data_assignment: assert property (p_write_data_assignment) else $error(\"Assertion failed: write_data does not match vert_counter[2:0] when hor_counter is less than 68\");\n```\n\n**Summary:**\nProperty `p_write_data_assignment` uses overlapping implication synchronized to `clk_50`.", "error_message": null, "generation_time": 28.749005556106567, "verification_time": 0.02135920524597168, "from_cache": false}