// Seed: 1841916744
module module_0 ();
  parameter id_1 = {1, 1};
  id_2(
      -1, 1, (-1), id_3
  );
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    output tri1 id_3,
    output wor id_4,
    output wor id_5,
    input wire id_6,
    output logic id_7,
    input tri1 id_8
);
  always if (1) id_7 <= id_8 - id_2;
  module_0 modCall_1 ();
  wire id_10, id_11;
endmodule
