#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9190d01ff0 .scope module, "logicunit_test" "logicunit_test" 2 1;
 .timescale 0 0;
v0x7f9190d14660_0 .var "A", 0 0;
v0x7f9190d146f0_0 .var "B", 0 0;
v0x7f9190d14780_0 .var "control", 1 0;
v0x7f9190d14850_0 .net "out", 0 0, L_0x7f9190d157c0;  1 drivers
S_0x7f9190d02150 .scope module, "lu1" "logicunit" 2 23, 3 2 0, S_0x7f9190d01ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 2 "control"
L_0x7f9190d148e0 .functor AND 1, v0x7f9190d14660_0, v0x7f9190d146f0_0, C4<1>, C4<1>;
L_0x7f9190d149d0 .functor OR 1, v0x7f9190d14660_0, v0x7f9190d146f0_0, C4<0>, C4<0>;
L_0x7f9190d14a40 .functor NOR 1, v0x7f9190d14660_0, v0x7f9190d146f0_0, C4<0>, C4<0>;
L_0x7f9190d14950 .functor XOR 1, v0x7f9190d14660_0, v0x7f9190d146f0_0, C4<0>, C4<0>;
v0x7f9190d14030_0 .net "A", 0 0, v0x7f9190d14660_0;  1 drivers
v0x7f9190d140c0_0 .net "B", 0 0, v0x7f9190d146f0_0;  1 drivers
v0x7f9190d14160_0 .net "control", 1 0, v0x7f9190d14780_0;  1 drivers
v0x7f9190d14210_0 .net "out", 0 0, L_0x7f9190d157c0;  alias, 1 drivers
v0x7f9190d142e0_0 .net "w1", 0 0, L_0x7f9190d148e0;  1 drivers
v0x7f9190d143f0_0 .net "w2", 0 0, L_0x7f9190d149d0;  1 drivers
v0x7f9190d144c0_0 .net "w3", 0 0, L_0x7f9190d14a40;  1 drivers
v0x7f9190d14590_0 .net "w4", 0 0, L_0x7f9190d14950;  1 drivers
S_0x7f9190d022b0 .scope module, "mx1" "mux4" 3 14, 4 17 0, S_0x7f9190d02150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 2 "control"
v0x7f9190d13a30_0 .net "A", 0 0, L_0x7f9190d148e0;  alias, 1 drivers
v0x7f9190d13ad0_0 .net "B", 0 0, L_0x7f9190d149d0;  alias, 1 drivers
v0x7f9190d13b80_0 .net "C", 0 0, L_0x7f9190d14a40;  alias, 1 drivers
v0x7f9190d13c50_0 .net "D", 0 0, L_0x7f9190d14950;  alias, 1 drivers
v0x7f9190d13d00_0 .net "control", 1 0, v0x7f9190d14780_0;  alias, 1 drivers
v0x7f9190d13dd0_0 .net "out", 0 0, L_0x7f9190d157c0;  alias, 1 drivers
v0x7f9190d13e60_0 .net "w1", 0 0, L_0x7f9190d14ec0;  1 drivers
v0x7f9190d13f30_0 .net "w2", 0 0, L_0x7f9190d15320;  1 drivers
L_0x7f9190d14fd0 .part v0x7f9190d14780_0, 0, 1;
L_0x7f9190d15430 .part v0x7f9190d14780_0, 0, 1;
L_0x7f9190d15910 .part v0x7f9190d14780_0, 1, 1;
S_0x7f9190d024f0 .scope module, "mx1" "mux2" 4 23, 4 2 0, S_0x7f9190d022b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7f9190d14bd0 .functor NOT 1, L_0x7f9190d14fd0, C4<0>, C4<0>, C4<0>;
L_0x7f9190d14c80 .functor AND 1, L_0x7f9190d148e0, L_0x7f9190d14bd0, C4<1>, C4<1>;
L_0x7f9190d14db0 .functor AND 1, L_0x7f9190d149d0, L_0x7f9190d14fd0, C4<1>, C4<1>;
L_0x7f9190d14ec0 .functor OR 1, L_0x7f9190d14c80, L_0x7f9190d14db0, C4<0>, C4<0>;
v0x7f9190d02700_0 .net "A", 0 0, L_0x7f9190d148e0;  alias, 1 drivers
v0x7f9190d127b0_0 .net "B", 0 0, L_0x7f9190d149d0;  alias, 1 drivers
v0x7f9190d12850_0 .net "control", 0 0, L_0x7f9190d14fd0;  1 drivers
v0x7f9190d12900_0 .net "not_control", 0 0, L_0x7f9190d14bd0;  1 drivers
v0x7f9190d129a0_0 .net "out", 0 0, L_0x7f9190d14ec0;  alias, 1 drivers
v0x7f9190d12a80_0 .net "wA", 0 0, L_0x7f9190d14c80;  1 drivers
v0x7f9190d12b20_0 .net "wB", 0 0, L_0x7f9190d14db0;  1 drivers
S_0x7f9190d12c00 .scope module, "mx2" "mux2" 4 24, 4 2 0, S_0x7f9190d022b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7f9190d15070 .functor NOT 1, L_0x7f9190d15430, C4<0>, C4<0>, C4<0>;
L_0x7f9190d150e0 .functor AND 1, L_0x7f9190d14a40, L_0x7f9190d15070, C4<1>, C4<1>;
L_0x7f9190d15210 .functor AND 1, L_0x7f9190d14950, L_0x7f9190d15430, C4<1>, C4<1>;
L_0x7f9190d15320 .functor OR 1, L_0x7f9190d150e0, L_0x7f9190d15210, C4<0>, C4<0>;
v0x7f9190d12e20_0 .net "A", 0 0, L_0x7f9190d14a40;  alias, 1 drivers
v0x7f9190d12ec0_0 .net "B", 0 0, L_0x7f9190d14950;  alias, 1 drivers
v0x7f9190d12f60_0 .net "control", 0 0, L_0x7f9190d15430;  1 drivers
v0x7f9190d13010_0 .net "not_control", 0 0, L_0x7f9190d15070;  1 drivers
v0x7f9190d130b0_0 .net "out", 0 0, L_0x7f9190d15320;  alias, 1 drivers
v0x7f9190d13190_0 .net "wA", 0 0, L_0x7f9190d150e0;  1 drivers
v0x7f9190d13230_0 .net "wB", 0 0, L_0x7f9190d15210;  1 drivers
S_0x7f9190d13310 .scope module, "mx3" "mux2" 4 26, 4 2 0, S_0x7f9190d022b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7f9190d15550 .functor NOT 1, L_0x7f9190d15910, C4<0>, C4<0>, C4<0>;
L_0x7f9190d155c0 .functor AND 1, L_0x7f9190d14ec0, L_0x7f9190d15550, C4<1>, C4<1>;
L_0x7f9190d156b0 .functor AND 1, L_0x7f9190d15320, L_0x7f9190d15910, C4<1>, C4<1>;
L_0x7f9190d157c0 .functor OR 1, L_0x7f9190d155c0, L_0x7f9190d156b0, C4<0>, C4<0>;
v0x7f9190d13540_0 .net "A", 0 0, L_0x7f9190d14ec0;  alias, 1 drivers
v0x7f9190d135f0_0 .net "B", 0 0, L_0x7f9190d15320;  alias, 1 drivers
v0x7f9190d136a0_0 .net "control", 0 0, L_0x7f9190d15910;  1 drivers
v0x7f9190d13750_0 .net "not_control", 0 0, L_0x7f9190d15550;  1 drivers
v0x7f9190d137e0_0 .net "out", 0 0, L_0x7f9190d157c0;  alias, 1 drivers
v0x7f9190d138b0_0 .net "wA", 0 0, L_0x7f9190d155c0;  1 drivers
v0x7f9190d13950_0 .net "wB", 0 0, L_0x7f9190d156b0;  1 drivers
    .scope S_0x7f9190d01ff0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9190d14660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9190d146f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9190d14780_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7f9190d01ff0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x7f9190d14660_0;
    %nor/r;
    %store/vec4 v0x7f9190d14660_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9190d01ff0;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x7f9190d146f0_0;
    %nor/r;
    %store/vec4 v0x7f9190d146f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9190d01ff0;
T_3 ;
    %vpi_call 2 12 "$dumpfile", "logicunit_test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9190d01ff0 {0 0 0};
    %delay 16, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9190d14780_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9190d14780_0, 0, 2;
    %delay 16, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9190d14780_0, 0, 2;
    %delay 16, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "logicunit_tb.v";
    "logicunit.v";
    "mux.v";
