<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/no_cpu/include/rtems/score/cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_f3d808a83d57796d006445376598a381.html">no_cpu</a></li><li class="navelem"><a class="el" href="dir_26f44a265f756919ed025f0c54a2ec91.html">include</a></li><li class="navelem"><a class="el" href="dir_e47eb65ce66742ae44a4dda04a5058d3.html">rtems</a></li><li class="navelem"><a class="el" href="dir_a4ec9a94826eda6c8bcca4245edf56ed.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>NO_CPU Department Source.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="basedefs_8h_source.html">rtems/score/basedefs.h</a>&gt;</code><br />
<code>#include &lt;rtems/score/no_cpu.h&gt;</code><br />
</div>
<p><a href="no__cpu_2include_2rtems_2score_2cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structContext__Control.html">Context_Control</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thread register context.  <a href="structContext__Control.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structContext__Control__fp.html">Context_Control_fp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC basic context.  <a href="structContext__Control__fp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt stack frame (ISF).  <a href="structCPU__Interrupt__frame.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The set of registers that specifies the complete processor state.  <a href="structCPU__Exception__frame.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1eca01dbb1ef2873349cc4e222509f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a1eca01dbb1ef2873349cc4e222509f0a">CPU_SIMPLE_VECTORED_INTERRUPTS</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a1eca01dbb1ef2873349cc4e222509f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c4d320f85b1383c5059da5b19b164a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a30c4d320f85b1383c5059da5b19b164a">CPU_ISR_PASSES_FRAME_POINTER</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a30c4d320f85b1383c5059da5b19b164a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a112f88f13afe8bb8f1b13f1ca7e09b8d">CPU_HARDWARE_FP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304f78c61edce38bb88e909f90a326dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a304f78c61edce38bb88e909f90a326dc">CPU_SOFTWARE_FP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a304f78c61edce38bb88e909f90a326dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225de03a8647bf307a73cf907969778d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a225de03a8647bf307a73cf907969778d">CPU_ALL_TASKS_ARE_FP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a225de03a8647bf307a73cf907969778d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c906c8ee4c3d012dc456285e42d3ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af1c906c8ee4c3d012dc456285e42d3ee">CPU_IDLE_TASK_IS_FP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:af1c906c8ee4c3d012dc456285e42d3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155bcf88149016c6c58f30eeab9f1598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a155bcf88149016c6c58f30eeab9f1598">CPU_USE_DEFERRED_FP_SWITCH</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a155bcf88149016c6c58f30eeab9f1598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c634f4a6bc9236bcacafc9b6119e011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a0c634f4a6bc9236bcacafc9b6119e011">CPU_ENABLE_ROBUST_THREAD_DISPATCH</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:a0c634f4a6bc9236bcacafc9b6119e011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a robust thread dispatch if set to TRUE.  <a href="#a0c634f4a6bc9236bcacafc9b6119e011">More...</a><br /></td></tr>
<tr class="separator:a0c634f4a6bc9236bcacafc9b6119e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40d98a563f63934a5775f1366ba1b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#ac40d98a563f63934a5775f1366ba1b67">CPU_STACK_GROWS_UP</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ac40d98a563f63934a5775f1366ba1b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa1399e268a9ae6adf6d6aad4371688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:aafa1399e268a9ae6adf6d6aad4371688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd43704c7821a2c042d212801156584e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#acd43704c7821a2c042d212801156584e">CPU_STRUCTURE_ALIGNMENT</a>&#160;&#160;&#160;<a class="el" href="structRTEMS__ALIGNED.html">RTEMS_ALIGNED</a>( <a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a> )</td></tr>
<tr class="separator:acd43704c7821a2c042d212801156584e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8823e651e33b9683e0d89e5a8054ee6"><td class="memItemLeft" align="right" valign="top"><a id="af8823e651e33b9683e0d89e5a8054ee6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MODES_INTERRUPT_MASK</b>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:af8823e651e33b9683e0d89e5a8054ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea68a7fa02909edcebee08748f94223"><td class="memItemLeft" align="right" valign="top"><a id="adea68a7fa02909edcebee08748f94223"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#adea68a7fa02909edcebee08748f94223">CPU_MAXIMUM_PROCESSORS</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:adea68a7fa02909edcebee08748f94223"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of processors of all systems supported by this CPU port. <br /></td></tr>
<tr class="separator:adea68a7fa02909edcebee08748f94223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896055157b72692a6141f7c0039eabdf"><td class="memItemLeft" align="right" valign="top"><a id="a896055157b72692a6141f7c0039eabdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Get_SP</b>(_context)&#160;&#160;&#160;(_context)-&gt;stack_pointer</td></tr>
<tr class="separator:a896055157b72692a6141f7c0039eabdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58e4ff1f7e1c85fc5c0b80cbd0672c5"><td class="memItemLeft" align="right" valign="top"><a id="af58e4ff1f7e1c85fc5c0b80cbd0672c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CONTEXT_FP_SIZE</b>&#160;&#160;&#160;sizeof( <a class="el" href="structContext__Control__fp.html">Context_Control_fp</a> )</td></tr>
<tr class="separator:af58e4ff1f7e1c85fc5c0b80cbd0672c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94869be93a41da88a10fa59771ce2c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#ab94869be93a41da88a10fa59771ce2c9">CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab94869be93a41da88a10fa59771ce2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937007b12441849696a0462fee2b8d3e"><td class="memItemLeft" align="right" valign="top"><a id="a937007b12441849696a0462fee2b8d3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INTERRUPT_NUMBER_OF_VECTORS</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:a937007b12441849696a0462fee2b8d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2363ae6ca6575fc9147b1b7585b3b4"><td class="memItemLeft" align="right" valign="top"><a id="a3c2363ae6ca6575fc9147b1b7585b3b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INTERRUPT_MAXIMUM_VECTOR_NUMBER</b>&#160;&#160;&#160;(<a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a937007b12441849696a0462fee2b8d3e">CPU_INTERRUPT_NUMBER_OF_VECTORS</a> - 1)</td></tr>
<tr class="separator:a3c2363ae6ca6575fc9147b1b7585b3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f6e4d60c72b5f65fc775b0b5dd14ec"><td class="memItemLeft" align="right" valign="top"><a id="a47f6e4d60c72b5f65fc775b0b5dd14ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PROVIDES_ISR_IS_IN_PROGRESS</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a47f6e4d60c72b5f65fc775b0b5dd14ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c92ceea7549cc7b21db2c466916b733"><td class="memItemLeft" align="right" valign="top"><a id="a4c92ceea7549cc7b21db2c466916b733"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_MINIMUM_SIZE</b>&#160;&#160;&#160;(1024*4)</td></tr>
<tr class="separator:a4c92ceea7549cc7b21db2c466916b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4bd2905092d69bc92fbff6103ced8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aea4bd2905092d69bc92fbff6103ced8b">CPU_SIZEOF_POINTER</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aea4bd2905092d69bc92fbff6103ced8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae526a309e32001688261048b19cdb7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ae526a309e32001688261048b19cdb7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71c1e0159c32144a04f18646ede252b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#ac71c1e0159c32144a04f18646ede252b">CPU_HEAP_ALIGNMENT</a>&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td></tr>
<tr class="separator:ac71c1e0159c32144a04f18646ede252b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aed43eb1b3c346772c127482b4b5372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a8aed43eb1b3c346772c127482b4b5372">CPU_STACK_ALIGNMENT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8aed43eb1b3c346772c127482b4b5372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a578627686e1020a28f5a295703ca74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a6a578627686e1020a28f5a295703ca74">CPU_INTERRUPT_STACK_ALIGNMENT</a>&#160;&#160;&#160;<a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a></td></tr>
<tr class="separator:a6a578627686e1020a28f5a295703ca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ef5062849284d81496e1e6d33fb7ff"><td class="memItemLeft" align="right" valign="top"><a id="ad1ef5062849284d81496e1e6d33fb7ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Initialize_vectors</b>()</td></tr>
<tr class="separator:ad1ef5062849284d81496e1e6d33fb7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3fde6f372ee51fdd893c260e7d7146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Disable</b>(_isr_cookie)</td></tr>
<tr class="separator:aca3fde6f372ee51fdd893c260e7d7146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b1e2cd1ea4020d229e759569459664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Enable</b>(_isr_cookie)</td></tr>
<tr class="separator:ae3b1e2cd1ea4020d229e759569459664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e58e16c6b558daf31fe8f9dbec5a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Flash</b>(_isr_cookie)</td></tr>
<tr class="separator:ac7e58e16c6b558daf31fe8f9dbec5a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed8717a2f15938d954c7124cd11e899f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Set_level</b>(new_level)</td></tr>
<tr class="separator:aed8717a2f15938d954c7124cd11e899f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0055a036f93e45d2e282eb108046c687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Destroy</b>(_the_thread,  _the_context)</td></tr>
<tr class="separator:a0055a036f93e45d2e282eb108046c687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb108f0a842cd0659e42289f5757bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Initialize</b>(_the_context,  _stack_base,  _size,  _isr,  _entry_point,  _is_fp,  _tls_area)</td></tr>
<tr class="separator:a0eb108f0a842cd0659e42289f5757bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb67e174d7b61251322cd32126acd1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a3fb67e174d7b61251322cd32126acd1a">_CPU_Context_Restart_self</a>(_the_context)&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>( (_the_context) );</td></tr>
<tr class="separator:a3fb67e174d7b61251322cd32126acd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34a28abe9b31559d4096b2c942860a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#ac34a28abe9b31559d4096b2c942860a6">_CPU_Context_Initialize_fp</a>(_destination)</td></tr>
<tr class="separator:ac34a28abe9b31559d4096b2c942860a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c07c0150ec7894dd128993e931ceee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a4c07c0150ec7894dd128993e931ceee5">_CPU_Fatal_halt</a>(_source,  _error)</td></tr>
<tr class="separator:a4c07c0150ec7894dd128993e931ceee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0aff7a561b9c030a4d88eff201f4688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUExampleBitfield.html#gab0aff7a561b9c030a4d88eff201f4688">CPU_USE_GENERIC_BITFIELD_CODE</a>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab0aff7a561b9c030a4d88eff201f4688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc6ee0d13009243d4088dfde2fe5da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUExampleBitfield.html#gabbc6ee0d13009243d4088dfde2fe5da9">_CPU_Bitfield_Find_first_bit</a>(_value,  _output)</td></tr>
<tr class="separator:gabbc6ee0d13009243d4088dfde2fe5da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b14ff6bbccff7e0a99f55c4c8b8e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#ab2b14ff6bbccff7e0a99f55c4c8b8e87">_CPU_Priority_Mask</a>(_bit_number)&#160;&#160;&#160;( 1 &lt;&lt; (_bit_number) )</td></tr>
<tr class="separator:ab2b14ff6bbccff7e0a99f55c4c8b8e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806e09db1107cf84732edffb7c7f96b2"><td class="memItemLeft" align="right" valign="top"><a id="a806e09db1107cf84732edffb7c7f96b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Priority_bits_index</b>(_priority)&#160;&#160;&#160;(_priority)</td></tr>
<tr class="separator:a806e09db1107cf84732edffb7c7f96b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1936ecb0107e5875a7b538374c1f621d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUExampleCPUEndian.html#ga1936ecb0107e5875a7b538374c1f621d">CPU_swap_u16</a>(value)&#160;&#160;&#160;(((value&amp;0xff) &lt;&lt; 8) | ((value &gt;&gt; 8)&amp;0xff))</td></tr>
<tr class="separator:ga1936ecb0107e5875a7b538374c1f621d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:addfaa82155a005077bfd1d41dc6e8cf5"><td class="memItemLeft" align="right" valign="top"><a id="addfaa82155a005077bfd1d41dc6e8cf5"></a>
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ISR_raw_handler</b>) (void)</td></tr>
<tr class="separator:addfaa82155a005077bfd1d41dc6e8cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0204fc99c704f9f7c1e7b4e8b3657a"><td class="memItemLeft" align="right" valign="top"><a id="a6d0204fc99c704f9f7c1e7b4e8b3657a"></a>
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ISR_handler</b>) (uint32_t)</td></tr>
<tr class="separator:a6d0204fc99c704f9f7c1e7b4e8b3657a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f8550aad58bccb6fcb4589894444ad"><td class="memItemLeft" align="right" valign="top"><a id="a67f8550aad58bccb6fcb4589894444ad"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a></td></tr>
<tr class="memdesc:a67f8550aad58bccb6fcb4589894444ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unsigned integer type for CPU counter values. <br /></td></tr>
<tr class="separator:a67f8550aad58bccb6fcb4589894444ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a> (uint32_t level)</td></tr>
<tr class="memdesc:ga5254669b54a06e96ebb585fd50a02c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if interrupts are enabled in the specified ISR level, otherwise returns false.  <a href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">More...</a><br /></td></tr>
<tr class="separator:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9dcab9170d532b6634a5620385adbd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a> (void)</td></tr>
<tr class="memdesc:ga1d9dcab9170d532b6634a5620385adbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the interrupt level of the executing thread.  <a href="group__RTEMSScoreCPUARM.html#ga1d9dcab9170d532b6634a5620385adbd">More...</a><br /></td></tr>
<tr class="separator:ga1d9dcab9170d532b6634a5620385adbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869484e3d851b032fd826c69ff21fc72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a> (void)</td></tr>
<tr class="memdesc:ga869484e3d851b032fd826c69ff21fc72"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU initialization.  <a href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">More...</a><br /></td></tr>
<tr class="separator:ga869484e3d851b032fd826c69ff21fc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa993b7752d5db306f85586ac400432ab"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_install_raw_handler</b> (uint32_t vector, CPU_ISR_raw_handler new_handler, CPU_ISR_raw_handler *old_handler)</td></tr>
<tr class="separator:gaa993b7752d5db306f85586ac400432ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3480454768ad843ce97909111a48a1f"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_install_vector</b> (uint32_t vector, CPU_ISR_handler new_handler, CPU_ISR_handler *old_handler)</td></tr>
<tr class="separator:gaa3480454768ad843ce97909111a48a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903a802003c95d6ef5206cb330424a1b"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a> (uintptr_t ignored)</td></tr>
<tr class="separator:ga903a802003c95d6ef5206cb330424a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f8cc989454b28232e5375e30c90970"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *run, <a class="el" href="structContext__Control.html">Context_Control</a> *heir)</td></tr>
<tr class="memdesc:gaa9f8cc989454b28232e5375e30c90970"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU switch context.  <a href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">More...</a><br /></td></tr>
<tr class="separator:gaa9f8cc989454b28232e5375e30c90970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80726ebfe00f31a88b086cc4474c472f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *new_context) <a class="el" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></td></tr>
<tr class="separator:ga80726ebfe00f31a88b086cc4474c472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14068cf644755c5f95495fc937e4c5d9"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_save_fp</b> (<a class="el" href="structContext__Control__fp.html">Context_Control_fp</a> **fp_context_ptr)</td></tr>
<tr class="separator:ga14068cf644755c5f95495fc937e4c5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b3171c5692c9a1db94c2ad941ee22d"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_restore_fp</b> (<a class="el" href="structContext__Control__fp.html">Context_Control_fp</a> **fp_context_ptr)</td></tr>
<tr class="separator:ga57b3171c5692c9a1db94c2ad941ee22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34a35de496258577c1454ba1ee07ce0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a> (const <a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame)</td></tr>
<tr class="memdesc:gaa34a35de496258577c1454ba1ee07ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prints the exception frame via <a class="el" href="bspIo_8h.html#a380cfecc8035cec8a13b68c0cb90f32f" title="Kernel Print.">printk()</a>.  <a href="group__RTEMSScoreCPUARM.html#gaa34a35de496258577c1454ba1ee07ce0">More...</a><br /></td></tr>
<tr class="separator:gaa34a35de496258577c1454ba1ee07ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa675150e5d00169c99410a82011b6117"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a> (void)</td></tr>
<tr class="memdesc:gaa675150e5d00169c99410a82011b6117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current CPU counter frequency in Hz.  <a href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">More...</a><br /></td></tr>
<tr class="separator:gaa675150e5d00169c99410a82011b6117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac016ae4ed92ed2607bd65408a36d908b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a> (void)</td></tr>
<tr class="memdesc:gac016ae4ed92ed2607bd65408a36d908b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current CPU counter value.  <a href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">More...</a><br /></td></tr>
<tr class="separator:gac016ae4ed92ed2607bd65408a36d908b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af07fa780651217bccbbd992ae527164c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structContext__Control__fp.html">Context_Control_fp</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a></td></tr>
<tr class="separator:af07fa780651217bccbbd992ae527164c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>NO_CPU Department Source. </p>
<p>This include file contains information pertaining to the NO_CPU processor. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0055a036f93e45d2e282eb108046c687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0055a036f93e45d2e282eb108046c687">&#9670;&nbsp;</a></span>_CPU_Context_Destroy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Context_Destroy</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_the_thread, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_the_context&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">  }</div></div><!-- fragment -->
</div>
</div>
<a id="a0eb108f0a842cd0659e42289f5757bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb108f0a842cd0659e42289f5757bb3">&#9670;&nbsp;</a></span>_CPU_Context_Initialize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Context_Initialize</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_the_context, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_stack_base, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_size, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_isr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_entry_point, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_is_fp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_tls_area&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">  }</div></div><!-- fragment -->
</div>
</div>
<a id="ac34a28abe9b31559d4096b2c942860a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac34a28abe9b31559d4096b2c942860a6">&#9670;&nbsp;</a></span>_CPU_Context_Initialize_fp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Context_Initialize_fp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_destination</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">   *(*(_destination)) = <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a>; \</div><div class="line">  }</div><div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_af07fa780651217bccbbd992ae527164c"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a></div><div class="ttdeci">Context_Control_fp _CPU_Null_fp_context</div></div>
</div><!-- fragment --><p>This routine initializes the FP context area passed to it to. There are a few standard ways in which to initialize the floating point context. The code included for this macro assumes that this is a CPU in which a "initial" FP context was saved into <em>_CPU_Null_fp_context</em> and it simply copies it to the destination context passed to it.</p>
<p>Other floating point context save/restore models include:</p><ol type="1">
<li>not doing anything, and</li>
<li>putting a "null FP status word" in the correct place in the FP context.</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">_destination</td><td>is the floating point context area</td></tr>
  </table>
  </dd>
</dl>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="a3fb67e174d7b61251322cd32126acd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb67e174d7b61251322cd32126acd1a">&#9670;&nbsp;</a></span>_CPU_Context_Restart_self</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Context_Restart_self</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_the_context</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>( (_the_context) );</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This routine is responsible for somehow restarting the currently executing task. If you are lucky, then all that is necessary is restoring the context. Otherwise, there will need to be a special assembly routine which does something special in this case. For many ports, simply adding a label to the restore path of <a class="el" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a> will work. On other ports, it may be possibly to load a few arguments and jump to the restore path. It will not work if restarting self conflicts with the stack frame assumptions of restoring a context.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="a4c07c0150ec7894dd128993e931ceee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c07c0150ec7894dd128993e931ceee5">&#9670;&nbsp;</a></span>_CPU_Fatal_halt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Fatal_halt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_source, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_error&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">  }</div></div><!-- fragment --><p>This routine copies _error into a known place &ndash; typically a stack location or a register, optionally disables interrupts, and halts/stops the CPU.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="aca3fde6f372ee51fdd893c260e7d7146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca3fde6f372ee51fdd893c260e7d7146">&#9670;&nbsp;</a></span>_CPU_ISR_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Disable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_isr_cookie</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">    (_isr_cookie) = 0;   <span class="comment">/* do something to prevent warnings */</span> \</div><div class="line">  }</div></div><!-- fragment -->
</div>
</div>
<a id="ae3b1e2cd1ea4020d229e759569459664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b1e2cd1ea4020d229e759569459664">&#9670;&nbsp;</a></span>_CPU_ISR_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Enable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_isr_cookie</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">  }</div></div><!-- fragment -->
</div>
</div>
<a id="ac7e58e16c6b558daf31fe8f9dbec5a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e58e16c6b558daf31fe8f9dbec5a69">&#9670;&nbsp;</a></span>_CPU_ISR_Flash</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Flash</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_isr_cookie</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">  }</div></div><!-- fragment -->
</div>
</div>
<a id="aed8717a2f15938d954c7124cd11e899f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed8717a2f15938d954c7124cd11e899f">&#9670;&nbsp;</a></span>_CPU_ISR_Set_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Set_level</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">new_level</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">  }</div></div><!-- fragment -->
</div>
</div>
<a id="ab2b14ff6bbccff7e0a99f55c4c8b8e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b14ff6bbccff7e0a99f55c4c8b8e87">&#9670;&nbsp;</a></span>_CPU_Priority_Mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Priority_Mask</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_bit_number</td><td>)</td>
          <td>&#160;&#160;&#160;( 1 &lt;&lt; (_bit_number) )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This routine builds the mask which corresponds to the bit fields as searched by <a class="el" href="group__RTEMSScoreCPUExampleBitfield.html#gabbc6ee0d13009243d4088dfde2fe5da9">_CPU_Bitfield_Find_first_bit</a>. See the discussion for that routine.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="ae526a309e32001688261048b19cdb7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae526a309e32001688261048b19cdb7d8">&#9670;&nbsp;</a></span>CPU_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ALIGNMENT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU's worst alignment requirement for data types on a byte boundary. This alignment does not take into account the requirements for the stack. It must be a power of two greater than or equal to two. The power of two requirement makes it possible to align values easily using simple bit operations.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="a225de03a8647bf307a73cf907969778d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225de03a8647bf307a73cf907969778d">&#9670;&nbsp;</a></span>CPU_ALL_TASKS_ARE_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ALL_TASKS_ARE_FP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Are all tasks RTEMS_FLOATING_POINT tasks implicitly?</p>
<p>If TRUE, then the RTEMS_FLOATING_POINT task attribute is assumed. If FALSE, then the RTEMS_FLOATING_POINT task attribute is followed.</p>
<p>So far, the only CPUs in which this option has been used are the HP PA-RISC and PowerPC. On the PA-RISC, The HP C compiler and gcc both implicitly used the floating point registers to perform integer multiplies. Similarly, the PowerPC port of gcc has been seen to allocate floating point local variables and touch the FPU even when the flow through a subroutine (like vfprintf()) might not use floating point formats.</p>
<p>If a function which you would not think utilize the FP unit DOES, then one can not easily predict which tasks will use the FP hardware. In this case, this option should be TRUE.</p>
<p>If <a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a112f88f13afe8bb8f1b13f1ca7e09b8d">CPU_HARDWARE_FP</a> is FALSE, then this should be FALSE as well.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="aafa1399e268a9ae6adf6d6aad4371688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa1399e268a9ae6adf6d6aad4371688">&#9670;&nbsp;</a></span>CPU_CACHE_LINE_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_CACHE_LINE_BYTES&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The maximum cache line size in bytes.</p>
<p>The actual processor may use no cache or a smaller cache line size. </p>

</div>
</div>
<a id="a0c634f4a6bc9236bcacafc9b6119e011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c634f4a6bc9236bcacafc9b6119e011">&#9670;&nbsp;</a></span>CPU_ENABLE_ROBUST_THREAD_DISPATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ENABLE_ROBUST_THREAD_DISPATCH&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables a robust thread dispatch if set to TRUE. </p>
<p>In general, it is an application bug to call blocking operating system services with interrupts disabled. In most situations this only increases the interrupt latency. However, on SMP configurations or on some CPU port like ARM Cortex-M it leads to undefined system behaviour. It order to ease the application development, this error condition is checked at run-time in case this CPU port option is defined to TRUE. </p>

</div>
</div>
<a id="a112f88f13afe8bb8f1b13f1ca7e09b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112f88f13afe8bb8f1b13f1ca7e09b8d">&#9670;&nbsp;</a></span>CPU_HARDWARE_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_HARDWARE_FP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the CPU have hardware floating point?</p>
<p>If TRUE, then the RTEMS_FLOATING_POINT task attribute is supported. If FALSE, then the RTEMS_FLOATING_POINT task attribute is ignored.</p>
<p>If there is a FP coprocessor such as the i387 or mc68881, then the answer is TRUE.</p>
<p>The macro name "NO_CPU_HAS_FPU" should be made CPU specific. It indicates whether or not this CPU model has FP support. For example, it would be possible to have an i386_nofp CPU model which set this to false to indicate that you have an i386 without an i387 and wish to leave floating point support out of RTEMS. </p>

</div>
</div>
<a id="ac71c1e0159c32144a04f18646ede252b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac71c1e0159c32144a04f18646ede252b">&#9670;&nbsp;</a></span>CPU_HEAP_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_HEAP_ALIGNMENT&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This number corresponds to the byte alignment requirement for the heap handler. This alignment requirement may be stricter than that for the data types alignment specified by <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>. It is common for the heap to follow the same alignment requirement as <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>. If the <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a> is strict enough for the heap, then this should be set to <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>.</p>
<p>NOTE: It must be a power of two greater than or equal to two. The requirement to be a multiple of two is because the heap uses the least significant field of the front and back flags to indicate that a block is in use or free. So you do not want any odd length blocks really putting length data in that bit.</p>
<p>On byte oriented architectures, <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ac71c1e0159c32144a04f18646ede252b">CPU_HEAP_ALIGNMENT</a> normally will have to be greater or equal to than <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a> to ensure that elements allocated from the heap meet all restrictions.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="af1c906c8ee4c3d012dc456285e42d3ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c906c8ee4c3d012dc456285e42d3ee">&#9670;&nbsp;</a></span>CPU_IDLE_TASK_IS_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_IDLE_TASK_IS_FP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Should the IDLE task have a floating point context?</p>
<p>If TRUE, then the IDLE task is created as a RTEMS_FLOATING_POINT task and it has a floating point context which is switched in and out. If FALSE, then the IDLE task does not have a floating point context.</p>
<p>Setting this to TRUE negatively impacts the time required to preempt the IDLE task from an interrupt because the floating point context must be saved as part of the preemption.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="a6a578627686e1020a28f5a295703ca74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a578627686e1020a28f5a295703ca74">&#9670;&nbsp;</a></span>CPU_INTERRUPT_STACK_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_INTERRUPT_STACK_ALIGNMENT&#160;&#160;&#160;<a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The alignment of the interrupt stack in bytes.</p>
<p>The alignment should take the stack ABI and the cache line size into account. </p>

</div>
</div>
<a id="a30c4d320f85b1383c5059da5b19b164a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c4d320f85b1383c5059da5b19b164a">&#9670;&nbsp;</a></span>CPU_ISR_PASSES_FRAME_POINTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ISR_PASSES_FRAME_POINTER&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the RTEMS invoke the user's ISR with the vector number and a pointer to the saved interrupt frame (1) or just the vector number (0)?</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="ab94869be93a41da88a10fa59771ce2c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94869be93a41da88a10fa59771ce2c9">&#9670;&nbsp;</a></span>CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Amount of extra stack (above minimum stack size) required by MPCI receive server thread. Remember that in a multiprocessor system this thread must exist and be able to process all directives.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="a1eca01dbb1ef2873349cc4e222509f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eca01dbb1ef2873349cc4e222509f0a">&#9670;&nbsp;</a></span>CPU_SIMPLE_VECTORED_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SIMPLE_VECTORED_INTERRUPTS&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the CPU follow the simple vectored interrupt model?</p>
<p>If TRUE, then RTEMS allocates the vector table it internally manages. If FALSE, then the BSP is assumed to allocate and manage the vector table</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="aea4bd2905092d69bc92fbff6103ced8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4bd2905092d69bc92fbff6103ced8b">&#9670;&nbsp;</a></span>CPU_SIZEOF_POINTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SIZEOF_POINTER&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Size of a pointer.</p>
<p>This must be an integer literal that can be used by the assembler. This value will be used to calculate offsets of structure members. These offsets will be used in assembler code. </p>

</div>
</div>
<a id="a304f78c61edce38bb88e909f90a326dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304f78c61edce38bb88e909f90a326dc">&#9670;&nbsp;</a></span>CPU_SOFTWARE_FP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_SOFTWARE_FP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the CPU have no hardware floating point and GCC provides a software floating point implementation which must be context switched?</p>
<p>This feature conditional is used to indicate whether or not there is software implemented floating point that must be context switched. The determination of whether or not this applies is very tool specific and the state saved/restored is also compiler specific.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="a8aed43eb1b3c346772c127482b4b5372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aed43eb1b3c346772c127482b4b5372">&#9670;&nbsp;</a></span>CPU_STACK_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_ALIGNMENT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This number corresponds to the byte alignment requirement for the stack. This alignment requirement may be stricter than that for the data types alignment specified by <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>. If the <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a> is strict enough for the stack, then this should be set to 0.</p>
<p>NOTE: This must be a power of 2 either 0 or greater than <a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a>.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="ac40d98a563f63934a5775f1366ba1b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac40d98a563f63934a5775f1366ba1b67">&#9670;&nbsp;</a></span>CPU_STACK_GROWS_UP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STACK_GROWS_UP&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Does the stack grow up (toward higher addresses) or down (toward lower addresses)?</p>
<p>If TRUE, then the grows upward. If FALSE, then the grows toward smaller addresses.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="acd43704c7821a2c042d212801156584e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd43704c7821a2c042d212801156584e">&#9670;&nbsp;</a></span>CPU_STRUCTURE_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_STRUCTURE_ALIGNMENT&#160;&#160;&#160;<a class="el" href="structRTEMS__ALIGNED.html">RTEMS_ALIGNED</a>( <a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The following is the variable attribute used to force alignment of critical RTEMS structures. On some processors it may make sense to have these aligned on tighter boundaries than the minimum requirements of the compiler in order to have as much of the critical data area as possible in a cache line.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="a155bcf88149016c6c58f30eeab9f1598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155bcf88149016c6c58f30eeab9f1598">&#9670;&nbsp;</a></span>CPU_USE_DEFERRED_FP_SWITCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_USE_DEFERRED_FP_SWITCH&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Should the saving of the floating point registers be deferred until a context switch is made to another different floating point task?</p>
<p>If TRUE, then the floating point context will not be stored until necessary. It will remain in the floating point registers and not disturned until another floating point task is switched to.</p>
<p>If FALSE, then the floating point context is saved when a floating point task is switched out and restored when the next floating point task is restored. The state of the floating point registers between those two operations is not specified.</p>
<p>If the floating point context does NOT have to be saved as part of interrupt dispatching, then it should be safe to set this to TRUE.</p>
<p>Setting this flag to TRUE results in using a different algorithm for deciding when to save and restore the floating point context. The deferred FP switch algorithm minimizes the number of times the FP context is saved and restored. The FP context is not saved until a context switch is made to another, different FP task. Thus in a system with only one FP task, the FP context will never be saved or restored.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="af07fa780651217bccbbd992ae527164c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af07fa780651217bccbbd992ae527164c">&#9670;&nbsp;</a></span>_CPU_Null_fp_context</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structContext__Control__fp.html">Context_Control_fp</a> _CPU_Null_fp_context</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This variable is optional. It is used on CPUs on which it is difficult to generate an "uninitialized" FP context. It is filled in by <a class="el" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a> and copied into the task's FP context area during <a class="el" href="group__RTEMSScoreCPUARM.html#gaa92701994ad8e3b646667a3e92935ddf">_CPU_Context_Initialize</a>.</p>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
