writemsr: Verification successful. core_fd[0][0]=8, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=9, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=10, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=11, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=12, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=13, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=14, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=15, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=16, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=17, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=18, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=19, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=20, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=21, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=22, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=23, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38198 on cpu 0
writemsr: Verification successful. core_fd[0][0]=8, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38198 on cpu 1
writemsr: Verification successful. core_fd[1][0]=16, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=8, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
writemsr: Verification successful. core_fd[0][0]=8, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=9, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=10, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=11, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=12, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=13, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=14, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=15, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=16, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=16, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=17, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=18, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=19, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=20, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=21, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=22, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=23, cpu=1, core=7 cpu+core=15 msr=409 (0x199).

papiex:
papiex: Storing output in [dir-papi/sphot.papiex.rzmerl18.1379]
papiex:

papiex version                : 0.99rc9
Executable                    : /p/lscratchrza/rountree/single-node/bmarks/sphot/sphot
Arguments                     : 
Processor                     : Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
Clockrate                     : 2601.000000
Hostname                      : rzmerl18
Options                       : DIR,PAPI_L3_TCA,PAPI_L3_TCM,NO_MPI_GATHER,NO_MPI_PROF
Domain                        : User
Parent process id             : 1352
Process id                    : 1379
Num. of threads               : 11
Start                         : Sun Jan 13 09:27:22 2013
Finish                        : Sun Jan 13 09:30:03 2013

Derived Metrics:
CPU Utilization ..............................             0.90
I/O Cycles % .................................             0.00




Program Statistics:
                             min                     max                    mean      coef. of variation
Real usecs:	     1.60823e+08	     1.60966e+08	     1.60839e+08	            0.00
Real cycles:	     4.17113e+11	     4.17483e+11	     4.17153e+11	            0.00 
Proc usecs:	           13419	     1.60488e+08	     1.44576e+08	            0.32 
Proc cycles:	     3.49028e+07	      4.1743e+11	     3.76041e+11	            0.32 
I/O cycles:	               0	               0	               0	            -nan 
PAPI_L3_TCA:	          108615	     4.59126e+08	     4.07333e+08	            0.32
PAPI_L3_TCM:	            2945	     3.81498e+07	     2.90702e+07	            0.33

Cumulative Process Counts:
Real usecs ...................................      1.76923e+09
Real cycles ..................................      4.58869e+12
Proc usecs ...................................      1.59033e+09
Proc cycles ..................................      4.13645e+12
I/O cycles ...................................                0
PAPI_L3_TCA ..................................      4.48066e+09
PAPI_L3_TCM ..................................      3.19772e+08

Event descriptions:
PAPI_L3_TCA                   : Level 3 total cache accesses
PAPI_L3_TCM                   : Level 3 cache misses

Derived event descriptions:
