`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2017/10/23 15:21:30
// Design Name: 
// Module Name: maindec
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module maindec(
	input wire[5:0] op,
	output wire memtoreg,memwrite,
	output wire branch,alusrc,
	output wire regdst,regwrite,
	output wire jump,
	output wire[2:0] aluop
    );
	reg[9:0] controls;
	assign {regwrite,regdst,alusrc,branch,memwrite,memtoreg,jump,aluop} = controls;
	always @(*) begin
		case (op)
			// 6'b000000:controls <= 9'b1100000100;//R-TYRE
			// 6'b100011:controls <= 9'b101001000;//LW
			// 6'b101011:controls <= 9'b001010000;//SW
			// 6'b000100:controls <= 9'b000100001;//BEQ
			// 6'b001100:controls <= 9'b101000000;//ADDI
			//8æ¡é?»è¾‘è¿ç®—æŒ‡ä»¤
			//å‰å››æ¡ä¸ºR-typeåž‹æŒ‡ä»?
			6'b000000:controls <= 10'b1100000000;//R-TYRE
			//4æ¡ç«‹å³æ•°é€»è¾‘è¿ç®—æŒ‡ä»¤
			6'b001100:controls <= 10'b1010000001;//ANDI
			6'b001111:controls <= 10'b1010000010;//LUIï¼ˆè¿™ä¸ªä¸å¤ªä¸€æ ·ï¼ŒåŽé¢è¦å¤„ç†ä¸€ä¸‹ï¼‰
			6'b001101:controls <= 10'b1010000011;//ORI
			6'b001110:controls <= 10'b1010000100;//XORI
			
			// 6'b000010:controls <= 9'b000000100;//J
			default:  controls <= 10'b0000000000;//illegal op
		endcase
	end
endmodule
