#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555bd3ca0 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x555555c1e710_0 .var "address_data_in", 31 0;
v0x555555c1e7f0_0 .net "address_data_out", 31 0, L_0x555555c35440;  1 drivers
v0x555555c1e8c0_0 .net "begin_transaction_out", 0 0, L_0x555555c35c40;  1 drivers
v0x555555c1e9c0_0 .net "burst_size_out", 7 0, L_0x555555c36360;  1 drivers
v0x555555c1ea90_0 .var "busy_in", 0 0;
v0x555555c1eb80_0 .net "byte_enables_out", 3 0, L_0x555555c35ce0;  1 drivers
v0x555555c1ec50_0 .var "clock", 0 0;
v0x555555c1ed40_0 .var "data_valid_in", 0 0;
v0x555555c1ede0_0 .net "data_valid_out", 0 0, L_0x555555c382f0;  1 drivers
v0x555555c1eeb0_0 .net "done", 0 0, L_0x555555c31b00;  1 drivers
v0x555555c1ef80_0 .var "end_transaction_in", 0 0;
v0x555555c1f050_0 .net "end_transaction_out", 0 0, L_0x555555c37f00;  1 drivers
v0x555555c1f120_0 .var "error_in", 0 0;
v0x555555c1f1f0_0 .var "granted", 0 0;
v0x555555c1f2c0_0 .net "read_n_write_out", 0 0, L_0x555555c367f0;  1 drivers
v0x555555c1f390_0 .net "request", 0 0, L_0x555555c34900;  1 drivers
v0x555555c1f460_0 .net "result", 31 0, L_0x555555c34240;  1 drivers
v0x555555c1f530_0 .var "s_ciN", 7 0;
v0x555555c1f600_0 .var "s_reset", 0 0;
v0x555555c1f6d0_0 .var "s_start", 0 0;
v0x555555c1f7a0_0 .var "s_valueA", 31 0;
v0x555555c1f870_0 .var "s_valueB", 31 0;
E_0x555555bb1b20 .event posedge, v0x555555c1d490_0;
S_0x555555b533d0 .scope module, "DUT" "ramDmaCi" 2 29, 3 1 0, S_0x555555bd3ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 1 "granted";
    .port_info 9 /INPUT 32 "address_data_in";
    .port_info 10 /INPUT 1 "end_transaction_in";
    .port_info 11 /INPUT 1 "data_valid_in";
    .port_info 12 /INPUT 1 "busy_in";
    .port_info 13 /INPUT 1 "error_in";
    .port_info 14 /OUTPUT 1 "request";
    .port_info 15 /OUTPUT 32 "address_data_out";
    .port_info 16 /OUTPUT 4 "byte_enables_out";
    .port_info 17 /OUTPUT 8 "burst_size_out";
    .port_info 18 /OUTPUT 1 "read_n_write_out";
    .port_info 19 /OUTPUT 1 "begin_transaction_out";
    .port_info 20 /OUTPUT 1 "end_transaction_out";
    .port_info 21 /OUTPUT 1 "data_valid_out";
P_0x555555b868c0 .param/l "ERROR" 1 3 77, C4<111>;
P_0x555555b86900 .param/l "IDLE" 1 3 70, C4<000>;
P_0x555555b86940 .param/l "READING" 1 3 75, C4<101>;
P_0x555555b86980 .param/l "REQUEST_READ" 1 3 71, C4<001>;
P_0x555555b869c0 .param/l "REQUEST_WRITE" 1 3 72, C4<010>;
P_0x555555b86a00 .param/l "START_READ" 1 3 73, C4<011>;
P_0x555555b86a40 .param/l "START_WRITE" 1 3 74, C4<100>;
P_0x555555b86a80 .param/l "WRITING" 1 3 76, C4<110>;
P_0x555555b86ac0 .param/l "customId" 0 3 2, C4<00001110>;
L_0x555555bfbec0 .functor AND 1, L_0x555555c1fa80, L_0x555555c2ff20, C4<1>, C4<1>;
L_0x555555bfc1f0 .functor AND 1, L_0x555555bfbec0, L_0x555555c30170, C4<1>, C4<1>;
L_0x555555bfc460 .functor AND 1, L_0x555555bfc1f0, L_0x555555c2fd10, C4<1>, C4<1>;
L_0x555555bfc7d0 .functor AND 1, L_0x555555c1fa80, L_0x555555c30490, C4<1>, C4<1>;
L_0x555555bfcb90 .functor NOT 1, L_0x555555c30650, C4<0>, C4<0>, C4<0>;
L_0x555555bd6f20 .functor AND 1, L_0x555555bfc7d0, L_0x555555bfcb90, C4<1>, C4<1>;
L_0x555555bdae10 .functor AND 1, L_0x555555bd6f20, L_0x555555c2fd10, C4<1>, C4<1>;
L_0x555555c30880 .functor AND 1, L_0x555555c1fa80, L_0x555555c2fd10, C4<1>, C4<1>;
L_0x555555c30d10 .functor AND 1, L_0x555555c30c20, v0x555555c1ed40_0, C4<1>, C4<1>;
L_0x555555c30b10 .functor AND 1, L_0x555555c310c0, v0x555555c1ed40_0, C4<1>, C4<1>;
L_0x555555c31b00 .functor BUFZ 1, L_0x555555c1fa80, C4<0>, C4<0>, C4<0>;
L_0x555555c31bc0 .functor AND 1, L_0x555555c1fa80, L_0x555555c2fd10, C4<1>, C4<1>;
L_0x555555c31d40 .functor NOT 1, L_0x555555c31ca0, C4<0>, C4<0>, C4<0>;
L_0x555555c31e00 .functor AND 1, L_0x555555c31bc0, L_0x555555c31d40, C4<1>, C4<1>;
L_0x555555c31c30 .functor OR 1, L_0x555555c34570, L_0x555555c34660, C4<0>, C4<0>;
L_0x555555c34e30 .functor OR 1, L_0x555555c34ae0, L_0x555555c34d40, C4<0>, C4<0>;
L_0x555555c35240 .functor AND 1, L_0x555555c34fd0, v0x555555c1cdc0_0, C4<1>, C4<1>;
L_0x555555c35b30 .functor OR 1, L_0x555555c357b0, L_0x555555c358a0, C4<0>, C4<0>;
L_0x555555c36250 .functor OR 1, L_0x555555c35ec0, L_0x555555c36160, C4<0>, C4<0>;
L_0x555555c36f60 .functor OR 1, L_0x555555c36ba0, L_0x555555c36c90, C4<0>, C4<0>;
L_0x555555c378e0 .functor AND 1, L_0x555555c37540, L_0x555555c37ba0, C4<1>, C4<1>;
L_0x555555c37d30 .functor OR 1, L_0x555555c37260, L_0x555555c378e0, C4<0>, C4<0>;
L_0x555555c382f0 .functor BUFZ 1, v0x555555c1cdc0_0, C4<0>, C4<0>, C4<0>;
L_0x733d6d4d0018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x555555c14eb0_0 .net/2u *"_ivl_0", 7 0, L_0x733d6d4d0018;  1 drivers
L_0x733d6d4d00a8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c14fb0_0 .net/2u *"_ivl_10", 18 0, L_0x733d6d4d00a8;  1 drivers
v0x555555c15090_0 .net *"_ivl_100", 0 0, L_0x555555c32560;  1 drivers
v0x555555c15130_0 .net *"_ivl_102", 31 0, L_0x555555c326a0;  1 drivers
L_0x733d6d4d0498 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c15210_0 .net *"_ivl_105", 22 0, L_0x733d6d4d0498;  1 drivers
v0x555555c152f0_0 .net *"_ivl_107", 2 0, L_0x555555c32970;  1 drivers
L_0x733d6d4d04e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555c153d0_0 .net/2u *"_ivl_108", 2 0, L_0x733d6d4d04e0;  1 drivers
v0x555555c154b0_0 .net *"_ivl_110", 0 0, L_0x555555c32a10;  1 drivers
v0x555555c15570_0 .net *"_ivl_112", 31 0, L_0x555555c32c30;  1 drivers
L_0x733d6d4d0528 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c15650_0 .net *"_ivl_115", 21 0, L_0x733d6d4d0528;  1 drivers
v0x555555c15730_0 .net *"_ivl_117", 2 0, L_0x555555c32d20;  1 drivers
L_0x733d6d4d0570 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555c15810_0 .net/2u *"_ivl_118", 2 0, L_0x733d6d4d0570;  1 drivers
v0x555555c158f0_0 .net *"_ivl_120", 0 0, L_0x555555c32eb0;  1 drivers
v0x555555c159b0_0 .net *"_ivl_122", 31 0, L_0x555555c32ff0;  1 drivers
L_0x733d6d4d05b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c15a90_0 .net *"_ivl_125", 23 0, L_0x733d6d4d05b8;  1 drivers
v0x555555c15b70_0 .net *"_ivl_127", 2 0, L_0x555555c331e0;  1 drivers
L_0x733d6d4d0600 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555555c15c50_0 .net/2u *"_ivl_128", 2 0, L_0x733d6d4d0600;  1 drivers
v0x555555c15d30_0 .net *"_ivl_130", 0 0, L_0x555555c33280;  1 drivers
v0x555555c15df0_0 .net *"_ivl_132", 31 0, L_0x555555c334d0;  1 drivers
L_0x733d6d4d0648 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c15ed0_0 .net *"_ivl_135", 29 0, L_0x733d6d4d0648;  1 drivers
L_0x733d6d4d0690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c15fb0_0 .net/2u *"_ivl_136", 31 0, L_0x733d6d4d0690;  1 drivers
v0x555555c16090_0 .net *"_ivl_138", 31 0, L_0x555555c335c0;  1 drivers
v0x555555c16170_0 .net *"_ivl_140", 31 0, L_0x555555c338a0;  1 drivers
v0x555555c16250_0 .net *"_ivl_142", 31 0, L_0x555555c33a30;  1 drivers
v0x555555c16330_0 .net *"_ivl_144", 31 0, L_0x555555c33cf0;  1 drivers
v0x555555c16410_0 .net *"_ivl_146", 31 0, L_0x555555c33e80;  1 drivers
v0x555555c164f0_0 .net *"_ivl_148", 31 0, L_0x555555c34100;  1 drivers
v0x555555c165d0_0 .net *"_ivl_15", 2 0, L_0x555555c2fe80;  1 drivers
L_0x733d6d4d06d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c166b0_0 .net/2u *"_ivl_150", 31 0, L_0x733d6d4d06d8;  1 drivers
L_0x733d6d4d0720 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555555c16790_0 .net/2u *"_ivl_154", 2 0, L_0x733d6d4d0720;  1 drivers
v0x555555c16870_0 .net *"_ivl_156", 0 0, L_0x555555c34570;  1 drivers
L_0x733d6d4d0768 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555c16930_0 .net/2u *"_ivl_158", 2 0, L_0x733d6d4d0768;  1 drivers
L_0x733d6d4d00f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555c16a10_0 .net/2u *"_ivl_16", 2 0, L_0x733d6d4d00f0;  1 drivers
v0x555555c16af0_0 .net *"_ivl_160", 0 0, L_0x555555c34660;  1 drivers
v0x555555c16bb0_0 .net *"_ivl_162", 0 0, L_0x555555c31c30;  1 drivers
L_0x733d6d4d07b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555c16c90_0 .net/2u *"_ivl_164", 0 0, L_0x733d6d4d07b0;  1 drivers
L_0x733d6d4d07f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555c16d70_0 .net/2u *"_ivl_166", 0 0, L_0x733d6d4d07f8;  1 drivers
L_0x733d6d4d0840 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555c16e50_0 .net/2u *"_ivl_170", 2 0, L_0x733d6d4d0840;  1 drivers
v0x555555c16f30_0 .net *"_ivl_172", 0 0, L_0x555555c34ae0;  1 drivers
L_0x733d6d4d0888 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555c16ff0_0 .net/2u *"_ivl_174", 2 0, L_0x733d6d4d0888;  1 drivers
v0x555555c170d0_0 .net *"_ivl_176", 0 0, L_0x555555c34d40;  1 drivers
v0x555555c17190_0 .net *"_ivl_178", 0 0, L_0x555555c34e30;  1 drivers
v0x555555c17270_0 .net *"_ivl_18", 0 0, L_0x555555c2ff20;  1 drivers
L_0x733d6d4d08d0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x555555c17330_0 .net/2u *"_ivl_180", 2 0, L_0x733d6d4d08d0;  1 drivers
v0x555555c17410_0 .net *"_ivl_182", 0 0, L_0x555555c34fd0;  1 drivers
v0x555555c174d0_0 .net *"_ivl_184", 0 0, L_0x555555c35240;  1 drivers
L_0x733d6d4d0918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c175b0_0 .net/2u *"_ivl_186", 31 0, L_0x733d6d4d0918;  1 drivers
v0x555555c17690_0 .net *"_ivl_188", 31 0, L_0x555555c35300;  1 drivers
L_0x733d6d4d0960 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555c17770_0 .net/2u *"_ivl_192", 2 0, L_0x733d6d4d0960;  1 drivers
v0x555555c17850_0 .net *"_ivl_194", 0 0, L_0x555555c357b0;  1 drivers
L_0x733d6d4d09a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555c17910_0 .net/2u *"_ivl_196", 2 0, L_0x733d6d4d09a8;  1 drivers
v0x555555c179f0_0 .net *"_ivl_198", 0 0, L_0x555555c358a0;  1 drivers
v0x555555c17ab0_0 .net *"_ivl_2", 0 0, L_0x555555c1f910;  1 drivers
v0x555555c17b70_0 .net *"_ivl_20", 0 0, L_0x555555bfbec0;  1 drivers
v0x555555c17c50_0 .net *"_ivl_200", 0 0, L_0x555555c35b30;  1 drivers
L_0x733d6d4d09f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555555c17d30_0 .net/2u *"_ivl_202", 3 0, L_0x733d6d4d09f0;  1 drivers
L_0x733d6d4d0a38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555555c17e10_0 .net/2u *"_ivl_204", 3 0, L_0x733d6d4d0a38;  1 drivers
L_0x733d6d4d0a80 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555c17ef0_0 .net/2u *"_ivl_208", 2 0, L_0x733d6d4d0a80;  1 drivers
v0x555555c17fd0_0 .net *"_ivl_210", 0 0, L_0x555555c35ec0;  1 drivers
L_0x733d6d4d0ac8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555c18090_0 .net/2u *"_ivl_212", 2 0, L_0x733d6d4d0ac8;  1 drivers
v0x555555c18170_0 .net *"_ivl_214", 0 0, L_0x555555c36160;  1 drivers
v0x555555c18230_0 .net *"_ivl_216", 0 0, L_0x555555c36250;  1 drivers
L_0x733d6d4d0b10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555c18310_0 .net/2u *"_ivl_218", 7 0, L_0x733d6d4d0b10;  1 drivers
L_0x733d6d4d0b58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555c183f0_0 .net/2u *"_ivl_222", 2 0, L_0x733d6d4d0b58;  1 drivers
v0x555555c184d0_0 .net *"_ivl_224", 0 0, L_0x555555c36700;  1 drivers
L_0x733d6d4d0ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555c18590_0 .net/2u *"_ivl_226", 0 0, L_0x733d6d4d0ba0;  1 drivers
L_0x733d6d4d0be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555c18670_0 .net/2u *"_ivl_228", 0 0, L_0x733d6d4d0be8;  1 drivers
v0x555555c18750_0 .net *"_ivl_23", 0 0, L_0x555555c30170;  1 drivers
L_0x733d6d4d0c30 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555c18830_0 .net/2u *"_ivl_232", 2 0, L_0x733d6d4d0c30;  1 drivers
v0x555555c18910_0 .net *"_ivl_234", 0 0, L_0x555555c36ba0;  1 drivers
L_0x733d6d4d0c78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555c189d0_0 .net/2u *"_ivl_236", 2 0, L_0x733d6d4d0c78;  1 drivers
v0x555555c18ab0_0 .net *"_ivl_238", 0 0, L_0x555555c36c90;  1 drivers
v0x555555c18b70_0 .net *"_ivl_24", 0 0, L_0x555555bfc1f0;  1 drivers
v0x555555c18c50_0 .net *"_ivl_240", 0 0, L_0x555555c36f60;  1 drivers
L_0x733d6d4d0cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555c18d30_0 .net/2u *"_ivl_242", 0 0, L_0x733d6d4d0cc0;  1 drivers
L_0x733d6d4d0d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555c18e10_0 .net/2u *"_ivl_244", 0 0, L_0x733d6d4d0d08;  1 drivers
L_0x733d6d4d0d50 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x555555c18ef0_0 .net/2u *"_ivl_248", 2 0, L_0x733d6d4d0d50;  1 drivers
v0x555555c18fd0_0 .net *"_ivl_250", 0 0, L_0x555555c37260;  1 drivers
L_0x733d6d4d0d98 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x555555c19090_0 .net/2u *"_ivl_252", 2 0, L_0x733d6d4d0d98;  1 drivers
v0x555555c19170_0 .net *"_ivl_254", 0 0, L_0x555555c37540;  1 drivers
L_0x733d6d4d0de0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555555c19230_0 .net/2u *"_ivl_256", 7 0, L_0x733d6d4d0de0;  1 drivers
v0x555555c19310_0 .net *"_ivl_258", 7 0, L_0x555555c37840;  1 drivers
v0x555555c193f0_0 .net *"_ivl_260", 0 0, L_0x555555c37ba0;  1 drivers
v0x555555c194b0_0 .net *"_ivl_262", 0 0, L_0x555555c378e0;  1 drivers
v0x555555c19590_0 .net *"_ivl_264", 0 0, L_0x555555c37d30;  1 drivers
L_0x733d6d4d0e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555c19670_0 .net/2u *"_ivl_266", 0 0, L_0x733d6d4d0e28;  1 drivers
L_0x733d6d4d0e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555c19750_0 .net/2u *"_ivl_268", 0 0, L_0x733d6d4d0e70;  1 drivers
v0x555555c19830_0 .net *"_ivl_29", 2 0, L_0x555555c30350;  1 drivers
L_0x733d6d4d0138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555c19910_0 .net/2u *"_ivl_30", 2 0, L_0x733d6d4d0138;  1 drivers
v0x555555c199f0_0 .net *"_ivl_32", 0 0, L_0x555555c30490;  1 drivers
v0x555555c19ab0_0 .net *"_ivl_34", 0 0, L_0x555555bfc7d0;  1 drivers
v0x555555c19b90_0 .net *"_ivl_37", 0 0, L_0x555555c30650;  1 drivers
v0x555555c19c70_0 .net *"_ivl_38", 0 0, L_0x555555bfcb90;  1 drivers
L_0x733d6d4d0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555c19d50_0 .net/2u *"_ivl_4", 0 0, L_0x733d6d4d0060;  1 drivers
v0x555555c19e30_0 .net *"_ivl_40", 0 0, L_0x555555bd6f20;  1 drivers
v0x555555c19f10_0 .net *"_ivl_44", 0 0, L_0x555555c30880;  1 drivers
v0x555555c19ff0_0 .net *"_ivl_47", 8 0, L_0x555555c309d0;  1 drivers
L_0x733d6d4d0180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c1a0d0_0 .net/2u *"_ivl_48", 8 0, L_0x733d6d4d0180;  1 drivers
L_0x733d6d4d01c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555555c1a1b0_0 .net/2u *"_ivl_52", 2 0, L_0x733d6d4d01c8;  1 drivers
v0x555555c1a290_0 .net *"_ivl_54", 0 0, L_0x555555c30c20;  1 drivers
v0x555555c1a350_0 .net *"_ivl_56", 0 0, L_0x555555c30d10;  1 drivers
L_0x733d6d4d0210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555c1a430_0 .net/2u *"_ivl_58", 0 0, L_0x733d6d4d0210;  1 drivers
L_0x733d6d4d0258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555c1a510_0 .net/2u *"_ivl_60", 0 0, L_0x733d6d4d0258;  1 drivers
L_0x733d6d4d02a0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555555c1a5f0_0 .net/2u *"_ivl_64", 2 0, L_0x733d6d4d02a0;  1 drivers
v0x555555c1a6d0_0 .net *"_ivl_66", 0 0, L_0x555555c310c0;  1 drivers
v0x555555c1a790_0 .net *"_ivl_68", 0 0, L_0x555555c30b10;  1 drivers
L_0x733d6d4d02e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555c1a870_0 .net/2u *"_ivl_70", 31 0, L_0x733d6d4d02e8;  1 drivers
v0x555555c1a950_0 .net *"_ivl_76", 0 0, L_0x555555c31bc0;  1 drivers
v0x555555c1aa30_0 .net *"_ivl_79", 0 0, L_0x555555c31ca0;  1 drivers
v0x555555c1ab10_0 .net *"_ivl_80", 0 0, L_0x555555c31d40;  1 drivers
v0x555555c1abf0_0 .net *"_ivl_82", 0 0, L_0x555555c31e00;  1 drivers
v0x555555c1acd0_0 .net *"_ivl_85", 2 0, L_0x555555c31f90;  1 drivers
L_0x733d6d4d03c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555c1adb0_0 .net/2u *"_ivl_86", 2 0, L_0x733d6d4d03c0;  1 drivers
v0x555555c1ae90_0 .net *"_ivl_88", 0 0, L_0x555555c320d0;  1 drivers
v0x555555c1af50_0 .net *"_ivl_9", 18 0, L_0x555555c1fc10;  1 drivers
v0x555555c1b030_0 .net *"_ivl_91", 2 0, L_0x555555c32210;  1 drivers
L_0x733d6d4d0408 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555555c1b110_0 .net/2u *"_ivl_92", 2 0, L_0x733d6d4d0408;  1 drivers
v0x555555c1b1f0_0 .net *"_ivl_94", 0 0, L_0x555555c32030;  1 drivers
v0x555555c1b2b0_0 .net *"_ivl_97", 2 0, L_0x555555c32400;  1 drivers
L_0x733d6d4d0450 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555c1b390_0 .net/2u *"_ivl_98", 2 0, L_0x733d6d4d0450;  1 drivers
v0x555555c1b470_0 .net "active", 0 0, L_0x555555c1fa80;  1 drivers
v0x555555c1b530_0 .net "address_A", 8 0, L_0x555555c30a70;  1 drivers
v0x555555c1b5f0_0 .net "address_data_in", 31 0, v0x555555c1e710_0;  1 drivers
v0x555555c1b6b0_0 .net "address_data_out", 31 0, L_0x555555c35440;  alias, 1 drivers
v0x555555c1b790_0 .net "begin_transaction_out", 0 0, L_0x555555c35c40;  alias, 1 drivers
v0x555555c1b850_0 .var "block_count", 9 0;
v0x555555c1b930_0 .var "block_size", 9 0;
v0x555555c1ba10_0 .var "burst_count", 7 0;
v0x555555c1baf0_0 .var "burst_size", 7 0;
v0x555555c1c3e0_0 .net "burst_size_out", 7 0, L_0x555555c36360;  alias, 1 drivers
v0x555555c1c4c0_0 .var "bus_start_address", 31 0;
v0x555555c1c5a0_0 .net "busy_in", 0 0, v0x555555c1ea90_0;  1 drivers
v0x555555c1c660_0 .net "byte_enables_out", 3 0, L_0x555555c35ce0;  alias, 1 drivers
v0x555555c1c740_0 .net "ciN", 7 0, v0x555555c1f530_0;  1 drivers
v0x555555c1c820_0 .net "clock", 0 0, v0x555555c1ec50_0;  1 drivers
v0x555555c1c8c0_0 .var "control_register", 1 0;
v0x555555c1c980_0 .net "data_in_B", 31 0, L_0x555555c312b0;  1 drivers
v0x555555c1ca40_0 .net "data_out_A", 31 0, L_0x555555c316b0;  1 drivers
v0x555555c1cae0_0 .net "data_out_B", 31 0, L_0x555555c319f0;  1 drivers
v0x555555c1cb80_0 .var "data_out_B_reg", 31 0;
v0x555555c1cc40_0 .net "data_valid_in", 0 0, v0x555555c1ed40_0;  1 drivers
v0x555555c1cd00_0 .net "data_valid_out", 0 0, L_0x555555c382f0;  alias, 1 drivers
v0x555555c1cdc0_0 .var "data_valid_out_B", 0 0;
v0x555555c1ce80_0 .net "done", 0 0, L_0x555555c31b00;  alias, 1 drivers
v0x555555c1cf40_0 .net "end_transaction_in", 0 0, v0x555555c1ef80_0;  1 drivers
v0x555555c1d000_0 .net "end_transaction_out", 0 0, L_0x555555c37f00;  alias, 1 drivers
v0x555555c1d0c0_0 .net "error_in", 0 0, v0x555555c1f120_0;  1 drivers
v0x555555c1d180_0 .net "granted", 0 0, v0x555555c1f1f0_0;  1 drivers
v0x555555c1d240_0 .var "memory_start_address", 8 0;
v0x555555c1d330_0 .net "read_enable_A", 0 0, L_0x555555bdae10;  1 drivers
v0x555555c1d3d0_0 .net "read_n_write_out", 0 0, L_0x555555c367f0;  alias, 1 drivers
v0x555555c1d490_0 .net "request", 0 0, L_0x555555c34900;  alias, 1 drivers
v0x555555c1d550_0 .net "reset", 0 0, v0x555555c1f600_0;  1 drivers
v0x555555c1d610_0 .net "result", 31 0, L_0x555555c34240;  alias, 1 drivers
v0x555555c1d6f0_0 .net "start", 0 0, v0x555555c1f6d0_0;  1 drivers
v0x555555c1d7b0_0 .var "state", 2 0;
v0x555555c1d890_0 .var "status_register", 1 0;
v0x555555c1d970_0 .net "valueA", 31 0, v0x555555c1f7a0_0;  1 drivers
v0x555555c1da50_0 .net "valueA_valid", 0 0, L_0x555555c2fd10;  1 drivers
v0x555555c1db10_0 .net "valueB", 31 0, v0x555555c1f870_0;  1 drivers
v0x555555c1dc00_0 .net "write_enable_A", 0 0, L_0x555555bfc460;  1 drivers
v0x555555c1dcd0_0 .net "write_enable_B", 0 0, L_0x555555c30eb0;  1 drivers
L_0x555555c1f910 .cmp/eq 8, v0x555555c1f530_0, L_0x733d6d4d0018;
L_0x555555c1fa80 .functor MUXZ 1, L_0x733d6d4d0060, v0x555555c1f6d0_0, L_0x555555c1f910, C4<>;
L_0x555555c1fc10 .part v0x555555c1f7a0_0, 13, 19;
L_0x555555c2fd10 .cmp/eq 19, L_0x555555c1fc10, L_0x733d6d4d00a8;
L_0x555555c2fe80 .part v0x555555c1f7a0_0, 10, 3;
L_0x555555c2ff20 .cmp/eq 3, L_0x555555c2fe80, L_0x733d6d4d00f0;
L_0x555555c30170 .part v0x555555c1f7a0_0, 9, 1;
L_0x555555c30350 .part v0x555555c1f7a0_0, 10, 3;
L_0x555555c30490 .cmp/eq 3, L_0x555555c30350, L_0x733d6d4d0138;
L_0x555555c30650 .part v0x555555c1f7a0_0, 9, 1;
L_0x555555c309d0 .part v0x555555c1f7a0_0, 0, 9;
L_0x555555c30a70 .functor MUXZ 9, L_0x733d6d4d0180, L_0x555555c309d0, L_0x555555c30880, C4<>;
L_0x555555c30c20 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d01c8;
L_0x555555c30eb0 .functor MUXZ 1, L_0x733d6d4d0258, L_0x733d6d4d0210, L_0x555555c30d10, C4<>;
L_0x555555c310c0 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d02a0;
L_0x555555c312b0 .functor MUXZ 32, L_0x733d6d4d02e8, v0x555555c1e710_0, L_0x555555c30b10, C4<>;
L_0x555555c31ca0 .part v0x555555c1f7a0_0, 9, 1;
L_0x555555c31f90 .part v0x555555c1f7a0_0, 10, 3;
L_0x555555c320d0 .cmp/eq 3, L_0x555555c31f90, L_0x733d6d4d03c0;
L_0x555555c32210 .part v0x555555c1f7a0_0, 10, 3;
L_0x555555c32030 .cmp/eq 3, L_0x555555c32210, L_0x733d6d4d0408;
L_0x555555c32400 .part v0x555555c1f7a0_0, 10, 3;
L_0x555555c32560 .cmp/eq 3, L_0x555555c32400, L_0x733d6d4d0450;
L_0x555555c326a0 .concat [ 9 23 0 0], v0x555555c1d240_0, L_0x733d6d4d0498;
L_0x555555c32970 .part v0x555555c1f7a0_0, 10, 3;
L_0x555555c32a10 .cmp/eq 3, L_0x555555c32970, L_0x733d6d4d04e0;
L_0x555555c32c30 .concat [ 10 22 0 0], v0x555555c1b930_0, L_0x733d6d4d0528;
L_0x555555c32d20 .part v0x555555c1f7a0_0, 10, 3;
L_0x555555c32eb0 .cmp/eq 3, L_0x555555c32d20, L_0x733d6d4d0570;
L_0x555555c32ff0 .concat [ 8 24 0 0], v0x555555c1baf0_0, L_0x733d6d4d05b8;
L_0x555555c331e0 .part v0x555555c1f7a0_0, 10, 3;
L_0x555555c33280 .cmp/eq 3, L_0x555555c331e0, L_0x733d6d4d0600;
L_0x555555c334d0 .concat [ 2 30 0 0], v0x555555c1d890_0, L_0x733d6d4d0648;
L_0x555555c335c0 .functor MUXZ 32, L_0x733d6d4d0690, L_0x555555c334d0, L_0x555555c33280, C4<>;
L_0x555555c338a0 .functor MUXZ 32, L_0x555555c335c0, L_0x555555c32ff0, L_0x555555c32eb0, C4<>;
L_0x555555c33a30 .functor MUXZ 32, L_0x555555c338a0, L_0x555555c32c30, L_0x555555c32a10, C4<>;
L_0x555555c33cf0 .functor MUXZ 32, L_0x555555c33a30, L_0x555555c326a0, L_0x555555c32560, C4<>;
L_0x555555c33e80 .functor MUXZ 32, L_0x555555c33cf0, v0x555555c1c4c0_0, L_0x555555c32030, C4<>;
L_0x555555c34100 .functor MUXZ 32, L_0x555555c33e80, L_0x555555c316b0, L_0x555555c320d0, C4<>;
L_0x555555c34240 .functor MUXZ 32, L_0x733d6d4d06d8, L_0x555555c34100, L_0x555555c31e00, C4<>;
L_0x555555c34570 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0720;
L_0x555555c34660 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0768;
L_0x555555c34900 .functor MUXZ 1, L_0x733d6d4d07f8, L_0x733d6d4d07b0, L_0x555555c31c30, C4<>;
L_0x555555c34ae0 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0840;
L_0x555555c34d40 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0888;
L_0x555555c34fd0 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d08d0;
L_0x555555c35300 .functor MUXZ 32, L_0x733d6d4d0918, v0x555555c1cb80_0, L_0x555555c35240, C4<>;
L_0x555555c35440 .functor MUXZ 32, L_0x555555c35300, v0x555555c1c4c0_0, L_0x555555c34e30, C4<>;
L_0x555555c357b0 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0960;
L_0x555555c358a0 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d09a8;
L_0x555555c35ce0 .functor MUXZ 4, L_0x733d6d4d0a38, L_0x733d6d4d09f0, L_0x555555c35b30, C4<>;
L_0x555555c35ec0 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0a80;
L_0x555555c36160 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0ac8;
L_0x555555c36360 .functor MUXZ 8, L_0x733d6d4d0b10, v0x555555c1baf0_0, L_0x555555c36250, C4<>;
L_0x555555c36700 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0b58;
L_0x555555c367f0 .functor MUXZ 1, L_0x733d6d4d0be8, L_0x733d6d4d0ba0, L_0x555555c36700, C4<>;
L_0x555555c36ba0 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0c30;
L_0x555555c36c90 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0c78;
L_0x555555c35c40 .functor MUXZ 1, L_0x733d6d4d0d08, L_0x733d6d4d0cc0, L_0x555555c36f60, C4<>;
L_0x555555c37260 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0d50;
L_0x555555c37540 .cmp/eq 3, v0x555555c1d7b0_0, L_0x733d6d4d0d98;
L_0x555555c37840 .arith/sum 8, v0x555555c1baf0_0, L_0x733d6d4d0de0;
L_0x555555c37ba0 .cmp/eq 8, v0x555555c1ba10_0, L_0x555555c37840;
L_0x555555c37f00 .functor MUXZ 1, L_0x733d6d4d0e70, L_0x733d6d4d0e28, L_0x555555c37d30, C4<>;
S_0x555555b2bfc0 .scope module, "ssram" "dualPortSSRAM" 3 55, 4 1 0, S_0x555555b533d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "writeEnableA";
    .port_info 2 /INPUT 1 "writeEnableB";
    .port_info 3 /INPUT 9 "addressA";
    .port_info 4 /INPUT 9 "addressB";
    .port_info 5 /INPUT 32 "dataInA";
    .port_info 6 /INPUT 32 "dataInB";
    .port_info 7 /OUTPUT 32 "dataOutA";
    .port_info 8 /OUTPUT 32 "dataOutB";
P_0x555555b67750 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555555b67790 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
L_0x555555c316b0 .functor BUFZ 32, L_0x555555c314d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555555c319f0 .functor BUFZ 32, L_0x555555c317c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555555bfbfd0_0 .net *"_ivl_0", 31 0, L_0x555555c314d0;  1 drivers
v0x555555bfc300_0 .net *"_ivl_10", 10 0, L_0x555555c31860;  1 drivers
L_0x733d6d4d0378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555bfc570_0 .net *"_ivl_13", 1 0, L_0x733d6d4d0378;  1 drivers
v0x555555bfc8e0_0 .net *"_ivl_2", 10 0, L_0x555555c31570;  1 drivers
L_0x733d6d4d0330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555bfcce0_0 .net *"_ivl_5", 1 0, L_0x733d6d4d0330;  1 drivers
v0x555555bd6ff0_0 .net *"_ivl_8", 31 0, L_0x555555c317c0;  1 drivers
v0x555555bdaf20_0 .net "addressA", 8 0, L_0x555555c30a70;  alias, 1 drivers
v0x555555c14630_0 .net "addressB", 8 0, v0x555555c1d240_0;  1 drivers
v0x555555c14710_0 .net "clock", 0 0, v0x555555c1ec50_0;  alias, 1 drivers
v0x555555c147d0_0 .net "dataInA", 31 0, v0x555555c1f870_0;  alias, 1 drivers
v0x555555c148b0_0 .net "dataInB", 31 0, L_0x555555c312b0;  alias, 1 drivers
v0x555555c14990_0 .net "dataOutA", 31 0, L_0x555555c316b0;  alias, 1 drivers
v0x555555c14a70_0 .net "dataOutB", 31 0, L_0x555555c319f0;  alias, 1 drivers
v0x555555c14b50 .array "memoryContent", 511 0, 31 0;
v0x555555c14c10_0 .net "writeEnableA", 0 0, L_0x555555bfc460;  alias, 1 drivers
v0x555555c14cd0_0 .net "writeEnableB", 0 0, L_0x555555c30eb0;  alias, 1 drivers
E_0x555555bb2180 .event negedge, v0x555555c14710_0;
E_0x555555bb0020 .event posedge, v0x555555c14710_0;
L_0x555555c314d0 .array/port v0x555555c14b50, L_0x555555c31570;
L_0x555555c31570 .concat [ 9 2 0 0], L_0x555555c30a70, L_0x733d6d4d0330;
L_0x555555c317c0 .array/port v0x555555c14b50, L_0x555555c31860;
L_0x555555c31860 .concat [ 9 2 0 0], v0x555555c1d240_0, L_0x733d6d4d0378;
S_0x555555c1e000 .scope autotask, "test" "test" 2 54, 2 54 0, S_0x555555bd3ca0;
 .timescale -12 -12;
v0x555555c1e1b0_0 .var "ciN", 7 0;
v0x555555c1e290_0 .var "expDone", 0 0;
v0x555555c1e350_0 .var "expRes", 31 0;
v0x555555c1e440_0 .var "start", 0 0;
v0x555555c1e500_0 .var "valA", 31 0;
v0x555555c1e630_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x555555c1e440_0;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %load/vec4 v0x555555c1e1b0_0;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %load/vec4 v0x555555c1e500_0;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %load/vec4 v0x555555c1e630_0;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x555555c1eeb0_0;
    %load/vec4 v0x555555c1e290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x555555c1f460_0;
    %load/vec4 v0x555555c1e350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 67 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 68 "$display", "[PASSED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x555555c1f6d0_0, v0x555555c1f530_0, v0x555555c1f7a0_0, v0x555555c1f870_0, v0x555555c1eeb0_0, v0x555555c1e290_0, v0x555555c1f460_0, v0x555555c1e350_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 72 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 73 "$display", "[FAILED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x555555c1f6d0_0, v0x555555c1f530_0, v0x555555c1f7a0_0, v0x555555c1f870_0, v0x555555c1eeb0_0, v0x555555c1e290_0, v0x555555c1f460_0, v0x555555c1e350_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 77 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x555555b2bfc0;
T_1 ;
    %wait E_0x555555bb0020;
    %load/vec4 v0x555555c14c10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555555c147d0_0;
    %load/vec4 v0x555555bdaf20_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555555c14b50, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555555b2bfc0;
T_2 ;
    %wait E_0x555555bb2180;
    %load/vec4 v0x555555c14cd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x555555c148b0_0;
    %load/vec4 v0x555555c14630_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555555c14b50, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555555b533d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1c4c0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555c1d240_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555555c1b930_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555c1baf0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555c1d890_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555c1c8c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1cdc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c1d7b0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555555c1b850_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555c1ba10_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x555555b533d0;
T_4 ;
    %wait E_0x555555bb0020;
    %load/vec4 v0x555555c1d7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x555555c1b930_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x555555c1c8c0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_4.12, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.13, 9;
T_4.12 ; End of true expr.
    %load/vec4 v0x555555c1c8c0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_4.14, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.15, 10;
T_4.14 ; End of true expr.
    %load/vec4 v0x555555c1d7b0_0;
    %jmp/0 T_4.15, 10;
 ; End of false expr.
    %blend;
T_4.15;
    %jmp/0 T_4.13, 9;
 ; End of false expr.
    %blend;
T_4.13;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0x555555c1d7b0_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x555555c1d180_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x555555c1d7b0_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x555555c1d180_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %load/vec4 v0x555555c1d7b0_0;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x555555c1d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x555555c1ba10_0;
    %load/vec4 v0x555555c1baf0_0;
    %addi 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555555c1cf40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v0x555555c1b850_0;
    %load/vec4 v0x555555c1b930_0;
    %cmp/e;
    %jmp/0xz  T_4.24, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555c1d7b0_0, 0;
T_4.25 ;
T_4.22 ;
T_4.21 ;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x555555c1d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x555555c1ba10_0;
    %load/vec4 v0x555555c1baf0_0;
    %addi 1, 0, 8;
    %cmp/e;
    %jmp/0xz  T_4.28, 4;
    %load/vec4 v0x555555c1b850_0;
    %load/vec4 v0x555555c1b930_0;
    %cmp/e;
    %jmp/0xz  T_4.30, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555c1d7b0_0, 0;
T_4.31 ;
T_4.28 ;
T_4.27 ;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555c1d7b0_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555555b533d0;
T_5 ;
    %wait E_0x555555bb0020;
    %load/vec4 v0x555555c1b470_0;
    %load/vec4 v0x555555c1da50_0;
    %and;
    %load/vec4 v0x555555c1d970_0;
    %parti/s 1, 9, 5;
    %and;
    %load/vec4 v0x555555c1d7b0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x555555c1d970_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x555555c1db10_0;
    %assign/vec4 v0x555555c1c4c0_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x555555c1db10_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x555555c1d240_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x555555c1db10_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x555555c1b930_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x555555c1db10_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555555c1baf0_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x555555c1db10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x555555c1c8c0_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.0 ;
    %load/vec4 v0x555555c1d7b0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555c1cdc0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x555555c1d7b0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.11, 4;
    %load/vec4 v0x555555c1cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x555555c1b850_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x555555c1b850_0, 0;
    %load/vec4 v0x555555c1ba10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555c1ba10_0, 0;
    %load/vec4 v0x555555c1c4c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555555c1c4c0_0, 0;
    %load/vec4 v0x555555c1d240_0;
    %addi 4, 0, 9;
    %assign/vec4 v0x555555c1d240_0, 0;
T_5.13 ;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x555555c1d7b0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555c1cdc0_0, 0;
    %load/vec4 v0x555555c1cae0_0;
    %assign/vec4 v0x555555c1cb80_0, 0;
    %load/vec4 v0x555555c1c5a0_0;
    %inv;
    %load/vec4 v0x555555c1ba10_0;
    %load/vec4 v0x555555c1baf0_0;
    %addi 1, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %load/vec4 v0x555555c1b850_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x555555c1b850_0, 0;
    %load/vec4 v0x555555c1ba10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555c1ba10_0, 0;
    %load/vec4 v0x555555c1c4c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555555c1c4c0_0, 0;
    %load/vec4 v0x555555c1d240_0;
    %addi 4, 0, 9;
    %assign/vec4 v0x555555c1d240_0, 0;
T_5.17 ;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x555555c1d7b0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555c1cdc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555c1ba10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555555c1b850_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555c1ba10_0, 0;
T_5.20 ;
T_5.16 ;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x555555c1d7b0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c1d890_0, 4, 5;
    %load/vec4 v0x555555c1d7b0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %load/vec4 v0x555555c1d7b0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555555c1d7b0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 9;
    %jmp/0 T_5.25, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.26, 9;
T_5.25 ; End of true expr.
    %load/vec4 v0x555555c1d890_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_5.26, 9;
 ; End of false expr.
    %blend;
T_5.26;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c1d890_0, 4, 5;
    %load/vec4 v0x555555c1d7b0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_5.27, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555c1c8c0_0, 0;
T_5.27 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555555bd3ca0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ea90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f120_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555555bd3ca0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ec50_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x555555c1ec50_0;
    %inv;
    %store/vec4 v0x555555c1ec50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x555555bd3ca0;
T_8 ;
    %vpi_call 2 82 "$dumpfile", "dma_signals.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555555b533d0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x555555bd3ca0;
T_9 ;
    %vpi_call 2 91 "$display", "Activation" {0 0 0};
    %alloc S_0x555555c1e000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %alloc S_0x555555c1e000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %vpi_call 2 97 "$display", "Write/read address 0" {0 0 0};
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %vpi_call 2 104 "$display", "Write/read address 0x37" {0 0 0};
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %vpi_call 2 111 "$display", "Bus start address" {0 0 0};
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %vpi_call 2 120 "$display", "Memory start address" {0 0 0};
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %vpi_call 2 129 "$display", "Block size" {0 0 0};
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %vpi_call 2 138 "$display", "Burst size" {0 0 0};
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %alloc S_0x555555c1e000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e440_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1e1b0_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555555c1e500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e630_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1e350_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555c1e000;
    %join;
    %free S_0x555555c1e000;
    %wait E_0x555555bb2180;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb2180;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %load/vec4 v0x555555c1f390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %wait E_0x555555bb1b20;
T_9.2 ;
    %pushi/vec4 2, 0, 32;
T_9.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.5, 5;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb0020;
    %jmp T_9.4;
T_9.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %load/vec4 v0x555555c1e710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c1e710_0, 0, 32;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555555c1e710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c1e710_0, 0, 32;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb0020;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.11, 5;
    %jmp/1 T_9.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555555c1e710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c1e710_0, 0, 32;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %jmp T_9.10;
T_9.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1ef80_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ef80_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.13, 5;
    %jmp/1 T_9.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555555c1f390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %wait E_0x555555bb1b20;
T_9.14 ;
    %pushi/vec4 2, 0, 32;
T_9.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.17, 5;
    %jmp/1 T_9.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb0020;
    %jmp T_9.16;
T_9.17 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_9.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.19, 5;
    %jmp/1 T_9.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555555c1e710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c1e710_0, 0, 32;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %jmp T_9.18;
T_9.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1ef80_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ef80_0, 0, 1;
    %jmp T_9.12;
T_9.13 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %load/vec4 v0x555555c1f390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %wait E_0x555555bb1b20;
T_9.20 ;
    %pushi/vec4 2, 0, 32;
T_9.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.23, 5;
    %jmp/1 T_9.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb0020;
    %jmp T_9.22;
T_9.23 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.25, 5;
    %jmp/1 T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555555c1e710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c1e710_0, 0, 32;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %jmp T_9.24;
T_9.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f120_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f120_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.27, 5;
    %jmp/1 T_9.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb0020;
    %jmp T_9.26;
T_9.27 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_9.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.29, 5;
    %jmp/1 T_9.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb2180;
    %jmp T_9.28;
T_9.29 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %load/vec4 v0x555555c1f390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %wait E_0x555555bb1b20;
T_9.30 ;
    %pushi/vec4 2, 0, 32;
T_9.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.33, 5;
    %jmp/1 T_9.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb0020;
    %jmp T_9.32;
T_9.33 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ea90_0, 0, 1;
    %wait E_0x555555bb0020;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1ea90_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.35, 5;
    %jmp/1 T_9.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb0020;
    %jmp T_9.34;
T_9.35 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1ea90_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.37, 5;
    %jmp/1 T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb0020;
    %jmp T_9.36;
T_9.37 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 32;
T_9.38 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.39, 5;
    %jmp/1 T_9.39, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555555c1f390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %wait E_0x555555bb1b20;
T_9.40 ;
    %pushi/vec4 2, 0, 32;
T_9.42 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.43, 5;
    %jmp/1 T_9.43, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb2180;
    %jmp T_9.42;
T_9.43 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb2180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb2180;
    %pushi/vec4 4, 0, 32;
T_9.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.45, 5;
    %jmp/1 T_9.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb2180;
    %jmp T_9.44;
T_9.45 ;
    %pop/vec4 1;
    %jmp T_9.38;
T_9.39 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %wait E_0x555555bb2180;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555c1f530_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c1f870_0, 0, 32;
    %load/vec4 v0x555555c1f390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.46, 8;
    %wait E_0x555555bb1b20;
T_9.46 ;
    %pushi/vec4 2, 0, 32;
T_9.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.49, 5;
    %jmp/1 T_9.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb2180;
    %jmp T_9.48;
T_9.49 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb2180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f1f0_0, 0, 1;
    %wait E_0x555555bb2180;
    %pushi/vec4 2, 0, 32;
T_9.50 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.51, 5;
    %jmp/1 T_9.51, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb2180;
    %jmp T_9.50;
T_9.51 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555c1f120_0, 0, 1;
    %wait E_0x555555bb2180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555c1f120_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.53, 5;
    %jmp/1 T_9.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555bb2180;
    %jmp T_9.52;
T_9.53 ;
    %pop/vec4 1;
    %delay 50, 0;
    %vpi_call 2 434 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
