set init_layout_view ""
set init_abstract_name ""
set init_verilog "./inputs/design.v"
set init_mmmc_file "innovus-foundation-flow/view_definition.tcl"
set init_lef_file "inputs/adk/rtk-tech.lef inputs/adk/stdcells.lef inputs/adk/rtk-tech.lef inputs/adk/stdcells.lef"
set init_top_cell "sar_adc_controller"
set init_gnd_net "VSS VPW VSSPST VSSE"
set init_pwr_net "VDD VNW VDDPST POC VDDCE VDDPE"
