
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003409                       # Number of seconds simulated
sim_ticks                                  3408923292                       # Number of ticks simulated
final_tick                               574939960968                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154611                       # Simulator instruction rate (inst/s)
host_op_rate                                   203067                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 250448                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893724                       # Number of bytes of host memory used
host_seconds                                 13611.32                       # Real time elapsed on the host
sim_insts                                  2104459366                       # Number of instructions simulated
sim_ops                                    2764015322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       220928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       158080                       # Number of bytes read from this memory
system.physmem.bytes_read::total               390016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       143488                       # Number of bytes written to this memory
system.physmem.bytes_written::total            143488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1726                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1235                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3047                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1121                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1121                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1652135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64808733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1577038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46372413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               114410319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1652135                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1577038                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3229172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42091883                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42091883                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42091883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1652135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64808733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1577038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46372413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              156502202                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8174877                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855227                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489234                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188915                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1430569                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382013                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199967                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5736                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3496682                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15860798                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855227                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581980                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874928                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        362972                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719291                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90456                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7901993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.312871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.290929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4544516     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601019      7.61%     65.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293324      3.71%     68.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222184      2.81%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181785      2.30%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158212      2.00%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54236      0.69%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195284      2.47%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651433     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7901993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349268                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.940188                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620532                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       339514                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243732                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16192                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682022                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312818                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2847                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17724256                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4447                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682022                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3771450                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         155549                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41693                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107503                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143769                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17165271                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71023                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22737743                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78151780                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78151780                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7834295                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2157                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1154                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           367761                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2622299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7564                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       187842                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16138246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13768049                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18085                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4652350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12631492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7901993                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742351                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.858201                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2840434     35.95%     35.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1681571     21.28%     57.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       846015     10.71%     67.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999015     12.64%     80.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745376      9.43%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476376      6.03%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205357      2.60%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60915      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46934      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7901993                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58747     73.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12601     15.66%     88.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9130     11.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10804883     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109567      0.80%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2357297     17.12%     96.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495306      3.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13768049                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684190                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80478                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005845                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35536649                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20792862                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13286537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13848527                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22862                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       734220                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155978                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682022                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          92823                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7250                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16140407                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62237                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2622299                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595736                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1144                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3896                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          112                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95160                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112005                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207165                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13467010                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256634                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301034                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2738977                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016792                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482343                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.647365                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13311741                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13286537                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7995277                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19694005                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.625289                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405975                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4770304                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187152                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7219971                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.574824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289712                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3384017     46.87%     46.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532705     21.23%     68.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837907     11.61%     79.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305646      4.23%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261441      3.62%     87.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116060      1.61%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281017      3.89%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76864      1.06%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424314      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7219971                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424314                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22936040                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32963889                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 272884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.817488                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.817488                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.223260                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.223260                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62352991                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17437270                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18289043                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8174877                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2924884                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2379938                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196824                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1207714                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1131551                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          308727                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8746                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2921162                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16150504                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2924884                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1440278                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3555066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1055783                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        636387                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1430638                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7967955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.507835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4412889     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          311937      3.91%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          252922      3.17%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          610632      7.66%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          161420      2.03%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          221295      2.78%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          153164      1.92%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           88069      1.11%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1755627     22.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7967955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357789                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.975627                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3049004                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       623647                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3418065                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22165                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        855068                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       499310                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19343587                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1442                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        855068                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3272927                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         108164                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       192644                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3211789                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327358                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18654682                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          230                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132232                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       106033                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26095286                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87084200                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87084200                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16012051                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10083210                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4012                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2443                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           917487                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1753120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       907801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18630                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       341090                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17617879                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4017                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13975281                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28880                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6062484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18669782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          824                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7967955                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.753936                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2805024     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1694253     21.26%     56.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1121203     14.07%     70.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       819903     10.29%     80.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       707749      8.88%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       371196      4.66%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       317018      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        63043      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68566      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7967955                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82614     69.80%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17836     15.07%     84.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17909     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11618511     83.14%     83.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195132      1.40%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1561      0.01%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1396320      9.99%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       763757      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13975281                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.709540                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118361                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008469                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36065757                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23684566                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13617218                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14093642                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        54240                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       692859                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       228080                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        855068                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61277                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7837                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17621897                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1753120                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       907801                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2426                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6308                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119022                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231258                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13753791                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1307485                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       221489                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2052719                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1938829                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            745234                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.682446                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13626598                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13617218                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8854859                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25154096                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665740                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352025                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9382369                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11531512                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6090510                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3193                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200043                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7112887                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621214                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141789                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2783914     39.14%     39.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1960092     27.56%     66.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       790335     11.11%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       454893      6.40%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       363546      5.11%     89.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       152851      2.15%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181036      2.55%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88344      1.24%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       337876      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7112887                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9382369                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11531512                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1739979                       # Number of memory references committed
system.switch_cpus1.commit.loads              1060258                       # Number of loads committed
system.switch_cpus1.commit.membars               1586                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1654016                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10393518                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       235082                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       337876                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24396877                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36099753                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 206922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9382369                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11531512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9382369                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.871302                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.871302                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.147708                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.147708                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61875233                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18812621                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17837460                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3190                       # number of misc regfile writes
system.l20.replacements                          1770                       # number of replacements
system.l20.tagsinuse                      4095.327722                       # Cycle average of tags in use
system.l20.total_refs                          156610                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5866                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.697920                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           74.264285                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    40.328571                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   900.588974                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3080.145892                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.018131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.219870                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.751989                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999836                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3679                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3682                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             917                       # number of Writeback hits
system.l20.Writeback_hits::total                  917                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3703                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3706                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3703                       # number of overall hits
system.l20.overall_hits::total                   3706                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1726                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1770                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1726                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1770                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1726                       # number of overall misses
system.l20.overall_misses::total                 1770                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5799066                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    170752922                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      176551988                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5799066                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    170752922                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       176551988                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5799066                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    170752922                       # number of overall miss cycles
system.l20.overall_miss_latency::total      176551988                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5405                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5452                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          917                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              917                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5429                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5476                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5429                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5476                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.319334                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.324652                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.317922                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323229                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.317922                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323229                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 131796.954545                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98929.850521                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99746.885876                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 131796.954545                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98929.850521                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99746.885876                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 131796.954545                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98929.850521                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99746.885876                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 278                       # number of writebacks
system.l20.writebacks::total                      278                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1726                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1770                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1726                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1770                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1726                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1770                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5467830                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    157780613                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    163248443                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5467830                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    157780613                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    163248443                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5467830                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    157780613                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    163248443                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.319334                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.324652                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.317922                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323229                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.317922                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323229                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124268.863636                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91414.028389                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92230.758757                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124268.863636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91414.028389                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92230.758757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124268.863636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91414.028389                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92230.758757                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1277                       # number of replacements
system.l21.tagsinuse                      4094.366062                       # Cycle average of tags in use
system.l21.total_refs                          378056                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5373                       # Sample count of references to valid blocks.
system.l21.avg_refs                         70.362181                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          150.872948                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    39.695989                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   627.417103                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3276.380022                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.036834                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009691                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.153178                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.799897                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999601                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3988                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3989                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2347                       # number of Writeback hits
system.l21.Writeback_hits::total                 2347                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4036                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4037                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4036                       # number of overall hits
system.l21.overall_hits::total                   4037                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1235                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1277                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1235                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1277                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1235                       # number of overall misses
system.l21.overall_misses::total                 1277                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6656946                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    124757100                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      131414046                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6656946                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    124757100                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       131414046                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6656946                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    124757100                       # number of overall miss cycles
system.l21.overall_miss_latency::total      131414046                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5223                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5266                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2347                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2347                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           48                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5271                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5314                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5271                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5314                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.236454                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.242499                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.234301                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.240309                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.234301                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.240309                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 158498.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 101017.894737                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 102908.415035                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 158498.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 101017.894737                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 102908.415035                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 158498.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 101017.894737                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 102908.415035                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 843                       # number of writebacks
system.l21.writebacks::total                      843                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1235                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1277                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1235                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1277                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1235                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1277                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6338483                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    115232657                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    121571140                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6338483                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    115232657                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    121571140                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6338483                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    115232657                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    121571140                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.236454                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.242499                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.234301                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.240309                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.234301                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.240309                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 150916.261905                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93305.795142                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 95200.579483                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 150916.261905                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 93305.795142                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 95200.579483                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 150916.261905                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 93305.795142                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 95200.579483                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               558.928264                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751752                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773011.950442                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.685491                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242773                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070009                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825710                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.895718                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719231                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719231                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719231                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719231                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719231                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719231                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7921036                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7921036                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7921036                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7921036                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7921036                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7921036                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719291                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719291                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719291                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719291                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719291                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719291                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 132017.266667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 132017.266667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 132017.266667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 132017.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 132017.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 132017.266667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6013567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6013567                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6013567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6013567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6013567                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6013567                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127948.234043                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 127948.234043                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 127948.234043                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 127948.234043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 127948.234043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 127948.234043                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5429                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249315                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5685                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39269.888303                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.721677                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.278323                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.787975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.212025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054862                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054862                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1121                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492446                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17270                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17342                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17342                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17342                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1147778796                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1147778796                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2304453                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2304453                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1150083249                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1150083249                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1150083249                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1150083249                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2509788                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2509788                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2509788                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2509788                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008334                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006910                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006910                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006910                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006910                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 66460.845165                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66460.845165                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32006.291667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32006.291667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 66317.797774                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66317.797774                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 66317.797774                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66317.797774                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          917                       # number of writebacks
system.cpu0.dcache.writebacks::total              917                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11865                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11865                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11913                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11913                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5405                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5429                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5429                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5429                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5429                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    200718044                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    200718044                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       514307                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       514307                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    201232351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    201232351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    201232351                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    201232351                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37135.623312                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37135.623312                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21429.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21429.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37066.191011                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37066.191011                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37066.191011                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37066.191011                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.675348                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086516491                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101579.286267                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.675348                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065185                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824800                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1430575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1430575                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1430575                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1430575                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1430575                       # number of overall hits
system.cpu1.icache.overall_hits::total        1430575                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10377306                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10377306                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10377306                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10377306                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10377306                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10377306                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1430638                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1430638                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1430638                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1430638                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1430638                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1430638                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164719.142857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164719.142857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164719.142857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164719.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164719.142857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164719.142857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6832020                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6832020                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6832020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6832020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6832020                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6832020                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158884.186047                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158884.186047                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158884.186047                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158884.186047                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158884.186047                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158884.186047                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5271                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170698593                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5527                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              30884.493034                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.356073                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.643927                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.880297                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.119703                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       991652                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         991652                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       676027                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        676027                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1829                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1829                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1595                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1595                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1667679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1667679                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1667679                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1667679                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13277                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13277                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          348                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13625                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13625                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13625                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13625                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    705436041                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    705436041                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29533960                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29533960                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    734970001                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    734970001                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    734970001                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    734970001                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1004929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1004929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       676375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       676375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1595                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1595                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1681304                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1681304                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1681304                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1681304                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013212                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013212                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000515                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000515                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008104                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008104                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008104                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008104                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 53132.186563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53132.186563                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84867.701149                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84867.701149                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 53942.752367                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53942.752367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 53942.752367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53942.752367                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        37460                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        37460                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2347                       # number of writebacks
system.cpu1.dcache.writebacks::total             2347                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8054                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8054                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          300                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          300                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8354                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8354                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8354                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8354                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5223                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5223                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5271                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5271                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5271                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5271                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    159649882                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    159649882                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1045768                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1045768                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    160695650                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    160695650                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    160695650                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    160695650                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005197                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005197                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003135                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003135                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003135                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003135                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30566.701513                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30566.701513                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21786.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21786.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30486.748245                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30486.748245                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30486.748245                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30486.748245                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
