
*** Running vivado
    with args -log Virtex_dlmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Virtex_dlmb_v10_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Virtex_dlmb_v10_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1317.617 ; gain = 0.023 ; free physical = 3289 ; free virtual = 25284
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Virtex_dlmb_v10_0
Command: synth_design -top Virtex_dlmb_v10_0 -part xc7vx485tffg1761-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 81905
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.328 ; gain = 369.801 ; free physical = 681 ; free virtual = 22647
Synthesis current peak Physical Memory [PSS] (MB): peak = 1353.865; parent = 1207.938; children = 145.927
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3058.355; parent = 2100.301; children = 958.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Virtex_dlmb_v10_0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_dlmb_v10_0/synth/Virtex_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_dlmb_v10_0/synth/Virtex_dlmb_v10_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-3491] module 'FDS' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831' bound to instance 'POR_FF_I' of component 'FDS' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'Virtex_dlmb_v10_0' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_dlmb_v10_0/synth/Virtex_dlmb_v10_0.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.266 ; gain = 439.738 ; free physical = 747 ; free virtual = 22711
Synthesis current peak Physical Memory [PSS] (MB): peak = 1353.865; parent = 1207.938; children = 150.143
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3125.324; parent = 2167.270; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2182.109 ; gain = 454.582 ; free physical = 725 ; free virtual = 22689
Synthesis current peak Physical Memory [PSS] (MB): peak = 1353.865; parent = 1207.938; children = 150.143
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3140.168; parent = 2182.113; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2182.109 ; gain = 454.582 ; free physical = 720 ; free virtual = 22684
Synthesis current peak Physical Memory [PSS] (MB): peak = 1353.865; parent = 1207.938; children = 150.143
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3140.168; parent = 2182.113; children = 958.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2188.047 ; gain = 0.000 ; free physical = 808 ; free virtual = 22772
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_dlmb_v10_0/Virtex_dlmb_v10_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_dlmb_v10_0/Virtex_dlmb_v10_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_dlmb_v10_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_dlmb_v10_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.984 ; gain = 0.000 ; free physical = 847 ; free virtual = 22808
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2260.984 ; gain = 0.000 ; free physical = 846 ; free virtual = 22807
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2157 ; free virtual = 24113
Synthesis current peak Physical Memory [PSS] (MB): peak = 1353.865; parent = 1207.938; children = 154.708
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2154 ; free virtual = 24111
Synthesis current peak Physical Memory [PSS] (MB): peak = 1353.865; parent = 1207.938; children = 154.708
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_dlmb_v10_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2145 ; free virtual = 24101
Synthesis current peak Physical Memory [PSS] (MB): peak = 1353.865; parent = 1207.938; children = 154.708
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2119 ; free virtual = 24077
Synthesis current peak Physical Memory [PSS] (MB): peak = 1353.865; parent = 1207.938; children = 154.708
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2053 ; free virtual = 24058
Synthesis current peak Physical Memory [PSS] (MB): peak = 1353.865; parent = 1207.938; children = 154.708
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 1628 ; free virtual = 23634
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.141; parent = 1272.093; children = 154.708
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 1627 ; free virtual = 23633
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.332; parent = 1272.284; children = 154.708
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 1614 ; free virtual = 23620
Synthesis current peak Physical Memory [PSS] (MB): peak = 1422.673; parent = 1272.625; children = 154.708
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2195 ; free virtual = 24199
Synthesis current peak Physical Memory [PSS] (MB): peak = 1451.122; parent = 1289.682; children = 161.440
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2195 ; free virtual = 24199
Synthesis current peak Physical Memory [PSS] (MB): peak = 1451.122; parent = 1289.682; children = 161.440
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2226 ; free virtual = 24230
Synthesis current peak Physical Memory [PSS] (MB): peak = 1451.122; parent = 1289.682; children = 161.440
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2281 ; free virtual = 24285
Synthesis current peak Physical Memory [PSS] (MB): peak = 1451.122; parent = 1289.682; children = 161.440
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2321 ; free virtual = 24325
Synthesis current peak Physical Memory [PSS] (MB): peak = 1451.122; parent = 1289.682; children = 161.440
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2343 ; free virtual = 24347
Synthesis current peak Physical Memory [PSS] (MB): peak = 1451.122; parent = 1289.682; children = 161.440
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2389 ; free virtual = 24393
Synthesis current peak Physical Memory [PSS] (MB): peak = 1451.122; parent = 1289.682; children = 161.440
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3187.027; parent = 2228.973; children = 958.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2260.984 ; gain = 454.582 ; free physical = 2624 ; free virtual = 24628
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2260.984 ; gain = 533.457 ; free physical = 2822 ; free virtual = 24826
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2260.984 ; gain = 0.000 ; free physical = 3109 ; free virtual = 25113
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.984 ; gain = 0.000 ; free physical = 3260 ; free virtual = 25264
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Synth Design complete, checksum: a09435e6
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:00 . Memory (MB): peak = 2260.984 ; gain = 943.367 ; free physical = 3449 ; free virtual = 25453
INFO: [Common 17-1381] The checkpoint '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_dlmb_v10_0_synth_1/Virtex_dlmb_v10_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_dlmb_v10_0_synth_1/Virtex_dlmb_v10_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Virtex_dlmb_v10_0_utilization_synth.rpt -pb Virtex_dlmb_v10_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 20:21:47 2023...
