// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mvprod_layer_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        matrix_V_address0,
        matrix_V_ce0,
        matrix_V_q0,
        matrix_V_address1,
        matrix_V_ce1,
        matrix_V_q1,
        input_0_V_read,
        input_1_V_read,
        input_2_V_read,
        input_3_V_read,
        input_4_V_read,
        input_5_V_read,
        input_6_V_read,
        input_7_V_read,
        input_8_V_read,
        input_9_V_read,
        input_10_V_read,
        input_11_V_read,
        input_12_V_read,
        input_13_V_read,
        input_14_V_read,
        input_15_V_read,
        input_16_V_read,
        input_17_V_read,
        input_18_V_read,
        input_19_V_read,
        input_20_V_read,
        input_21_V_read,
        input_22_V_read,
        input_23_V_read,
        input_24_V_read,
        input_25_V_read,
        result_V_address0,
        result_V_ce0,
        result_V_we0,
        result_V_d0
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_pp0_stage0 = 14'd2;
parameter    ap_ST_fsm_pp0_stage1 = 14'd4;
parameter    ap_ST_fsm_pp0_stage2 = 14'd8;
parameter    ap_ST_fsm_pp0_stage3 = 14'd16;
parameter    ap_ST_fsm_pp0_stage4 = 14'd32;
parameter    ap_ST_fsm_pp0_stage5 = 14'd64;
parameter    ap_ST_fsm_pp0_stage6 = 14'd128;
parameter    ap_ST_fsm_pp0_stage7 = 14'd256;
parameter    ap_ST_fsm_pp0_stage8 = 14'd512;
parameter    ap_ST_fsm_pp0_stage9 = 14'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 14'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 14'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [8:0] matrix_V_address0;
output   matrix_V_ce0;
input  [17:0] matrix_V_q0;
output  [8:0] matrix_V_address1;
output   matrix_V_ce1;
input  [17:0] matrix_V_q1;
input  [17:0] input_0_V_read;
input  [17:0] input_1_V_read;
input  [17:0] input_2_V_read;
input  [17:0] input_3_V_read;
input  [17:0] input_4_V_read;
input  [17:0] input_5_V_read;
input  [17:0] input_6_V_read;
input  [17:0] input_7_V_read;
input  [17:0] input_8_V_read;
input  [17:0] input_9_V_read;
input  [17:0] input_10_V_read;
input  [17:0] input_11_V_read;
input  [17:0] input_12_V_read;
input  [17:0] input_13_V_read;
input  [17:0] input_14_V_read;
input  [17:0] input_15_V_read;
input  [17:0] input_16_V_read;
input  [17:0] input_17_V_read;
input  [17:0] input_18_V_read;
input  [17:0] input_19_V_read;
input  [17:0] input_20_V_read;
input  [17:0] input_21_V_read;
input  [17:0] input_22_V_read;
input  [17:0] input_23_V_read;
input  [17:0] input_24_V_read;
input  [17:0] input_25_V_read;
output  [3:0] result_V_address0;
output   result_V_ce0;
output   result_V_we0;
output  [17:0] result_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] matrix_V_address0;
reg matrix_V_ce0;
reg[8:0] matrix_V_address1;
reg matrix_V_ce1;
reg result_V_ce0;
reg result_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] tmp_fu_2804_p2;
wire    ap_CS_fsm_pp0_stage12;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
reg   [7:0] phi_mul_reg_550;
reg   [0:0] do_init_reg_565;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state16_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [17:0] input_0_V_read3_rew_reg_582;
reg   [17:0] input_1_V_read4_rew_reg_597;
reg   [17:0] input_2_V_read5_rew_reg_612;
reg   [17:0] input_3_V_read6_rew_reg_627;
reg   [17:0] input_4_V_read7_rew_reg_642;
reg   [17:0] input_5_V_read8_rew_reg_657;
reg   [17:0] input_6_V_read9_rew_reg_672;
reg   [17:0] input_7_V_read10_re_reg_687;
reg   [17:0] input_8_V_read11_re_reg_702;
reg   [17:0] input_9_V_read12_re_reg_717;
reg   [17:0] input_10_V_read13_r_reg_732;
reg   [17:0] input_11_V_read14_r_reg_747;
reg   [17:0] input_12_V_read15_r_reg_762;
reg   [17:0] input_13_V_read16_r_reg_777;
reg   [17:0] input_14_V_read17_r_reg_792;
reg   [17:0] input_15_V_read18_r_reg_807;
reg   [17:0] input_16_V_read19_r_reg_822;
reg   [17:0] input_17_V_read20_r_reg_837;
reg   [17:0] input_18_V_read21_r_reg_852;
reg   [17:0] input_19_V_read22_r_reg_867;
reg   [17:0] input_20_V_read23_r_reg_882;
reg   [17:0] input_21_V_read24_r_reg_897;
reg   [17:0] input_22_V_read25_r_reg_912;
reg   [17:0] input_23_V_read26_r_reg_927;
reg   [17:0] input_24_V_read27_r_reg_942;
reg   [17:0] input_25_V_read28_r_reg_957;
reg  signed [17:0] input_0_V_read3_phi_reg_972;
reg  signed [17:0] input_1_V_read4_phi_reg_984;
reg  signed [17:0] input_2_V_read5_phi_reg_996;
reg  signed [17:0] input_3_V_read6_phi_reg_1008;
reg  signed [17:0] input_4_V_read7_phi_reg_1020;
reg  signed [17:0] input_5_V_read8_phi_reg_1032;
reg  signed [17:0] input_6_V_read9_phi_reg_1044;
reg  signed [17:0] input_7_V_read10_ph_reg_1056;
reg  signed [17:0] input_8_V_read11_ph_reg_1068;
reg  signed [17:0] input_9_V_read12_ph_reg_1080;
reg  signed [17:0] input_10_V_read13_p_reg_1092;
reg  signed [17:0] input_11_V_read14_p_reg_1104;
reg  signed [17:0] input_12_V_read15_p_reg_1116;
reg  signed [17:0] input_13_V_read16_p_reg_1128;
reg  signed [17:0] input_14_V_read17_p_reg_1140;
reg  signed [17:0] input_15_V_read18_p_reg_1152;
reg  signed [17:0] input_16_V_read19_p_reg_1164;
reg  signed [17:0] input_17_V_read20_p_reg_1176;
reg  signed [17:0] input_18_V_read21_p_reg_1188;
reg  signed [17:0] input_19_V_read22_p_reg_1200;
reg  signed [17:0] input_20_V_read23_p_reg_1212;
reg  signed [17:0] input_21_V_read24_p_reg_1224;
reg  signed [17:0] input_22_V_read25_p_reg_1236;
reg  signed [17:0] input_23_V_read26_p_reg_1248;
reg  signed [17:0] input_24_V_read27_p_reg_1260;
reg  signed [17:0] input_25_V_read28_p_reg_1272;
reg   [3:0] m1_reg_1284;
reg  signed [17:0] reg_1874;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state17_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state18_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state19_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state15_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg  signed [17:0] reg_1878;
wire   [34:0] grp_fu_1310_p2;
reg   [34:0] reg_1882;
wire   [34:0] grp_fu_1313_p2;
reg   [34:0] reg_1886;
wire   [34:0] grp_fu_1311_p2;
reg   [34:0] reg_1890;
wire   [34:0] grp_fu_1304_p2;
reg   [34:0] reg_1894;
wire   [34:0] grp_fu_1302_p2;
reg   [34:0] reg_1898;
wire   [34:0] grp_fu_1312_p2;
reg   [34:0] reg_1902;
wire   [34:0] grp_fu_1299_p2;
reg   [34:0] reg_1906;
wire   [34:0] grp_fu_1300_p2;
reg   [34:0] reg_1910;
wire   [34:0] grp_fu_1307_p2;
reg   [34:0] reg_1914;
wire   [7:0] tmp_40_fu_1934_p2;
reg   [7:0] tmp_40_reg_3061;
wire   [7:0] tmp_41_fu_1940_p2;
reg   [7:0] tmp_41_reg_3066;
reg   [0:0] ap_phi_mux_do_init_phi_fu_570_p6;
wire   [7:0] tmp_42_fu_1954_p2;
reg   [7:0] tmp_42_reg_3211;
wire   [7:0] tmp_43_fu_1960_p2;
reg   [7:0] tmp_43_reg_3216;
wire   [7:0] tmp_44_fu_1974_p2;
reg   [7:0] tmp_44_reg_3231;
wire   [7:0] tmp_45_fu_1980_p2;
reg   [7:0] tmp_45_reg_3236;
wire  signed [34:0] OP1_V_cast_fu_1986_p1;
wire  signed [34:0] OP2_V_cast_fu_1991_p1;
wire  signed [34:0] OP1_V_1_fu_1996_p1;
wire  signed [34:0] OP2_V_1_fu_2001_p1;
wire   [7:0] tmp_46_fu_2014_p2;
reg   [7:0] tmp_46_reg_3271;
wire   [7:0] tmp_47_fu_2020_p2;
reg   [7:0] tmp_47_reg_3276;
reg   [17:0] tmp_64_reg_3281;
wire  signed [34:0] OP1_V_2_fu_2036_p1;
wire  signed [34:0] OP2_V_2_fu_2041_p1;
wire  signed [34:0] OP1_V_3_fu_2046_p1;
wire  signed [34:0] OP2_V_3_fu_2051_p1;
wire   [7:0] tmp_48_fu_2064_p2;
reg   [7:0] tmp_48_reg_3316;
wire   [7:0] tmp_49_fu_2070_p2;
reg   [7:0] tmp_49_reg_3321;
reg   [17:0] tmp_65_reg_3326;
wire  signed [34:0] OP1_V_4_fu_2099_p1;
wire  signed [34:0] OP2_V_4_fu_2104_p1;
wire  signed [34:0] OP1_V_5_fu_2109_p1;
wire  signed [34:0] OP2_V_5_fu_2114_p1;
wire   [7:0] tmp_50_fu_2127_p2;
reg   [7:0] tmp_50_reg_3361;
wire   [7:0] tmp_51_fu_2133_p2;
reg   [7:0] tmp_51_reg_3366;
reg   [17:0] tmp_67_reg_3371;
wire  signed [34:0] OP1_V_6_fu_2186_p1;
wire  signed [34:0] OP2_V_6_fu_2191_p1;
wire  signed [34:0] OP1_V_7_fu_2196_p1;
wire  signed [34:0] OP2_V_7_fu_2201_p1;
wire   [7:0] tmp_52_fu_2214_p2;
reg   [7:0] tmp_52_reg_3406;
wire   [7:0] tmp_53_fu_2220_p2;
reg   [7:0] tmp_53_reg_3411;
reg   [17:0] tmp_69_reg_3416;
wire  signed [34:0] OP1_V_8_fu_2273_p1;
wire  signed [34:0] OP2_V_8_fu_2278_p1;
wire  signed [34:0] OP1_V_9_fu_2283_p1;
wire  signed [34:0] OP2_V_9_fu_2288_p1;
wire   [7:0] tmp_54_fu_2301_p2;
reg   [7:0] tmp_54_reg_3451;
wire   [7:0] tmp_55_fu_2307_p2;
reg   [7:0] tmp_55_reg_3456;
reg   [17:0] tmp_71_reg_3461;
wire   [7:0] tmp_56_fu_2388_p2;
reg   [7:0] tmp_56_reg_3496;
wire   [7:0] tmp_57_fu_2394_p2;
reg   [7:0] tmp_57_reg_3501;
wire   [34:0] grp_fu_1306_p2;
reg   [34:0] p_Val2_14_s_reg_3506;
reg   [17:0] tmp_73_reg_3511;
wire   [34:0] grp_fu_1314_p2;
reg   [34:0] p_Val2_14_10_reg_3516;
wire   [7:0] tmp_58_fu_2475_p2;
reg   [7:0] tmp_58_reg_3551;
wire   [7:0] tmp_59_fu_2481_p2;
reg   [7:0] tmp_59_reg_3556;
wire   [34:0] grp_fu_1305_p2;
reg   [34:0] p_Val2_14_11_reg_3561;
reg   [17:0] tmp_75_reg_3566;
wire   [34:0] grp_fu_1309_p2;
reg   [34:0] p_Val2_14_12_reg_3571;
wire   [8:0] phi_mul_cast2_fu_2552_p1;
reg   [8:0] phi_mul_cast2_reg_3596;
wire   [8:0] tmp_60_fu_2564_p2;
reg   [8:0] tmp_60_reg_3612;
wire   [8:0] tmp_61_fu_2570_p2;
reg   [8:0] tmp_61_reg_3617;
wire   [34:0] grp_fu_1308_p2;
reg   [34:0] p_Val2_14_13_reg_3622;
reg   [17:0] tmp_77_reg_3627;
wire   [34:0] grp_fu_1301_p2;
reg   [34:0] p_Val2_14_14_reg_3632;
wire  signed [34:0] OP1_V_16_fu_2621_p1;
wire  signed [34:0] OP2_V_15_fu_2626_p1;
wire  signed [34:0] OP1_V_17_fu_2631_p1;
wire  signed [34:0] OP2_V_16_fu_2636_p1;
wire   [8:0] tmp_62_fu_2649_p2;
reg   [8:0] tmp_62_reg_3667;
wire   [8:0] tmp_63_fu_2654_p2;
reg   [8:0] tmp_63_reg_3672;
wire   [34:0] grp_fu_1303_p2;
reg   [34:0] p_Val2_14_15_reg_3677;
reg   [17:0] tmp_79_reg_3682;
wire  signed [34:0] OP1_V_18_fu_2704_p1;
wire  signed [34:0] OP2_V_17_fu_2709_p1;
wire  signed [34:0] OP1_V_19_fu_2714_p1;
wire  signed [34:0] OP2_V_18_fu_2719_p1;
wire   [7:0] next_mul_fu_2724_p2;
reg   [7:0] next_mul_reg_3707;
reg   [17:0] tmp_81_reg_3722;
wire  signed [34:0] OP1_V_20_fu_2784_p1;
wire  signed [34:0] OP2_V_19_fu_2789_p1;
wire  signed [34:0] OP1_V_21_fu_2794_p1;
wire  signed [34:0] OP2_V_20_fu_2799_p1;
reg   [0:0] tmp_reg_3747;
reg   [17:0] tmp_83_reg_3751;
wire  signed [34:0] OP1_V_22_fu_2857_p1;
wire  signed [34:0] OP2_V_21_fu_2862_p1;
wire  signed [34:0] OP1_V_23_fu_2867_p1;
wire  signed [34:0] OP2_V_22_fu_2872_p1;
reg   [17:0] tmp_85_reg_3776;
wire  signed [34:0] OP1_V_s_fu_2924_p1;
wire  signed [34:0] OP2_V_23_fu_2929_p1;
wire  signed [34:0] OP1_V_24_fu_2934_p1;
wire  signed [34:0] OP2_V_24_fu_2939_p1;
reg   [17:0] tmp_87_reg_3801;
reg   [17:0] acc_V_s_reg_3806;
wire   [3:0] m_fu_3043_p2;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_state1;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage4_subdone;
reg   [7:0] ap_phi_mux_phi_mul_phi_fu_554_p6;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
reg   [17:0] ap_phi_mux_input_0_V_read3_rew_phi_fu_586_p6;
reg   [17:0] ap_phi_mux_input_1_V_read4_rew_phi_fu_601_p6;
reg   [17:0] ap_phi_mux_input_2_V_read5_rew_phi_fu_616_p6;
reg   [17:0] ap_phi_mux_input_3_V_read6_rew_phi_fu_631_p6;
reg   [17:0] ap_phi_mux_input_4_V_read7_rew_phi_fu_646_p6;
reg   [17:0] ap_phi_mux_input_5_V_read8_rew_phi_fu_661_p6;
reg   [17:0] ap_phi_mux_input_6_V_read9_rew_phi_fu_676_p6;
reg   [17:0] ap_phi_mux_input_7_V_read10_re_phi_fu_691_p6;
reg   [17:0] ap_phi_mux_input_8_V_read11_re_phi_fu_706_p6;
reg   [17:0] ap_phi_mux_input_9_V_read12_re_phi_fu_721_p6;
reg   [17:0] ap_phi_mux_input_10_V_read13_r_phi_fu_736_p6;
reg   [17:0] ap_phi_mux_input_11_V_read14_r_phi_fu_751_p6;
reg   [17:0] ap_phi_mux_input_12_V_read15_r_phi_fu_766_p6;
reg   [17:0] ap_phi_mux_input_13_V_read16_r_phi_fu_781_p6;
reg   [17:0] ap_phi_mux_input_14_V_read17_r_phi_fu_796_p6;
reg   [17:0] ap_phi_mux_input_15_V_read18_r_phi_fu_811_p6;
reg   [17:0] ap_phi_mux_input_16_V_read19_r_phi_fu_826_p6;
reg   [17:0] ap_phi_mux_input_17_V_read20_r_phi_fu_841_p6;
reg   [17:0] ap_phi_mux_input_18_V_read21_r_phi_fu_856_p6;
reg   [17:0] ap_phi_mux_input_19_V_read22_r_phi_fu_871_p6;
reg   [17:0] ap_phi_mux_input_20_V_read23_r_phi_fu_886_p6;
reg   [17:0] ap_phi_mux_input_21_V_read24_r_phi_fu_901_p6;
reg   [17:0] ap_phi_mux_input_22_V_read25_r_phi_fu_916_p6;
reg   [17:0] ap_phi_mux_input_23_V_read26_r_phi_fu_931_p6;
reg   [17:0] ap_phi_mux_input_24_V_read27_r_phi_fu_946_p6;
reg   [17:0] ap_phi_mux_input_25_V_read28_r_phi_fu_961_p6;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_0_V_read3_phi_reg_972;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_1_V_read4_phi_reg_984;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_2_V_read5_phi_reg_996;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_3_V_read6_phi_reg_1008;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_4_V_read7_phi_reg_1020;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_5_V_read8_phi_reg_1032;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_6_V_read9_phi_reg_1044;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_7_V_read10_ph_reg_1056;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_8_V_read11_ph_reg_1068;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_9_V_read12_ph_reg_1080;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_10_V_read13_p_reg_1092;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_11_V_read14_p_reg_1104;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_12_V_read15_p_reg_1116;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_13_V_read16_p_reg_1128;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_14_V_read17_p_reg_1140;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_15_V_read18_p_reg_1152;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_16_V_read19_p_reg_1164;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_17_V_read20_p_reg_1176;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_18_V_read21_p_reg_1188;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_19_V_read22_p_reg_1200;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_20_V_read23_p_reg_1212;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_21_V_read24_p_reg_1224;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_22_V_read25_p_reg_1236;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_23_V_read26_p_reg_1248;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_24_V_read27_p_reg_1260;
reg  signed [17:0] ap_phi_reg_pp0_iter0_input_25_V_read28_p_reg_1272;
wire   [63:0] phi_mul_cast_fu_1918_p1;
wire   [63:0] tmp_41_cast_fu_1929_p1;
wire   [63:0] tmp_42_cast_fu_1946_p1;
wire   [63:0] tmp_43_cast_fu_1950_p1;
wire   [63:0] tmp_44_cast_fu_1966_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_45_cast_fu_1970_p1;
wire   [63:0] tmp_46_cast_fu_2006_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_47_cast_fu_2010_p1;
wire   [63:0] tmp_48_cast_fu_2056_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_49_cast_fu_2060_p1;
wire   [63:0] tmp_50_cast_fu_2119_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_51_cast_fu_2123_p1;
wire   [63:0] tmp_52_cast_fu_2206_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_53_cast_fu_2210_p1;
wire   [63:0] tmp_54_cast_fu_2293_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_55_cast_fu_2297_p1;
wire   [63:0] tmp_56_cast_fu_2380_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] tmp_57_cast_fu_2384_p1;
wire   [63:0] tmp_58_cast_fu_2467_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] tmp_59_cast_fu_2471_p1;
wire   [63:0] tmp_60_cast_fu_2556_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] tmp_61_cast_fu_2560_p1;
wire   [63:0] tmp_62_cast_fu_2641_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] tmp_63_cast_fu_2645_p1;
wire   [63:0] tmp_64_cast_fu_2730_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] tmp_65_cast_fu_2734_p1;
wire   [63:0] tmp_s_fu_3038_p1;
reg  signed [17:0] grp_fu_1299_p0;
reg  signed [17:0] grp_fu_1299_p1;
reg  signed [17:0] grp_fu_1300_p0;
reg  signed [17:0] grp_fu_1300_p1;
reg  signed [17:0] grp_fu_1302_p0;
reg  signed [17:0] grp_fu_1302_p1;
reg  signed [17:0] grp_fu_1303_p0;
reg  signed [17:0] grp_fu_1303_p1;
reg  signed [17:0] grp_fu_1304_p0;
reg  signed [17:0] grp_fu_1304_p1;
reg  signed [17:0] grp_fu_1307_p0;
reg  signed [17:0] grp_fu_1307_p1;
reg  signed [17:0] grp_fu_1310_p0;
reg  signed [17:0] grp_fu_1310_p1;
reg  signed [17:0] grp_fu_1311_p0;
reg  signed [17:0] grp_fu_1311_p1;
reg  signed [17:0] grp_fu_1312_p0;
reg  signed [17:0] grp_fu_1312_p1;
reg  signed [17:0] grp_fu_1313_p0;
reg  signed [17:0] grp_fu_1313_p1;
wire   [7:0] tmp_39_fu_1923_p2;
wire   [34:0] tmp_41_1_fu_2076_p3;
wire   [34:0] p_Val2_15_1_fu_2083_p2;
wire   [34:0] tmp_41_2_fu_2139_p3;
wire   [34:0] p_Val2_15_2_fu_2146_p2;
wire   [17:0] tmp_66_fu_2152_p4;
wire   [34:0] tmp_41_3_fu_2162_p3;
wire   [34:0] p_Val2_15_3_fu_2170_p2;
wire   [34:0] tmp_41_4_fu_2226_p3;
wire   [34:0] p_Val2_15_4_fu_2233_p2;
wire   [17:0] tmp_68_fu_2239_p4;
wire   [34:0] tmp_41_5_fu_2249_p3;
wire   [34:0] p_Val2_15_5_fu_2257_p2;
wire   [34:0] tmp_41_6_fu_2313_p3;
wire   [34:0] p_Val2_15_6_fu_2320_p2;
wire   [17:0] tmp_70_fu_2326_p4;
wire   [34:0] tmp_41_7_fu_2336_p3;
wire   [34:0] p_Val2_15_7_fu_2344_p2;
wire   [34:0] tmp_41_8_fu_2400_p3;
wire   [34:0] p_Val2_15_8_fu_2407_p2;
wire   [17:0] tmp_72_fu_2413_p4;
wire   [34:0] tmp_41_9_fu_2423_p3;
wire   [34:0] p_Val2_15_9_fu_2431_p2;
wire   [34:0] tmp_41_s_fu_2487_p3;
wire   [34:0] p_Val2_15_s_fu_2494_p2;
wire   [17:0] tmp_74_fu_2499_p4;
wire   [34:0] tmp_41_10_fu_2509_p3;
wire   [34:0] p_Val2_15_10_fu_2517_p2;
wire   [34:0] tmp_41_11_fu_2576_p3;
wire   [34:0] p_Val2_15_11_fu_2583_p2;
wire   [17:0] tmp_76_fu_2588_p4;
wire   [34:0] tmp_41_12_fu_2598_p3;
wire   [34:0] p_Val2_15_12_fu_2606_p2;
wire   [34:0] tmp_41_13_fu_2659_p3;
wire   [34:0] p_Val2_15_13_fu_2666_p2;
wire   [17:0] tmp_78_fu_2671_p4;
wire   [34:0] tmp_41_14_fu_2681_p3;
wire   [34:0] p_Val2_15_14_fu_2689_p2;
wire   [34:0] tmp_41_15_fu_2738_p3;
wire   [34:0] p_Val2_15_15_fu_2745_p2;
wire   [17:0] tmp_80_fu_2750_p4;
wire   [34:0] tmp_41_16_fu_2760_p3;
wire   [34:0] p_Val2_15_16_fu_2768_p2;
wire   [34:0] tmp_41_17_fu_2810_p3;
wire   [34:0] p_Val2_15_17_fu_2817_p2;
wire   [17:0] tmp_82_fu_2823_p4;
wire   [34:0] tmp_41_18_fu_2833_p3;
wire   [34:0] p_Val2_15_18_fu_2841_p2;
wire   [34:0] tmp_41_19_fu_2877_p3;
wire   [34:0] p_Val2_15_19_fu_2884_p2;
wire   [17:0] tmp_84_fu_2890_p4;
wire   [34:0] tmp_41_20_fu_2900_p3;
wire   [34:0] p_Val2_15_20_fu_2908_p2;
wire   [34:0] tmp_41_21_fu_2944_p3;
wire   [34:0] p_Val2_15_21_fu_2951_p2;
wire   [17:0] tmp_86_fu_2957_p4;
wire   [34:0] tmp_41_22_fu_2967_p3;
wire   [34:0] p_Val2_15_22_fu_2975_p2;
wire   [34:0] tmp_41_23_fu_2991_p3;
wire   [34:0] p_Val2_15_23_fu_2998_p2;
wire   [17:0] tmp_88_fu_3004_p4;
wire   [34:0] tmp_41_24_fu_3014_p3;
wire   [34:0] p_Val2_15_24_fu_3022_p2;
reg    grp_fu_1299_ce;
reg    grp_fu_1300_ce;
reg    grp_fu_1301_ce;
reg    grp_fu_1302_ce;
reg    grp_fu_1303_ce;
reg    grp_fu_1304_ce;
reg    grp_fu_1305_ce;
reg    grp_fu_1306_ce;
reg    grp_fu_1307_ce;
reg    grp_fu_1308_ce;
reg    grp_fu_1309_ce;
reg    grp_fu_1310_ce;
reg    grp_fu_1311_ce;
reg    grp_fu_1312_ce;
reg    grp_fu_1313_ce;
reg    grp_fu_1314_ce;
reg   [13:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_743;
reg    ap_condition_733;
reg    ap_condition_220;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U504(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1299_p0),
    .din1(grp_fu_1299_p1),
    .ce(grp_fu_1299_ce),
    .dout(grp_fu_1299_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U505(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1300_p0),
    .din1(grp_fu_1300_p1),
    .ce(grp_fu_1300_ce),
    .dout(grp_fu_1300_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U506(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_15_V_read18_p_reg_1152),
    .din1(reg_1878),
    .ce(grp_fu_1301_ce),
    .dout(grp_fu_1301_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U507(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1302_p0),
    .din1(grp_fu_1302_p1),
    .ce(grp_fu_1302_ce),
    .dout(grp_fu_1302_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U508(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1303_p0),
    .din1(grp_fu_1303_p1),
    .ce(grp_fu_1303_ce),
    .dout(grp_fu_1303_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U509(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1304_p0),
    .din1(grp_fu_1304_p1),
    .ce(grp_fu_1304_ce),
    .dout(grp_fu_1304_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U510(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_12_V_read15_p_reg_1116),
    .din1(reg_1874),
    .ce(grp_fu_1305_ce),
    .dout(grp_fu_1305_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U511(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_10_V_read13_p_reg_1092),
    .din1(reg_1874),
    .ce(grp_fu_1306_ce),
    .dout(grp_fu_1306_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U512(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1307_p0),
    .din1(grp_fu_1307_p1),
    .ce(grp_fu_1307_ce),
    .dout(grp_fu_1307_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U513(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_14_V_read17_p_reg_1140),
    .din1(reg_1874),
    .ce(grp_fu_1308_ce),
    .dout(grp_fu_1308_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U514(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_13_V_read16_p_reg_1128),
    .din1(reg_1878),
    .ce(grp_fu_1309_ce),
    .dout(grp_fu_1309_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U515(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1310_p0),
    .din1(grp_fu_1310_p1),
    .ce(grp_fu_1310_ce),
    .dout(grp_fu_1310_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U516(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1311_p0),
    .din1(grp_fu_1311_p1),
    .ce(grp_fu_1311_ce),
    .dout(grp_fu_1311_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U517(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1312_p0),
    .din1(grp_fu_1312_p1),
    .ce(grp_fu_1312_ce),
    .dout(grp_fu_1312_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U518(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1313_p0),
    .din1(grp_fu_1313_p1),
    .ce(grp_fu_1313_ce),
    .dout(grp_fu_1313_p2)
);

mlp_mul_18s_18s_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
mlp_mul_18s_18s_3dEe_U519(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_11_V_read14_p_reg_1104),
    .din1(reg_1878),
    .ce(grp_fu_1314_ce),
    .dout(grp_fu_1314_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((tmp_reg_3747 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_0_V_read3_phi_reg_972 <= ap_phi_mux_input_0_V_read3_rew_phi_fu_586_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_0_V_read3_phi_reg_972 <= input_0_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_10_V_read13_p_reg_1092 <= ap_phi_mux_input_10_V_read13_r_phi_fu_736_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_10_V_read13_p_reg_1092 <= input_10_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_11_V_read14_p_reg_1104 <= ap_phi_mux_input_11_V_read14_r_phi_fu_751_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_11_V_read14_p_reg_1104 <= input_11_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_12_V_read15_p_reg_1116 <= ap_phi_mux_input_12_V_read15_r_phi_fu_766_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_12_V_read15_p_reg_1116 <= input_12_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_13_V_read16_p_reg_1128 <= ap_phi_mux_input_13_V_read16_r_phi_fu_781_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_13_V_read16_p_reg_1128 <= input_13_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_14_V_read17_p_reg_1140 <= ap_phi_mux_input_14_V_read17_r_phi_fu_796_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_14_V_read17_p_reg_1140 <= input_14_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_15_V_read18_p_reg_1152 <= ap_phi_mux_input_15_V_read18_r_phi_fu_811_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_15_V_read18_p_reg_1152 <= input_15_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_16_V_read19_p_reg_1164 <= ap_phi_mux_input_16_V_read19_r_phi_fu_826_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_16_V_read19_p_reg_1164 <= input_16_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_17_V_read20_p_reg_1176 <= ap_phi_mux_input_17_V_read20_r_phi_fu_841_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_17_V_read20_p_reg_1176 <= input_17_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_18_V_read21_p_reg_1188 <= ap_phi_mux_input_18_V_read21_r_phi_fu_856_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_18_V_read21_p_reg_1188 <= input_18_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_19_V_read22_p_reg_1200 <= ap_phi_mux_input_19_V_read22_r_phi_fu_871_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_19_V_read22_p_reg_1200 <= input_19_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_1_V_read4_phi_reg_984 <= ap_phi_mux_input_1_V_read4_rew_phi_fu_601_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_1_V_read4_phi_reg_984 <= input_1_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_20_V_read23_p_reg_1212 <= ap_phi_mux_input_20_V_read23_r_phi_fu_886_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_20_V_read23_p_reg_1212 <= input_20_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_21_V_read24_p_reg_1224 <= ap_phi_mux_input_21_V_read24_r_phi_fu_901_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_21_V_read24_p_reg_1224 <= input_21_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_22_V_read25_p_reg_1236 <= ap_phi_mux_input_22_V_read25_r_phi_fu_916_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_22_V_read25_p_reg_1236 <= input_22_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_23_V_read26_p_reg_1248 <= ap_phi_mux_input_23_V_read26_r_phi_fu_931_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_23_V_read26_p_reg_1248 <= input_23_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_24_V_read27_p_reg_1260 <= ap_phi_mux_input_24_V_read27_r_phi_fu_946_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_24_V_read27_p_reg_1260 <= input_24_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_25_V_read28_p_reg_1272 <= ap_phi_mux_input_25_V_read28_r_phi_fu_961_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_25_V_read28_p_reg_1272 <= input_25_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_2_V_read5_phi_reg_996 <= ap_phi_mux_input_2_V_read5_rew_phi_fu_616_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_2_V_read5_phi_reg_996 <= input_2_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_3_V_read6_phi_reg_1008 <= ap_phi_mux_input_3_V_read6_rew_phi_fu_631_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_3_V_read6_phi_reg_1008 <= input_3_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_4_V_read7_phi_reg_1020 <= ap_phi_mux_input_4_V_read7_rew_phi_fu_646_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_4_V_read7_phi_reg_1020 <= input_4_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_5_V_read8_phi_reg_1032 <= ap_phi_mux_input_5_V_read8_rew_phi_fu_661_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_5_V_read8_phi_reg_1032 <= input_5_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_6_V_read9_phi_reg_1044 <= ap_phi_mux_input_6_V_read9_rew_phi_fu_676_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_6_V_read9_phi_reg_1044 <= input_6_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_7_V_read10_ph_reg_1056 <= ap_phi_mux_input_7_V_read10_re_phi_fu_691_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_7_V_read10_ph_reg_1056 <= input_7_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_8_V_read11_ph_reg_1068 <= ap_phi_mux_input_8_V_read11_re_phi_fu_706_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_8_V_read11_ph_reg_1068 <= input_8_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_input_9_V_read12_ph_reg_1080 <= ap_phi_mux_input_9_V_read12_re_phi_fu_721_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_570_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_input_9_V_read12_ph_reg_1080 <= input_9_V_read;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        do_init_reg_565 <= 1'd0;
    end else if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_reg_3747 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        do_init_reg_565 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_3747 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        m1_reg_1284 <= m_fu_3043_p2;
    end else if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_reg_3747 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        m1_reg_1284 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_3747 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_mul_reg_550 <= next_mul_reg_3707;
    end else if ((((tmp_reg_3747 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        phi_mul_reg_550 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        acc_V_s_reg_3806 <= {{p_Val2_15_24_fu_3022_p2[34:17]}};
        tmp_46_reg_3271 <= tmp_46_fu_2014_p2;
        tmp_47_reg_3276 <= tmp_47_fu_2020_p2;
        tmp_64_reg_3281 <= {{grp_fu_1303_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        input_0_V_read3_phi_reg_972 <= ap_phi_reg_pp0_iter0_input_0_V_read3_phi_reg_972;
        input_10_V_read13_p_reg_1092 <= ap_phi_reg_pp0_iter0_input_10_V_read13_p_reg_1092;
        input_11_V_read14_p_reg_1104 <= ap_phi_reg_pp0_iter0_input_11_V_read14_p_reg_1104;
        input_12_V_read15_p_reg_1116 <= ap_phi_reg_pp0_iter0_input_12_V_read15_p_reg_1116;
        input_13_V_read16_p_reg_1128 <= ap_phi_reg_pp0_iter0_input_13_V_read16_p_reg_1128;
        input_14_V_read17_p_reg_1140 <= ap_phi_reg_pp0_iter0_input_14_V_read17_p_reg_1140;
        input_15_V_read18_p_reg_1152 <= ap_phi_reg_pp0_iter0_input_15_V_read18_p_reg_1152;
        input_16_V_read19_p_reg_1164 <= ap_phi_reg_pp0_iter0_input_16_V_read19_p_reg_1164;
        input_17_V_read20_p_reg_1176 <= ap_phi_reg_pp0_iter0_input_17_V_read20_p_reg_1176;
        input_18_V_read21_p_reg_1188 <= ap_phi_reg_pp0_iter0_input_18_V_read21_p_reg_1188;
        input_19_V_read22_p_reg_1200 <= ap_phi_reg_pp0_iter0_input_19_V_read22_p_reg_1200;
        input_1_V_read4_phi_reg_984 <= ap_phi_reg_pp0_iter0_input_1_V_read4_phi_reg_984;
        input_20_V_read23_p_reg_1212 <= ap_phi_reg_pp0_iter0_input_20_V_read23_p_reg_1212;
        input_21_V_read24_p_reg_1224 <= ap_phi_reg_pp0_iter0_input_21_V_read24_p_reg_1224;
        input_22_V_read25_p_reg_1236 <= ap_phi_reg_pp0_iter0_input_22_V_read25_p_reg_1236;
        input_23_V_read26_p_reg_1248 <= ap_phi_reg_pp0_iter0_input_23_V_read26_p_reg_1248;
        input_24_V_read27_p_reg_1260 <= ap_phi_reg_pp0_iter0_input_24_V_read27_p_reg_1260;
        input_25_V_read28_p_reg_1272 <= ap_phi_reg_pp0_iter0_input_25_V_read28_p_reg_1272;
        input_2_V_read5_phi_reg_996 <= ap_phi_reg_pp0_iter0_input_2_V_read5_phi_reg_996;
        input_3_V_read6_phi_reg_1008 <= ap_phi_reg_pp0_iter0_input_3_V_read6_phi_reg_1008;
        input_4_V_read7_phi_reg_1020 <= ap_phi_reg_pp0_iter0_input_4_V_read7_phi_reg_1020;
        input_5_V_read8_phi_reg_1032 <= ap_phi_reg_pp0_iter0_input_5_V_read8_phi_reg_1032;
        input_6_V_read9_phi_reg_1044 <= ap_phi_reg_pp0_iter0_input_6_V_read9_phi_reg_1044;
        input_7_V_read10_ph_reg_1056 <= ap_phi_reg_pp0_iter0_input_7_V_read10_ph_reg_1056;
        input_8_V_read11_ph_reg_1068 <= ap_phi_reg_pp0_iter0_input_8_V_read11_ph_reg_1068;
        input_9_V_read12_ph_reg_1080 <= ap_phi_reg_pp0_iter0_input_9_V_read12_ph_reg_1080;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        input_0_V_read3_rew_reg_582 <= input_0_V_read3_phi_reg_972;
        input_10_V_read13_r_reg_732 <= input_10_V_read13_p_reg_1092;
        input_11_V_read14_r_reg_747 <= input_11_V_read14_p_reg_1104;
        input_12_V_read15_r_reg_762 <= input_12_V_read15_p_reg_1116;
        input_13_V_read16_r_reg_777 <= input_13_V_read16_p_reg_1128;
        input_14_V_read17_r_reg_792 <= input_14_V_read17_p_reg_1140;
        input_15_V_read18_r_reg_807 <= input_15_V_read18_p_reg_1152;
        input_16_V_read19_r_reg_822 <= input_16_V_read19_p_reg_1164;
        input_17_V_read20_r_reg_837 <= input_17_V_read20_p_reg_1176;
        input_18_V_read21_r_reg_852 <= input_18_V_read21_p_reg_1188;
        input_19_V_read22_r_reg_867 <= input_19_V_read22_p_reg_1200;
        input_1_V_read4_rew_reg_597 <= input_1_V_read4_phi_reg_984;
        input_20_V_read23_r_reg_882 <= input_20_V_read23_p_reg_1212;
        input_21_V_read24_r_reg_897 <= input_21_V_read24_p_reg_1224;
        input_22_V_read25_r_reg_912 <= input_22_V_read25_p_reg_1236;
        input_23_V_read26_r_reg_927 <= input_23_V_read26_p_reg_1248;
        input_24_V_read27_r_reg_942 <= input_24_V_read27_p_reg_1260;
        input_25_V_read28_r_reg_957 <= input_25_V_read28_p_reg_1272;
        input_2_V_read5_rew_reg_612 <= input_2_V_read5_phi_reg_996;
        input_3_V_read6_rew_reg_627 <= input_3_V_read6_phi_reg_1008;
        input_4_V_read7_rew_reg_642 <= input_4_V_read7_phi_reg_1020;
        input_5_V_read8_rew_reg_657 <= input_5_V_read8_phi_reg_1032;
        input_6_V_read9_rew_reg_672 <= input_6_V_read9_phi_reg_1044;
        input_7_V_read10_re_reg_687 <= input_7_V_read10_ph_reg_1056;
        input_8_V_read11_re_reg_702 <= input_8_V_read11_ph_reg_1068;
        input_9_V_read12_re_reg_717 <= input_9_V_read12_ph_reg_1080;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        next_mul_reg_3707 <= next_mul_fu_2724_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        p_Val2_14_10_reg_3516 <= grp_fu_1314_p2;
        p_Val2_14_s_reg_3506 <= grp_fu_1306_p2;
        tmp_56_reg_3496 <= tmp_56_fu_2388_p2;
        tmp_57_reg_3501 <= tmp_57_fu_2394_p2;
        tmp_73_reg_3511 <= {{p_Val2_15_9_fu_2431_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        p_Val2_14_11_reg_3561 <= grp_fu_1305_p2;
        p_Val2_14_12_reg_3571 <= grp_fu_1309_p2;
        tmp_58_reg_3551 <= tmp_58_fu_2475_p2;
        tmp_59_reg_3556 <= tmp_59_fu_2481_p2;
        tmp_75_reg_3566 <= {{p_Val2_15_10_fu_2517_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        p_Val2_14_13_reg_3622 <= grp_fu_1308_p2;
        p_Val2_14_14_reg_3632 <= grp_fu_1301_p2;
        phi_mul_cast2_reg_3596[7 : 0] <= phi_mul_cast2_fu_2552_p1[7 : 0];
        tmp_60_reg_3612 <= tmp_60_fu_2564_p2;
        tmp_61_reg_3617 <= tmp_61_fu_2570_p2;
        tmp_77_reg_3627 <= {{p_Val2_15_12_fu_2606_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        p_Val2_14_15_reg_3677 <= grp_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1874 <= matrix_V_q0;
        reg_1878 <= matrix_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1882 <= grp_fu_1310_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_1886 <= grp_fu_1313_p2;
        reg_1890 <= grp_fu_1311_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1894 <= grp_fu_1304_p2;
        reg_1898 <= grp_fu_1302_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_1902 <= grp_fu_1312_p2;
        reg_1906 <= grp_fu_1299_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1910 <= grp_fu_1300_p2;
        reg_1914 <= grp_fu_1307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_40_reg_3061 <= tmp_40_fu_1934_p2;
        tmp_41_reg_3066 <= tmp_41_fu_1940_p2;
        tmp_83_reg_3751 <= {{p_Val2_15_18_fu_2841_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_42_reg_3211 <= tmp_42_fu_1954_p2;
        tmp_43_reg_3216 <= tmp_43_fu_1960_p2;
        tmp_85_reg_3776 <= {{p_Val2_15_20_fu_2908_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_44_reg_3231 <= tmp_44_fu_1974_p2;
        tmp_45_reg_3236 <= tmp_45_fu_1980_p2;
        tmp_87_reg_3801 <= {{p_Val2_15_22_fu_2975_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_48_reg_3316 <= tmp_48_fu_2064_p2;
        tmp_49_reg_3321 <= tmp_49_fu_2070_p2;
        tmp_65_reg_3326 <= {{p_Val2_15_1_fu_2083_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_50_reg_3361 <= tmp_50_fu_2127_p2;
        tmp_51_reg_3366 <= tmp_51_fu_2133_p2;
        tmp_67_reg_3371 <= {{p_Val2_15_3_fu_2170_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_52_reg_3406 <= tmp_52_fu_2214_p2;
        tmp_53_reg_3411 <= tmp_53_fu_2220_p2;
        tmp_69_reg_3416 <= {{p_Val2_15_5_fu_2257_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_54_reg_3451 <= tmp_54_fu_2301_p2;
        tmp_55_reg_3456 <= tmp_55_fu_2307_p2;
        tmp_71_reg_3461 <= {{p_Val2_15_7_fu_2344_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_62_reg_3667 <= tmp_62_fu_2649_p2;
        tmp_63_reg_3672 <= tmp_63_fu_2654_p2;
        tmp_79_reg_3682 <= {{p_Val2_15_14_fu_2689_p2[34:17]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_81_reg_3722 <= {{p_Val2_15_16_fu_2768_p2[34:17]}};
        tmp_reg_3747 <= tmp_fu_2804_p2;
    end
end

always @ (*) begin
    if (((tmp_reg_3747 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_743)) begin
        if ((tmp_reg_3747 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_570_p6 = 1'd1;
        end else if ((tmp_reg_3747 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_570_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_570_p6 = do_init_reg_565;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_570_p6 = do_init_reg_565;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_0_V_read3_rew_phi_fu_586_p6 = input_0_V_read3_phi_reg_972;
    end else begin
        ap_phi_mux_input_0_V_read3_rew_phi_fu_586_p6 = input_0_V_read3_rew_reg_582;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_10_V_read13_r_phi_fu_736_p6 = input_10_V_read13_p_reg_1092;
    end else begin
        ap_phi_mux_input_10_V_read13_r_phi_fu_736_p6 = input_10_V_read13_r_reg_732;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_11_V_read14_r_phi_fu_751_p6 = input_11_V_read14_p_reg_1104;
    end else begin
        ap_phi_mux_input_11_V_read14_r_phi_fu_751_p6 = input_11_V_read14_r_reg_747;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_12_V_read15_r_phi_fu_766_p6 = input_12_V_read15_p_reg_1116;
    end else begin
        ap_phi_mux_input_12_V_read15_r_phi_fu_766_p6 = input_12_V_read15_r_reg_762;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_13_V_read16_r_phi_fu_781_p6 = input_13_V_read16_p_reg_1128;
    end else begin
        ap_phi_mux_input_13_V_read16_r_phi_fu_781_p6 = input_13_V_read16_r_reg_777;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_14_V_read17_r_phi_fu_796_p6 = input_14_V_read17_p_reg_1140;
    end else begin
        ap_phi_mux_input_14_V_read17_r_phi_fu_796_p6 = input_14_V_read17_r_reg_792;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_15_V_read18_r_phi_fu_811_p6 = input_15_V_read18_p_reg_1152;
    end else begin
        ap_phi_mux_input_15_V_read18_r_phi_fu_811_p6 = input_15_V_read18_r_reg_807;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_16_V_read19_r_phi_fu_826_p6 = input_16_V_read19_p_reg_1164;
    end else begin
        ap_phi_mux_input_16_V_read19_r_phi_fu_826_p6 = input_16_V_read19_r_reg_822;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_17_V_read20_r_phi_fu_841_p6 = input_17_V_read20_p_reg_1176;
    end else begin
        ap_phi_mux_input_17_V_read20_r_phi_fu_841_p6 = input_17_V_read20_r_reg_837;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_18_V_read21_r_phi_fu_856_p6 = input_18_V_read21_p_reg_1188;
    end else begin
        ap_phi_mux_input_18_V_read21_r_phi_fu_856_p6 = input_18_V_read21_r_reg_852;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_19_V_read22_r_phi_fu_871_p6 = input_19_V_read22_p_reg_1200;
    end else begin
        ap_phi_mux_input_19_V_read22_r_phi_fu_871_p6 = input_19_V_read22_r_reg_867;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_1_V_read4_rew_phi_fu_601_p6 = input_1_V_read4_phi_reg_984;
    end else begin
        ap_phi_mux_input_1_V_read4_rew_phi_fu_601_p6 = input_1_V_read4_rew_reg_597;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_20_V_read23_r_phi_fu_886_p6 = input_20_V_read23_p_reg_1212;
    end else begin
        ap_phi_mux_input_20_V_read23_r_phi_fu_886_p6 = input_20_V_read23_r_reg_882;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_21_V_read24_r_phi_fu_901_p6 = input_21_V_read24_p_reg_1224;
    end else begin
        ap_phi_mux_input_21_V_read24_r_phi_fu_901_p6 = input_21_V_read24_r_reg_897;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_22_V_read25_r_phi_fu_916_p6 = input_22_V_read25_p_reg_1236;
    end else begin
        ap_phi_mux_input_22_V_read25_r_phi_fu_916_p6 = input_22_V_read25_r_reg_912;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_23_V_read26_r_phi_fu_931_p6 = input_23_V_read26_p_reg_1248;
    end else begin
        ap_phi_mux_input_23_V_read26_r_phi_fu_931_p6 = input_23_V_read26_r_reg_927;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_24_V_read27_r_phi_fu_946_p6 = input_24_V_read27_p_reg_1260;
    end else begin
        ap_phi_mux_input_24_V_read27_r_phi_fu_946_p6 = input_24_V_read27_r_reg_942;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_25_V_read28_r_phi_fu_961_p6 = input_25_V_read28_p_reg_1272;
    end else begin
        ap_phi_mux_input_25_V_read28_r_phi_fu_961_p6 = input_25_V_read28_r_reg_957;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_2_V_read5_rew_phi_fu_616_p6 = input_2_V_read5_phi_reg_996;
    end else begin
        ap_phi_mux_input_2_V_read5_rew_phi_fu_616_p6 = input_2_V_read5_rew_reg_612;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_3_V_read6_rew_phi_fu_631_p6 = input_3_V_read6_phi_reg_1008;
    end else begin
        ap_phi_mux_input_3_V_read6_rew_phi_fu_631_p6 = input_3_V_read6_rew_reg_627;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_4_V_read7_rew_phi_fu_646_p6 = input_4_V_read7_phi_reg_1020;
    end else begin
        ap_phi_mux_input_4_V_read7_rew_phi_fu_646_p6 = input_4_V_read7_rew_reg_642;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_5_V_read8_rew_phi_fu_661_p6 = input_5_V_read8_phi_reg_1032;
    end else begin
        ap_phi_mux_input_5_V_read8_rew_phi_fu_661_p6 = input_5_V_read8_rew_reg_657;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_6_V_read9_rew_phi_fu_676_p6 = input_6_V_read9_phi_reg_1044;
    end else begin
        ap_phi_mux_input_6_V_read9_rew_phi_fu_676_p6 = input_6_V_read9_rew_reg_672;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_7_V_read10_re_phi_fu_691_p6 = input_7_V_read10_ph_reg_1056;
    end else begin
        ap_phi_mux_input_7_V_read10_re_phi_fu_691_p6 = input_7_V_read10_re_reg_687;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_8_V_read11_re_phi_fu_706_p6 = input_8_V_read11_ph_reg_1068;
    end else begin
        ap_phi_mux_input_8_V_read11_re_phi_fu_706_p6 = input_8_V_read11_re_reg_702;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (tmp_reg_3747 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_input_9_V_read12_re_phi_fu_721_p6 = input_9_V_read12_ph_reg_1080;
    end else begin
        ap_phi_mux_input_9_V_read12_re_phi_fu_721_p6 = input_9_V_read12_re_reg_717;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_733)) begin
        if ((tmp_reg_3747 == 1'd1)) begin
            ap_phi_mux_phi_mul_phi_fu_554_p6 = 8'd0;
        end else if ((tmp_reg_3747 == 1'd0)) begin
            ap_phi_mux_phi_mul_phi_fu_554_p6 = next_mul_reg_3707;
        end else begin
            ap_phi_mux_phi_mul_phi_fu_554_p6 = phi_mul_reg_550;
        end
    end else begin
        ap_phi_mux_phi_mul_phi_fu_554_p6 = phi_mul_reg_550;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (tmp_fu_2804_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1299_ce = 1'b1;
    end else begin
        grp_fu_1299_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1299_p0 = OP1_V_23_fu_2867_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1299_p0 = OP1_V_7_fu_2196_p1;
    end else begin
        grp_fu_1299_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1299_p1 = OP2_V_22_fu_2872_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1299_p1 = OP2_V_7_fu_2201_p1;
    end else begin
        grp_fu_1299_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1300_ce = 1'b1;
    end else begin
        grp_fu_1300_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1300_p0 = OP1_V_s_fu_2924_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1300_p0 = OP1_V_8_fu_2273_p1;
    end else begin
        grp_fu_1300_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1300_p1 = OP2_V_23_fu_2929_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1300_p1 = OP2_V_8_fu_2278_p1;
    end else begin
        grp_fu_1300_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1301_ce = 1'b1;
    end else begin
        grp_fu_1301_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1302_ce = 1'b1;
    end else begin
        grp_fu_1302_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1302_p0 = OP1_V_21_fu_2794_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1302_p0 = OP1_V_5_fu_2109_p1;
        end else begin
            grp_fu_1302_p0 = 'bx;
        end
    end else begin
        grp_fu_1302_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1302_p1 = OP2_V_20_fu_2799_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1302_p1 = OP2_V_5_fu_2114_p1;
        end else begin
            grp_fu_1302_p1 = 'bx;
        end
    end else begin
        grp_fu_1302_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1303_ce = 1'b1;
    end else begin
        grp_fu_1303_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1303_p0 = OP1_V_16_fu_2621_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1303_p0 = OP1_V_cast_fu_1986_p1;
        end else begin
            grp_fu_1303_p0 = 'bx;
        end
    end else begin
        grp_fu_1303_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1303_p1 = OP2_V_15_fu_2626_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1303_p1 = OP2_V_cast_fu_1991_p1;
        end else begin
            grp_fu_1303_p1 = 'bx;
        end
    end else begin
        grp_fu_1303_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1304_ce = 1'b1;
    end else begin
        grp_fu_1304_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1304_p0 = OP1_V_20_fu_2784_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1304_p0 = OP1_V_4_fu_2099_p1;
        end else begin
            grp_fu_1304_p0 = 'bx;
        end
    end else begin
        grp_fu_1304_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1304_p1 = OP2_V_19_fu_2789_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1304_p1 = OP2_V_4_fu_2104_p1;
        end else begin
            grp_fu_1304_p1 = 'bx;
        end
    end else begin
        grp_fu_1304_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1305_ce = 1'b1;
    end else begin
        grp_fu_1305_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1306_ce = 1'b1;
    end else begin
        grp_fu_1306_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1307_ce = 1'b1;
    end else begin
        grp_fu_1307_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1307_p0 = OP1_V_24_fu_2934_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1307_p0 = OP1_V_9_fu_2283_p1;
    end else begin
        grp_fu_1307_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1307_p1 = OP2_V_24_fu_2939_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1307_p1 = OP2_V_9_fu_2288_p1;
    end else begin
        grp_fu_1307_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1308_ce = 1'b1;
    end else begin
        grp_fu_1308_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1309_ce = 1'b1;
    end else begin
        grp_fu_1309_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1310_ce = 1'b1;
    end else begin
        grp_fu_1310_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1310_p0 = OP1_V_17_fu_2631_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1310_p0 = OP1_V_1_fu_1996_p1;
        end else begin
            grp_fu_1310_p0 = 'bx;
        end
    end else begin
        grp_fu_1310_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1310_p1 = OP2_V_16_fu_2636_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1310_p1 = OP2_V_1_fu_2001_p1;
        end else begin
            grp_fu_1310_p1 = 'bx;
        end
    end else begin
        grp_fu_1310_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1311_ce = 1'b1;
    end else begin
        grp_fu_1311_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1311_p0 = OP1_V_19_fu_2714_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1311_p0 = OP1_V_3_fu_2046_p1;
        end else begin
            grp_fu_1311_p0 = 'bx;
        end
    end else begin
        grp_fu_1311_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1311_p1 = OP2_V_18_fu_2719_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1311_p1 = OP2_V_3_fu_2051_p1;
        end else begin
            grp_fu_1311_p1 = 'bx;
        end
    end else begin
        grp_fu_1311_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_1312_ce = 1'b1;
    end else begin
        grp_fu_1312_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1312_p0 = OP1_V_22_fu_2857_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1312_p0 = OP1_V_6_fu_2186_p1;
    end else begin
        grp_fu_1312_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1312_p1 = OP2_V_21_fu_2862_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1312_p1 = OP2_V_6_fu_2191_p1;
    end else begin
        grp_fu_1312_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1313_ce = 1'b1;
    end else begin
        grp_fu_1313_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1313_p0 = OP1_V_18_fu_2704_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1313_p0 = OP1_V_2_fu_2036_p1;
        end else begin
            grp_fu_1313_p0 = 'bx;
        end
    end else begin
        grp_fu_1313_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1313_p1 = OP2_V_17_fu_2709_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1313_p1 = OP2_V_2_fu_2041_p1;
        end else begin
            grp_fu_1313_p1 = 'bx;
        end
    end else begin
        grp_fu_1313_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1314_ce = 1'b1;
    end else begin
        grp_fu_1314_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            matrix_V_address0 = tmp_64_cast_fu_2730_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            matrix_V_address0 = tmp_62_cast_fu_2641_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            matrix_V_address0 = tmp_60_cast_fu_2556_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            matrix_V_address0 = tmp_58_cast_fu_2467_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            matrix_V_address0 = tmp_56_cast_fu_2380_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matrix_V_address0 = tmp_54_cast_fu_2293_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matrix_V_address0 = tmp_52_cast_fu_2206_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matrix_V_address0 = tmp_50_cast_fu_2119_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matrix_V_address0 = tmp_48_cast_fu_2056_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matrix_V_address0 = tmp_46_cast_fu_2006_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matrix_V_address0 = tmp_44_cast_fu_1966_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matrix_V_address0 = tmp_42_cast_fu_1946_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matrix_V_address0 = phi_mul_cast_fu_1918_p1;
        end else begin
            matrix_V_address0 = 'bx;
        end
    end else begin
        matrix_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            matrix_V_address1 = tmp_65_cast_fu_2734_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            matrix_V_address1 = tmp_63_cast_fu_2645_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            matrix_V_address1 = tmp_61_cast_fu_2560_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            matrix_V_address1 = tmp_59_cast_fu_2471_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            matrix_V_address1 = tmp_57_cast_fu_2384_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matrix_V_address1 = tmp_55_cast_fu_2297_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matrix_V_address1 = tmp_53_cast_fu_2210_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matrix_V_address1 = tmp_51_cast_fu_2123_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matrix_V_address1 = tmp_49_cast_fu_2060_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matrix_V_address1 = tmp_47_cast_fu_2010_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matrix_V_address1 = tmp_45_cast_fu_1970_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matrix_V_address1 = tmp_43_cast_fu_1950_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matrix_V_address1 = tmp_41_cast_fu_1929_p1;
        end else begin
            matrix_V_address1 = 'bx;
        end
    end else begin
        matrix_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        matrix_V_ce0 = 1'b1;
    end else begin
        matrix_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        matrix_V_ce1 = 1'b1;
    end else begin
        matrix_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        result_V_ce0 = 1'b1;
    end else begin
        result_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        result_V_we0 = 1'b1;
    end else begin
        result_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_16_fu_2621_p1 = input_16_V_read19_p_reg_1164;

assign OP1_V_17_fu_2631_p1 = input_17_V_read20_p_reg_1176;

assign OP1_V_18_fu_2704_p1 = input_18_V_read21_p_reg_1188;

assign OP1_V_19_fu_2714_p1 = input_19_V_read22_p_reg_1200;

assign OP1_V_1_fu_1996_p1 = ap_phi_reg_pp0_iter0_input_1_V_read4_phi_reg_984;

assign OP1_V_20_fu_2784_p1 = input_20_V_read23_p_reg_1212;

assign OP1_V_21_fu_2794_p1 = input_21_V_read24_p_reg_1224;

assign OP1_V_22_fu_2857_p1 = input_22_V_read25_p_reg_1236;

assign OP1_V_23_fu_2867_p1 = input_23_V_read26_p_reg_1248;

assign OP1_V_24_fu_2934_p1 = input_25_V_read28_p_reg_1272;

assign OP1_V_2_fu_2036_p1 = input_2_V_read5_phi_reg_996;

assign OP1_V_3_fu_2046_p1 = input_3_V_read6_phi_reg_1008;

assign OP1_V_4_fu_2099_p1 = input_4_V_read7_phi_reg_1020;

assign OP1_V_5_fu_2109_p1 = input_5_V_read8_phi_reg_1032;

assign OP1_V_6_fu_2186_p1 = input_6_V_read9_phi_reg_1044;

assign OP1_V_7_fu_2196_p1 = input_7_V_read10_ph_reg_1056;

assign OP1_V_8_fu_2273_p1 = input_8_V_read11_ph_reg_1068;

assign OP1_V_9_fu_2283_p1 = input_9_V_read12_ph_reg_1080;

assign OP1_V_cast_fu_1986_p1 = ap_phi_reg_pp0_iter0_input_0_V_read3_phi_reg_972;

assign OP1_V_s_fu_2924_p1 = input_24_V_read27_p_reg_1260;

assign OP2_V_15_fu_2626_p1 = reg_1874;

assign OP2_V_16_fu_2636_p1 = reg_1878;

assign OP2_V_17_fu_2709_p1 = reg_1874;

assign OP2_V_18_fu_2719_p1 = reg_1878;

assign OP2_V_19_fu_2789_p1 = reg_1874;

assign OP2_V_1_fu_2001_p1 = reg_1878;

assign OP2_V_20_fu_2799_p1 = reg_1878;

assign OP2_V_21_fu_2862_p1 = reg_1874;

assign OP2_V_22_fu_2872_p1 = reg_1878;

assign OP2_V_23_fu_2929_p1 = reg_1874;

assign OP2_V_24_fu_2939_p1 = reg_1878;

assign OP2_V_2_fu_2041_p1 = reg_1874;

assign OP2_V_3_fu_2051_p1 = reg_1878;

assign OP2_V_4_fu_2104_p1 = reg_1874;

assign OP2_V_5_fu_2114_p1 = reg_1878;

assign OP2_V_6_fu_2191_p1 = reg_1874;

assign OP2_V_7_fu_2201_p1 = reg_1878;

assign OP2_V_8_fu_2278_p1 = reg_1874;

assign OP2_V_9_fu_2288_p1 = reg_1878;

assign OP2_V_cast_fu_1991_p1 = reg_1874;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (ap_done_reg == 1'b1);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_220 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_733 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_743 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign m_fu_3043_p2 = (m1_reg_1284 + 4'd1);

assign next_mul_fu_2724_p2 = (phi_mul_reg_550 + 8'd26);

assign p_Val2_15_10_fu_2517_p2 = (p_Val2_14_10_reg_3516 + tmp_41_10_fu_2509_p3);

assign p_Val2_15_11_fu_2583_p2 = (p_Val2_14_11_reg_3561 + tmp_41_11_fu_2576_p3);

assign p_Val2_15_12_fu_2606_p2 = (p_Val2_14_12_reg_3571 + tmp_41_12_fu_2598_p3);

assign p_Val2_15_13_fu_2666_p2 = (p_Val2_14_13_reg_3622 + tmp_41_13_fu_2659_p3);

assign p_Val2_15_14_fu_2689_p2 = (p_Val2_14_14_reg_3632 + tmp_41_14_fu_2681_p3);

assign p_Val2_15_15_fu_2745_p2 = (p_Val2_14_15_reg_3677 + tmp_41_15_fu_2738_p3);

assign p_Val2_15_16_fu_2768_p2 = (reg_1882 + tmp_41_16_fu_2760_p3);

assign p_Val2_15_17_fu_2817_p2 = (reg_1886 + tmp_41_17_fu_2810_p3);

assign p_Val2_15_18_fu_2841_p2 = (reg_1890 + tmp_41_18_fu_2833_p3);

assign p_Val2_15_19_fu_2884_p2 = (reg_1894 + tmp_41_19_fu_2877_p3);

assign p_Val2_15_1_fu_2083_p2 = (reg_1882 + tmp_41_1_fu_2076_p3);

assign p_Val2_15_20_fu_2908_p2 = (reg_1898 + tmp_41_20_fu_2900_p3);

assign p_Val2_15_21_fu_2951_p2 = (reg_1902 + tmp_41_21_fu_2944_p3);

assign p_Val2_15_22_fu_2975_p2 = (reg_1906 + tmp_41_22_fu_2967_p3);

assign p_Val2_15_23_fu_2998_p2 = (reg_1910 + tmp_41_23_fu_2991_p3);

assign p_Val2_15_24_fu_3022_p2 = (reg_1914 + tmp_41_24_fu_3014_p3);

assign p_Val2_15_2_fu_2146_p2 = (reg_1886 + tmp_41_2_fu_2139_p3);

assign p_Val2_15_3_fu_2170_p2 = (reg_1890 + tmp_41_3_fu_2162_p3);

assign p_Val2_15_4_fu_2233_p2 = (reg_1894 + tmp_41_4_fu_2226_p3);

assign p_Val2_15_5_fu_2257_p2 = (reg_1898 + tmp_41_5_fu_2249_p3);

assign p_Val2_15_6_fu_2320_p2 = (reg_1902 + tmp_41_6_fu_2313_p3);

assign p_Val2_15_7_fu_2344_p2 = (reg_1906 + tmp_41_7_fu_2336_p3);

assign p_Val2_15_8_fu_2407_p2 = (reg_1910 + tmp_41_8_fu_2400_p3);

assign p_Val2_15_9_fu_2431_p2 = (reg_1914 + tmp_41_9_fu_2423_p3);

assign p_Val2_15_s_fu_2494_p2 = (p_Val2_14_s_reg_3506 + tmp_41_s_fu_2487_p3);

assign phi_mul_cast2_fu_2552_p1 = phi_mul_reg_550;

assign phi_mul_cast_fu_1918_p1 = ap_phi_mux_phi_mul_phi_fu_554_p6;

assign result_V_address0 = tmp_s_fu_3038_p1;

assign result_V_d0 = acc_V_s_reg_3806;

assign tmp_39_fu_1923_p2 = (ap_phi_mux_phi_mul_phi_fu_554_p6 | 8'd1);

assign tmp_40_fu_1934_p2 = (ap_phi_mux_phi_mul_phi_fu_554_p6 + 8'd2);

assign tmp_41_10_fu_2509_p3 = {{tmp_74_fu_2499_p4}, {17'd0}};

assign tmp_41_11_fu_2576_p3 = {{tmp_75_reg_3566}, {17'd0}};

assign tmp_41_12_fu_2598_p3 = {{tmp_76_fu_2588_p4}, {17'd0}};

assign tmp_41_13_fu_2659_p3 = {{tmp_77_reg_3627}, {17'd0}};

assign tmp_41_14_fu_2681_p3 = {{tmp_78_fu_2671_p4}, {17'd0}};

assign tmp_41_15_fu_2738_p3 = {{tmp_79_reg_3682}, {17'd0}};

assign tmp_41_16_fu_2760_p3 = {{tmp_80_fu_2750_p4}, {17'd0}};

assign tmp_41_17_fu_2810_p3 = {{tmp_81_reg_3722}, {17'd0}};

assign tmp_41_18_fu_2833_p3 = {{tmp_82_fu_2823_p4}, {17'd0}};

assign tmp_41_19_fu_2877_p3 = {{tmp_83_reg_3751}, {17'd0}};

assign tmp_41_1_fu_2076_p3 = {{tmp_64_reg_3281}, {17'd0}};

assign tmp_41_20_fu_2900_p3 = {{tmp_84_fu_2890_p4}, {17'd0}};

assign tmp_41_21_fu_2944_p3 = {{tmp_85_reg_3776}, {17'd0}};

assign tmp_41_22_fu_2967_p3 = {{tmp_86_fu_2957_p4}, {17'd0}};

assign tmp_41_23_fu_2991_p3 = {{tmp_87_reg_3801}, {17'd0}};

assign tmp_41_24_fu_3014_p3 = {{tmp_88_fu_3004_p4}, {17'd0}};

assign tmp_41_2_fu_2139_p3 = {{tmp_65_reg_3326}, {17'd0}};

assign tmp_41_3_fu_2162_p3 = {{tmp_66_fu_2152_p4}, {17'd0}};

assign tmp_41_4_fu_2226_p3 = {{tmp_67_reg_3371}, {17'd0}};

assign tmp_41_5_fu_2249_p3 = {{tmp_68_fu_2239_p4}, {17'd0}};

assign tmp_41_6_fu_2313_p3 = {{tmp_69_reg_3416}, {17'd0}};

assign tmp_41_7_fu_2336_p3 = {{tmp_70_fu_2326_p4}, {17'd0}};

assign tmp_41_8_fu_2400_p3 = {{tmp_71_reg_3461}, {17'd0}};

assign tmp_41_9_fu_2423_p3 = {{tmp_72_fu_2413_p4}, {17'd0}};

assign tmp_41_cast_fu_1929_p1 = tmp_39_fu_1923_p2;

assign tmp_41_fu_1940_p2 = (ap_phi_mux_phi_mul_phi_fu_554_p6 + 8'd3);

assign tmp_41_s_fu_2487_p3 = {{tmp_73_reg_3511}, {17'd0}};

assign tmp_42_cast_fu_1946_p1 = tmp_40_reg_3061;

assign tmp_42_fu_1954_p2 = (phi_mul_reg_550 + 8'd4);

assign tmp_43_cast_fu_1950_p1 = tmp_41_reg_3066;

assign tmp_43_fu_1960_p2 = (phi_mul_reg_550 + 8'd5);

assign tmp_44_cast_fu_1966_p1 = tmp_42_reg_3211;

assign tmp_44_fu_1974_p2 = (phi_mul_reg_550 + 8'd6);

assign tmp_45_cast_fu_1970_p1 = tmp_43_reg_3216;

assign tmp_45_fu_1980_p2 = (phi_mul_reg_550 + 8'd7);

assign tmp_46_cast_fu_2006_p1 = tmp_44_reg_3231;

assign tmp_46_fu_2014_p2 = (phi_mul_reg_550 + 8'd8);

assign tmp_47_cast_fu_2010_p1 = tmp_45_reg_3236;

assign tmp_47_fu_2020_p2 = (phi_mul_reg_550 + 8'd9);

assign tmp_48_cast_fu_2056_p1 = tmp_46_reg_3271;

assign tmp_48_fu_2064_p2 = (phi_mul_reg_550 + 8'd10);

assign tmp_49_cast_fu_2060_p1 = tmp_47_reg_3276;

assign tmp_49_fu_2070_p2 = (phi_mul_reg_550 + 8'd11);

assign tmp_50_cast_fu_2119_p1 = tmp_48_reg_3316;

assign tmp_50_fu_2127_p2 = (phi_mul_reg_550 + 8'd12);

assign tmp_51_cast_fu_2123_p1 = tmp_49_reg_3321;

assign tmp_51_fu_2133_p2 = (phi_mul_reg_550 + 8'd13);

assign tmp_52_cast_fu_2206_p1 = tmp_50_reg_3361;

assign tmp_52_fu_2214_p2 = (phi_mul_reg_550 + 8'd14);

assign tmp_53_cast_fu_2210_p1 = tmp_51_reg_3366;

assign tmp_53_fu_2220_p2 = (phi_mul_reg_550 + 8'd15);

assign tmp_54_cast_fu_2293_p1 = tmp_52_reg_3406;

assign tmp_54_fu_2301_p2 = (phi_mul_reg_550 + 8'd16);

assign tmp_55_cast_fu_2297_p1 = tmp_53_reg_3411;

assign tmp_55_fu_2307_p2 = (phi_mul_reg_550 + 8'd17);

assign tmp_56_cast_fu_2380_p1 = tmp_54_reg_3451;

assign tmp_56_fu_2388_p2 = (phi_mul_reg_550 + 8'd18);

assign tmp_57_cast_fu_2384_p1 = tmp_55_reg_3456;

assign tmp_57_fu_2394_p2 = (phi_mul_reg_550 + 8'd19);

assign tmp_58_cast_fu_2467_p1 = tmp_56_reg_3496;

assign tmp_58_fu_2475_p2 = (phi_mul_reg_550 + 8'd20);

assign tmp_59_cast_fu_2471_p1 = tmp_57_reg_3501;

assign tmp_59_fu_2481_p2 = (phi_mul_reg_550 + 8'd21);

assign tmp_60_cast_fu_2556_p1 = tmp_58_reg_3551;

assign tmp_60_fu_2564_p2 = (phi_mul_cast2_fu_2552_p1 + 9'd22);

assign tmp_61_cast_fu_2560_p1 = tmp_59_reg_3556;

assign tmp_61_fu_2570_p2 = (phi_mul_cast2_fu_2552_p1 + 9'd23);

assign tmp_62_cast_fu_2641_p1 = tmp_60_reg_3612;

assign tmp_62_fu_2649_p2 = (phi_mul_cast2_reg_3596 + 9'd24);

assign tmp_63_cast_fu_2645_p1 = tmp_61_reg_3617;

assign tmp_63_fu_2654_p2 = (phi_mul_cast2_reg_3596 + 9'd25);

assign tmp_64_cast_fu_2730_p1 = tmp_62_reg_3667;

assign tmp_65_cast_fu_2734_p1 = tmp_63_reg_3672;

assign tmp_66_fu_2152_p4 = {{p_Val2_15_2_fu_2146_p2[34:17]}};

assign tmp_68_fu_2239_p4 = {{p_Val2_15_4_fu_2233_p2[34:17]}};

assign tmp_70_fu_2326_p4 = {{p_Val2_15_6_fu_2320_p2[34:17]}};

assign tmp_72_fu_2413_p4 = {{p_Val2_15_8_fu_2407_p2[34:17]}};

assign tmp_74_fu_2499_p4 = {{p_Val2_15_s_fu_2494_p2[34:17]}};

assign tmp_76_fu_2588_p4 = {{p_Val2_15_11_fu_2583_p2[34:17]}};

assign tmp_78_fu_2671_p4 = {{p_Val2_15_13_fu_2666_p2[34:17]}};

assign tmp_80_fu_2750_p4 = {{p_Val2_15_15_fu_2745_p2[34:17]}};

assign tmp_82_fu_2823_p4 = {{p_Val2_15_17_fu_2817_p2[34:17]}};

assign tmp_84_fu_2890_p4 = {{p_Val2_15_19_fu_2884_p2[34:17]}};

assign tmp_86_fu_2957_p4 = {{p_Val2_15_21_fu_2951_p2[34:17]}};

assign tmp_88_fu_3004_p4 = {{p_Val2_15_23_fu_2998_p2[34:17]}};

assign tmp_fu_2804_p2 = ((m1_reg_1284 == 4'd9) ? 1'b1 : 1'b0);

assign tmp_s_fu_3038_p1 = m1_reg_1284;

always @ (posedge ap_clk) begin
    phi_mul_cast2_reg_3596[8] <= 1'b0;
end

endmodule //mvprod_layer_2
