Running: xsim.dir/systolic_array_kernel/xsimk.exe -simmode gui -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=systolic_array_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -wdb systolic_array_kernel.wdb -simrunnum 0 -socket 60872
Design successfully loaded
Design Loading Memory Usage: 20940 KB (Peak: 20940 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 95100 KB (Peak: 95100 KB)
Simulation CPU Usage: 155 ms
