

================================================================
== Vitis HLS Report for 'matmul_Pipeline_nopart1_nopart2'
================================================================
* Date:           Thu Jun 30 11:58:11 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.769 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2053|     2053|  20.530 us|  20.530 us|  2053|  2053|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nopart1_nopart2  |     2051|     2051|        12|          8|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|   16|       -|       -|    -|
|Expression       |        -|    -|       0|     549|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     349|    -|
|Register         |        -|    -|     319|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   16|     319|     898|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U7   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U8   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U9   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U10  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U11  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U12  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U13  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U14  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U15  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U16  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U17  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U18  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U19  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U20  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U21  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U22  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln68_1_fu_483_p2     |         +|   0|  0|   9|           9|           1|
    |add_ln68_fu_495_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln72_fu_584_p2       |         +|   0|  0|   7|           5|           1|
    |ap_ext_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n        |       and|   0|  0|   2|           2|           2|
    |cmp59_fu_527_p2          |      icmp|   0|  0|   2|           5|           1|
    |cmp72_fu_578_p2          |      icmp|   0|  0|   2|           5|           4|
    |icmp_ln68_fu_477_p2      |      icmp|   0|  0|   5|           9|          10|
    |icmp_ln72_fu_501_p2      |      icmp|   0|  0|   3|           5|           6|
    |or_ln232_10_fu_834_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln232_11_fu_904_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln232_12_fu_918_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln232_13_fu_988_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln232_14_fu_1002_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln232_1_fu_605_p2     |        or|   0|  0|   8|           8|           2|
    |or_ln232_2_fu_619_p2     |        or|   0|  0|   8|           8|           2|
    |or_ln232_3_fu_633_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln232_4_fu_647_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln232_5_fu_664_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln232_6_fu_678_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln232_7_fu_736_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln232_8_fu_750_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln232_9_fu_820_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln232_fu_563_p2       |        or|   0|  0|   8|           8|           1|
    |or_ln82_10_fu_1114_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln82_11_fu_1156_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln82_12_fu_1170_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln82_13_fu_1212_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln82_14_fu_1226_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln82_1_fu_792_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln82_2_fu_806_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln82_3_fu_876_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln82_4_fu_890_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln82_5_fu_960_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln82_6_fu_974_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln82_7_fu_1044_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln82_8_fu_1058_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln82_9_fu_1100_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln82_fu_721_p2        |        or|   0|  0|   8|           8|           1|
    |grp_fu_1248_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1258_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1268_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1277_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1286_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1295_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1304_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1313_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1322_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1331_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1340_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1349_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1358_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1367_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1376_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1385_p2           |    select|   0|  0|  16|           1|           1|
    |select_ln68_1_fu_515_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln68_fu_507_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 549|         308|         152|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |B_V_address0                          |  37|          9|    8|         72|
    |B_V_address1                          |  37|          9|    8|         72|
    |C_V_address0                          |  37|          9|    8|         72|
    |C_V_address1                          |  37|          9|    8|         72|
    |C_V_d0                                |  37|          9|   16|        144|
    |C_V_d1                                |  37|          9|   16|        144|
    |ap_NS_fsm                             |  37|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_load             |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_row_load             |   9|          2|    5|         10|
    |col_fu_80                             |   9|          2|    5|         10|
    |indvar_flatten_fu_152                 |   9|          2|    9|         18|
    |row_fu_148                            |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 349|         83|  107|        669|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |A_V_load_reg_1587             |  16|   0|   16|          0|
    |ap_CS_fsm                     |   8|   0|    8|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |cmp59_reg_1520                |   1|   0|    1|          0|
    |cmp59_reg_1520_pp0_iter1_reg  |   1|   0|    1|          0|
    |cmp72_reg_1573                |   1|   0|    1|          0|
    |cmp72_reg_1573_pp0_iter1_reg  |   1|   0|    1|          0|
    |col_fu_80                     |   5|   0|    5|          0|
    |empty_31_reg_1515             |   4|   0|    4|          0|
    |icmp_ln68_reg_1511            |   1|   0|    1|          0|
    |indvar_flatten_fu_152         |   9|   0|    9|          0|
    |row_fu_148                    |   5|   0|    5|          0|
    |temp_sum_V_0_1_fu_84          |  16|   0|   16|          0|
    |temp_sum_V_10_1_fu_124        |  16|   0|   16|          0|
    |temp_sum_V_11_1_fu_128        |  16|   0|   16|          0|
    |temp_sum_V_12_1_fu_132        |  16|   0|   16|          0|
    |temp_sum_V_13_1_fu_136        |  16|   0|   16|          0|
    |temp_sum_V_14_1_fu_140        |  16|   0|   16|          0|
    |temp_sum_V_15_1_fu_144        |  16|   0|   16|          0|
    |temp_sum_V_1_1_fu_88          |  16|   0|   16|          0|
    |temp_sum_V_2_1_fu_92          |  16|   0|   16|          0|
    |temp_sum_V_3_1_fu_96          |  16|   0|   16|          0|
    |temp_sum_V_4_1_fu_100         |  16|   0|   16|          0|
    |temp_sum_V_5_1_fu_104         |  16|   0|   16|          0|
    |temp_sum_V_6_1_fu_108         |  16|   0|   16|          0|
    |temp_sum_V_7_1_fu_112         |  16|   0|   16|          0|
    |temp_sum_V_8_1_fu_116         |  16|   0|   16|          0|
    |temp_sum_V_9_1_fu_120         |  16|   0|   16|          0|
    |tmp_19_reg_1545               |   4|   0|    8|          4|
    |tmp_7_reg_1637                |   4|   0|    8|          4|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 319|   0|  327|          8|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_ext_blocking_n  |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_str_blocking_n  |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_int_blocking_n  |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|C_V_address0       |  out|    8|   ap_memory|                              C_V|         array|
|C_V_ce0            |  out|    1|   ap_memory|                              C_V|         array|
|C_V_we0            |  out|    1|   ap_memory|                              C_V|         array|
|C_V_d0             |  out|   16|   ap_memory|                              C_V|         array|
|C_V_address1       |  out|    8|   ap_memory|                              C_V|         array|
|C_V_ce1            |  out|    1|   ap_memory|                              C_V|         array|
|C_V_we1            |  out|    1|   ap_memory|                              C_V|         array|
|C_V_d1             |  out|   16|   ap_memory|                              C_V|         array|
|A_V_address0       |  out|    8|   ap_memory|                              A_V|         array|
|A_V_ce0            |  out|    1|   ap_memory|                              A_V|         array|
|A_V_q0             |   in|   16|   ap_memory|                              A_V|         array|
|B_V_address0       |  out|    8|   ap_memory|                              B_V|         array|
|B_V_ce0            |  out|    1|   ap_memory|                              B_V|         array|
|B_V_q0             |   in|   16|   ap_memory|                              B_V|         array|
|B_V_address1       |  out|    8|   ap_memory|                              B_V|         array|
|B_V_ce1            |  out|    1|   ap_memory|                              B_V|         array|
|B_V_q1             |   in|   16|   ap_memory|                              B_V|         array|
+-------------------+-----+-----+------------+---------------------------------+--------------+

